Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug  5 19:57:28 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.526        0.000                      0                   48        0.238        0.000                      0                   48        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/divider_0/inst/clk_div  {}                   0.000           0.000           
sys_clk_pin                        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.526        0.000                      0                   48        0.238        0.000                      0                   48        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/G_time_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.602ns (64.976%)  route 0.864ns (35.024%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 8.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.525     0.525    design_1_i/state_a_0/inst/clk_div
    SLICE_X109Y108       FDRE                                         r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.419     0.944 r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/Q
                         net (fo=8, routed)           0.864     1.808    design_1_i/state_a_0/inst/FSM_onehot_c_state_reg_n_0_[2]
    SLICE_X110Y108       LUT2 (Prop_lut2_I1_O)        0.299     2.107 r  design_1_i/state_a_0/inst/G_time_in[3]_i_5/O
                         net (fo=1, routed)           0.000     2.107    design_1_i/state_a_0/inst/G_time_in[3]_i_5_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.657 r  design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.657    design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.991 r  design_1_i/state_a_0/inst/G_time_in_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.991    design_1_i/state_a_0/inst/gre__0[5]
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.467     8.467    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[5]/C
                         clock pessimism              0.023     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.062     8.517    design_1_i/state_a_0/inst/G_time_in_reg[5]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/G_time_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.581ns (64.675%)  route 0.864ns (35.325%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 8.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.525     0.525    design_1_i/state_a_0/inst/clk_div
    SLICE_X109Y108       FDRE                                         r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.419     0.944 r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/Q
                         net (fo=8, routed)           0.864     1.808    design_1_i/state_a_0/inst/FSM_onehot_c_state_reg_n_0_[2]
    SLICE_X110Y108       LUT2 (Prop_lut2_I1_O)        0.299     2.107 r  design_1_i/state_a_0/inst/G_time_in[3]_i_5/O
                         net (fo=1, routed)           0.000     2.107    design_1_i/state_a_0/inst/G_time_in[3]_i_5_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.657 r  design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.657    design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.970 r  design_1_i/state_a_0/inst/G_time_in_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.970    design_1_i/state_a_0/inst/gre__0[7]
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.467     8.467    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[7]/C
                         clock pessimism              0.023     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.062     8.517    design_1_i/state_a_0/inst/G_time_in_reg[7]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/G_time_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 1.507ns (63.572%)  route 0.864ns (36.428%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 8.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.525     0.525    design_1_i/state_a_0/inst/clk_div
    SLICE_X109Y108       FDRE                                         r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.419     0.944 r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/Q
                         net (fo=8, routed)           0.864     1.808    design_1_i/state_a_0/inst/FSM_onehot_c_state_reg_n_0_[2]
    SLICE_X110Y108       LUT2 (Prop_lut2_I1_O)        0.299     2.107 r  design_1_i/state_a_0/inst/G_time_in[3]_i_5/O
                         net (fo=1, routed)           0.000     2.107    design_1_i/state_a_0/inst/G_time_in[3]_i_5_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.657 r  design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.657    design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.896 r  design_1_i/state_a_0/inst/G_time_in_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.896    design_1_i/state_a_0/inst/gre__0[6]
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.467     8.467    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[6]/C
                         clock pessimism              0.023     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.062     8.517    design_1_i/state_a_0/inst/G_time_in_reg[6]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/G_time_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.491ns (63.325%)  route 0.864ns (36.675%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 8.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.525     0.525    design_1_i/state_a_0/inst/clk_div
    SLICE_X109Y108       FDRE                                         r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.419     0.944 r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/Q
                         net (fo=8, routed)           0.864     1.808    design_1_i/state_a_0/inst/FSM_onehot_c_state_reg_n_0_[2]
    SLICE_X110Y108       LUT2 (Prop_lut2_I1_O)        0.299     2.107 r  design_1_i/state_a_0/inst/G_time_in[3]_i_5/O
                         net (fo=1, routed)           0.000     2.107    design_1_i/state_a_0/inst/G_time_in[3]_i_5_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.657 r  design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.657    design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.880 r  design_1_i/state_a_0/inst/G_time_in_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.880    design_1_i/state_a_0/inst/gre__0[4]
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.467     8.467    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[4]/C
                         clock pessimism              0.023     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.062     8.517    design_1_i/state_a_0/inst/G_time_in_reg[4]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/R_time_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/R_time_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.464ns (68.165%)  route 0.684ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns = ( 8.586 - 8.000 ) 
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.828     0.828    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y106       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.456     1.284 r  design_1_i/state_a_0/inst/R_time_in_reg[1]/Q
                         net (fo=7, routed)           0.684     1.968    design_1_i/state_a_0/inst/R_time_in[1]
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     2.092 r  design_1_i/state_a_0/inst/R_time_in[3]_i_5/O
                         net (fo=1, routed)           0.000     2.092    design_1_i/state_a_0/inst/R_time_in[3]_i_5_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.642 r  design_1_i/state_a_0/inst/R_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.642    design_1_i/state_a_0/inst/R_time_in_reg[3]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.976 r  design_1_i/state_a_0/inst/R_time_in_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.976    design_1_i/state_a_0/inst/red__0[5]
    SLICE_X110Y107       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.586     8.586    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y107       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[5]/C
                         clock pessimism              0.000     8.586    
                         clock uncertainty           -0.035     8.551    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)        0.062     8.613    design_1_i/state_a_0/inst/R_time_in_reg[5]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/R_time_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/R_time_in_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.443ns (67.851%)  route 0.684ns (32.149%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns = ( 8.586 - 8.000 ) 
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.828     0.828    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y106       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.456     1.284 r  design_1_i/state_a_0/inst/R_time_in_reg[1]/Q
                         net (fo=7, routed)           0.684     1.968    design_1_i/state_a_0/inst/R_time_in[1]
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     2.092 r  design_1_i/state_a_0/inst/R_time_in[3]_i_5/O
                         net (fo=1, routed)           0.000     2.092    design_1_i/state_a_0/inst/R_time_in[3]_i_5_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.642 r  design_1_i/state_a_0/inst/R_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.642    design_1_i/state_a_0/inst/R_time_in_reg[3]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.955 r  design_1_i/state_a_0/inst/R_time_in_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.955    design_1_i/state_a_0/inst/red__0[7]
    SLICE_X110Y107       FDSE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.586     8.586    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y107       FDSE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[7]/C
                         clock pessimism              0.000     8.586    
                         clock uncertainty           -0.035     8.551    
    SLICE_X110Y107       FDSE (Setup_fdse_C_D)        0.062     8.613    design_1_i/state_a_0/inst/R_time_in_reg[7]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/B_time_in_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.416ns (58.755%)  route 0.994ns (41.245%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns = ( 8.564 - 8.000 ) 
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.525     0.525    design_1_i/state_a_0/inst/clk_div
    SLICE_X109Y108       FDRE                                         r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456     0.981 r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/Q
                         net (fo=8, routed)           0.994     1.975    design_1_i/state_a_0/inst/FSM_onehot_c_state_reg_n_0_[0]
    SLICE_X112Y110       LUT3 (Prop_lut3_I1_O)        0.124     2.099 r  design_1_i/state_a_0/inst/B_time_in[3]_i_6/O
                         net (fo=1, routed)           0.000     2.099    design_1_i/state_a_0/inst/B_time_in[3]_i_6_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.612 r  design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.612    design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1_n_0
    SLICE_X112Y111       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.935 r  design_1_i/state_a_0/inst/B_time_in_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.935    design_1_i/state_a_0/inst/blu__0[5]
    SLICE_X112Y111       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.564     8.564    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y111       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[5]/C
                         clock pessimism              0.000     8.564    
                         clock uncertainty           -0.035     8.529    
    SLICE_X112Y111       FDSE (Setup_fdse_C_D)        0.109     8.638    design_1_i/state_a_0/inst/B_time_in_reg[5]
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -2.935    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/B_time_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.408ns (58.618%)  route 0.994ns (41.382%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns = ( 8.564 - 8.000 ) 
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.525     0.525    design_1_i/state_a_0/inst/clk_div
    SLICE_X109Y108       FDRE                                         r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456     0.981 r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/Q
                         net (fo=8, routed)           0.994     1.975    design_1_i/state_a_0/inst/FSM_onehot_c_state_reg_n_0_[0]
    SLICE_X112Y110       LUT3 (Prop_lut3_I1_O)        0.124     2.099 r  design_1_i/state_a_0/inst/B_time_in[3]_i_6/O
                         net (fo=1, routed)           0.000     2.099    design_1_i/state_a_0/inst/B_time_in[3]_i_6_n_0
    SLICE_X112Y110       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.612 r  design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.612    design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1_n_0
    SLICE_X112Y111       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.927 r  design_1_i/state_a_0/inst/B_time_in_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/state_a_0/inst/blu__0[7]
    SLICE_X112Y111       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.564     8.564    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y111       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[7]/C
                         clock pessimism              0.000     8.564    
                         clock uncertainty           -0.035     8.529    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.109     8.638    design_1_i/state_a_0/inst/B_time_in_reg[7]
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -2.927    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/R_time_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/R_time_in_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 1.369ns (66.692%)  route 0.684ns (33.308%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns = ( 8.586 - 8.000 ) 
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.828     0.828    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y106       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.456     1.284 r  design_1_i/state_a_0/inst/R_time_in_reg[1]/Q
                         net (fo=7, routed)           0.684     1.968    design_1_i/state_a_0/inst/R_time_in[1]
    SLICE_X110Y106       LUT2 (Prop_lut2_I0_O)        0.124     2.092 r  design_1_i/state_a_0/inst/R_time_in[3]_i_5/O
                         net (fo=1, routed)           0.000     2.092    design_1_i/state_a_0/inst/R_time_in[3]_i_5_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.642 r  design_1_i/state_a_0/inst/R_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.642    design_1_i/state_a_0/inst/R_time_in_reg[3]_i_1_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.881 r  design_1_i/state_a_0/inst/R_time_in_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.881    design_1_i/state_a_0/inst/red__0[6]
    SLICE_X110Y107       FDSE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.586     8.586    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y107       FDSE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[6]/C
                         clock pessimism              0.000     8.586    
                         clock uncertainty           -0.035     8.551    
    SLICE_X110Y107       FDSE (Setup_fdse_C_D)        0.062     8.613    design_1_i/state_a_0/inst/R_time_in_reg[6]
  -------------------------------------------------------------------
                         required time                          8.613    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/G_time_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.718ns (36.065%)  route 1.273ns (63.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 8.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.525     0.525    design_1_i/state_a_0/inst/clk_div
    SLICE_X109Y108       FDRE                                         r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.419     0.944 r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/Q
                         net (fo=8, routed)           0.881     1.826    design_1_i/state_a_0/inst/FSM_onehot_c_state_reg_n_0_[2]
    SLICE_X111Y109       LUT2 (Prop_lut2_I1_O)        0.299     2.125 r  design_1_i/state_a_0/inst/G_time_in[7]_i_1/O
                         net (fo=8, routed)           0.392     2.516    design_1_i/state_a_0/inst/gre
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    SLICE_X108Y111       FDCE                         0.000     8.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.467     8.467    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y109       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[4]/C
                         clock pessimism              0.023     8.490    
                         clock uncertainty           -0.035     8.455    
    SLICE_X110Y109       FDRE (Setup_fdre_C_CE)      -0.205     8.250    design_1_i/state_a_0/inst/G_time_in_reg[4]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -2.516    
  -------------------------------------------------------------------
                         slack                                  5.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/B_time_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/B_time_in_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.245ns
    Source Clock Delay      (SCD):    0.216ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.216     0.216    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y110       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     0.380 r  design_1_i/state_a_0/inst/B_time_in_reg[0]/Q
                         net (fo=5, routed)           0.079     0.459    design_1_i/state_a_0/inst/B_time_in[0]
    SLICE_X112Y110       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.588 r  design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.588    design_1_i/state_a_0/inst/blu__0[1]
    SLICE_X112Y110       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.245     0.245    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y110       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[1]/C
                         clock pessimism             -0.029     0.216    
    SLICE_X112Y110       FDSE (Hold_fdse_C_D)         0.134     0.350    design_1_i/state_a_0/inst/B_time_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.350    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/B_time_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/B_time_in_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.386ns (82.986%)  route 0.079ns (17.014%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.216ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.216     0.216    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y110       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     0.380 r  design_1_i/state_a_0/inst/B_time_in_reg[0]/Q
                         net (fo=5, routed)           0.079     0.459    design_1_i/state_a_0/inst/B_time_in[0]
    SLICE_X112Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.628 r  design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.628    design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1_n_0
    SLICE_X112Y111       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.681 r  design_1_i/state_a_0/inst/B_time_in_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.681    design_1_i/state_a_0/inst/blu__0[4]
    SLICE_X112Y111       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.299     0.299    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y111       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[4]/C
                         clock pessimism              0.000     0.299    
    SLICE_X112Y111       FDSE (Hold_fdse_C_D)         0.134     0.433    design_1_i/state_a_0/inst/B_time_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/R_time_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/R_time_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.419ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.368     0.368    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y106       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     0.509 r  design_1_i/state_a_0/inst/R_time_in_reg[0]/Q
                         net (fo=5, routed)           0.089     0.598    design_1_i/state_a_0/inst/R_time_in[0]
    SLICE_X110Y106       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.722 r  design_1_i/state_a_0/inst/R_time_in_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.722    design_1_i/state_a_0/inst/red__0[1]
    SLICE_X110Y106       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.419     0.419    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y106       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[1]/C
                         clock pessimism             -0.051     0.368    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.105     0.473    design_1_i/state_a_0/inst/R_time_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/G_time_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/G_time_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.265ns (72.450%)  route 0.101ns (27.550%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.349ns
    Source Clock Delay      (SCD):    0.308ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.308     0.308    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y108       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.141     0.449 r  design_1_i/state_a_0/inst/G_time_in_reg[0]/Q
                         net (fo=5, routed)           0.101     0.550    design_1_i/state_a_0/inst/G_time_in[0]
    SLICE_X110Y108       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.674 r  design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.674    design_1_i/state_a_0/inst/gre__0[1]
    SLICE_X110Y108       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.349     0.349    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y108       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[1]/C
                         clock pessimism             -0.041     0.308    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.105     0.413    design_1_i/state_a_0/inst/G_time_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/B_time_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/B_time_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.399ns (83.449%)  route 0.079ns (16.551%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.216ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.216     0.216    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y110       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     0.380 r  design_1_i/state_a_0/inst/B_time_in_reg[0]/Q
                         net (fo=5, routed)           0.079     0.459    design_1_i/state_a_0/inst/B_time_in[0]
    SLICE_X112Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.628 r  design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.628    design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1_n_0
    SLICE_X112Y111       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.694 r  design_1_i/state_a_0/inst/B_time_in_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.694    design_1_i/state_a_0/inst/blu__0[6]
    SLICE_X112Y111       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.299     0.299    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y111       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[6]/C
                         clock pessimism              0.000     0.299    
    SLICE_X112Y111       FDRE (Hold_fdre_C_D)         0.134     0.433    design_1_i/state_a_0/inst/B_time_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/G_time_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.256ns (53.793%)  route 0.220ns (46.207%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.349ns
    Source Clock Delay      (SCD):    0.238ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.238     0.238    design_1_i/state_a_0/inst/clk_div
    SLICE_X109Y108       FDRE                                         r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141     0.379 r  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[1]/Q
                         net (fo=8, routed)           0.220     0.599    design_1_i/state_a_0/inst/FSM_onehot_c_state_reg_n_0_[1]
    SLICE_X110Y108       LUT3 (Prop_lut3_I1_O)        0.045     0.644 r  design_1_i/state_a_0/inst/G_time_in[3]_i_6/O
                         net (fo=1, routed)           0.000     0.644    design_1_i/state_a_0/inst/G_time_in[3]_i_6_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.714 r  design_1_i/state_a_0/inst/G_time_in_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.714    design_1_i/state_a_0/inst/gre__0[0]
    SLICE_X110Y108       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.349     0.349    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y108       FDRE                                         r  design_1_i/state_a_0/inst/G_time_in_reg[0]/C
                         clock pessimism             -0.010     0.339    
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.105     0.444    design_1_i/state_a_0/inst/G_time_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/B_time_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/B_time_in_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.328ns (80.563%)  route 0.079ns (19.437%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.245ns
    Source Clock Delay      (SCD):    0.216ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.216     0.216    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y110       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     0.380 r  design_1_i/state_a_0/inst/B_time_in_reg[0]/Q
                         net (fo=5, routed)           0.079     0.459    design_1_i/state_a_0/inst/B_time_in[0]
    SLICE_X112Y110       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     0.623 r  design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.623    design_1_i/state_a_0/inst/blu__0[2]
    SLICE_X112Y110       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.245     0.245    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y110       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[2]/C
                         clock pessimism             -0.029     0.216    
    SLICE_X112Y110       FDSE (Hold_fdse_C_D)         0.134     0.350    design_1_i/state_a_0/inst/B_time_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.350    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/R_time_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/R_time_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.298ns (77.075%)  route 0.089ns (22.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.419ns
    Source Clock Delay      (SCD):    0.368ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.368     0.368    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y106       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     0.509 r  design_1_i/state_a_0/inst/R_time_in_reg[0]/Q
                         net (fo=5, routed)           0.089     0.598    design_1_i/state_a_0/inst/R_time_in[0]
    SLICE_X110Y106       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.755 r  design_1_i/state_a_0/inst/R_time_in_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.755    design_1_i/state_a_0/inst/red__0[2]
    SLICE_X110Y106       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.419     0.419    design_1_i/state_a_0/inst/clk_div
    SLICE_X110Y106       FDRE                                         r  design_1_i/state_a_0/inst/R_time_in_reg[2]/C
                         clock pessimism             -0.051     0.368    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.105     0.473    design_1_i/state_a_0/inst/R_time_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/B_time_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/B_time_in_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.422ns (84.209%)  route 0.079ns (15.791%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.216ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.216     0.216    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y110       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     0.380 r  design_1_i/state_a_0/inst/B_time_in_reg[0]/Q
                         net (fo=5, routed)           0.079     0.459    design_1_i/state_a_0/inst/B_time_in[0]
    SLICE_X112Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.628 r  design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.628    design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1_n_0
    SLICE_X112Y111       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.717 r  design_1_i/state_a_0/inst/B_time_in_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.717    design_1_i/state_a_0/inst/blu__0[5]
    SLICE_X112Y111       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.299     0.299    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y111       FDSE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[5]/C
                         clock pessimism              0.000     0.299    
    SLICE_X112Y111       FDSE (Hold_fdse_C_D)         0.134     0.433    design_1_i/state_a_0/inst/B_time_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/state_a_0/inst/B_time_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/state_a_0/inst/B_time_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.424ns (84.271%)  route 0.079ns (15.729%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.216ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.216     0.216    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y110       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     0.380 r  design_1_i/state_a_0/inst/B_time_in_reg[0]/Q
                         net (fo=5, routed)           0.079     0.459    design_1_i/state_a_0/inst/B_time_in[0]
    SLICE_X112Y110       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.628 r  design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.628    design_1_i/state_a_0/inst/B_time_in_reg[3]_i_1_n_0
    SLICE_X112Y111       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.719 r  design_1_i/state_a_0/inst/B_time_in_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.719    design_1_i/state_a_0/inst/blu__0[7]
    SLICE_X112Y111       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    SLICE_X108Y111       FDCE                         0.000     0.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=27, routed)          0.299     0.299    design_1_i/state_a_0/inst/clk_div
    SLICE_X112Y111       FDRE                                         r  design_1_i/state_a_0/inst/B_time_in_reg[7]/C
                         clock pessimism              0.000     0.299    
    SLICE_X112Y111       FDRE (Hold_fdre_C_D)         0.134     0.433    design_1_i/state_a_0/inst/B_time_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/state_a_0/inst/clk_div }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y108  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y108  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y108  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y108  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y108  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y108  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y108  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y108  design_1_i/state_a_0/inst/FSM_onehot_c_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  design_1_i/state_a_0/inst/B_time_in_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X112Y111  design_1_i/state_a_0/inst/B_time_in_reg[4]/C



