# Verilog
test Verilog coding with method RK4 
_________
test in verilog EDO:

yÂ´&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;2xy <br>
y(0)&nbsp;=&nbsp;1   <br>
xo&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;0   <br>
y0&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;1<br>
h&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;=&nbsp;0.1<br>
__________
wave:

<img src="https://github.com/gccosi/Verilog/blob/main/RK4.png" />
