design_alu_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_alu/ip/design_alu_processing_system7_0_0/sim/design_alu_processing_system7_0_0.v,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
design_alu_ALU_0_1.v,verilog,xil_defaultlib,../../../bd/design_alu/ip/design_alu_ALU_0_1/sim/design_alu_ALU_0_1.v,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
design_alu_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_alu/ip/design_alu_axi_gpio_0_0/sim/design_alu_axi_gpio_0_0.vhd,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
design_alu_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_alu/ip/design_alu_axi_gpio_1_0/sim/design_alu_axi_gpio_1_0.vhd,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
design_alu_axi_gpio_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_alu/ip/design_alu_axi_gpio_2_0/sim/design_alu_axi_gpio_2_0.vhd,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
design_alu_axi_gpio_3_0.vhd,vhdl,xil_defaultlib,../../../bd/design_alu/ip/design_alu_axi_gpio_3_0/sim/design_alu_axi_gpio_3_0.vhd,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
design_alu_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_alu/ip/design_alu_xbar_0/sim/design_alu_xbar_0.v,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
design_alu_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_alu/ip/design_alu_rst_ps7_0_50M_0/sim/design_alu_rst_ps7_0_50M_0.vhd,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
design_alu_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_alu/ip/design_alu_auto_pc_0/sim/design_alu_auto_pc_0.v,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
design_alu.v,verilog,xil_defaultlib,../../../bd/design_alu/sim/design_alu.v,incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/ec67/hdl"incdir="../../../../ALU_project.gen/sources_1/bd/design_alu/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
