############################################################################
## This system.ucf file is generated by Base System Builder based on the
## settings in the selected Xilinx Board Definition file. Please add other
## user constraints to this file based on customer design specifications.
############################################################################

Net sys_clk_pin LOC=A10;
Net sys_rst_pin LOC=V2;

#Net sys_clk_pin IOSTANDARD=LVCMOS33;
#Net sys_rst_pin IOSTANDARD=LVCMOS33;


## System level constraints
Net sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 15151 ps;
Net sys_rst_pin TIG;

## IO Devices constraints

#### Module RS232 constraints

Net fpga_0_RS232_RX_pin LOC=W18;
Net fpga_0_RS232_TX_pin LOC=Y18;

Net fpga_0_RS232_RX_pin IOSTANDARD=LVTTL;
Net fpga_0_RS232_TX_pin IOSTANDARD=LVTTL;


# related to PROM READ
# --------------------

#CCLK
Net PROMREAD_CNTRL_GPIO_O_pin<0>	LOC=W19;
#Net PROMREAD_CNTRL_GPIO_O_pin<0>	LOC=N1;
Net PROMREAD_CNTRL_GPIO_O_pin<0> IOSTANDARD = LVCMOS33;

#INIT(OE)
Net PROMREAD_CNTRL_GPIO_O_pin<1>	LOC=W4;
#Net PROMREAD_CNTRL_GPIO_O_pin<1>	LOC=R1;
Net PROMREAD_CNTRL_GPIO_O_pin<1> IOSTANDARD = LVCMOS33;

#CE
Net PROMREAD_CNTRL_GPIO_O_pin<2>	LOC=V7;
#Net PROMREAD_CNTRL_GPIO_O_pin<2>	LOC=P1;
Net PROMREAD_CNTRL_GPIO_O_pin<2> IOSTANDARD = LVCMOS33;

#DIN
#Net PROMREAD_DIN_GPIO_IO_pin<0>	LOC=Y12;
#Net PROMREAD_DIN_GPIO_IO_pin<0>	LOC=Y12;
Net PROMREAD_DIN_GPIO_GPIO_IO_I_pin<0> LOC=Y12;



# PROM-1 Output enable
Net PROM1_OE_GPIO_IO_O_pin<0>	LOC=V4;
Net PROM1_OE_GPIO_IO_O_pin<0> IOSTANDARD = LVCMOS33;


#### SDRAM CONTROLLER #####

Net mpmc_0_SDRAM_Addr_pin<0> LOC=U18;
Net mpmc_0_SDRAM_Addr_pin<1> LOC=T18;
Net mpmc_0_SDRAM_Addr_pin<2> LOC=V19;
Net mpmc_0_SDRAM_Addr_pin<3> LOC=U19;
Net mpmc_0_SDRAM_Addr_pin<4> LOC=W20;
Net mpmc_0_SDRAM_Addr_pin<5> LOC=V20;
Net mpmc_0_SDRAM_Addr_pin<6> LOC=R18;
Net mpmc_0_SDRAM_Addr_pin<7> LOC=T20;
Net mpmc_0_SDRAM_Addr_pin<8> LOC=U20;
Net mpmc_0_SDRAM_Addr_pin<9> LOC=P18;
Net mpmc_0_SDRAM_Addr_pin<10> LOC=P20;
Net mpmc_0_SDRAM_Addr_pin<11> LOC=R20;
Net mpmc_0_SDRAM_Addr_pin<12> LOC=N19;

Net mpmc_0_SDRAM_BankAddr_pin<0> LOC=H19;
Net mpmc_0_SDRAM_BankAddr_pin<1> LOC=F19;

Net mpmc_0_SDRAM_RAS_n_pin LOC=C11;
Net mpmc_0_SDRAM_CAS_n_pin LOC=C10;
Net mpmc_0_SDRAM_WE_n_pin LOC=C7;
Net mpmc_0_SDRAM_CS_n_pin LOC=C20;
Net mpmc_0_SDRAM_CE_pin LOC=H20;

Net mpmc_0_SDRAM_Clk_pin<0> LOC=C19;

#Net mpmc_0_MPMC_InitDone_pin LOC=;
#Net mpmc_0_MPMC_Rst_pin LOC=;

Net mpmc_0_SDRAM_DM_pin<0> LOC=B17;

Net mpmc_0_SDRAM_DQ<0> LOC=C17;
Net mpmc_0_SDRAM_DQ<1> LOC=A12;
Net mpmc_0_SDRAM_DQ<2> LOC=A8;
Net mpmc_0_SDRAM_DQ<3> LOC=A6;
Net mpmc_0_SDRAM_DQ<4> LOC=A3;
Net mpmc_0_SDRAM_DQ<5> LOC=C6;
Net mpmc_0_SDRAM_DQ<6> LOC=C5;
Net mpmc_0_SDRAM_DQ<7> LOC=B5;