<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="56" e="56"/>
<c f="1" b="57" e="56"/>
<c f="1" b="62" e="62"/>
<c f="1" b="63" e="62"/>
<c f="1" b="68" e="68"/>
<c f="1" b="69" e="68"/>
<c f="1" b="84" e="84"/>
<c f="1" b="85" e="85"/>
<c f="1" b="86" e="85"/>
<c f="1" b="107" e="107"/>
<c f="1" b="108" e="108"/>
<c f="1" b="109" e="109"/>
<c f="1" b="110" e="109"/>
<c f="1" b="114" e="114"/>
<c f="1" b="115" e="115"/>
<c f="1" b="116" e="115"/>
<c f="1" b="128" e="128"/>
<c f="1" b="129" e="129"/>
<c f="1" b="130" e="129"/>
<c f="1" b="142" e="142"/>
<c f="1" b="143" e="142"/>
<c f="1" b="153" e="153"/>
<c f="1" b="154" e="153"/>
<c f="1" b="173" e="173"/>
<c f="1" b="174" e="173"/>
<c f="1" b="179" e="179"/>
<c f="1" b="180" e="180"/>
<c f="1" b="181" e="180"/>
<c f="1" b="191" e="191"/>
<c f="1" b="192" e="191"/>
<c f="1" b="194" e="194"/>
<c f="1" b="195" e="195"/>
<c f="1" b="196" e="195"/>
<c f="1" b="206" e="206"/>
<c f="1" b="207" e="207"/>
<c f="1" b="208" e="208"/>
<c f="1" b="209" e="209"/>
<c f="1" b="210" e="210"/>
<c f="1" b="211" e="211"/>
<c f="1" b="212" e="212"/>
<c f="1" b="213" e="213"/>
<c f="1" b="214" e="214"/>
<c f="1" b="215" e="215"/>
<c f="1" b="216" e="216"/>
<c f="1" b="217" e="217"/>
<c f="1" b="218" e="217"/>
<c f="1" b="227" e="227"/>
<c f="1" b="228" e="228"/>
<c f="1" b="229" e="228"/>
<c f="1" b="234" e="234"/>
<c f="1" b="235" e="234"/>
<c f="1" b="240" e="240"/>
<c f="1" b="241" e="240"/>
<c f="1" b="245" e="245"/>
<c f="1" b="246" e="245"/>
<c f="1" b="249" e="249"/>
<c f="1" b="250" e="249"/>
<c f="1" b="254" e="254"/>
<c f="1" b="255" e="254"/>
<c f="1" b="262" e="262"/>
<c f="1" b="263" e="262"/>
<c f="1" b="272" e="272"/>
<c f="1" b="273" e="273"/>
<c f="1" b="274" e="274"/>
<c f="1" b="275" e="274"/>
<c f="1" b="277" e="277"/>
<c f="1" b="278" e="277"/>
<c f="1" b="282" e="282"/>
<c f="1" b="283" e="282"/>
<c f="1" b="287" e="287"/>
<c f="1" b="288" e="288"/>
<c f="1" b="289" e="289"/>
<c f="1" b="290" e="289"/>
<c f="1" b="293" e="293"/>
<c f="1" b="294" e="293"/>
</Comments>
<Macros>
<m f="1" bl="70" bc="3" el="70" ec="49"/>
<m f="1" bl="112" bc="3" el="112" ec="70"/>
<m f="1" bl="124" bc="3" el="124" ec="54"/>
<m f="1" bl="132" bc="3" el="132" ec="66"/>
<m f="1" bl="160" bc="8" el="160" ec="8"/>
<m f="1" bl="188" bc="3" el="188" ec="44"/>
<m f="1" bl="189" bc="3" el="189" ec="41"/>
<m f="1" bl="204" bc="3" el="204" ec="59"/>
<m f="1" bl="275" bc="3" el="275" ec="79"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="14" e="14"/>
<c f="2" b="16" e="14"/>
<c f="2" b="43" e="43"/>
<c f="2" b="44" e="43"/>
<c f="2" b="51" e="51"/>
<c f="2" b="52" e="52"/>
<c f="2" b="53" e="52"/>
<c f="2" b="55" e="55"/>
<c f="2" b="56" e="56"/>
<c f="2" b="57" e="56"/>
<c f="2" b="59" e="59"/>
<c f="2" b="60" e="60"/>
<c f="2" b="61" e="60"/>
<c f="2" b="64" e="64"/>
<c f="2" b="65" e="65"/>
<c f="2" b="66" e="65"/>
<c f="2" b="68" e="68"/>
<c f="2" b="69" e="69"/>
<c f="2" b="70" e="69"/>
<c f="2" b="74" e="74"/>
<c f="2" b="75" e="75"/>
<c f="2" b="76" e="75"/>
<c f="2" b="80" e="80"/>
<c f="2" b="81" e="80"/>
<c f="2" b="85" e="85"/>
<c f="2" b="86" e="86"/>
<c f="2" b="87" e="86"/>
<c f="2" b="89" e="89"/>
<c f="2" b="90" e="90"/>
<c f="2" b="91" e="90"/>
<c f="2" b="93" e="93"/>
<c f="2" b="94" e="94"/>
<c f="2" b="95" e="95"/>
<c f="2" b="96" e="95"/>
<c f="2" b="98" e="98"/>
<c f="2" b="99" e="99"/>
<c f="2" b="100" e="99"/>
<c f="2" b="102" e="102"/>
<c f="2" b="103" e="103"/>
<c f="2" b="104" e="103"/>
<c f="2" b="111" e="111"/>
<c f="2" b="112" e="112"/>
<c f="2" b="113" e="112"/>
<c f="2" b="123" e="123"/>
<c f="2" b="124" e="124"/>
<c f="2" b="125" e="124"/>
<c f="2" b="129" e="129"/>
<c f="2" b="130" e="130"/>
<c f="2" b="131" e="130"/>
<c f="2" b="136" e="136"/>
<c f="2" b="137" e="137"/>
<c f="2" b="138" e="137"/>
<c f="2" b="142" e="142"/>
<c f="2" b="143" e="143"/>
<c f="2" b="144" e="143"/>
<c f="2" b="148" e="148"/>
<c f="2" b="149" e="149"/>
<c f="2" b="150" e="150"/>
<c f="2" b="151" e="150"/>
<c f="2" b="155" e="155"/>
<c f="2" b="156" e="156"/>
<c f="2" b="157" e="157"/>
<c f="2" b="158" e="158"/>
<c f="2" b="159" e="159"/>
<c f="2" b="160" e="160"/>
<c f="2" b="161" e="161"/>
<c f="2" b="162" e="162"/>
<c f="2" b="163" e="162"/>
<c f="2" b="167" e="167"/>
<c f="2" b="168" e="168"/>
<c f="2" b="169" e="169"/>
<c f="2" b="170" e="169"/>
<c f="2" b="174" e="174"/>
<c f="2" b="175" e="175"/>
<c f="2" b="176" e="175"/>
<c f="2" b="180" e="180"/>
<c f="2" b="181" e="181"/>
<c f="2" b="182" e="182"/>
<c f="2" b="183" e="183"/>
<c f="2" b="184" e="184"/>
<c f="2" b="185" e="185"/>
<c f="2" b="186" e="186"/>
<c f="2" b="187" e="187"/>
<c f="2" b="188" e="188"/>
<c f="2" b="189" e="189"/>
<c f="2" b="190" e="190"/>
<c f="2" b="191" e="191"/>
<c f="2" b="192" e="192"/>
<c f="2" b="193" e="193"/>
<c f="2" b="194" e="193"/>
<c f="2" b="199" e="199"/>
<c f="2" b="200" e="200"/>
<c f="2" b="201" e="200"/>
<c f="2" b="202" e="202"/>
<c f="2" b="203" e="202"/>
<c f="2" b="203" e="203"/>
<c f="2" b="204" e="203"/>
<c f="2" b="206" e="206"/>
<c f="2" b="207" e="207"/>
<c f="2" b="208" e="207"/>
<c f="2" b="213" e="213"/>
<c f="2" b="214" e="214"/>
<c f="2" b="215" e="215"/>
<c f="2" b="216" e="216"/>
<c f="2" b="217" e="217"/>
<c f="2" b="218" e="218"/>
<c f="2" b="219" e="218"/>
<c f="2" b="223" e="223"/>
<c f="2" b="224" e="223"/>
<c f="2" b="224" e="224"/>
<c f="2" b="225" e="225"/>
<c f="2" b="226" e="225"/>
<c f="2" b="228" e="228"/>
<c f="2" b="229" e="228"/>
<c f="2" b="241" e="241"/>
<c f="2" b="242" e="242"/>
<c f="2" b="243" e="243"/>
<c f="2" b="244" e="244"/>
<c f="2" b="245" e="245"/>
<c f="2" b="246" e="246"/>
<c f="2" b="247" e="247"/>
<c f="2" b="248" e="248"/>
<c f="2" b="249" e="249"/>
<c f="2" b="250" e="250"/>
<c f="2" b="252" e="252"/>
<c f="2" b="253" e="253"/>
<c f="2" b="254" e="254"/>
<c f="2" b="255" e="255"/>
<c f="2" b="256" e="256"/>
<c f="2" b="257" e="257"/>
<c f="2" b="258" e="258"/>
<c f="2" b="259" e="259"/>
<c f="2" b="260" e="259"/>
<c f="2" b="264" e="264"/>
<c f="2" b="265" e="265"/>
<c f="2" b="266" e="265"/>
<c f="2" b="271" e="271"/>
<c f="2" b="272" e="272"/>
<c f="2" b="273" e="272"/>
<c f="2" b="278" e="278"/>
<c f="2" b="279" e="279"/>
<c f="2" b="280" e="279"/>
<c f="2" b="285" e="285"/>
<c f="2" b="286" e="286"/>
<c f="2" b="287" e="286"/>
<c f="2" b="292" e="292"/>
<c f="2" b="293" e="293"/>
<c f="2" b="294" e="293"/>
<c f="2" b="299" e="299"/>
<c f="2" b="300" e="300"/>
<c f="2" b="301" e="300"/>
<c f="2" b="305" e="305"/>
<c f="2" b="306" e="306"/>
<c f="2" b="307" e="307"/>
<c f="2" b="308" e="307"/>
<c f="2" b="311" e="311"/>
<c f="2" b="312" e="312"/>
<c f="2" b="313" e="312"/>
<c f="2" b="316" e="316"/>
<c f="2" b="317" e="317"/>
<c f="2" b="318" e="318"/>
<c f="2" b="319" e="318"/>
<c f="2" b="322" e="322"/>
<c f="2" b="323" e="323"/>
<c f="2" b="324" e="323"/>
<c f="2" b="328" e="328"/>
<c f="2" b="329" e="329"/>
<c f="2" b="330" e="329"/>
<c f="2" b="334" e="334"/>
<c f="2" b="335" e="335"/>
<c f="2" b="336" e="335"/>
<c f="2" b="342" e="342"/>
<c f="2" b="343" e="343"/>
<c f="2" b="344" e="344"/>
<c f="2" b="345" e="345"/>
<c f="2" b="346" e="346"/>
<c f="2" b="347" e="347"/>
<c f="2" b="348" e="348"/>
<c f="2" b="349" e="349"/>
<c f="2" b="350" e="350"/>
<c f="2" b="351" e="351"/>
<c f="2" b="352" e="352"/>
<c f="2" b="353" e="353"/>
<c f="2" b="354" e="354"/>
<c f="2" b="355" e="355"/>
<c f="2" b="356" e="356"/>
<c f="2" b="357" e="357"/>
<c f="2" b="358" e="358"/>
<c f="2" b="359" e="359"/>
<c f="2" b="360" e="360"/>
<c f="2" b="361" e="360"/>
<c f="2" b="362" e="362"/>
<c f="2" b="363" e="362"/>
<c f="2" b="367" e="367"/>
<c f="2" b="368" e="368"/>
<c f="2" b="369" e="369"/>
<c f="2" b="370" e="370"/>
<c f="2" b="371" e="371"/>
<c f="2" b="372" e="372"/>
<c f="2" b="373" e="373"/>
<c f="2" b="374" e="374"/>
<c f="2" b="375" e="375"/>
<c f="2" b="376" e="376"/>
<c f="2" b="377" e="377"/>
<c f="2" b="378" e="378"/>
<c f="2" b="379" e="379"/>
<c f="2" b="380" e="380"/>
<c f="2" b="381" e="381"/>
<c f="2" b="382" e="382"/>
<c f="2" b="383" e="383"/>
<c f="2" b="384" e="384"/>
<c f="2" b="385" e="385"/>
<c f="2" b="386" e="386"/>
<c f="2" b="387" e="387"/>
<c f="2" b="388" e="388"/>
<c f="2" b="389" e="389"/>
<c f="2" b="390" e="389"/>
<c f="2" b="392" e="392"/>
<c f="2" b="393" e="393"/>
<c f="2" b="394" e="393"/>
<c f="2" b="399" e="399"/>
<c f="2" b="400" e="399"/>
<c f="2" b="410" e="410"/>
<c f="2" b="411" e="410"/>
<c f="2" b="418" e="418"/>
<c f="2" b="419" e="419"/>
<c f="2" b="420" e="420"/>
<c f="2" b="421" e="421"/>
<c f="2" b="422" e="422"/>
<c f="2" b="423" e="422"/>
<c f="2" b="426" e="426"/>
<c f="2" b="427" e="427"/>
<c f="2" b="428" e="428"/>
<c f="2" b="429" e="429"/>
<c f="2" b="430" e="430"/>
<c f="2" b="431" e="431"/>
<c f="2" b="432" e="432"/>
<c f="2" b="433" e="433"/>
<c f="2" b="434" e="434"/>
<c f="2" b="435" e="435"/>
<c f="2" b="436" e="436"/>
<c f="2" b="437" e="437"/>
<c f="2" b="438" e="438"/>
<c f="2" b="439" e="439"/>
<c f="2" b="440" e="440"/>
<c f="2" b="441" e="441"/>
<c f="2" b="442" e="442"/>
<c f="2" b="443" e="443"/>
<c f="2" b="444" e="443"/>
<c f="2" b="445" e="445"/>
<c f="2" b="446" e="445"/>
<c f="2" b="449" e="449"/>
<c f="2" b="450" e="450"/>
<c f="2" b="451" e="451"/>
<c f="2" b="452" e="452"/>
<c f="2" b="453" e="452"/>
<c f="2" b="455" e="455"/>
<c f="2" b="456" e="456"/>
<c f="2" b="457" e="456"/>
<c f="2" b="462" e="462"/>
<c f="2" b="463" e="463"/>
<c f="2" b="464" e="464"/>
<c f="2" b="465" e="465"/>
<c f="2" b="466" e="466"/>
<c f="2" b="467" e="466"/>
<c f="2" b="471" e="471"/>
<c f="2" b="472" e="472"/>
<c f="2" b="473" e="473"/>
<c f="2" b="474" e="474"/>
<c f="2" b="475" e="475"/>
<c f="2" b="476" e="476"/>
<c f="2" b="477" e="477"/>
<c f="2" b="478" e="478"/>
<c f="2" b="479" e="479"/>
<c f="2" b="480" e="480"/>
<c f="2" b="481" e="481"/>
<c f="2" b="482" e="482"/>
<c f="2" b="483" e="482"/>
<c f="2" b="489" e="489"/>
<c f="2" b="490" e="490"/>
<c f="2" b="491" e="491"/>
<c f="2" b="492" e="492"/>
<c f="2" b="493" e="493"/>
<c f="2" b="494" e="494"/>
<c f="2" b="495" e="495"/>
<c f="2" b="496" e="496"/>
<c f="2" b="497" e="497"/>
<c f="2" b="498" e="498"/>
<c f="2" b="499" e="499"/>
<c f="2" b="500" e="500"/>
<c f="2" b="501" e="501"/>
<c f="2" b="502" e="502"/>
<c f="2" b="503" e="502"/>
<c f="2" b="510" e="510"/>
<c f="2" b="511" e="510"/>
<c f="2" b="516" e="516"/>
<c f="2" b="517" e="517"/>
<c f="2" b="518" e="518"/>
<c f="2" b="519" e="519"/>
<c f="2" b="520" e="520"/>
<c f="2" b="521" e="521"/>
<c f="2" b="522" e="522"/>
<c f="2" b="523" e="523"/>
<c f="2" b="524" e="524"/>
<c f="2" b="525" e="525"/>
<c f="2" b="526" e="526"/>
<c f="2" b="527" e="527"/>
<c f="2" b="528" e="528"/>
<c f="2" b="529" e="529"/>
<c f="2" b="530" e="530"/>
<c f="2" b="531" e="531"/>
<c f="2" b="532" e="532"/>
<c f="2" b="533" e="533"/>
<c f="2" b="534" e="534"/>
<c f="2" b="535" e="535"/>
<c f="2" b="536" e="536"/>
<c f="2" b="537" e="537"/>
<c f="2" b="538" e="538"/>
<c f="2" b="539" e="538"/>
<c f="2" b="544" e="544"/>
<c f="2" b="545" e="545"/>
<c f="2" b="546" e="546"/>
<c f="2" b="548" e="548"/>
<c f="2" b="549" e="549"/>
<c f="2" b="550" e="549"/>
<c f="2" b="557" e="557"/>
<c f="2" b="558" e="558"/>
<c f="2" b="559" e="558"/>
<c f="2" b="564" e="564"/>
<c f="2" b="565" e="565"/>
<c f="2" b="566" e="565"/>
<c f="2" b="570" e="570"/>
<c f="2" b="571" e="571"/>
<c f="2" b="572" e="572"/>
<c f="2" b="573" e="572"/>
<c f="2" b="578" e="578"/>
<c f="2" b="579" e="579"/>
<c f="2" b="580" e="580"/>
<c f="2" b="581" e="581"/>
<c f="2" b="582" e="582"/>
<c f="2" b="583" e="582"/>
<c f="2" b="588" e="588"/>
<c f="2" b="589" e="589"/>
<c f="2" b="590" e="590"/>
<c f="2" b="591" e="591"/>
<c f="2" b="592" e="591"/>
<c f="2" b="594" e="594"/>
<c f="2" b="595" e="595"/>
<c f="2" b="596" e="595"/>
<c f="2" b="599" e="599"/>
<c f="2" b="600" e="600"/>
<c f="2" b="601" e="601"/>
<c f="2" b="602" e="602"/>
<c f="2" b="603" e="603"/>
<c f="2" b="604" e="604"/>
<c f="2" b="605" e="604"/>
<c f="2" b="610" e="610"/>
<c f="2" b="611" e="610"/>
<c f="2" b="614" e="614"/>
<c f="2" b="615" e="614"/>
<c f="2" b="617" e="617"/>
<c f="2" b="618" e="617"/>
<c f="2" b="620" e="620"/>
<c f="2" b="621" e="620"/>
<c f="2" b="623" e="623"/>
<c f="2" b="624" e="624"/>
<c f="2" b="625" e="624"/>
<c f="2" b="627" e="627"/>
<c f="2" b="628" e="628"/>
<c f="2" b="629" e="628"/>
<c f="2" b="632" e="632"/>
<c f="2" b="633" e="633"/>
<c f="2" b="634" e="633"/>
<c f="2" b="636" e="636"/>
<c f="2" b="637" e="637"/>
<c f="2" b="638" e="638"/>
<c f="2" b="639" e="639"/>
<c f="2" b="640" e="640"/>
<c f="2" b="641" e="641"/>
<c f="2" b="642" e="642"/>
<c f="2" b="643" e="643"/>
<c f="2" b="644" e="644"/>
<c f="2" b="645" e="645"/>
<c f="2" b="646" e="646"/>
<c f="2" b="647" e="647"/>
<c f="2" b="648" e="648"/>
<c f="2" b="649" e="649"/>
<c f="2" b="650" e="649"/>
<c f="2" b="656" e="656"/>
<c f="2" b="657" e="657"/>
<c f="2" b="658" e="658"/>
<c f="2" b="659" e="659"/>
<c f="2" b="660" e="659"/>
<c f="2" b="664" e="664"/>
<c f="2" b="665" e="665"/>
<c f="2" b="666" e="666"/>
<c f="2" b="667" e="667"/>
<c f="2" b="668" e="668"/>
<c f="2" b="669" e="669"/>
<c f="2" b="670" e="669"/>
<c f="2" b="672" e="672"/>
<c f="2" b="673" e="672"/>
<c f="2" b="675" e="675"/>
<c f="2" b="676" e="676"/>
<c f="2" b="677" e="677"/>
<c f="2" b="678" e="678"/>
<c f="2" b="679" e="679"/>
<c f="2" b="680" e="680"/>
<c f="2" b="681" e="681"/>
<c f="2" b="682" e="682"/>
<c f="2" b="683" e="683"/>
<c f="2" b="684" e="683"/>
<c f="2" b="686" e="686"/>
<c f="2" b="687" e="687"/>
<c f="2" b="688" e="688"/>
<c f="2" b="689" e="689"/>
<c f="2" b="690" e="689"/>
<c f="2" b="692" e="692"/>
<c f="2" b="693" e="693"/>
<c f="2" b="694" e="694"/>
<c f="2" b="695" e="694"/>
<c f="2" b="697" e="697"/>
<c f="2" b="698" e="698"/>
<c f="2" b="699" e="698"/>
<c f="2" b="703" e="703"/>
<c f="2" b="704" e="704"/>
<c f="2" b="705" e="705"/>
<c f="2" b="706" e="705"/>
<c f="2" b="710" e="710"/>
<c f="2" b="711" e="711"/>
<c f="2" b="712" e="711"/>
<c f="2" b="716" e="716"/>
<c f="2" b="717" e="717"/>
<c f="2" b="718" e="718"/>
<c f="2" b="719" e="718"/>
<c f="2" b="723" e="723"/>
<c f="2" b="724" e="724"/>
<c f="2" b="725" e="725"/>
<c f="2" b="726" e="726"/>
<c f="2" b="727" e="727"/>
<c f="2" b="728" e="728"/>
<c f="2" b="729" e="728"/>
<c f="2" b="734" e="734"/>
<c f="2" b="735" e="735"/>
<c f="2" b="736" e="735"/>
<c f="2" b="740" e="740"/>
<c f="2" b="741" e="741"/>
<c f="2" b="742" e="742"/>
<c f="2" b="743" e="742"/>
<c f="2" b="747" e="747"/>
<c f="2" b="748" e="748"/>
<c f="2" b="749" e="748"/>
<c f="2" b="754" e="754"/>
<c f="2" b="755" e="755"/>
<c f="2" b="756" e="756"/>
<c f="2" b="757" e="757"/>
<c f="2" b="758" e="757"/>
<c f="2" b="762" e="762"/>
<c f="2" b="763" e="763"/>
<c f="2" b="764" e="763"/>
<c f="2" b="771" e="771"/>
<c f="2" b="772" e="772"/>
<c f="2" b="773" e="772"/>
<c f="2" b="778" e="778"/>
<c f="2" b="779" e="779"/>
<c f="2" b="780" e="779"/>
<c f="2" b="786" e="786"/>
<c f="2" b="787" e="787"/>
<c f="2" b="788" e="788"/>
<c f="2" b="789" e="789"/>
<c f="2" b="790" e="790"/>
<c f="2" b="791" e="790"/>
<c f="2" b="799" e="799"/>
<c f="2" b="800" e="800"/>
<c f="2" b="801" e="801"/>
<c f="2" b="802" e="802"/>
<c f="2" b="803" e="803"/>
<c f="2" b="804" e="804"/>
<c f="2" b="805" e="805"/>
<c f="2" b="806" e="805"/>
<c f="2" b="810" e="810"/>
<c f="2" b="811" e="811"/>
<c f="2" b="813" e="813"/>
<c f="2" b="814" e="813"/>
<c f="2" b="822" e="822"/>
<c f="2" b="823" e="823"/>
<c f="2" b="825" e="825"/>
<c f="2" b="826" e="826"/>
<c f="2" b="827" e="826"/>
<c f="2" b="831" e="831"/>
<c f="2" b="832" e="832"/>
<c f="2" b="833" e="833"/>
<c f="2" b="834" e="834"/>
<c f="2" b="835" e="835"/>
<c f="2" b="836" e="836"/>
<c f="2" b="837" e="837"/>
<c f="2" b="838" e="838"/>
<c f="2" b="839" e="839"/>
<c f="2" b="840" e="840"/>
<c f="2" b="841" e="841"/>
<c f="2" b="842" e="842"/>
<c f="2" b="843" e="843"/>
<c f="2" b="844" e="844"/>
<c f="2" b="845" e="845"/>
<c f="2" b="846" e="846"/>
<c f="2" b="847" e="846"/>
<c f="2" b="854" e="854"/>
<c f="2" b="855" e="855"/>
<c f="2" b="856" e="855"/>
<c f="2" b="867" e="867"/>
<c f="2" b="868" e="867"/>
<c f="2" b="870" e="870"/>
<c f="2" b="871" e="870"/>
<c f="2" b="873" e="873"/>
<c f="2" b="874" e="874"/>
<c f="2" b="875" e="874"/>
<c f="2" b="877" e="877"/>
<c f="2" b="878" e="877"/>
<c f="2" b="887" e="887"/>
<c f="2" b="888" e="887"/>
<c f="2" b="894" e="894"/>
<c f="2" b="895" e="895"/>
<c f="2" b="896" e="896"/>
<c f="2" b="897" e="897"/>
<c f="2" b="898" e="898"/>
<c f="2" b="899" e="899"/>
<c f="2" b="900" e="900"/>
<c f="2" b="901" e="901"/>
<c f="2" b="902" e="902"/>
<c f="2" b="903" e="903"/>
<c f="2" b="904" e="904"/>
<c f="2" b="905" e="905"/>
<c f="2" b="906" e="905"/>
<c f="2" b="922" e="922"/>
<c f="2" b="923" e="923"/>
<c f="2" b="924" e="924"/>
<c f="2" b="925" e="925"/>
<c f="2" b="926" e="926"/>
<c f="2" b="927" e="927"/>
<c f="2" b="928" e="928"/>
<c f="2" b="929" e="929"/>
<c f="2" b="930" e="930"/>
<c f="2" b="931" e="930"/>
<c f="2" b="946" e="946"/>
<c f="2" b="947" e="947"/>
<c f="2" b="948" e="947"/>
<c f="2" b="961" e="961"/>
<c f="2" b="963" e="961"/>
</Comments>
<Macros>
<m f="2" bl="267" bc="5" el="267" ec="50"/>
<m f="2" bl="274" bc="5" el="274" ec="60"/>
<m f="2" bl="281" bc="5" el="281" ec="77"/>
<m f="2" bl="288" bc="5" el="288" ec="77"/>
<m f="2" bl="295" bc="5" el="295" ec="62"/>
<m f="2" bl="337" bc="5" el="338" ec="45"/>
<m f="2" bl="363" bc="5" el="363" ec="79"/>
<m f="2" bl="485" bc="5" el="485" ec="53"/>
<m f="2" bl="512" bc="5" el="512" ec="51"/>
<m f="2" bl="560" bc="5" el="560" ec="70"/>
<m f="2" bl="575" bc="5" el="575" ec="67"/>
<m f="2" bl="767" bc="5" el="768" ec="30"/>
<m f="2" bl="775" bc="5" el="775" ec="71"/>
<m f="2" bl="782" bc="5" el="782" ec="72"/>
<m f="2" bl="879" bc="5" el="879" ec="57"/>
</Macros>
<tun>
<ns name="llvm" id="59642fb74cf5b58f433a7bdcb6c661d2_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="27" lineend="961" original="">
<cr namespace="llvm" access="none" kind="class" name="BitVector" id="59642fb74cf5b58f433a7bdcb6c661d2_647e416b8bdb6276d3951506048da0d6" file="2" linestart="29" lineend="29"/>
<cr namespace="llvm" access="none" kind="class" name="MachineFunction" id="59642fb74cf5b58f433a7bdcb6c661d2_7a76e175133a980deee19d81d954fcc0" file="2" linestart="30" lineend="30" previous="dc2fe1ce3eab105adc926f5848f1baa6_7a76e175133a980deee19d81d954fcc0"/>
<cr namespace="llvm" access="none" kind="class" name="RegScavenger" id="59642fb74cf5b58f433a7bdcb6c661d2_5b3d8c591abe16edac31def318a7e873" file="2" linestart="31" lineend="31"/>
<tm namespace="llvm" access="none" kind="class" name="SmallVectorImpl" id="59642fb74cf5b58f433a7bdcb6c661d2_0ea384b878b9f0ea4b12ff167bce70bf" file="2" linestart="32" lineend="32" previous="d038367435b7928d04997491e912d58d_0ea384b878b9f0ea4b12ff167bce70bf">
<template_parameters>
<ttp name="T" id="59642fb74cf5b58f433a7bdcb6c661d2_74e6d19455bf8091bee937f7cb9cab30" depth="" index="" proto="type-parameter-0-0"/>
</template_parameters>
<cr namespace="llvm" access="none" kind="class" name="SmallVectorImpl" id="59642fb74cf5b58f433a7bdcb6c661d2_de149a278b9bdd7657798d3ddb9a06b4" file="2" linestart="32" lineend="32" previous="d038367435b7928d04997491e912d58d_de149a278b9bdd7657798d3ddb9a06b4"/>
</tm>
<cr namespace="llvm" access="none" kind="class" name="VirtRegMap" id="59642fb74cf5b58f433a7bdcb6c661d2_9930feeb2addcb2bae361a355c2bc8dd" file="2" linestart="33" lineend="33"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="59642fb74cf5b58f433a7bdcb6c661d2_a0739cdc4bf02ac0124031b03f4267a6" file="2" linestart="34" lineend="34" previous="dc2fe1ce3eab105adc926f5848f1baa6_a0739cdc4bf02ac0124031b03f4267a6"/>
<cr namespace="llvm" access="none" depth="0" pod="true" kind="class" name="TargetRegisterClass" id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499" file="2" linestart="36" lineend="197" previous="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499">
<cr access="public" kind="class" name="TargetRegisterClass" id="59642fb74cf5b58f433a7bdcb6c661d2_25667c9409c71754ba2eebe8ed6a3d1c" file="2" linestart="36" lineend="36"/>
<Decl access="public"/>
<tyd name="iterator" id="59642fb74cf5b58f433a7bdcb6c661d2_bd3871f882e0af18b89f4ded56dd388d" file="2" linestart="38" lineend="38">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</tyd>
<tyd name="const_iterator" id="59642fb74cf5b58f433a7bdcb6c661d2_b50f39a151b447cf03dab1da35d3b2e0" file="2" linestart="39" lineend="39">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</tyd>
<tyd name="vt_iterator" id="59642fb74cf5b58f433a7bdcb6c661d2_1630261473d6990a0c549ed2381bcf38" file="2" linestart="40" lineend="40">
<pt>
<QualType const="true">
<ety>
<et>
<e id="8082e5165c3f42665d6b82cf419bbd6a_fd7482fa7d76a758a59a5a382f8a0df5"/>
</et>
</ety>
</QualType>
</pt>
</tyd>
<tyd name="sc_iterator" id="59642fb74cf5b58f433a7bdcb6c661d2_e976bd44019e0320b7579ed719932f3f" file="2" linestart="41" lineend="41">
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</tyd>
<fl name="MC" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" file="2" linestart="44" lineend="44" isPtr="true" isLiteral="true" access="public" proto="const llvm::MCRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_848f3ae253fe25a26932e187481896be"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="VTs" id="59642fb74cf5b58f433a7bdcb6c661d2_395defda1dc8660d9e328ec0ec9903ed" file="2" linestart="45" lineend="45" const="true" isPtr="true" isLiteral="true" access="public" proto="const vt_iterator">
<QualType const="true">
<Tdef>
<pt>
<QualType const="true">
<ety>
<et>
<e id="8082e5165c3f42665d6b82cf419bbd6a_fd7482fa7d76a758a59a5a382f8a0df5"/>
</et>
</ety>
</QualType>
</pt>
</Tdef>
</QualType>
</fl>
<fl name="SubClassMask" id="59642fb74cf5b58f433a7bdcb6c661d2_061cab537810372ec55cd6fe1ab5efd0" file="2" linestart="46" lineend="46" isPtr="true" isLiteral="true" access="public" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fl>
<fl name="SuperRegIndices" id="59642fb74cf5b58f433a7bdcb6c661d2_a8881389846e4564d63689828dda074d" file="2" linestart="47" lineend="47" isPtr="true" isLiteral="true" access="public" proto="const uint16_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</pt>
</fl>
<fl name="SuperClasses" id="59642fb74cf5b58f433a7bdcb6c661d2_2c5d32e7850009e6bd77158ed3310c6c" file="2" linestart="48" lineend="48" const="true" isPtr="true" isLiteral="true" access="public" proto="const sc_iterator">
<QualType const="true">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
</QualType>
</fl>
<fl name="OrderFunc" id="59642fb74cf5b58f433a7bdcb6c661d2_0aac5b0e79534089a15ef680d31f334e" file="2" linestart="49" lineend="49" isPtr="true" isLiteral="true" access="public" proto="ArrayRef&lt;MCPhysReg&gt; (*)(const llvm::MachineFunction &amp;)">
<pt>
<Paren/>
</pt>
</fl>
<m name="getID" id="59642fb74cf5b58f433a7bdcb6c661d2_ff58f167b29acc277d588110b9fe4494" file="2" linestart="53" lineend="53" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="53" cb="26" le="53" ce="48">
<rx lb="53" cb="28" le="53" ce="45" pvirg="true">
<mce lb="53" cb="35" le="53" ce="45" nbparm="0" id="ae72dec5e45591990dac31159522f29e_10cae52b25e666f6df86886b7fe59830">
<exp pvirg="true"/>
<mex lb="53" cb="35" le="53" ce="39" id="ae72dec5e45591990dac31159522f29e_10cae52b25e666f6df86886b7fe59830" nm="getID" arrow="1">
<n32 lb="53" cb="35">
<mex lb="53" cb="35" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="53" cb="35"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getName" id="59642fb74cf5b58f433a7bdcb6c661d2_34028b86ea5e07b21a164ca5ff33ef1e" file="2" linestart="57" lineend="57" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="57" cb="31" le="57" ce="55">
<rx lb="57" cb="33" le="57" ce="52" pvirg="true">
<mce lb="57" cb="40" le="57" ce="52" nbparm="0" id="ae72dec5e45591990dac31159522f29e_cbe97d905be997ec25d643340196ac2e">
<exp pvirg="true"/>
<mex lb="57" cb="40" le="57" ce="44" id="ae72dec5e45591990dac31159522f29e_cbe97d905be997ec25d643340196ac2e" nm="getName" arrow="1">
<n32 lb="57" cb="40">
<mex lb="57" cb="40" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="57" cb="40"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="begin" id="59642fb74cf5b58f433a7bdcb6c661d2_eaa31799884a348e23d128a58a01c1cc" file="2" linestart="61" lineend="61" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="iterator">
<Tdef>
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="61" cb="32" le="61" ce="54">
<rx lb="61" cb="34" le="61" ce="51" pvirg="true">
<mce lb="61" cb="41" le="61" ce="51" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b927258de4a78af8a7738ab29b86739b">
<exp pvirg="true"/>
<mex lb="61" cb="41" le="61" ce="45" id="ae72dec5e45591990dac31159522f29e_b927258de4a78af8a7738ab29b86739b" nm="begin" arrow="1">
<n32 lb="61" cb="41">
<mex lb="61" cb="41" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="61" cb="41"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="end" id="59642fb74cf5b58f433a7bdcb6c661d2_41e3bf581f193da6fa164779d3495a10" file="2" linestart="62" lineend="62" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="iterator">
<Tdef>
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="62" cb="32" le="62" ce="52">
<rx lb="62" cb="34" le="62" ce="49" pvirg="true">
<mce lb="62" cb="41" le="62" ce="49" nbparm="0" id="ae72dec5e45591990dac31159522f29e_37c6a78f242a5411032fd1a5dd4dcc20">
<exp pvirg="true"/>
<mex lb="62" cb="41" le="62" ce="45" id="ae72dec5e45591990dac31159522f29e_37c6a78f242a5411032fd1a5dd4dcc20" nm="end" arrow="1">
<n32 lb="62" cb="41">
<mex lb="62" cb="41" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="62" cb="41"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getNumRegs" id="59642fb74cf5b58f433a7bdcb6c661d2_82327d44d993f8c66f7c796393e315b5" file="2" linestart="66" lineend="66" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="66" cb="31" le="66" ce="58">
<rx lb="66" cb="33" le="66" ce="55" pvirg="true">
<mce lb="66" cb="40" le="66" ce="55" nbparm="0" id="ae72dec5e45591990dac31159522f29e_8814b5eec7ea00095d6febcc7e7cd0ef">
<exp pvirg="true"/>
<mex lb="66" cb="40" le="66" ce="44" id="ae72dec5e45591990dac31159522f29e_8814b5eec7ea00095d6febcc7e7cd0ef" nm="getNumRegs" arrow="1">
<n32 lb="66" cb="40">
<mex lb="66" cb="40" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="66" cb="40"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getRegister" id="59642fb74cf5b58f433a7bdcb6c661d2_7656dc3ba0bb1b5724af300559ba7110" file="2" linestart="70" lineend="72" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="i" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="70" cb="42" le="72" ce="3">
<rx lb="71" cb="5" le="71" ce="29" pvirg="true">
<mce lb="71" cb="12" le="71" ce="29" nbparm="1" id="ae72dec5e45591990dac31159522f29e_dd4d34694f5ab990d77a7662c5c74ce8">
<exp pvirg="true"/>
<mex lb="71" cb="12" le="71" ce="16" id="ae72dec5e45591990dac31159522f29e_dd4d34694f5ab990d77a7662c5c74ce8" nm="getRegister" arrow="1">
<n32 lb="71" cb="12">
<mex lb="71" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="71" cb="12"/>
</mex>
</n32>
</mex>
<n32 lb="71" cb="28">
<drx lb="71" cb="28" kind="lvalue" nm="i"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="contains" id="59642fb74cf5b58f433a7bdcb6c661d2_9a2a9f2949cc50ef72bf0532135fcb1a" file="2" linestart="76" lineend="78" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="76" cb="37" le="78" ce="3">
<rx lb="77" cb="5" le="77" ce="28" pvirg="true">
<mce lb="77" cb="12" le="77" ce="28" nbparm="1" id="ae72dec5e45591990dac31159522f29e_56ea94e8db80f89f05588bc2f4853a38">
<exp pvirg="true"/>
<mex lb="77" cb="12" le="77" ce="16" id="ae72dec5e45591990dac31159522f29e_56ea94e8db80f89f05588bc2f4853a38" nm="contains" arrow="1">
<n32 lb="77" cb="12">
<mex lb="77" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="77" cb="12"/>
</mex>
</n32>
</mex>
<n32 lb="77" cb="25">
<drx lb="77" cb="25" kind="lvalue" nm="Reg"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="contains" id="59642fb74cf5b58f433a7bdcb6c661d2_85c9f22065fddfeefab9b6dc679261ba" file="2" linestart="81" lineend="83" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg1" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Reg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="81" cb="53" le="83" ce="3">
<rx lb="82" cb="5" le="82" ce="35" pvirg="true">
<mce lb="82" cb="12" le="82" ce="35" nbparm="2" id="ae72dec5e45591990dac31159522f29e_67810d9c393e56b8e7ffafe548b9f1a7">
<exp pvirg="true"/>
<mex lb="82" cb="12" le="82" ce="16" id="ae72dec5e45591990dac31159522f29e_67810d9c393e56b8e7ffafe548b9f1a7" nm="contains" arrow="1">
<n32 lb="82" cb="12">
<mex lb="82" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="82" cb="12"/>
</mex>
</n32>
</mex>
<n32 lb="82" cb="25">
<drx lb="82" cb="25" kind="lvalue" nm="Reg1"/>
</n32>
<n32 lb="82" cb="31">
<drx lb="82" cb="31" kind="lvalue" nm="Reg2"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getSize" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" file="2" linestart="87" lineend="87" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="87" cb="28" le="87" ce="52">
<rx lb="87" cb="30" le="87" ce="49" pvirg="true">
<mce lb="87" cb="37" le="87" ce="49" nbparm="0" id="ae72dec5e45591990dac31159522f29e_d5a5a9e8bf21cd567ac0acf7913bb3d3">
<exp pvirg="true"/>
<mex lb="87" cb="37" le="87" ce="41" id="ae72dec5e45591990dac31159522f29e_d5a5a9e8bf21cd567ac0acf7913bb3d3" nm="getSize" arrow="1">
<n32 lb="87" cb="37">
<mex lb="87" cb="37" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="87" cb="37"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getAlignment" id="59642fb74cf5b58f433a7bdcb6c661d2_423641f5044279bc1ac553fed6327807" file="2" linestart="91" lineend="91" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="91" cb="33" le="91" ce="62">
<rx lb="91" cb="35" le="91" ce="59" pvirg="true">
<mce lb="91" cb="42" le="91" ce="59" nbparm="0" id="ae72dec5e45591990dac31159522f29e_5416cf357d5e838c8114eacbed73adb0">
<exp pvirg="true"/>
<mex lb="91" cb="42" le="91" ce="46" id="ae72dec5e45591990dac31159522f29e_5416cf357d5e838c8114eacbed73adb0" nm="getAlignment" arrow="1">
<n32 lb="91" cb="42">
<mex lb="91" cb="42" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="91" cb="42"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getCopyCost" id="59642fb74cf5b58f433a7bdcb6c661d2_9b9dee23ddbb0560cdc1983f6d3a0bb3" file="2" linestart="96" lineend="96" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<Stmt>
<u lb="96" cb="27" le="96" ce="55">
<rx lb="96" cb="29" le="96" ce="52" pvirg="true">
<mce lb="96" cb="36" le="96" ce="52" nbparm="0" id="ae72dec5e45591990dac31159522f29e_ecf2d0bf6fe99c56f3a98b12876571fe">
<exp pvirg="true"/>
<mex lb="96" cb="36" le="96" ce="40" id="ae72dec5e45591990dac31159522f29e_ecf2d0bf6fe99c56f3a98b12876571fe" nm="getCopyCost" arrow="1">
<n32 lb="96" cb="36">
<mex lb="96" cb="36" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="96" cb="36"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="isAllocatable" id="59642fb74cf5b58f433a7bdcb6c661d2_bb0e18542bb40025d7a000fb4701af12" file="2" linestart="100" lineend="100" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="100" cb="30" le="100" ce="60">
<rx lb="100" cb="32" le="100" ce="57" pvirg="true">
<mce lb="100" cb="39" le="100" ce="57" nbparm="0" id="ae72dec5e45591990dac31159522f29e_41c01980eab508c1442c4505b91cf344">
<exp pvirg="true"/>
<mex lb="100" cb="39" le="100" ce="43" id="ae72dec5e45591990dac31159522f29e_41c01980eab508c1442c4505b91cf344" nm="isAllocatable" arrow="1">
<n32 lb="100" cb="39">
<mex lb="100" cb="39" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n19 lb="100" cb="39"/>
</mex>
</n32>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="hasType" id="59642fb74cf5b58f433a7bdcb6c661d2_83eb08348b91495a903567c635d0f3d2" file="2" linestart="104" lineend="109" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="vt" proto="llvm::EVT" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="104" cb="30" le="109" ce="3">
<fx lb="105" cb="5" le="107" ce="16">
<dst lb="105" cb="9" le="105" ce="18">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="int"/>
<n45 lb="105" cb="17">
<flit/>
</n45>
</Var>
</dst>
<xop lb="105" cb="20" le="105" ce="35" kind="!=">
<n32 lb="105" cb="20" le="105" ce="25">
<n32 lb="105" cb="20" le="105" ce="25">
<n2 lb="105" cb="20" le="105" ce="25">
<exp pvirg="true"/>
<n32 lb="105" cb="20">
<mex lb="105" cb="20" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_395defda1dc8660d9e328ec0ec9903ed" nm="VTs" arrow="1">
<n19 lb="105" cb="20"/>
</mex>
</n32>
<n32 lb="105" cb="24">
<drx lb="105" cb="24" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</n32>
<n32 lb="105" cb="30" le="105" ce="35">
<drx lb="105" cb="30" le="105" ce="35" id="8082e5165c3f42665d6b82cf419bbd6a_d228eec95ede61c0aadc7b9403d27a74" nm="Other"/>
</n32>
</xop>
<uo lb="105" cb="42" le="105" ce="44" kind="++">
<drx lb="105" cb="44" kind="lvalue" nm="i"/>
</uo>
<if lb="106" cb="7" le="107" ce="16">
<ocx lb="106" cb="11" le="106" ce="26" nbparm="2" id="6579c43c30a3bddd6e7625172027d12e_beb30f4042ce6b20b4416f259061cec7">
<exp pvirg="true"/>
<n32 lb="106" cb="23">
<drx lb="106" cb="23" kind="lvalue" id="6579c43c30a3bddd6e7625172027d12e_beb30f4042ce6b20b4416f259061cec7" nm="operator=="/>
</n32>
<n32 lb="106" cb="11" le="106" ce="21">
<n26 lb="106" cb="11" le="106" ce="21">
<n10 lb="106" cb="11" le="106" ce="20">
<typeptr id="6579c43c30a3bddd6e7625172027d12e_c2bca1324268c1692e34bd7c8e3be2ff"/>
<temp/>
<n32 lb="106" cb="15" le="106" ce="20">
<n2 lb="106" cb="15" le="106" ce="20">
<exp pvirg="true"/>
<n32 lb="106" cb="15">
<mex lb="106" cb="15" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_395defda1dc8660d9e328ec0ec9903ed" nm="VTs" arrow="1">
<n19 lb="106" cb="15"/>
</mex>
</n32>
<n32 lb="106" cb="19">
<drx lb="106" cb="19" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</n10>
</n26>
</n32>
<n10 lb="106" cb="26">
<typeptr id="6579c43c30a3bddd6e7625172027d12e_8645bcc472d4ab98904dab5faa8ac2d1"/>
<temp/>
<n32 lb="106" cb="26">
<drx lb="106" cb="26" kind="lvalue" nm="vt"/>
</n32>
</n10>
</ocx>
<rx lb="107" cb="9" le="107" ce="16" pvirg="true">
<n9 lb="107" cb="16"/>
</rx>
</if>
</fx>
<rx lb="108" cb="5" le="108" ce="12" pvirg="true">
<n9 lb="108" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="vt_begin" id="59642fb74cf5b58f433a7bdcb6c661d2_a36f4f140ab8bf117309a3e25219d9d9" file="2" linestart="113" lineend="115" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="vt_iterator">
<Tdef>
<pt>
<QualType const="true">
<ety>
<et>
<e id="8082e5165c3f42665d6b82cf419bbd6a_fd7482fa7d76a758a59a5a382f8a0df5"/>
</et>
</ety>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="113" cb="32" le="115" ce="3">
<rx lb="114" cb="5" le="114" ce="12" pvirg="true">
<n32 lb="114" cb="12">
<mex lb="114" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_395defda1dc8660d9e328ec0ec9903ed" nm="VTs" arrow="1">
<n19 lb="114" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="vt_end" id="59642fb74cf5b58f433a7bdcb6c661d2_8926fad9febeb83387ba702089c75286" file="2" linestart="117" lineend="121" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="vt_iterator">
<Tdef>
<pt>
<QualType const="true">
<ety>
<et>
<e id="8082e5165c3f42665d6b82cf419bbd6a_fd7482fa7d76a758a59a5a382f8a0df5"/>
</et>
</ety>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="117" cb="30" le="121" ce="3">
<dst lb="118" cb="5" le="118" ce="24">
<exp pvirg="true"/>
<Var nm="I">
<Tdef>
<pt>
<QualType const="true">
<ety>
<et>
<e id="8082e5165c3f42665d6b82cf419bbd6a_fd7482fa7d76a758a59a5a382f8a0df5"/>
</et>
</ety>
</QualType>
</pt>
</Tdef>
<n32 lb="118" cb="21">
<mex lb="118" cb="21" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_395defda1dc8660d9e328ec0ec9903ed" nm="VTs" arrow="1">
<n19 lb="118" cb="21"/>
</mex>
</n32>
</Var>
</dst>
<wy lb="119" cb="5" le="119" ce="32">
<xop lb="119" cb="12" le="119" ce="23" kind="!=">
<n32 lb="119" cb="12" le="119" ce="13">
<n32 lb="119" cb="12" le="119" ce="13">
<uo lb="119" cb="12" le="119" ce="13" kind="*">
<n32 lb="119" cb="13">
<drx lb="119" cb="13" kind="lvalue" nm="I"/>
</n32>
</uo>
</n32>
</n32>
<n32 lb="119" cb="18" le="119" ce="23">
<drx lb="119" cb="18" le="119" ce="23" id="8082e5165c3f42665d6b82cf419bbd6a_d228eec95ede61c0aadc7b9403d27a74" nm="Other"/>
</n32>
</xop>
<uo lb="119" cb="30" le="119" ce="32" kind="++">
<drx lb="119" cb="32" kind="lvalue" nm="I"/>
</uo>
</wy>
<rx lb="120" cb="5" le="120" ce="12" pvirg="true">
<n32 lb="120" cb="12">
<drx lb="120" cb="12" kind="lvalue" nm="I"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasSubClass" id="59642fb74cf5b58f433a7bdcb6c661d2_5f108003c8f4ce0789678c581827bbe2" file="2" linestart="125" lineend="127" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="125" cb="57" le="127" ce="3">
<rx lb="126" cb="5" le="126" ce="42" pvirg="true">
<xop lb="126" cb="12" le="126" ce="42" kind="&amp;&amp;">
<xop lb="126" cb="12" le="126" ce="18" kind="!=">
<n32 lb="126" cb="12">
<drx lb="126" cb="12" kind="lvalue" nm="RC"/>
</n32>
<n19 lb="126" cb="18"/>
</xop>
<mce lb="126" cb="26" le="126" ce="42" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5dacd8445ec817c56f439849691b73cc">
<exp pvirg="true"/>
<mex lb="126" cb="26" id="59642fb74cf5b58f433a7bdcb6c661d2_5dacd8445ec817c56f439849691b73cc" nm="hasSubClassEq" arrow="1">
<n19 lb="126" cb="26"/>
</mex>
<n32 lb="126" cb="40">
<drx lb="126" cb="40" kind="lvalue" nm="RC"/>
</n32>
</mce>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="hasSubClassEq" id="59642fb74cf5b58f433a7bdcb6c661d2_5dacd8445ec817c56f439849691b73cc" file="2" linestart="131" lineend="134" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="131" cb="59" le="134" ce="3">
<dst lb="132" cb="5" le="132" ce="30">
<exp pvirg="true"/>
<Var nm="ID" value="true">
<bt name="unsigned int"/>
<mce lb="132" cb="19" le="132" ce="29" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_ff58f167b29acc277d588110b9fe4494">
<exp pvirg="true"/>
<mex lb="132" cb="19" le="132" ce="23" id="59642fb74cf5b58f433a7bdcb6c661d2_ff58f167b29acc277d588110b9fe4494" nm="getID" arrow="1">
<n32 lb="132" cb="19">
<drx lb="132" cb="19" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<rx lb="133" cb="5" le="133" ce="51" pvirg="true">
<n32 lb="133" cb="12" le="133" ce="51">
<xop lb="133" cb="12" le="133" ce="51" kind="&amp;">
<n46 lb="133" cb="12" le="133" ce="47">
<exp pvirg="true"/>
<xop lb="133" cb="13" le="133" ce="46" kind="&gt;&gt;">
<n32 lb="133" cb="13" le="133" ce="33">
<n2 lb="133" cb="13" le="133" ce="33">
<exp pvirg="true"/>
<n32 lb="133" cb="13">
<mex lb="133" cb="13" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_061cab537810372ec55cd6fe1ab5efd0" nm="SubClassMask" arrow="1">
<n19 lb="133" cb="13"/>
</mex>
</n32>
<xop lb="133" cb="26" le="133" ce="31" kind="/">
<n32 lb="133" cb="26">
<drx lb="133" cb="26" kind="lvalue" nm="ID"/>
</n32>
<n32 lb="133" cb="31">
<n45 lb="133" cb="31">
<flit/>
</n45>
</n32>
</xop>
</n2>
</n32>
<n46 lb="133" cb="38" le="133" ce="46">
<exp pvirg="true"/>
<xop lb="133" cb="39" le="133" ce="44" kind="%">
<n32 lb="133" cb="39">
<drx lb="133" cb="39" kind="lvalue" nm="ID"/>
</n32>
<n32 lb="133" cb="44">
<n45 lb="133" cb="44"/>
</n32>
</xop>
</n46>
</xop>
</n46>
<n32 lb="133" cb="51">
<n45 lb="133" cb="51">
<flit/>
</n45>
</n32>
</xop>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasSuperClass" id="59642fb74cf5b58f433a7bdcb6c661d2_71a305733e93d166a916712bbe8b8f32" file="2" linestart="138" lineend="140" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="138" cb="59" le="140" ce="3">
<rx lb="139" cb="5" le="139" ce="32" pvirg="true">
<mce lb="139" cb="12" le="139" ce="32" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5f108003c8f4ce0789678c581827bbe2">
<exp pvirg="true"/>
<mex lb="139" cb="12" le="139" ce="16" id="59642fb74cf5b58f433a7bdcb6c661d2_5f108003c8f4ce0789678c581827bbe2" nm="hasSubClass" arrow="1">
<n32 lb="139" cb="12">
<drx lb="139" cb="12" kind="lvalue" nm="RC"/>
</n32>
</mex>
<n19 lb="139" cb="28"/>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="hasSuperClassEq" id="59642fb74cf5b58f433a7bdcb6c661d2_a3646977f0b1902fa7acb7dd331b55ab" file="2" linestart="144" lineend="146" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="144" cb="61" le="146" ce="3">
<rx lb="145" cb="5" le="145" ce="34" pvirg="true">
<mce lb="145" cb="12" le="145" ce="34" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5dacd8445ec817c56f439849691b73cc">
<exp pvirg="true"/>
<mex lb="145" cb="12" le="145" ce="16" id="59642fb74cf5b58f433a7bdcb6c661d2_5dacd8445ec817c56f439849691b73cc" nm="hasSubClassEq" arrow="1">
<n32 lb="145" cb="12">
<drx lb="145" cb="12" kind="lvalue" nm="RC"/>
</n32>
</mex>
<n19 lb="145" cb="30"/>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getSubClassMask" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a" file="2" linestart="151" lineend="153" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="151" cb="43" le="153" ce="3">
<rx lb="152" cb="5" le="152" ce="12" pvirg="true">
<n32 lb="152" cb="12">
<mex lb="152" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_061cab537810372ec55cd6fe1ab5efd0" nm="SubClassMask" arrow="1">
<n19 lb="152" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSuperRegIndices" id="59642fb74cf5b58f433a7bdcb6c661d2_6fd33b3cf53d2dc457d2eda77f23770e" file="2" linestart="163" lineend="165" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const uint16_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="163" cb="46" le="165" ce="3">
<rx lb="164" cb="5" le="164" ce="12" pvirg="true">
<n32 lb="164" cb="12">
<mex lb="164" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_a8881389846e4564d63689828dda074d" nm="SuperRegIndices" arrow="1">
<n19 lb="164" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSuperClasses" id="59642fb74cf5b58f433a7bdcb6c661d2_8a3354b55faa4700cd0de2078ff01700" file="2" linestart="170" lineend="172" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="sc_iterator">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="170" cb="39" le="172" ce="3">
<rx lb="171" cb="5" le="171" ce="12" pvirg="true">
<n32 lb="171" cb="12">
<mex lb="171" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_2c5d32e7850009e6bd77158ed3310c6c" nm="SuperClasses" arrow="1">
<n19 lb="171" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isASubClass" id="59642fb74cf5b58f433a7bdcb6c661d2_e0442121f1eae7a70984434b875fcb43" file="2" linestart="176" lineend="178" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="176" cb="28" le="178" ce="3">
<rx lb="177" cb="5" le="177" ce="31" pvirg="true">
<xop lb="177" cb="12" le="177" ce="31" kind="!=">
<n32 lb="177" cb="12" le="177" ce="26">
<n2 lb="177" cb="12" le="177" ce="26">
<exp pvirg="true"/>
<n32 lb="177" cb="12">
<mex lb="177" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_2c5d32e7850009e6bd77158ed3310c6c" nm="SuperClasses" arrow="1">
<n19 lb="177" cb="12"/>
</mex>
</n32>
<n45 lb="177" cb="25">
<flit/>
</n45>
</n2>
</n32>
<n32 lb="177" cb="31">
<n16 lb="177" cb="31">
<exp pvirg="true"/>
</n16>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getRawAllocationOrder" id="59642fb74cf5b58f433a7bdcb6c661d2_97d02d334fc3d52db6cf17fe39ae85e4" file="2" linestart="194" lineend="196" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="ArrayRef&lt;MCPhysReg&gt;">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</template_arguments>
</tss>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="194" cb="78" le="196" ce="3">
<rx lb="195" cb="5" le="195" ce="74" pvirg="true">
<n10 lb="195" cb="12" le="195" ce="74">
<typeptr id="113b416902e0259d6681229a46a0de40_514482093a01326540a72ccdb132d1d3">
<template_arguments>
<bt name="unsigned short"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="195" cb="12" le="195" ce="74">
<exp pvirg="true"/>
<co lb="195" cb="12" le="195" ce="74">
<exp pvirg="true"/>
<n32 lb="195" cb="12">
<n32 lb="195" cb="12">
<mex lb="195" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_0aac5b0e79534089a15ef680d31f334e" nm="OrderFunc" arrow="1">
<n19 lb="195" cb="12"/>
</mex>
</n32>
</n32>
<n10 lb="195" cb="24" le="195" ce="36">
<typeptr id="113b416902e0259d6681229a46a0de40_514482093a01326540a72ccdb132d1d3">
<template_arguments>
<bt name="unsigned short"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="195" cb="24" le="195" ce="36">
<exp pvirg="true"/>
<ce lb="195" cb="24" le="195" ce="36" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_0aac5b0e79534089a15ef680d31f334e">
<exp pvirg="true"/>
<n32 lb="195" cb="24">
<mex lb="195" cb="24" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_0aac5b0e79534089a15ef680d31f334e" nm="OrderFunc" arrow="1">
<n19 lb="195" cb="24"/>
</mex>
</n32>
<drx lb="195" cb="34" kind="lvalue" nm="MF"/>
</ce>
</mte>
</n10>
<n10 lb="195" cb="40" le="195" ce="74">
<typeptr id="113b416902e0259d6681229a46a0de40_514482093a01326540a72ccdb132d1d3">
<template_arguments>
<bt name="unsigned short"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="195" cb="40" le="195" ce="74">
<exp pvirg="true"/>
<ce lb="195" cb="40" le="195" ce="74" nbparm="2" id="113b416902e0259d6681229a46a0de40_68202a71bcc95962491a468e76abd5a2">
<exp pvirg="true"/>
<n32 lb="195" cb="40">
<drx lb="195" cb="40" kind="lvalue" id="113b416902e0259d6681229a46a0de40_68202a71bcc95962491a468e76abd5a2" nm="makeArrayRef">
<template_arguments>
<bt name="unsigned short"/>
</template_arguments>
</drx>
</n32>
<mce lb="195" cb="53" le="195" ce="59" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_eaa31799884a348e23d128a58a01c1cc">
<exp pvirg="true"/>
<mex lb="195" cb="53" id="59642fb74cf5b58f433a7bdcb6c661d2_eaa31799884a348e23d128a58a01c1cc" nm="begin" arrow="1">
<n19 lb="195" cb="53"/>
</mex>
</mce>
<mce lb="195" cb="62" le="195" ce="73" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_82327d44d993f8c66f7c796393e315b5">
<exp pvirg="true"/>
<mex lb="195" cb="62" id="59642fb74cf5b58f433a7bdcb6c661d2_82327d44d993f8c66f7c796393e315b5" nm="getNumRegs" arrow="1">
<n19 lb="195" cb="62"/>
</mex>
</mce>
</ce>
</mte>
</n10>
</co>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
</cr>
<cr namespace="llvm" access="none" depth="0" pod="true" kind="struct" name="TargetRegisterInfoDesc" id="59642fb74cf5b58f433a7bdcb6c661d2_dc667d6da07ef9b4ca492a6005741323" file="2" linestart="201" lineend="204">
<cr access="public" kind="struct" name="TargetRegisterInfoDesc" id="59642fb74cf5b58f433a7bdcb6c661d2_8485c4c2ac5915cecc854c968b52251b" file="2" linestart="201" lineend="201"/>
<fl name="CostPerUse" id="59642fb74cf5b58f433a7bdcb6c661d2_3e34c5170dc9394955a99a3a6d2d018f" file="2" linestart="202" lineend="202" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="inAllocatableClass" id="59642fb74cf5b58f433a7bdcb6c661d2_07a0b6e0d81df749594773319b475952" file="2" linestart="203" lineend="203" isLiteral="true" access="public" proto="bool">
<bt name="bool"/>
</fl>
</cr>
<cr namespace="llvm" access="none" depth="0" pod="true" kind="struct" name="RegClassWeight" id="59642fb74cf5b58f433a7bdcb6c661d2_2f8ca8e04525790126f5d7d94931f505" file="2" linestart="208" lineend="211">
<cr access="public" kind="struct" name="RegClassWeight" id="59642fb74cf5b58f433a7bdcb6c661d2_a559dfd7a8f3565bd373937810d33cb8" file="2" linestart="208" lineend="208"/>
<fl name="RegWeight" id="59642fb74cf5b58f433a7bdcb6c661d2_b8f174bcc6916138c614576be8752fdb" file="2" linestart="209" lineend="209" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="WeightLimit" id="59642fb74cf5b58f433a7bdcb6c661d2_ee28ee6ed098d08b0986dc08ed794fac" file="2" linestart="210" lineend="210" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="class" name="TargetRegisterInfo" id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659" file="2" linestart="219" lineend="828" previous="d038367435b7928d04997491e912d58d_2fd18b2e9f937d163d967e6f778ba659">
<base access="public">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</base>
<cr access="public" kind="class" name="TargetRegisterInfo" id="59642fb74cf5b58f433a7bdcb6c661d2_8e42a7be52af545a2a8f4fda68390834" file="2" linestart="219" lineend="219"/>
<Decl access="public"/>
<tyd name="regclass_iterator" id="59642fb74cf5b58f433a7bdcb6c661d2_cda712cbf1e99bb021a145b686953441" file="2" linestart="221" lineend="221">
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</tyd>
<Decl access="private"/>
<fl name="InfoDesc" id="59642fb74cf5b58f433a7bdcb6c661d2_22d3c8171c1ef076e8e39d0c70cd40d2" file="2" linestart="223" lineend="223" isPtr="true" isLiteral="true" access="private" proto="const llvm::TargetRegisterInfoDesc *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_dc667d6da07ef9b4ca492a6005741323"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="SubRegIndexNames" id="59642fb74cf5b58f433a7bdcb6c661d2_7a04e717dc9b2757afcffdb4aa39590e" file="2" linestart="224" lineend="224" isPtr="true" isLiteral="true" access="private" proto="const char *const *">
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</QualType>
</pt>
</fl>
<fl name="SubRegIndexLaneMasks" id="59642fb74cf5b58f433a7bdcb6c661d2_57e4e7f1b2cde59dbeb80d134d6a2c61" file="2" linestart="226" lineend="226" isPtr="true" isLiteral="true" access="private" proto="const unsigned int *">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
</fl>
<fl name="RegClassBegin" id="59642fb74cf5b58f433a7bdcb6c661d2_2d60a0c3cfeb4c3f76b0c3cdc60f4116" file="2" linestart="228" lineend="228" isPtr="true" isLiteral="true" access="private" proto="regclass_iterator">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
</fl>
<fl name="RegClassEnd" id="59642fb74cf5b58f433a7bdcb6c661d2_a670b6ec2304663ae6a0d91ae2857bca" file="2" linestart="228" lineend="228" isPtr="true" isLiteral="true" access="private" proto="regclass_iterator">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
</fl>
<fl name="CoveringLanes" id="59642fb74cf5b58f433a7bdcb6c661d2_73880301f7be1dd2e31970ff345d3bcb" file="2" linestart="229" lineend="229" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<Decl access="protected"/>
<c name="TargetRegisterInfo" id="59642fb74cf5b58f433a7bdcb6c661d2_6ee006f25092ad7eef42e8801a570c7e" file="2" linestart="232" lineend="237" access="protected" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="ID" proto="const llvm::TargetRegisterInfoDesc *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_dc667d6da07ef9b4ca492a6005741323"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="RegClassBegin" proto="regclass_iterator" isPtr="true" isLiteral="true" access2="none">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="RegClassEnd" proto="regclass_iterator" isPtr="true" isLiteral="true" access2="none">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="SRINames" proto="const char *const *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SRILaneMasks" proto="const unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="CoveringLanes" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</c>
<d name="~TargetRegisterInfo" id="59642fb74cf5b58f433a7bdcb6c661d2_315a2563c63acac2a82ba1f64cb61dd8" file="2" linestart="238" lineend="238" virtual="true" access="protected" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<Decl access="public"/>
<m name="isStackSlot" id="59642fb74cf5b58f433a7bdcb6c661d2_5952839540a3936b1a390057ab59b4b4" file="2" linestart="260" lineend="262" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="260" cb="41" le="262" ce="3">
<rx lb="261" cb="5" le="261" ce="32" pvirg="true">
<xop lb="261" cb="12" le="261" ce="32" kind="&gt;=">
<n26 lb="261" cb="12" le="261" ce="19">
<n32 lb="261" cb="16">
<n32 lb="261" cb="16">
<drx lb="261" cb="16" kind="lvalue" nm="Reg"/>
</n32>
</n32>
</n26>
<n46 lb="261" cb="24" le="261" ce="32">
<exp pvirg="true"/>
<xop lb="261" cb="25" le="261" ce="30" kind="&lt;&lt;">
<n45 lb="261" cb="25">
<flit/>
</n45>
<n45 lb="261" cb="30">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="stackSlot2Index" id="59642fb74cf5b58f433a7bdcb6c661d2_23489bcad3f3c471e125a643560071b8" file="2" linestart="266" lineend="269" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="266" cb="44" le="269" ce="3">
<ocast lb="267" cb="5" le="267" ce="5">
<bt name="void"/>
<n46 lb="267" cb="5" le="267" ce="5">
<exp pvirg="true"/>
<xop lb="267" cb="5" le="267" ce="5" kind="||">
<n46 lb="267" cb="5" le="267" ce="5">
<exp pvirg="true"/>
<uo lb="267" cb="5" le="267" ce="5" kind="!">
<uo lb="267" cb="5" le="267" ce="5" kind="!">
<n46 lb="267" cb="5" le="267" ce="5">
<exp pvirg="true"/>
<xop lb="267" cb="5" le="267" ce="5" kind="&amp;&amp;">
<ce lb="267" cb="5" le="267" ce="5" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5952839540a3936b1a390057ab59b4b4">
<exp pvirg="true"/>
<n32 lb="267" cb="5">
<drx lb="267" cb="5" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_5952839540a3936b1a390057ab59b4b4" nm="isStackSlot"/>
</n32>
<n32 lb="267" cb="5">
<drx lb="267" cb="5" kind="lvalue" nm="Reg"/>
</n32>
</ce>
<n32 lb="267" cb="5">
<n32 lb="267" cb="5">
<n52 lb="267" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="267" cb="5" le="267" ce="5">
<n46 lb="267" cb="5" le="267" ce="5">
<exp pvirg="true"/>
<xop lb="267" cb="5" le="267" ce="5" kind=",">
<ce lb="267" cb="5" le="267" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="267" cb="5">
<drx lb="267" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="267" cb="5">
<n52 lb="267" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="267" cb="5">
<n52 lb="267" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="267" cb="5">
<n45 lb="267" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="267" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="268" cb="5" le="268" ce="32" pvirg="true">
<n26 lb="268" cb="12" le="268" ce="32">
<n32 lb="268" cb="16" le="268" ce="31">
<xop lb="268" cb="16" le="268" ce="31" kind="-">
<n32 lb="268" cb="16">
<drx lb="268" cb="16" kind="lvalue" nm="Reg"/>
</n32>
<n46 lb="268" cb="22" le="268" ce="31">
<exp pvirg="true"/>
<xop lb="268" cb="23" le="268" ce="29" kind="&lt;&lt;">
<n45 lb="268" cb="23">
<flit/>
</n45>
<n45 lb="268" cb="29">
<flit/>
</n45>
</xop>
</n46>
</xop>
</n32>
</n26>
</rx>
</u>

</Stmt>
</m>
<m name="index2StackSlot" id="59642fb74cf5b58f433a7bdcb6c661d2_7c754683e1b4d7a340a10654e1d8bc58" file="2" linestart="273" lineend="276" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="273" cb="43" le="276" ce="3">
<ocast lb="274" cb="5" le="274" ce="5">
<bt name="void"/>
<n46 lb="274" cb="5" le="274" ce="5">
<exp pvirg="true"/>
<xop lb="274" cb="5" le="274" ce="5" kind="||">
<n46 lb="274" cb="5" le="274" ce="5">
<exp pvirg="true"/>
<uo lb="274" cb="5" le="274" ce="5" kind="!">
<uo lb="274" cb="5" le="274" ce="5" kind="!">
<n46 lb="274" cb="5" le="274" ce="5">
<exp pvirg="true"/>
<xop lb="274" cb="5" le="274" ce="5" kind="&amp;&amp;">
<xop lb="274" cb="5" le="274" ce="5" kind="&gt;=">
<n32 lb="274" cb="5">
<drx lb="274" cb="5" kind="lvalue" nm="FI"/>
</n32>
<n45 lb="274" cb="5">
<flit/>
</n45>
</xop>
<n32 lb="274" cb="5">
<n32 lb="274" cb="5">
<n52 lb="274" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="274" cb="5" le="274" ce="5">
<n46 lb="274" cb="5" le="274" ce="5">
<exp pvirg="true"/>
<xop lb="274" cb="5" le="274" ce="5" kind=",">
<ce lb="274" cb="5" le="274" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="274" cb="5">
<drx lb="274" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="274" cb="5">
<n52 lb="274" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="274" cb="5">
<n52 lb="274" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="274" cb="5">
<n45 lb="274" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="274" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="275" cb="5" le="275" ce="26" pvirg="true">
<xop lb="275" cb="12" le="275" ce="26" kind="+">
<n32 lb="275" cb="12">
<n32 lb="275" cb="12">
<drx lb="275" cb="12" kind="lvalue" nm="FI"/>
</n32>
</n32>
<n46 lb="275" cb="17" le="275" ce="26">
<exp pvirg="true"/>
<xop lb="275" cb="18" le="275" ce="24" kind="&lt;&lt;">
<n45 lb="275" cb="18">
<flit/>
</n45>
<n45 lb="275" cb="24">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="isPhysicalRegister" id="59642fb74cf5b58f433a7bdcb6c661d2_982fef61a0924f0aa68595476aa273fa" file="2" linestart="280" lineend="283" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="280" cb="48" le="283" ce="3">
<ocast lb="281" cb="5" le="281" ce="5">
<bt name="void"/>
<n46 lb="281" cb="5" le="281" ce="5">
<exp pvirg="true"/>
<xop lb="281" cb="5" le="281" ce="5" kind="||">
<n46 lb="281" cb="5" le="281" ce="5">
<exp pvirg="true"/>
<uo lb="281" cb="5" le="281" ce="5" kind="!">
<uo lb="281" cb="5" le="281" ce="5" kind="!">
<n46 lb="281" cb="5" le="281" ce="5">
<exp pvirg="true"/>
<xop lb="281" cb="5" le="281" ce="5" kind="&amp;&amp;">
<uo lb="281" cb="5" le="281" ce="5" kind="!">
<ce lb="281" cb="5" le="281" ce="5" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5952839540a3936b1a390057ab59b4b4">
<exp pvirg="true"/>
<n32 lb="281" cb="5">
<drx lb="281" cb="5" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_5952839540a3936b1a390057ab59b4b4" nm="isStackSlot"/>
</n32>
<n32 lb="281" cb="5">
<drx lb="281" cb="5" kind="lvalue" nm="Reg"/>
</n32>
</ce>
</uo>
<n32 lb="281" cb="5">
<n32 lb="281" cb="5">
<n52 lb="281" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="281" cb="5" le="281" ce="5">
<n46 lb="281" cb="5" le="281" ce="5">
<exp pvirg="true"/>
<xop lb="281" cb="5" le="281" ce="5" kind=",">
<ce lb="281" cb="5" le="281" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="281" cb="5">
<drx lb="281" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="281" cb="5">
<n52 lb="281" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="281" cb="5">
<n52 lb="281" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="281" cb="5">
<n45 lb="281" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="281" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="282" cb="5" le="282" ce="23" pvirg="true">
<xop lb="282" cb="12" le="282" ce="23" kind="&gt;">
<n26 lb="282" cb="12" le="282" ce="19">
<n32 lb="282" cb="16">
<n32 lb="282" cb="16">
<drx lb="282" cb="16" kind="lvalue" nm="Reg"/>
</n32>
</n32>
</n26>
<n45 lb="282" cb="23"/>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="isVirtualRegister" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" file="2" linestart="287" lineend="290" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="287" cb="47" le="290" ce="3">
<ocast lb="288" cb="5" le="288" ce="5">
<bt name="void"/>
<n46 lb="288" cb="5" le="288" ce="5">
<exp pvirg="true"/>
<xop lb="288" cb="5" le="288" ce="5" kind="||">
<n46 lb="288" cb="5" le="288" ce="5">
<exp pvirg="true"/>
<uo lb="288" cb="5" le="288" ce="5" kind="!">
<uo lb="288" cb="5" le="288" ce="5" kind="!">
<n46 lb="288" cb="5" le="288" ce="5">
<exp pvirg="true"/>
<xop lb="288" cb="5" le="288" ce="5" kind="&amp;&amp;">
<uo lb="288" cb="5" le="288" ce="5" kind="!">
<ce lb="288" cb="5" le="288" ce="5" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5952839540a3936b1a390057ab59b4b4">
<exp pvirg="true"/>
<n32 lb="288" cb="5">
<drx lb="288" cb="5" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_5952839540a3936b1a390057ab59b4b4" nm="isStackSlot"/>
</n32>
<n32 lb="288" cb="5">
<drx lb="288" cb="5" kind="lvalue" nm="Reg"/>
</n32>
</ce>
</uo>
<n32 lb="288" cb="5">
<n32 lb="288" cb="5">
<n52 lb="288" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="288" cb="5" le="288" ce="5">
<n46 lb="288" cb="5" le="288" ce="5">
<exp pvirg="true"/>
<xop lb="288" cb="5" le="288" ce="5" kind=",">
<ce lb="288" cb="5" le="288" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="288" cb="5">
<drx lb="288" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="288" cb="5">
<n52 lb="288" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="288" cb="5">
<n52 lb="288" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="288" cb="5">
<n45 lb="288" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="288" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="289" cb="5" le="289" ce="23" pvirg="true">
<xop lb="289" cb="12" le="289" ce="23" kind="&lt;">
<n26 lb="289" cb="12" le="289" ce="19">
<n32 lb="289" cb="16">
<n32 lb="289" cb="16">
<drx lb="289" cb="16" kind="lvalue" nm="Reg"/>
</n32>
</n32>
</n26>
<n45 lb="289" cb="23"/>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="virtReg2Index" id="59642fb74cf5b58f433a7bdcb6c661d2_82fbcf6ef6c1914f5727a183e7cd7b21" file="2" linestart="294" lineend="297" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="294" cb="47" le="297" ce="3">
<ocast lb="295" cb="5" le="295" ce="5">
<bt name="void"/>
<n46 lb="295" cb="5" le="295" ce="5">
<exp pvirg="true"/>
<xop lb="295" cb="5" le="295" ce="5" kind="||">
<n46 lb="295" cb="5" le="295" ce="5">
<exp pvirg="true"/>
<uo lb="295" cb="5" le="295" ce="5" kind="!">
<uo lb="295" cb="5" le="295" ce="5" kind="!">
<n46 lb="295" cb="5" le="295" ce="5">
<exp pvirg="true"/>
<xop lb="295" cb="5" le="295" ce="5" kind="&amp;&amp;">
<ce lb="295" cb="5" le="295" ce="5" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="295" cb="5">
<drx lb="295" cb="5" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="295" cb="5">
<drx lb="295" cb="5" kind="lvalue" nm="Reg"/>
</n32>
</ce>
<n32 lb="295" cb="5">
<n32 lb="295" cb="5">
<n52 lb="295" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="295" cb="5" le="295" ce="5">
<n46 lb="295" cb="5" le="295" ce="5">
<exp pvirg="true"/>
<xop lb="295" cb="5" le="295" ce="5" kind=",">
<ce lb="295" cb="5" le="295" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="295" cb="5">
<drx lb="295" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="295" cb="5">
<n52 lb="295" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="295" cb="5">
<n52 lb="295" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="295" cb="5">
<n45 lb="295" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="295" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="296" cb="5" le="296" ce="28" pvirg="true">
<xop lb="296" cb="12" le="296" ce="28" kind="&amp;">
<n32 lb="296" cb="12">
<drx lb="296" cb="12" kind="lvalue" nm="Reg"/>
</n32>
<uo lb="296" cb="18" le="296" ce="28" kind="~">
<n46 lb="296" cb="19" le="296" ce="28">
<exp pvirg="true"/>
<xop lb="296" cb="20" le="296" ce="26" kind="&lt;&lt;">
<n45 lb="296" cb="20">
<flit/>
</n45>
<n45 lb="296" cb="26">
<flit/>
</n45>
</xop>
</n46>
</uo>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="index2VirtReg" id="59642fb74cf5b58f433a7bdcb6c661d2_b9e9d59e6dcb2bfa9c925e9e223e0dc6" file="2" linestart="301" lineend="303" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Index" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="301" cb="49" le="303" ce="3">
<rx lb="302" cb="5" le="302" ce="29" pvirg="true">
<xop lb="302" cb="12" le="302" ce="29" kind="|">
<n32 lb="302" cb="12">
<drx lb="302" cb="12" kind="lvalue" nm="Index"/>
</n32>
<n46 lb="302" cb="20" le="302" ce="29">
<exp pvirg="true"/>
<xop lb="302" cb="21" le="302" ce="27" kind="&lt;&lt;">
<n45 lb="302" cb="21">
<flit/>
</n45>
<n45 lb="302" cb="27">
<flit/>
</n45>
</xop>
</n46>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getMinimalPhysRegClass" id="59642fb74cf5b58f433a7bdcb6c661d2_a38a803aefdf6e0039c50e22c83a8a8f" file="2" linestart="308" lineend="309" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="VT" proto="llvm::EVT" init="true" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>
<n10 lb="309" cb="51" le="309" ce="56">
<typeptr id="6579c43c30a3bddd6e7625172027d12e_163368c194ba96ac443514ad9b21e01f"/>
<temp/>
<mte lb="309" cb="51" le="309" ce="56">
<exp pvirg="true"/>
<n32 lb="309" cb="51" le="309" ce="56">
<n10 lb="309" cb="51" le="309" ce="56">
<typeptr id="6579c43c30a3bddd6e7625172027d12e_c2bca1324268c1692e34bd7c8e3be2ff"/>
<temp/>
<drx lb="309" cb="51" le="309" ce="56" id="8082e5165c3f42665d6b82cf419bbd6a_d228eec95ede61c0aadc7b9403d27a74" nm="Other"/>
</n10>
</n32>
</mte>
</n10>

</Stmt>
</p>
</m>
<m name="getAllocatableClass" id="59642fb74cf5b58f433a7bdcb6c661d2_cc48127071dcab1aa44f9d4b171d71cf" file="2" linestart="313" lineend="314" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getAllocatableSet" id="59642fb74cf5b58f433a7bdcb6c661d2_a121bb38f3e6142fd353b745483e701f" file="2" linestart="319" lineend="320" access="public" hasbody="true">
<fpt const="true" proto="llvm::BitVector">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="320" cb="63">
<n16 lb="320" cb="63">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="getCostPerUse" id="59642fb74cf5b58f433a7bdcb6c661d2_67faddeb9a2f9e60d4ba0818154c0367" file="2" linestart="324" lineend="326" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="324" cb="48" le="326" ce="3">
<rx lb="325" cb="5" le="325" ce="28" pvirg="true">
<n32 lb="325" cb="12" le="325" ce="28">
<mex lb="325" cb="12" le="325" ce="28" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_3e34c5170dc9394955a99a3a6d2d018f" nm="CostPerUse" point="1">
<n2 lb="325" cb="12" le="325" ce="26">
<exp pvirg="true"/>
<n32 lb="325" cb="12">
<mex lb="325" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_22d3c8171c1ef076e8e39d0c70cd40d2" nm="InfoDesc" arrow="1">
<n19 lb="325" cb="12"/>
</mex>
</n32>
<n32 lb="325" cb="21">
<drx lb="325" cb="21" kind="lvalue" nm="RegNo"/>
</n32>
</n2>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isInAllocatableClass" id="59642fb74cf5b58f433a7bdcb6c661d2_6c48429c503a24a8fe2a2fb62defc778" file="2" linestart="330" lineend="332" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RegNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="330" cb="51" le="332" ce="3">
<rx lb="331" cb="5" le="331" ce="28" pvirg="true">
<n32 lb="331" cb="12" le="331" ce="28">
<mex lb="331" cb="12" le="331" ce="28" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_07a0b6e0d81df749594773319b475952" nm="inAllocatableClass" point="1">
<n2 lb="331" cb="12" le="331" ce="26">
<exp pvirg="true"/>
<n32 lb="331" cb="12">
<mex lb="331" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_22d3c8171c1ef076e8e39d0c70cd40d2" nm="InfoDesc" arrow="1">
<n19 lb="331" cb="12"/>
</mex>
</n32>
<n32 lb="331" cb="21">
<drx lb="331" cb="21" kind="lvalue" nm="RegNo"/>
</n32>
</n2>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubRegIndexName" id="59642fb74cf5b58f433a7bdcb6c661d2_241de38b43e9d7542960f3f332317bd2" file="2" linestart="336" lineend="340" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="336" cb="57" le="340" ce="3">
<ocast lb="337" cb="5" le="337" ce="5">
<bt name="void"/>
<n46 lb="337" cb="5" le="337" ce="5">
<exp pvirg="true"/>
<xop lb="337" cb="5" le="337" ce="5" kind="||">
<n46 lb="337" cb="5" le="337" ce="5">
<exp pvirg="true"/>
<uo lb="337" cb="5" le="337" ce="5" kind="!">
<uo lb="337" cb="5" le="337" ce="5" kind="!">
<n46 lb="337" cb="5" le="337" ce="5">
<exp pvirg="true"/>
<xop lb="337" cb="5" le="337" ce="5" kind="&amp;&amp;">
<xop lb="337" cb="5" le="337" ce="5" kind="&amp;&amp;">
<n32 lb="337" cb="5">
<n32 lb="337" cb="5">
<drx lb="337" cb="5" kind="lvalue" nm="SubIdx"/>
</n32>
</n32>
<xop lb="337" cb="5" le="337" ce="5" kind="&lt;">
<n32 lb="337" cb="5">
<drx lb="337" cb="5" kind="lvalue" nm="SubIdx"/>
</n32>
<mce lb="337" cb="5" le="337" ce="5" nbparm="0" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820">
<exp pvirg="true"/>
<mex lb="337" cb="5" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820" nm="getNumSubRegIndices" arrow="1">
<n32 lb="337" cb="5">
<n19 lb="337" cb="5"/>
</n32>
</mex>
</mce>
</xop>
</xop>
<n32 lb="337" cb="5">
<n32 lb="337" cb="5">
<n52 lb="337" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="337" cb="5" le="337" ce="5">
<n46 lb="337" cb="5" le="337" ce="5">
<exp pvirg="true"/>
<xop lb="337" cb="5" le="337" ce="5" kind=",">
<ce lb="337" cb="5" le="337" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="337" cb="5">
<drx lb="337" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="337" cb="5">
<n52 lb="337" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="337" cb="5">
<n52 lb="337" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="337" cb="5">
<n45 lb="337" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="337" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="339" cb="5" le="339" ce="37" pvirg="true">
<n32 lb="339" cb="12" le="339" ce="37">
<n2 lb="339" cb="12" le="339" ce="37">
<exp pvirg="true"/>
<n32 lb="339" cb="12">
<mex lb="339" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7a04e717dc9b2757afcffdb4aa39590e" nm="SubRegIndexNames" arrow="1">
<n19 lb="339" cb="12"/>
</mex>
</n32>
<xop lb="339" cb="29" le="339" ce="36" kind="-">
<n32 lb="339" cb="29">
<drx lb="339" cb="29" kind="lvalue" nm="SubIdx"/>
</n32>
<n32 lb="339" cb="36">
<n45 lb="339" cb="36">
<flit/>
</n45>
</n32>
</xop>
</n2>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubRegIndexLaneMask" id="59642fb74cf5b58f433a7bdcb6c661d2_be06cfb457acd4901c969dc878f3891c" file="2" linestart="361" lineend="365" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="361" cb="58" le="365" ce="3">
<ocast lb="363" cb="5" le="363" ce="5">
<bt name="void"/>
<n46 lb="363" cb="5" le="363" ce="5">
<exp pvirg="true"/>
<xop lb="363" cb="5" le="363" ce="5" kind="||">
<n46 lb="363" cb="5" le="363" ce="5">
<exp pvirg="true"/>
<uo lb="363" cb="5" le="363" ce="5" kind="!">
<uo lb="363" cb="5" le="363" ce="5" kind="!">
<n46 lb="363" cb="5" le="363" ce="5">
<exp pvirg="true"/>
<xop lb="363" cb="5" le="363" ce="5" kind="&amp;&amp;">
<xop lb="363" cb="5" le="363" ce="5" kind="&lt;">
<n32 lb="363" cb="5">
<drx lb="363" cb="5" kind="lvalue" nm="SubIdx"/>
</n32>
<mce lb="363" cb="5" le="363" ce="5" nbparm="0" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820">
<exp pvirg="true"/>
<mex lb="363" cb="5" id="ae72dec5e45591990dac31159522f29e_5347c51721f570d3d2dbe7181bc2f820" nm="getNumSubRegIndices" arrow="1">
<n32 lb="363" cb="5">
<n19 lb="363" cb="5"/>
</n32>
</mex>
</mce>
</xop>
<n32 lb="363" cb="5">
<n32 lb="363" cb="5">
<n52 lb="363" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="363" cb="5" le="363" ce="5">
<n46 lb="363" cb="5" le="363" ce="5">
<exp pvirg="true"/>
<xop lb="363" cb="5" le="363" ce="5" kind=",">
<ce lb="363" cb="5" le="363" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="363" cb="5">
<drx lb="363" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="363" cb="5">
<n52 lb="363" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="363" cb="5">
<n52 lb="363" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="363" cb="5">
<n45 lb="363" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="363" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="364" cb="5" le="364" ce="39" pvirg="true">
<n32 lb="364" cb="12" le="364" ce="39">
<n2 lb="364" cb="12" le="364" ce="39">
<exp pvirg="true"/>
<n32 lb="364" cb="12">
<mex lb="364" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_57e4e7f1b2cde59dbeb80d134d6a2c61" nm="SubRegIndexLaneMasks" arrow="1">
<n19 lb="364" cb="12"/>
</mex>
</n32>
<n32 lb="364" cb="33">
<drx lb="364" cb="33" kind="lvalue" nm="SubIdx"/>
</n32>
</n2>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getCoveringLanes" id="59642fb74cf5b58f433a7bdcb6c661d2_a9a5723ed83f625ee007337dd12dd03b" file="2" linestart="390" lineend="390" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="390" cb="37" le="390" ce="61">
<rx lb="390" cb="39" le="390" ce="46" pvirg="true">
<n32 lb="390" cb="46">
<mex lb="390" cb="46" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_73880301f7be1dd2e31970ff345d3bcb" nm="CoveringLanes" arrow="1">
<n19 lb="390" cb="46"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="regsOverlap" id="59642fb74cf5b58f433a7bdcb6c661d2_766ab81891e488135db660632567f3de" file="2" linestart="394" lineend="408" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="regA" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="regB" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="394" cb="56" le="408" ce="3">
<if lb="395" cb="5" le="395" ce="30">
<xop lb="395" cb="9" le="395" ce="17" kind="==">
<n32 lb="395" cb="9">
<drx lb="395" cb="9" kind="lvalue" nm="regA"/>
</n32>
<n32 lb="395" cb="17">
<drx lb="395" cb="17" kind="lvalue" nm="regB"/>
</n32>
</xop>
<rx lb="395" cb="23" le="395" ce="30" pvirg="true">
<n9 lb="395" cb="30"/>
</rx>
</if>
<if lb="396" cb="5" le="397" ce="14">
<xop lb="396" cb="9" le="396" ce="58" kind="||">
<ce lb="396" cb="9" le="396" ce="31" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="396" cb="9">
<drx lb="396" cb="9" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="396" cb="27">
<drx lb="396" cb="27" kind="lvalue" nm="regA"/>
</n32>
</ce>
<ce lb="396" cb="36" le="396" ce="58" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="396" cb="36">
<drx lb="396" cb="36" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="396" cb="54">
<drx lb="396" cb="54" kind="lvalue" nm="regB"/>
</n32>
</ce>
</xop>
<rx lb="397" cb="7" le="397" ce="14" pvirg="true">
<n9 lb="397" cb="14"/>
</rx>
</if>
<dst lb="400" cb="5" le="400" ce="38">
<exp pvirg="true"/>
<Var nm="RUA" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
<n10 lb="400" cb="23" le="400" ce="37">
<typeptr id="ae72dec5e45591990dac31159522f29e_bac5f1cead2994afee61ec9ad8464c68"/>
<temp/>
<n32 lb="400" cb="27">
<drx lb="400" cb="27" kind="lvalue" nm="regA"/>
</n32>
<n32 lb="400" cb="33">
<n19 lb="400" cb="33"/>
</n32>
</n10>
</Var>
</dst>
<dst lb="401" cb="5" le="401" ce="38">
<exp pvirg="true"/>
<Var nm="RUB" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
<n10 lb="401" cb="23" le="401" ce="37">
<typeptr id="ae72dec5e45591990dac31159522f29e_bac5f1cead2994afee61ec9ad8464c68"/>
<temp/>
<n32 lb="401" cb="27">
<drx lb="401" cb="27" kind="lvalue" nm="regB"/>
</n32>
<n32 lb="401" cb="33">
<n19 lb="401" cb="33"/>
</n32>
</n10>
</Var>
</dst>
<dos lb="402" cb="5" le="406" ce="44">
<u lb="402" cb="8" le="406" ce="5">
<if lb="403" cb="7" le="403" ce="32">
<xop lb="403" cb="11" le="403" ce="20" kind="==">
<ocx lb="403" cb="11" le="403" ce="12" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="403" cb="11">
<drx lb="403" cb="11" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="403" cb="12">
<drx lb="403" cb="12" kind="lvalue" nm="RUA"/>
</n32>
</ocx>
<ocx lb="403" cb="19" le="403" ce="20" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="403" cb="19">
<drx lb="403" cb="19" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="403" cb="20">
<drx lb="403" cb="20" kind="lvalue" nm="RUB"/>
</n32>
</ocx>
</xop>
<rx lb="403" cb="25" le="403" ce="32" pvirg="true">
<n9 lb="403" cb="32"/>
</rx>
</if>
<if lb="404" cb="7" le="405" ce="26" else="true" elselb="405" elsecb="24">
<xop lb="404" cb="11" le="404" ce="19" kind="&lt;">
<ocx lb="404" cb="11" le="404" ce="12" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="404" cb="11">
<drx lb="404" cb="11" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="404" cb="12">
<drx lb="404" cb="12" kind="lvalue" nm="RUA"/>
</n32>
</ocx>
<ocx lb="404" cb="18" le="404" ce="19" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="404" cb="18">
<drx lb="404" cb="18" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="404" cb="19">
<drx lb="404" cb="19" kind="lvalue" nm="RUB"/>
</n32>
</ocx>
</xop>
<ocx lb="404" cb="24" le="404" ce="26" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="404" cb="24">
<drx lb="404" cb="24" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="404" cb="26">
<drx lb="404" cb="26" kind="lvalue" nm="RUA"/>
</n32>
</ocx>
<ocx lb="405" cb="24" le="405" ce="26" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="405" cb="24">
<drx lb="405" cb="24" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="405" cb="26">
<drx lb="405" cb="26" kind="lvalue" nm="RUB"/>
</n32>
</ocx>
</if>
</u>
<xop lb="406" cb="14" le="406" ce="43" kind="&amp;&amp;">
<mce lb="406" cb="14" le="406" ce="26" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="406" cb="14" le="406" ce="18" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="406" cb="14">
<drx lb="406" cb="14" kind="lvalue" nm="RUA"/>
</n32>
</mex>
</mce>
<mce lb="406" cb="31" le="406" ce="43" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="406" cb="31" le="406" ce="35" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="406" cb="31">
<drx lb="406" cb="31" kind="lvalue" nm="RUB"/>
</n32>
</mex>
</mce>
</xop>
</dos>
<rx lb="407" cb="5" le="407" ce="12" pvirg="true">
<n9 lb="407" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="hasRegUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_1fd92c0422ff387c3f6e730473f54d9e" file="2" linestart="411" lineend="416" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RegUnit" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="411" cb="57" le="416" ce="3">
<fx lb="412" cb="5" le="414" ce="16">
<dst lb="412" cb="10" le="412" ce="44">
<exp pvirg="true"/>
<Var nm="Units" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_d8872a9ff0c3784235264841e1d321f1"/>
</rt>
<n10 lb="412" cb="28" le="412" ce="43">
<typeptr id="ae72dec5e45591990dac31159522f29e_bac5f1cead2994afee61ec9ad8464c68"/>
<temp/>
<n32 lb="412" cb="34">
<drx lb="412" cb="34" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="412" cb="39">
<n19 lb="412" cb="39"/>
</n32>
</n10>
</Var>
</dst>
<mce lb="412" cb="46" le="412" ce="60" nbparm="0" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c">
<exp pvirg="true"/>
<mex lb="412" cb="46" le="412" ce="52" id="ae72dec5e45591990dac31159522f29e_b149c34fbc5b3a9037296cd9b156372c" nm="isValid" point="1">
<n32 lb="412" cb="46">
<drx lb="412" cb="46" kind="lvalue" nm="Units"/>
</n32>
</mex>
</mce>
<ocx lb="412" cb="63" le="412" ce="65" nbparm="1" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974">
<exp pvirg="true"/>
<n32 lb="412" cb="63">
<drx lb="412" cb="63" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_91adf2cff3d5ab60cda07fdc16a93974" nm="operator++"/>
</n32>
<n32 lb="412" cb="65">
<drx lb="412" cb="65" kind="lvalue" nm="Units"/>
</n32>
</ocx>
<if lb="413" cb="7" le="414" ce="16">
<xop lb="413" cb="11" le="413" ce="21" kind="==">
<ocx lb="413" cb="11" le="413" ce="12" nbparm="1" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c">
<exp pvirg="true"/>
<n32 lb="413" cb="11">
<drx lb="413" cb="11" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_0db226dea48cd13d93e945218866208c" nm="operator*"/>
</n32>
<n32 lb="413" cb="12">
<drx lb="413" cb="12" kind="lvalue" nm="Units"/>
</n32>
</ocx>
<n32 lb="413" cb="21">
<drx lb="413" cb="21" kind="lvalue" nm="RegUnit"/>
</n32>
</xop>
<rx lb="414" cb="9" le="414" ce="16" pvirg="true">
<n9 lb="414" cb="16"/>
</rx>
</if>
</fx>
<rx lb="415" cb="5" le="415" ce="12" pvirg="true">
<n9 lb="415" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getCalleeSavedRegs" id="59642fb74cf5b58f433a7bdcb6c661d2_4503816e1c7db37141caf94f9970b269" file="2" linestart="423" lineend="424" pure="true" virtual="true" access="public">
<fpt const="true" proto="const MCPhysReg *">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="424" cb="50">
<n16 lb="424" cb="50">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="getCallPreservedMask" id="59642fb74cf5b58f433a7bdcb6c661d2_eb5bbb69c2242864d57ef5c4f568e64d" file="2" linestart="444" lineend="447" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="" proto="CallingConv::ID" isLiteral="true" access2="none">
<ety>
<et>
<e id="8d7648b74ebb60b0c742608d854a127a_c43d1a3bd0f94b25c345cddff07f0aca"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="444" cb="71" le="447" ce="3">
<rx lb="446" cb="5" le="446" ce="12" pvirg="true">
<n32 lb="446" cb="12">
<n16 lb="446" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getReservedRegs" id="59642fb74cf5b58f433a7bdcb6c661d2_f1a08a114a379eb9930c1f77a513ee77" file="2" linestart="453" lineend="453" pure="true" virtual="true" access="public">
<fpt const="true" proto="llvm::BitVector">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMatchingSuperReg" id="59642fb74cf5b58f433a7bdcb6c661d2_125cdf0b80232dff64b95d6d488093e1" file="2" linestart="457" lineend="460" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="458" cb="69" le="460" ce="3">
<rx lb="459" cb="5" le="459" ce="67" pvirg="true">
<mce lb="459" cb="12" le="459" ce="67" nbparm="3" id="ae72dec5e45591990dac31159522f29e_5b57b20757c8f9b2ba323ed4c1d69b86">
<exp pvirg="true"/>
<mex lb="459" cb="12" le="459" ce="28" id="ae72dec5e45591990dac31159522f29e_5b57b20757c8f9b2ba323ed4c1d69b86" nm="getMatchingSuperReg" arrow="1">
<n32 lb="459" cb="28">
<n32 lb="459" cb="28">
<n19 lb="459" cb="28"/>
</n32>
</n32>
</mex>
<n32 lb="459" cb="48">
<drx lb="459" cb="48" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="459" cb="53">
<drx lb="459" cb="53" kind="lvalue" nm="SubIdx"/>
</n32>
<n32 lb="459" cb="61" le="459" ce="65">
<mex lb="459" cb="61" le="459" ce="65" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_7beb323380ca4279644ade055b37a41d" nm="MC" arrow="1">
<n32 lb="459" cb="61">
<drx lb="459" cb="61" kind="lvalue" nm="RC"/>
</n32>
</mex>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getMatchingSuperRegClass" id="59642fb74cf5b58f433a7bdcb6c661d2_06be717b7ae85405649d08414dcc7cd0" file="2" linestart="467" lineend="469" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="A" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="B" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSubClassWithSubReg" id="59642fb74cf5b58f433a7bdcb6c661d2_43b3efecdfbc911da1663d6a48348bfd" file="2" linestart="483" lineend="487" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="484" cb="76" le="487" ce="3">
<ocast lb="485" cb="5" le="485" ce="5">
<bt name="void"/>
<n46 lb="485" cb="5" le="485" ce="5">
<exp pvirg="true"/>
<xop lb="485" cb="5" le="485" ce="5" kind="||">
<n46 lb="485" cb="5" le="485" ce="5">
<exp pvirg="true"/>
<uo lb="485" cb="5" le="485" ce="5" kind="!">
<uo lb="485" cb="5" le="485" ce="5" kind="!">
<n46 lb="485" cb="5" le="485" ce="5">
<exp pvirg="true"/>
<xop lb="485" cb="5" le="485" ce="5" kind="&amp;&amp;">
<xop lb="485" cb="5" le="485" ce="5" kind="==">
<n32 lb="485" cb="5">
<drx lb="485" cb="5" kind="lvalue" nm="Idx"/>
</n32>
<n32 lb="485" cb="5">
<n45 lb="485" cb="5">
<flit/>
</n45>
</n32>
</xop>
<n32 lb="485" cb="5">
<n32 lb="485" cb="5">
<n52 lb="485" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="485" cb="5" le="485" ce="5">
<n46 lb="485" cb="5" le="485" ce="5">
<exp pvirg="true"/>
<xop lb="485" cb="5" le="485" ce="5" kind=",">
<ce lb="485" cb="5" le="485" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="485" cb="5">
<drx lb="485" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="485" cb="5">
<n52 lb="485" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="485" cb="5">
<n52 lb="485" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="485" cb="5">
<n45 lb="485" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="485" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="486" cb="5" le="486" ce="12" pvirg="true">
<n32 lb="486" cb="12">
<drx lb="486" cb="12" kind="lvalue" nm="RC"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="composeSubRegIndices" id="59642fb74cf5b58f433a7bdcb6c661d2_09746a0cccef1e543e7b78b434d45122" file="2" linestart="503" lineend="507" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="a" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="b" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="503" cb="63" le="507" ce="3">
<if lb="504" cb="5" le="504" ce="20">
<uo lb="504" cb="9" le="504" ce="10" kind="!">
<n32 lb="504" cb="10">
<n32 lb="504" cb="10">
<drx lb="504" cb="10" kind="lvalue" nm="a"/>
</n32>
</n32>
</uo>
<rx lb="504" cb="13" le="504" ce="20" pvirg="true">
<n32 lb="504" cb="20">
<drx lb="504" cb="20" kind="lvalue" nm="b"/>
</n32>
</rx>
</if>
<if lb="505" cb="5" le="505" ce="20">
<uo lb="505" cb="9" le="505" ce="10" kind="!">
<n32 lb="505" cb="10">
<n32 lb="505" cb="10">
<drx lb="505" cb="10" kind="lvalue" nm="b"/>
</n32>
</n32>
</uo>
<rx lb="505" cb="13" le="505" ce="20" pvirg="true">
<n32 lb="505" cb="20">
<drx lb="505" cb="20" kind="lvalue" nm="a"/>
</n32>
</rx>
</if>
<rx lb="506" cb="5" le="506" ce="41" pvirg="true">
<mce lb="506" cb="12" le="506" ce="41" nbparm="2" id="59642fb74cf5b58f433a7bdcb6c661d2_07474e5f686a728b8caa9ddcc89ec350">
<exp pvirg="true"/>
<mex lb="506" cb="12" id="59642fb74cf5b58f433a7bdcb6c661d2_07474e5f686a728b8caa9ddcc89ec350" nm="composeSubRegIndicesImpl" arrow="1">
<n19 lb="506" cb="12"/>
</mex>
<n32 lb="506" cb="37">
<drx lb="506" cb="37" kind="lvalue" nm="a"/>
</n32>
<n32 lb="506" cb="40">
<drx lb="506" cb="40" kind="lvalue" nm="b"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<Decl access="protected"/>
<m name="composeSubRegIndicesImpl" id="59642fb74cf5b58f433a7bdcb6c661d2_07474e5f686a728b8caa9ddcc89ec350" file="2" linestart="511" lineend="513" virtual="true" access="protected" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="511" cb="71" le="513" ce="3">
<ce lb="512" cb="5" le="512" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="512" cb="5" le="512" ce="5">
<drx lb="512" cb="5" le="512" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="512" cb="5">
<n52 lb="512" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="512" cb="5">
<n52 lb="512" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="512" cb="5">
<n45 lb="512" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<Decl access="public"/>
<m name="getCommonSuperRegClass" id="59642fb74cf5b58f433a7bdcb6c661d2_ee6e733c8e9b0d0937255cb48f0bbab3" file="2" linestart="539" lineend="542" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RCA" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubA" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RCB" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubB" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="PreA" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PreB" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="regclass_begin" id="59642fb74cf5b58f433a7bdcb6c661d2_936caf430ff5ca4c2a841dd03acf5cfa" file="2" linestart="550" lineend="550" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="regclass_iterator">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="550" cb="44" le="550" ce="68">
<rx lb="550" cb="46" le="550" ce="53" pvirg="true">
<n32 lb="550" cb="53">
<mex lb="550" cb="53" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_2d60a0c3cfeb4c3f76b0c3cdc60f4116" nm="RegClassBegin" arrow="1">
<n19 lb="550" cb="53"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="regclass_end" id="59642fb74cf5b58f433a7bdcb6c661d2_1a7eb8bc668927274991da28335a329a" file="2" linestart="551" lineend="551" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="regclass_iterator">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
</fpt>
<Stmt>
<u lb="551" cb="42" le="551" ce="64">
<rx lb="551" cb="44" le="551" ce="51" pvirg="true">
<n32 lb="551" cb="51">
<mex lb="551" cb="51" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_a670b6ec2304663ae6a0d91ae2857bca" nm="RegClassEnd" arrow="1">
<n19 lb="551" cb="51"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getNumRegClasses" id="59642fb74cf5b58f433a7bdcb6c661d2_9ab77eab576b73780e145f738eb4bbfe" file="2" linestart="553" lineend="555" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="553" cb="37" le="555" ce="3">
<rx lb="554" cb="5" le="554" ce="54" pvirg="true">
<ocast lb="554" cb="12" le="554" ce="54">
<bt name="unsigned int"/>
<n32 lb="554" cb="22" le="554" ce="54">
<n46 lb="554" cb="22" le="554" ce="54">
<exp pvirg="true"/>
<xop lb="554" cb="23" le="554" ce="53" kind="-">
<mce lb="554" cb="23" le="554" ce="36" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_1a7eb8bc668927274991da28335a329a">
<exp pvirg="true"/>
<mex lb="554" cb="23" id="59642fb74cf5b58f433a7bdcb6c661d2_1a7eb8bc668927274991da28335a329a" nm="regclass_end" arrow="1">
<n19 lb="554" cb="23"/>
</mex>
</mce>
<mce lb="554" cb="38" le="554" ce="53" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_936caf430ff5ca4c2a841dd03acf5cfa">
<exp pvirg="true"/>
<mex lb="554" cb="38" id="59642fb74cf5b58f433a7bdcb6c661d2_936caf430ff5ca4c2a841dd03acf5cfa" nm="regclass_begin" arrow="1">
<n19 lb="554" cb="38"/>
</mex>
</mce>
</xop>
</n46>
</n32>
</ocast>
</rx>
</u>

</Stmt>
</m>
<m name="getRegClass" id="59642fb74cf5b58f433a7bdcb6c661d2_107d4a716a2ceb89f4ba78a922fc80d7" file="2" linestart="559" lineend="562" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="i" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="559" cb="60" le="562" ce="3">
<ocast lb="560" cb="5" le="560" ce="5">
<bt name="void"/>
<n46 lb="560" cb="5" le="560" ce="5">
<exp pvirg="true"/>
<xop lb="560" cb="5" le="560" ce="5" kind="||">
<n46 lb="560" cb="5" le="560" ce="5">
<exp pvirg="true"/>
<uo lb="560" cb="5" le="560" ce="5" kind="!">
<uo lb="560" cb="5" le="560" ce="5" kind="!">
<n46 lb="560" cb="5" le="560" ce="5">
<exp pvirg="true"/>
<xop lb="560" cb="5" le="560" ce="5" kind="&amp;&amp;">
<xop lb="560" cb="5" le="560" ce="5" kind="&lt;">
<n32 lb="560" cb="5">
<drx lb="560" cb="5" kind="lvalue" nm="i"/>
</n32>
<mce lb="560" cb="5" le="560" ce="5" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_9ab77eab576b73780e145f738eb4bbfe">
<exp pvirg="true"/>
<mex lb="560" cb="5" id="59642fb74cf5b58f433a7bdcb6c661d2_9ab77eab576b73780e145f738eb4bbfe" nm="getNumRegClasses" arrow="1">
<n19 lb="560" cb="5"/>
</mex>
</mce>
</xop>
<n32 lb="560" cb="5">
<n32 lb="560" cb="5">
<n52 lb="560" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="560" cb="5" le="560" ce="5">
<n46 lb="560" cb="5" le="560" ce="5">
<exp pvirg="true"/>
<xop lb="560" cb="5" le="560" ce="5" kind=",">
<ce lb="560" cb="5" le="560" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="560" cb="5">
<drx lb="560" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="560" cb="5">
<n52 lb="560" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="560" cb="5">
<n52 lb="560" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="560" cb="5">
<n45 lb="560" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="560" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="561" cb="5" le="561" ce="27" pvirg="true">
<n32 lb="561" cb="12" le="561" ce="27">
<n2 lb="561" cb="12" le="561" ce="27">
<exp pvirg="true"/>
<n32 lb="561" cb="12">
<mex lb="561" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_2d60a0c3cfeb4c3f76b0c3cdc60f4116" nm="RegClassBegin" arrow="1">
<n19 lb="561" cb="12"/>
</mex>
</n32>
<n32 lb="561" cb="26">
<drx lb="561" cb="26" kind="lvalue" nm="i"/>
</n32>
</n2>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getCommonSubClass" id="59642fb74cf5b58f433a7bdcb6c661d2_9edfe3026060d4b0b0ea42ada26934b9" file="2" linestart="566" lineend="568" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="A" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="B" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPointerRegClass" id="59642fb74cf5b58f433a7bdcb6c661d2_286b05d258453a1fbebb4fdcfceabc0b" file="2" linestart="573" lineend="576" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="574" cb="63">
<n45 lb="574" cb="63">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="574" cb="72" le="576" ce="3">
<ce lb="575" cb="5" le="575" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="575" cb="5" le="575" ce="5">
<drx lb="575" cb="5" le="575" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="575" cb="5">
<n52 lb="575" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="575" cb="5">
<n52 lb="575" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="575" cb="5">
<n45 lb="575" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="getCrossCopyRegClass" id="59642fb74cf5b58f433a7bdcb6c661d2_aa06e10bc630173bef397c164a75f0df" file="2" linestart="583" lineend="586" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="584" cb="61" le="586" ce="3">
<rx lb="585" cb="5" le="585" ce="12" pvirg="true">
<n32 lb="585" cb="12">
<drx lb="585" cb="12" kind="lvalue" nm="RC"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getLargestLegalSuperClass" id="59642fb74cf5b58f433a7bdcb6c661d2_8f028739ad677ca4c9978e5d51c33608" file="2" linestart="592" lineend="597" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="593" cb="66" le="597" ce="3">
<rx lb="596" cb="5" le="596" ce="12" pvirg="true">
<n32 lb="596" cb="12">
<drx lb="596" cb="12" kind="lvalue" nm="RC"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getRegPressureLimit" id="59642fb74cf5b58f433a7bdcb6c661d2_81587093aea2828b752e42fed9d31fa0" file="2" linestart="605" lineend="608" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="606" cb="67" le="608" ce="3">
<rx lb="607" cb="5" le="607" ce="12" pvirg="true">
<n32 lb="607" cb="12">
<n45 lb="607" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getRegClassWeight" id="59642fb74cf5b58f433a7bdcb6c661d2_927deff3497f944842dc9df71e1d2b7f" file="2" linestart="611" lineend="612" pure="true" virtual="true" access="public">
<fpt const="true" proto="const llvm::RegClassWeight &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2f8ca8e04525790126f5d7d94931f505"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegUnitWeight" id="59642fb74cf5b58f433a7bdcb6c661d2_d4965d175a7f31409f0f0ff85d853eaa" file="2" linestart="615" lineend="615" pure="true" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegUnit" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNumRegPressureSets" id="59642fb74cf5b58f433a7bdcb6c661d2_ff077b66f57019efe1a882562e49a882" file="2" linestart="618" lineend="618" pure="true" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
</m>
<m name="getRegPressureSetName" id="59642fb74cf5b58f433a7bdcb6c661d2_2c9001d39ead315695711bb580413404" file="2" linestart="621" lineend="621" pure="true" virtual="true" access="public">
<fpt const="true" proto="const char *">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</fpt>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegPressureSetLimit" id="59642fb74cf5b58f433a7bdcb6c661d2_71e77a3af98ec153843d2131d999e52c" file="2" linestart="625" lineend="625" pure="true" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegClassPressureSets" id="59642fb74cf5b58f433a7bdcb6c661d2_1c69a11adbefce5756a51a916deb33ec" file="2" linestart="629" lineend="630" pure="true" virtual="true" access="public">
<fpt const="true" proto="const int *">
<pt>
<QualType const="true">
<bt name="int"/>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegUnitPressureSets" id="59642fb74cf5b58f433a7bdcb6c661d2_c2ac72c3185eba72d9aa6ae2921b05b9" file="2" linestart="634" lineend="634" pure="true" virtual="true" access="public">
<fpt const="true" proto="const int *">
<pt>
<QualType const="true">
<bt name="int"/>
</QualType>
</pt>
</fpt>
<p name="RegUnit" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegAllocationHints" id="59642fb74cf5b58f433a7bdcb6c661d2_087c66a4cdb20b37ba1572db3640d62c" file="2" linestart="650" lineend="654" virtual="true" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="VirtReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Order" proto="ArrayRef&lt;MCPhysReg&gt;" isLiteral="true" access2="none">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</template_arguments>
</tss>
<Stmt>

</Stmt>
</p>
<p name="Hints" proto="SmallVectorImpl&lt;MCPhysReg&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="59642fb74cf5b58f433a7bdcb6c661d2_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="VRM" proto="const llvm::VirtRegMap *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="588d651b96d0fd4c6f998b1a4025ac8d_9930feeb2addcb2bae361a355c2bc8dd"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="654" cb="62">
<n16 lb="654" cb="62">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="avoidWriteAfterWrite" id="59642fb74cf5b58f433a7bdcb6c661d2_4913e7b2e44d203ca378d41cfe13dcbc" file="2" linestart="660" lineend="662" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="660" cb="74" le="662" ce="3">
<rx lb="661" cb="5" le="661" ce="12" pvirg="true">
<n9 lb="661" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="UpdateRegAllocHint" id="59642fb74cf5b58f433a7bdcb6c661d2_8a93328c04e914eb2bcf1694da16dc51" file="2" linestart="670" lineend="673" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NewReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="671" cb="62" le="673" ce="3"/>

</Stmt>
</m>
<m name="reverseLocalAssignment" id="59642fb74cf5b58f433a7bdcb6c661d2_534cae6f83aca2c22b26fb2020018e16" file="2" linestart="684" lineend="684" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="684" cb="47" le="684" ce="63">
<rx lb="684" cb="49" le="684" ce="56" pvirg="true">
<n9 lb="684" cb="56"/>
</rx>
</u>

</Stmt>
</m>
<m name="mayOverrideLocalAssignment" id="59642fb74cf5b58f433a7bdcb6c661d2_4cc6ba86de0daa975337b4003ec695e8" file="2" linestart="690" lineend="690" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="690" cb="51" le="690" ce="66">
<rx lb="690" cb="53" le="690" ce="60" pvirg="true">
<n9 lb="690" cb="60"/>
</rx>
</u>

</Stmt>
</m>
<m name="getCSRFirstUseCost" id="59642fb74cf5b58f433a7bdcb6c661d2_bdd8ddd3e8e197a2d71947a8fd54ed3a" file="2" linestart="695" lineend="695" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="695" cb="47" le="695" ce="59">
<rx lb="695" cb="49" le="695" ce="56" pvirg="true">
<n32 lb="695" cb="56">
<n45 lb="695" cb="56">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="requiresRegisterScavenging" id="59642fb74cf5b58f433a7bdcb6c661d2_e7a6ab4f75319c0773195b8169265c24" file="2" linestart="699" lineend="701" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="699" cb="76" le="701" ce="3">
<rx lb="700" cb="5" le="700" ce="12" pvirg="true">
<n9 lb="700" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="useFPForScavengingIndex" id="59642fb74cf5b58f433a7bdcb6c661d2_6c2252a1dfa3351daa3ec83e076bef6c" file="2" linestart="706" lineend="708" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="706" cb="73" le="708" ce="3">
<rx lb="707" cb="5" le="707" ce="12" pvirg="true">
<n9 lb="707" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="requiresFrameIndexScavenging" id="59642fb74cf5b58f433a7bdcb6c661d2_204340d28bd292a2ef21e7991f693aa4" file="2" linestart="712" lineend="714" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="712" cb="78" le="714" ce="3">
<rx lb="713" cb="5" le="713" ce="12" pvirg="true">
<n9 lb="713" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="requiresVirtualBaseRegisters" id="59642fb74cf5b58f433a7bdcb6c661d2_3e5033c15f13efa2e9ca8239ec57a149" file="2" linestart="719" lineend="721" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="719" cb="78" le="721" ce="3">
<rx lb="720" cb="5" le="720" ce="12" pvirg="true">
<n9 lb="720" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="hasReservedSpillSlot" id="59642fb74cf5b58f433a7bdcb6c661d2_617ab5f3fc57511d64beb54c0a1ded84" file="2" linestart="729" lineend="732" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIdx" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="730" cb="58" le="732" ce="3">
<rx lb="731" cb="5" le="731" ce="12" pvirg="true">
<n9 lb="731" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="trackLivenessAfterRegAlloc" id="59642fb74cf5b58f433a7bdcb6c661d2_2c95c0dbd9bdc213cfd9d7f3edcea616" file="2" linestart="736" lineend="738" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="736" cb="76" le="738" ce="3">
<rx lb="737" cb="5" le="737" ce="12" pvirg="true">
<n9 lb="737" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="needsStackRealignment" id="59642fb74cf5b58f433a7bdcb6c661d2_578e1fc80359070ece70df602980fa19" file="2" linestart="743" lineend="745" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="743" cb="71" le="745" ce="3">
<rx lb="744" cb="5" le="744" ce="12" pvirg="true">
<n9 lb="744" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getFrameIndexInstrOffset" id="59642fb74cf5b58f433a7bdcb6c661d2_cf46e1afa87b4b7fcd290414541cdc0a" file="2" linestart="749" lineend="752" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int64_t">
<Tdef>
<bt name="long long"/>
</Tdef>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Idx" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="750" cb="59" le="752" ce="3">
<rx lb="751" cb="5" le="751" ce="12" pvirg="true">
<n32 lb="751" cb="12">
<n45 lb="751" cb="12">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="needsFrameBaseReg" id="59642fb74cf5b58f433a7bdcb6c661d2_68b3227ad6d5b3fe3009cffae6149ce5" file="2" linestart="758" lineend="760" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="758" cb="74" le="760" ce="3">
<rx lb="759" cb="5" le="759" ce="12" pvirg="true">
<n9 lb="759" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="materializeFrameBaseRegister" id="59642fb74cf5b58f433a7bdcb6c661d2_0b71c50210bb875e1956572bc40120f6" file="2" linestart="764" lineend="769" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIdx" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="766" cb="67" le="769" ce="3">
<ce lb="767" cb="5" le="767" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="767" cb="5" le="767" ce="5">
<drx lb="767" cb="5" le="767" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="767" cb="5" le="767" ce="5">
<n52 lb="767" cb="5" le="767" ce="5">
<slit/>
</n52>
</n32>
<n32 lb="767" cb="5">
<n52 lb="767" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="767" cb="5">
<n45 lb="767" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="resolveFrameIndex" id="59642fb74cf5b58f433a7bdcb6c661d2_51fcc8e7cb93f120cbc5fec4cf65d233" file="2" linestart="773" lineend="776" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="774" cb="56" le="776" ce="3">
<ce lb="775" cb="5" le="775" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="775" cb="5" le="775" ce="5">
<drx lb="775" cb="5" le="775" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="775" cb="5">
<n52 lb="775" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="775" cb="5">
<n52 lb="775" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="775" cb="5">
<n45 lb="775" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="isFrameOffsetLegal" id="59642fb74cf5b58f433a7bdcb6c661d2_23e3e76639b9f2ca21b58106b9547ded" file="2" linestart="780" lineend="783" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="781" cb="57" le="783" ce="3">
<ce lb="782" cb="5" le="782" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="782" cb="5" le="782" ce="5">
<drx lb="782" cb="5" le="782" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="782" cb="5">
<n52 lb="782" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="782" cb="5">
<n52 lb="782" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="782" cb="5">
<n45 lb="782" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
<m name="saveScavengerRegister" id="59642fb74cf5b58f433a7bdcb6c661d2_c37863f6a1fe80ff09b6796349c84f16" file="2" linestart="791" lineend="797" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="795" cb="58" le="797" ce="3">
<rx lb="796" cb="5" le="796" ce="12" pvirg="true">
<n9 lb="796" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="eliminateFrameIndex" id="59642fb74cf5b58f433a7bdcb6c661d2_ab247432b6aa8e1af88c2656e226a448" file="2" linestart="806" lineend="808" pure="true" virtual="true" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SPAdj" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="FIOperandNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RS" proto="llvm::RegScavenger *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5b3d8c591abe16edac31def318a7e873"/>
</rt>
</pt>
<Stmt>
<n32 lb="808" cb="55">
<n16 lb="808" cb="55">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="shouldCoalesce" id="59642fb74cf5b58f433a7bdcb6c661d2_3a269fca66f49f6bb742a1e3359aa72d" file="2" linestart="814" lineend="820" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DstRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DstSubReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NewRC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="820" cb="3" le="820" ce="18">
<rx lb="820" cb="5" le="820" ce="12" pvirg="true">
<n9 lb="820" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getFrameRegister" id="59642fb74cf5b58f433a7bdcb6c661d2_0aac74d8a779bcfdeed9778a56e8e719" file="2" linestart="827" lineend="827" pure="true" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="59642fb74cf5b58f433a7bdcb6c661d2_3b8b1c4f1bf9599b3303923245905f12" file="2" linestart="219" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::TargetRegisterInfo &amp;">
<lrf>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::TargetRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="TargetRegisterInfo" id="59642fb74cf5b58f433a7bdcb6c661d2_ad55bb40b579c43c41fd101cea105b54" file="2" linestart="219" lineend="219" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::TargetRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="SuperRegClassIterator" id="59642fb74cf5b58f433a7bdcb6c661d2_5dfa3063bf8ecc18ccb50bc37b716ce4" file="2" linestart="847" lineend="885">
<cr access="public" kind="class" name="SuperRegClassIterator" id="59642fb74cf5b58f433a7bdcb6c661d2_5f4c404e2b1632c41a953c880b1c8a3c" file="2" linestart="847" lineend="847"/>
<fl name="RCMaskWords" id="59642fb74cf5b58f433a7bdcb6c661d2_a2a1ff19cd88350e88a8af1490ff2330" file="2" linestart="848" lineend="848" const="true" isLiteral="true" access="private" proto="const unsigned int">
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</fl>
<fl name="SubReg" id="59642fb74cf5b58f433a7bdcb6c661d2_11e99d2ee3f62890943da8f1cac041dd" file="2" linestart="849" lineend="849" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="Idx" id="59642fb74cf5b58f433a7bdcb6c661d2_2c7301dc770994417e05a7a23f726e8f" file="2" linestart="850" lineend="850" isPtr="true" isLiteral="true" access="private" proto="const uint16_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</QualType>
</pt>
</fl>
<fl name="Mask" id="59642fb74cf5b58f433a7bdcb6c661d2_6be67f4e75889aa60301443a54289b53" file="2" linestart="851" lineend="851" isPtr="true" isLiteral="true" access="private" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fl>
<Decl access="public"/>
<c name="SuperRegClassIterator" id="59642fb74cf5b58f433a7bdcb6c661d2_aef49b078e53f84234a7e968e931dd4b" file="2" linestart="856" lineend="865" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="IncludeSelf" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="858" cb="44"/>

</Stmt>
</p>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_a2a1ff19cd88350e88a8af1490ff2330">
<Stmt>
<xop lb="859" cb="19" le="859" ce="52" kind="/">
<n46 lb="859" cb="19" le="859" ce="48">
<exp pvirg="true"/>
<xop lb="859" cb="20" le="859" ce="46" kind="+">
<mce lb="859" cb="20" le="859" ce="42" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_9ab77eab576b73780e145f738eb4bbfe">
<exp pvirg="true"/>
<mex lb="859" cb="20" le="859" ce="25" id="59642fb74cf5b58f433a7bdcb6c661d2_9ab77eab576b73780e145f738eb4bbfe" nm="getNumRegClasses" arrow="1">
<n32 lb="859" cb="20">
<drx lb="859" cb="20" kind="lvalue" nm="TRI"/>
</n32>
</mex>
</mce>
<n32 lb="859" cb="46">
<n45 lb="859" cb="46">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="859" cb="52">
<n45 lb="859" cb="52">
<flit/>
</n45>
</n32>
</xop>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_11e99d2ee3f62890943da8f1cac041dd">
<Stmt>
<n32 lb="860" cb="14">
<n45 lb="860" cb="14">
<flit/>
</n45>
</n32>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_2c7301dc770994417e05a7a23f726e8f">
<Stmt>
<mce lb="861" cb="11" le="861" ce="34" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_6fd33b3cf53d2dc457d2eda77f23770e">
<exp pvirg="true"/>
<mex lb="861" cb="11" le="861" ce="15" id="59642fb74cf5b58f433a7bdcb6c661d2_6fd33b3cf53d2dc457d2eda77f23770e" nm="getSuperRegIndices" arrow="1">
<n32 lb="861" cb="11">
<drx lb="861" cb="11" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_6be67f4e75889aa60301443a54289b53">
<Stmt>
<mce lb="862" cb="12" le="862" ce="32" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a">
<exp pvirg="true"/>
<mex lb="862" cb="12" le="862" ce="16" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a" nm="getSubClassMask" arrow="1">
<n32 lb="862" cb="12">
<drx lb="862" cb="12" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>

</Stmt>
</initlist>
<Stmt>
<u lb="862" cb="35" le="865" ce="3">
<if lb="863" cb="5" le="864" ce="10">
<uo lb="863" cb="9" le="863" ce="10" kind="!">
<n32 lb="863" cb="10">
<drx lb="863" cb="10" kind="lvalue" nm="IncludeSelf"/>
</n32>
</uo>
<ocx lb="864" cb="7" le="864" ce="10" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_299f6a78795c616798fef32befcfd1e7">
<exp pvirg="true"/>
<n32 lb="864" cb="7">
<drx lb="864" cb="7" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_299f6a78795c616798fef32befcfd1e7" nm="operator++"/>
</n32>
<uo lb="864" cb="9" le="864" ce="10" kind="*">
<n19 lb="864" cb="10"/>
</uo>
</ocx>
</if>
</u>

</Stmt>
</c>
<m name="isValid" id="59642fb74cf5b58f433a7bdcb6c661d2_283b3495a87bfdf3c611988d7c66407f" file="2" linestart="868" lineend="868" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="868" cb="24" le="868" ce="38">
<rx lb="868" cb="26" le="868" ce="33" pvirg="true">
<n32 lb="868" cb="33">
<n32 lb="868" cb="33">
<mex lb="868" cb="33" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_2c7301dc770994417e05a7a23f726e8f" nm="Idx" arrow="1">
<n19 lb="868" cb="33"/>
</mex>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubReg" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355" file="2" linestart="871" lineend="871" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="871" cb="30" le="871" ce="47">
<rx lb="871" cb="32" le="871" ce="39" pvirg="true">
<n32 lb="871" cb="39">
<mex lb="871" cb="39" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_11e99d2ee3f62890943da8f1cac041dd" nm="SubReg" arrow="1">
<n19 lb="871" cb="39"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getMask" id="59642fb74cf5b58f433a7bdcb6c661d2_3187263cb36fbc84794e9d0ff3a470e5" file="2" linestart="875" lineend="875" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const uint32_t *">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="875" cb="35" le="875" ce="50">
<rx lb="875" cb="37" le="875" ce="44" pvirg="true">
<n32 lb="875" cb="44">
<mex lb="875" cb="44" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_6be67f4e75889aa60301443a54289b53" nm="Mask" arrow="1">
<n19 lb="875" cb="44"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="operator++" id="59642fb74cf5b58f433a7bdcb6c661d2_299f6a78795c616798fef32befcfd1e7" file="2" linestart="878" lineend="884" operator="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="878" cb="21" le="884" ce="3">
<ocast lb="879" cb="5" le="879" ce="5">
<bt name="void"/>
<n46 lb="879" cb="5" le="879" ce="5">
<exp pvirg="true"/>
<xop lb="879" cb="5" le="879" ce="5" kind="||">
<n46 lb="879" cb="5" le="879" ce="5">
<exp pvirg="true"/>
<uo lb="879" cb="5" le="879" ce="5" kind="!">
<uo lb="879" cb="5" le="879" ce="5" kind="!">
<n46 lb="879" cb="5" le="879" ce="5">
<exp pvirg="true"/>
<xop lb="879" cb="5" le="879" ce="5" kind="&amp;&amp;">
<mce lb="879" cb="5" le="879" ce="5" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_283b3495a87bfdf3c611988d7c66407f">
<exp pvirg="true"/>
<mex lb="879" cb="5" id="59642fb74cf5b58f433a7bdcb6c661d2_283b3495a87bfdf3c611988d7c66407f" nm="isValid" arrow="1">
<n32 lb="879" cb="5">
<n19 lb="879" cb="5"/>
</n32>
</mex>
</mce>
<n32 lb="879" cb="5">
<n32 lb="879" cb="5">
<n52 lb="879" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="879" cb="5" le="879" ce="5">
<n46 lb="879" cb="5" le="879" ce="5">
<exp pvirg="true"/>
<xop lb="879" cb="5" le="879" ce="5" kind=",">
<ce lb="879" cb="5" le="879" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="879" cb="5">
<drx lb="879" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="879" cb="5">
<n52 lb="879" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="879" cb="5">
<n52 lb="879" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="879" cb="5">
<n45 lb="879" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="879" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<cao lb="880" cb="5" le="880" ce="13" kind="+=">
<mex lb="880" cb="5" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_6be67f4e75889aa60301443a54289b53" nm="Mask" arrow="1">
<n19 lb="880" cb="5"/>
</mex>
<n32 lb="880" cb="13">
<mex lb="880" cb="13" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_a2a1ff19cd88350e88a8af1490ff2330" nm="RCMaskWords" arrow="1">
<n19 lb="880" cb="13"/>
</mex>
</n32>
</cao>
<xop lb="881" cb="5" le="881" ce="18" kind="=">
<mex lb="881" cb="5" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_11e99d2ee3f62890943da8f1cac041dd" nm="SubReg" arrow="1">
<n19 lb="881" cb="5"/>
</mex>
<n32 lb="881" cb="14" le="881" ce="18">
<n32 lb="881" cb="14" le="881" ce="18">
<uo lb="881" cb="14" le="881" ce="18" kind="*">
<uo lb="881" cb="15" le="881" ce="18" kind="++">
<mex lb="881" cb="15" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_2c7301dc770994417e05a7a23f726e8f" nm="Idx" arrow="1">
<n19 lb="881" cb="15"/>
</mex>
</uo>
</uo>
</n32>
</n32>
</xop>
<if lb="882" cb="5" le="883" ce="13">
<uo lb="882" cb="9" le="882" ce="10" kind="!">
<n32 lb="882" cb="10">
<n32 lb="882" cb="10">
<mex lb="882" cb="10" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_11e99d2ee3f62890943da8f1cac041dd" nm="SubReg" arrow="1">
<n19 lb="882" cb="10"/>
</mex>
</n32>
</n32>
</uo>
<xop lb="883" cb="7" le="883" ce="13" kind="=">
<mex lb="883" cb="7" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_2c7301dc770994417e05a7a23f726e8f" nm="Idx" arrow="1">
<n19 lb="883" cb="7"/>
</mex>
<n32 lb="883" cb="13">
<n16 lb="883" cb="13">
<exp pvirg="true"/>
</n16>
</n32>
</xop>
</if>
</u>

</Stmt>
</m>
<c name="SuperRegClassIterator" id="59642fb74cf5b58f433a7bdcb6c661d2_a2bae61caa67234bf38ee51dea6f047d" file="2" linestart="847" lineend="847" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::SuperRegClassIterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5dfa3063bf8ecc18ccb50bc37b716ce4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="SuperRegClassIterator" id="59642fb74cf5b58f433a7bdcb6c661d2_d5c80a477c4c7114b9af22d60cdfa067" file="2" linestart="847" lineend="847" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::SuperRegClassIterator &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5dfa3063bf8ecc18ccb50bc37b716ce4"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="struct" name="VirtReg2IndexFunctor" id="59642fb74cf5b58f433a7bdcb6c661d2_42a4133bdfda9b4390d7c4308754ea3c" file="2" linestart="888" lineend="892">
<base access="public">
<ety>
<tss>
<templatebase id="53bf6af53c2533d21a39fbab7aab80ae_6ebed5c5be039f237956b7c9b0335f4e"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
</base>
<cr access="public" kind="struct" name="VirtReg2IndexFunctor" id="59642fb74cf5b58f433a7bdcb6c661d2_e6836554cc3f0ab791dfeec6f3e364e8" file="2" linestart="888" lineend="888"/>
<m name="operator()" id="59642fb74cf5b58f433a7bdcb6c661d2_10e2b923fa0b30a9148b15f143b71bae" file="2" linestart="889" lineend="891" operator="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="889" cb="43" le="891" ce="3">
<rx lb="890" cb="5" le="890" ce="49" pvirg="true">
<ce lb="890" cb="12" le="890" ce="49" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_82fbcf6ef6c1914f5727a183e7cd7b21">
<exp pvirg="true"/>
<n32 lb="890" cb="12" le="890" ce="32">
<drx lb="890" cb="12" le="890" ce="32" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_82fbcf6ef6c1914f5727a183e7cd7b21" nm="virtReg2Index"/>
</n32>
<n32 lb="890" cb="46">
<drx lb="890" cb="46" kind="lvalue" nm="Reg"/>
</n32>
</ce>
</rx>
</u>

</Stmt>
</m>
<d name="~VirtReg2IndexFunctor" id="59642fb74cf5b58f433a7bdcb6c661d2_7bb87669da3562d61d61bf1b11082a09" file="2" linestart="888" lineend="888" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="VirtReg2IndexFunctor" id="59642fb74cf5b58f433a7bdcb6c661d2_5fa6f8a4e279787a55afa15b9baa6a4f" file="2" linestart="888" lineend="888" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::VirtReg2IndexFunctor &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_42a4133bdfda9b4390d7c4308754ea3c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="VirtReg2IndexFunctor" id="59642fb74cf5b58f433a7bdcb6c661d2_8dff29a3b30a9550189fd3b0ce36bab3" file="2" linestart="888" lineend="888" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::VirtReg2IndexFunctor &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_42a4133bdfda9b4390d7c4308754ea3c"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="VirtReg2IndexFunctor" id="59642fb74cf5b58f433a7bdcb6c661d2_972fc259cf4e02e8c24dd730579014c0" file="2" linestart="888" lineend="888" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="888" cb="8">
<typeptr id="53bf6af53c2533d21a39fbab7aab80ae_475b7f3cb01a4e9429ca56821f90f616">
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</typeptr>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="888" cb="8"/>

</Stmt>
</c>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="PrintReg" id="59642fb74cf5b58f433a7bdcb6c661d2_8e9a8bebf26b791daa31c117ad498afd" file="2" linestart="906" lineend="915">
<cr access="public" kind="class" name="PrintReg" id="59642fb74cf5b58f433a7bdcb6c661d2_be3c0be390abccbb4510abb52e99b673" file="2" linestart="906" lineend="906"/>
<fl name="TRI" id="59642fb74cf5b58f433a7bdcb6c661d2_edb16e0692d3fbe22ba54aec675a228b" file="2" linestart="907" lineend="907" isPtr="true" isLiteral="true" access="private" proto="const llvm::TargetRegisterInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="Reg" id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b" file="2" linestart="908" lineend="908" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="SubIdx" id="59642fb74cf5b58f433a7bdcb6c661d2_da1b1013b5e9f123fe277935a129be4a" file="2" linestart="909" lineend="909" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<Decl access="public"/>
<c name="PrintReg" id="59642fb74cf5b58f433a7bdcb6c661d2_80787ab3d919c2f7831331f0b50aaad4" file="2" linestart="911" lineend="913" explicit="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="tri" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="911" cb="67">
<n16 lb="911" cb="67">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<p name="subidx" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="912" cb="39">
<n45 lb="912" cb="39">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_edb16e0692d3fbe22ba54aec675a228b">
<Stmt>
<n32 lb="913" cb="11">
<drx lb="913" cb="11" kind="lvalue" nm="tri"/>
</n32>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b">
<Stmt>
<n32 lb="913" cb="21">
<drx lb="913" cb="21" kind="lvalue" nm="reg"/>
</n32>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_da1b1013b5e9f123fe277935a129be4a">
<Stmt>
<n32 lb="913" cb="34">
<drx lb="913" cb="34" kind="lvalue" nm="subidx"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="913" cb="42" le="913" ce="43"/>

</Stmt>
</c>
<m name="print" id="59642fb74cf5b58f433a7bdcb6c661d2_7995068ac4495e2880ec3d10bc4403c4" file="2" linestart="914" lineend="914" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="PrintReg" id="59642fb74cf5b58f433a7bdcb6c661d2_38eb0c30b7fb573aebea87aab96d05b1" file="2" linestart="906" lineend="906" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::PrintReg &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_8e9a8bebf26b791daa31c117ad498afd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="PrintReg" id="59642fb74cf5b58f433a7bdcb6c661d2_b5fb6c36f5eb46616269c476228559b1" file="2" linestart="906" lineend="906" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PrintReg &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_8e9a8bebf26b791daa31c117ad498afd"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<f namespace="llvm" name="operator&lt;&lt;" id="59642fb74cf5b58f433a7bdcb6c661d2_3521b2c86f012f78e4cae0b6cd087180" file="2" linestart="917" lineend="920" operator="true" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::raw_ostream &amp;">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PR" proto="const llvm::PrintReg &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_8e9a8bebf26b791daa31c117ad498afd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="917" cb="76" le="920" ce="1">
<mce lb="918" cb="3" le="918" ce="14" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_7995068ac4495e2880ec3d10bc4403c4">
<exp pvirg="true"/>
<mex lb="918" cb="3" le="918" ce="6" id="59642fb74cf5b58f433a7bdcb6c661d2_7995068ac4495e2880ec3d10bc4403c4" nm="print" point="1">
<drx lb="918" cb="3" kind="lvalue" nm="PR"/>
</mex>
<drx lb="918" cb="12" kind="lvalue" nm="OS"/>
</mce>
<rx lb="919" cb="3" le="919" ce="10" pvirg="true">
<drx lb="919" cb="10" kind="lvalue" nm="OS"/>
</rx>
</u>

</Stmt>
</f>
<cr namespace="llvm" access="none" depth="0" kind="class" name="PrintRegUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_5fe1bc5162a66db41587df38063b5bb6" file="2" linestart="931" lineend="939">
<cr access="public" kind="class" name="PrintRegUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_aa7b26ad7f3b84465667561f288d9ea4" file="2" linestart="931" lineend="931"/>
<Decl access="protected"/>
<fl name="TRI" id="59642fb74cf5b58f433a7bdcb6c661d2_b632cd2ce886ce7b800456a404eae2dc" file="2" linestart="933" lineend="933" isPtr="true" isLiteral="true" access="protected" proto="const llvm::TargetRegisterInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="Unit" id="59642fb74cf5b58f433a7bdcb6c661d2_93cd2e91b96c0c738c1b9a586d60defd" file="2" linestart="934" lineend="934" isLiteral="true" access="protected" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<Decl access="public"/>
<c name="PrintRegUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_889b6386763612fbd081a372c4918b0d" file="2" linestart="936" lineend="937" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="unit" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="tri" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_b632cd2ce886ce7b800456a404eae2dc">
<Stmt>
<n32 lb="937" cb="11">
<drx lb="937" cb="11" kind="lvalue" nm="tri"/>
</n32>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_93cd2e91b96c0c738c1b9a586d60defd">
<Stmt>
<n32 lb="937" cb="22">
<drx lb="937" cb="22" kind="lvalue" nm="unit"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="937" cb="28" le="937" ce="29"/>

</Stmt>
</c>
<m name="print" id="59642fb74cf5b58f433a7bdcb6c661d2_5d47ab7b994d6643f63f983010a114e2" file="2" linestart="938" lineend="938" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="PrintRegUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_6b019e991c04d7b2646ef556ae4da046" file="2" linestart="931" lineend="931" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::PrintRegUnit &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5fe1bc5162a66db41587df38063b5bb6"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="PrintRegUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_9d12bfc7887eb9ce4b4ba995a2a99077" file="2" linestart="931" lineend="931" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PrintRegUnit &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5fe1bc5162a66db41587df38063b5bb6"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
<d name="~PrintRegUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_5d9404f49d73025c6596f49e51f1fde6" file="2" linestart="931" lineend="931" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
</cr>
<f namespace="llvm" name="operator&lt;&lt;" id="59642fb74cf5b58f433a7bdcb6c661d2_efff0fef90771ba6de5ecbad9d6f71a4" file="2" linestart="941" lineend="944" operator="true" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::raw_ostream &amp;">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PR" proto="const llvm::PrintRegUnit &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5fe1bc5162a66db41587df38063b5bb6"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="941" cb="80" le="944" ce="1">
<mce lb="942" cb="3" le="942" ce="14" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5d47ab7b994d6643f63f983010a114e2">
<exp pvirg="true"/>
<mex lb="942" cb="3" le="942" ce="6" id="59642fb74cf5b58f433a7bdcb6c661d2_5d47ab7b994d6643f63f983010a114e2" nm="print" point="1">
<drx lb="942" cb="3" kind="lvalue" nm="PR"/>
</mex>
<drx lb="942" cb="12" kind="lvalue" nm="OS"/>
</mce>
<rx lb="943" cb="3" le="943" ce="10" pvirg="true">
<drx lb="943" cb="10" kind="lvalue" nm="OS"/>
</rx>
</u>

</Stmt>
</f>
<cr namespace="llvm" access="none" depth="1" kind="class" name="PrintVRegOrUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_6006a8b529778f48f549783ba7fdc44b" file="2" linestart="948" lineend="953">
<base access="protected">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5fe1bc5162a66db41587df38063b5bb6"/>
</rt>
</base>
<cr access="public" kind="class" name="PrintVRegOrUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_5cccbb199615b030f6cc15e007116ad0" file="2" linestart="948" lineend="948"/>
<Decl access="public"/>
<c name="PrintVRegOrUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_ff21c92c99819d0f264fe5ff7273e495" file="2" linestart="950" lineend="951" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="VRegOrUnit" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="tri" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="951" cb="7" le="951" ce="35">
<typeptr id="59642fb74cf5b58f433a7bdcb6c661d2_889b6386763612fbd081a372c4918b0d"/>
<temp/>
<n32 lb="951" cb="20">
<drx lb="951" cb="20" kind="lvalue" nm="VRegOrUnit"/>
</n32>
<n32 lb="951" cb="32">
<drx lb="951" cb="32" kind="lvalue" nm="tri"/>
</n32>
</n10>

</BaseInit>
<Stmt>
<u lb="951" cb="37" le="951" ce="38"/>

</Stmt>
</c>
<m name="print" id="59642fb74cf5b58f433a7bdcb6c661d2_3c2b87ca388df816c7573d9ccdfee647" file="2" linestart="952" lineend="952" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<c name="PrintVRegOrUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_901b0ec0ce2f3dd77b0d5c31aa771e3e" file="2" linestart="948" lineend="948" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::PrintVRegOrUnit &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_6006a8b529778f48f549783ba7fdc44b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="PrintVRegOrUnit" id="59642fb74cf5b58f433a7bdcb6c661d2_99089557838a6238f3543be77d21330c" file="2" linestart="948" lineend="948" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PrintVRegOrUnit &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_6006a8b529778f48f549783ba7fdc44b"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<f namespace="llvm" name="operator&lt;&lt;" id="59642fb74cf5b58f433a7bdcb6c661d2_fcbbc6b007bbdd0d283ca5507762f504" file="2" linestart="955" lineend="959" operator="true" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="llvm::raw_ostream &amp;">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PR" proto="const llvm::PrintVRegOrUnit &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_6006a8b529778f48f549783ba7fdc44b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="956" cb="66" le="959" ce="1">
<mce lb="957" cb="3" le="957" ce="14" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_3c2b87ca388df816c7573d9ccdfee647">
<exp pvirg="true"/>
<mex lb="957" cb="3" le="957" ce="6" id="59642fb74cf5b58f433a7bdcb6c661d2_3c2b87ca388df816c7573d9ccdfee647" nm="print" point="1">
<drx lb="957" cb="3" kind="lvalue" nm="PR"/>
</mex>
<drx lb="957" cb="12" kind="lvalue" nm="OS"/>
</mce>
<rx lb="958" cb="3" le="958" ce="10" pvirg="true">
<drx lb="958" cb="10" kind="lvalue" nm="OS"/>
</rx>
</u>

</Stmt>
</f>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="b2454f5f3a8dc3b74e30ac7da1998c5f_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="21" lineend="21"/>
<c name="TargetRegisterInfo" id="b2454f5f3a8dc3b74e30ac7da1998c5f_6ee006f25092ad7eef42e8801a570c7e" file="1" linestart="23" lineend="32" previous="59642fb74cf5b58f433a7bdcb6c661d2_6ee006f25092ad7eef42e8801a570c7e" access="protected" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="ID" proto="const llvm::TargetRegisterInfoDesc *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_dc667d6da07ef9b4ca492a6005741323"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="RCB" proto="regclass_iterator" isPtr="true" isLiteral="true" access2="none">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="RCE" proto="regclass_iterator" isPtr="true" isLiteral="true" access2="none">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="SRINames" proto="const char *const *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SRILaneMasks" proto="const unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SRICoveringLanes" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="23" cb="21">
<typeptr id="ae72dec5e45591990dac31159522f29e_452245794251abda44769abc05f950f3"/>
<temp/>
</n10>

</BaseInit>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_22d3c8171c1ef076e8e39d0c70cd40d2">
<Stmt>
<n32 lb="28" cb="14">
<drx lb="28" cb="14" kind="lvalue" nm="ID"/>
</n32>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_7a04e717dc9b2757afcffdb4aa39590e">
<Stmt>
<n32 lb="28" cb="36">
<drx lb="28" cb="36" kind="lvalue" nm="SRINames"/>
</n32>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_57e4e7f1b2cde59dbeb80d134d6a2c61">
<Stmt>
<n32 lb="29" cb="26">
<drx lb="29" cb="26" kind="lvalue" nm="SRILaneMasks"/>
</n32>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_2d60a0c3cfeb4c3f76b0c3cdc60f4116">
<Stmt>
<n32 lb="30" cb="19">
<drx lb="30" cb="19" kind="lvalue" nm="RCB"/>
</n32>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_a670b6ec2304663ae6a0d91ae2857bca">
<Stmt>
<n32 lb="30" cb="37">
<drx lb="30" cb="37" kind="lvalue" nm="RCE"/>
</n32>

</Stmt>
</initlist>
<initlist id="59642fb74cf5b58f433a7bdcb6c661d2_73880301f7be1dd2e31970ff345d3bcb">
<Stmt>
<n32 lb="31" cb="19">
<drx lb="31" cb="19" kind="lvalue" nm="SRICoveringLanes"/>
</n32>

</Stmt>
</initlist>
<Stmt>
<u lb="31" cb="37" le="32" ce="1"/>

</Stmt>
</c>
<d name="~TargetRegisterInfo" id="b2454f5f3a8dc3b74e30ac7da1998c5f_315a2563c63acac2a82ba1f64cb61dd8" file="1" linestart="34" lineend="34" previous="59642fb74cf5b58f433a7bdcb6c661d2_315a2563c63acac2a82ba1f64cb61dd8" access="protected" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="34" cb="43" le="34" ce="44"/>

</Stmt>
</d>
<m name="print" id="b2454f5f3a8dc3b74e30ac7da1998c5f_7995068ac4495e2880ec3d10bc4403c4" file="1" linestart="36" lineend="53" previous="59642fb74cf5b58f433a7bdcb6c661d2_7995068ac4495e2880ec3d10bc4403c4" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="36" cb="45" le="53" ce="1">
<if lb="37" cb="3" le="46" ce="25" else="true" elselb="39" elsecb="8">
<uo lb="37" cb="7" le="37" ce="8" kind="!">
<n32 lb="37" cb="8">
<n32 lb="37" cb="8">
<mex lb="37" cb="8" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b" nm="Reg" arrow="1">
<n19 lb="37" cb="8"/>
</mex>
</n32>
</n32>
</uo>
<ocx lb="38" cb="5" le="38" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="38" cb="8">
<drx lb="38" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="38" cb="5" kind="lvalue" nm="OS"/>
<n32 lb="38" cb="11">
<n52 lb="38" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<if lb="39" cb="8" le="46" ce="25" else="true" elselb="41" elsecb="8">
<ce lb="39" cb="12" le="39" ce="47" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5952839540a3936b1a390057ab59b4b4">
<exp pvirg="true"/>
<n32 lb="39" cb="12" le="39" ce="32">
<drx lb="39" cb="12" le="39" ce="32" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_5952839540a3936b1a390057ab59b4b4" nm="isStackSlot"/>
</n32>
<n32 lb="39" cb="44">
<mex lb="39" cb="44" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b" nm="Reg" arrow="1">
<n19 lb="39" cb="44"/>
</mex>
</n32>
</ce>
<ocx lb="40" cb="5" le="40" ce="59" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_feb1dfe0e9ef591bc84a2f736d172a56">
<exp pvirg="true"/>
<n32 lb="40" cb="17">
<drx lb="40" cb="17" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_feb1dfe0e9ef591bc84a2f736d172a56" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="40" cb="5" le="40" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="40" cb="8">
<drx lb="40" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="40" cb="5" kind="lvalue" nm="OS"/>
<n32 lb="40" cb="11">
<n52 lb="40" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<ce lb="40" cb="20" le="40" ce="59" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_23489bcad3f3c471e125a643560071b8">
<exp pvirg="true"/>
<n32 lb="40" cb="20" le="40" ce="40">
<drx lb="40" cb="20" le="40" ce="40" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_23489bcad3f3c471e125a643560071b8" nm="stackSlot2Index"/>
</n32>
<n32 lb="40" cb="56">
<mex lb="40" cb="56" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b" nm="Reg" arrow="1">
<n19 lb="40" cb="56"/>
</mex>
</n32>
</ce>
</ocx>
<if lb="41" cb="8" le="46" ce="25" else="true" elselb="43" elsecb="8">
<ce lb="41" cb="12" le="41" ce="53" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="41" cb="12" le="41" ce="32">
<drx lb="41" cb="12" le="41" ce="32" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="41" cb="50">
<mex lb="41" cb="50" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b" nm="Reg" arrow="1">
<n19 lb="41" cb="50"/>
</mex>
</n32>
</ce>
<ocx lb="42" cb="5" le="42" ce="59" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5">
<exp pvirg="true"/>
<n32 lb="42" cb="19">
<drx lb="42" cb="19" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="42" cb="5" le="42" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="42" cb="8">
<drx lb="42" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="42" cb="5" kind="lvalue" nm="OS"/>
<n32 lb="42" cb="11">
<n52 lb="42" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<ce lb="42" cb="22" le="42" ce="59" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_82fbcf6ef6c1914f5727a183e7cd7b21">
<exp pvirg="true"/>
<n32 lb="42" cb="22" le="42" ce="42">
<drx lb="42" cb="22" le="42" ce="42" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_82fbcf6ef6c1914f5727a183e7cd7b21" nm="virtReg2Index"/>
</n32>
<n32 lb="42" cb="56">
<mex lb="42" cb="56" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b" nm="Reg" arrow="1">
<n19 lb="42" cb="56"/>
</mex>
</n32>
</ce>
</ocx>
<if lb="43" cb="8" le="46" ce="25" else="true" elselb="46" elsecb="5">
<xop lb="43" cb="12" le="43" ce="41" kind="&amp;&amp;">
<n32 lb="43" cb="12">
<n32 lb="43" cb="12">
<mex lb="43" cb="12" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_edb16e0692d3fbe22ba54aec675a228b" nm="TRI" arrow="1">
<n19 lb="43" cb="12"/>
</mex>
</n32>
</n32>
<xop lb="43" cb="19" le="43" ce="41" kind="&lt;">
<n32 lb="43" cb="19">
<mex lb="43" cb="19" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b" nm="Reg" arrow="1">
<n19 lb="43" cb="19"/>
</mex>
</n32>
<mce lb="43" cb="25" le="43" ce="41" nbparm="0" id="ae72dec5e45591990dac31159522f29e_d4787d9be57e6a64c2bff9b6aac0b4ca">
<exp pvirg="true"/>
<mex lb="43" cb="25" le="43" ce="30" id="ae72dec5e45591990dac31159522f29e_d4787d9be57e6a64c2bff9b6aac0b4ca" nm="getNumRegs" arrow="1">
<n32 lb="43" cb="25">
<n32 lb="43" cb="25">
<mex lb="43" cb="25" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_edb16e0692d3fbe22ba54aec675a228b" nm="TRI" arrow="1">
<n19 lb="43" cb="25"/>
</mex>
</n32>
</n32>
</mex>
</mce>
</xop>
</xop>
<ocx lb="44" cb="5" le="44" ce="34" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="44" cb="15">
<drx lb="44" cb="15" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="44" cb="5" le="44" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="44" cb="8">
<drx lb="44" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="44" cb="5" kind="lvalue" nm="OS"/>
<lt lb="44" cb="11">
<slit/>
</lt>
</ocx>
<mce lb="44" cb="18" le="44" ce="34" nbparm="1" id="ae72dec5e45591990dac31159522f29e_8d444941bf18e93bb356eb9688c363e4">
<exp pvirg="true"/>
<mex lb="44" cb="18" le="44" ce="23" id="ae72dec5e45591990dac31159522f29e_8d444941bf18e93bb356eb9688c363e4" nm="getName" arrow="1">
<n32 lb="44" cb="18">
<n32 lb="44" cb="18">
<mex lb="44" cb="18" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_edb16e0692d3fbe22ba54aec675a228b" nm="TRI" arrow="1">
<n19 lb="44" cb="18"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="44" cb="31">
<mex lb="44" cb="31" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b" nm="Reg" arrow="1">
<n19 lb="44" cb="31"/>
</mex>
</n32>
</mce>
</ocx>
<ocx lb="46" cb="5" le="46" ce="25" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5">
<exp pvirg="true"/>
<n32 lb="46" cb="22">
<drx lb="46" cb="22" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="46" cb="5" le="46" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="46" cb="8">
<drx lb="46" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="46" cb="5" kind="lvalue" nm="OS"/>
<n32 lb="46" cb="11">
<n52 lb="46" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="46" cb="25">
<mex lb="46" cb="25" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_73191425829b5684f6948bfac7fd1c2b" nm="Reg" arrow="1">
<n19 lb="46" cb="25"/>
</mex>
</n32>
</ocx>
</if>
</if>
</if>
</if>
<if lb="47" cb="3" le="52" ce="3">
<n32 lb="47" cb="7">
<n32 lb="47" cb="7">
<mex lb="47" cb="7" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_da1b1013b5e9f123fe277935a129be4a" nm="SubIdx" arrow="1">
<n19 lb="47" cb="7"/>
</mex>
</n32>
</n32>
<u lb="47" cb="15" le="52" ce="3">
<if lb="48" cb="5" le="51" ce="34" else="true" elselb="51" elsecb="7">
<n32 lb="48" cb="9">
<n32 lb="48" cb="9">
<mex lb="48" cb="9" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_edb16e0692d3fbe22ba54aec675a228b" nm="TRI" arrow="1">
<n19 lb="48" cb="9"/>
</mex>
</n32>
</n32>
<ocx lb="49" cb="7" le="49" ce="50" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="49" cb="17">
<drx lb="49" cb="17" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="49" cb="7" le="49" ce="13" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="49" cb="10">
<drx lb="49" cb="10" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="49" cb="7" kind="lvalue" nm="OS"/>
<lt lb="49" cb="13">
<slit/>
</lt>
</ocx>
<mce lb="49" cb="20" le="49" ce="50" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_241de38b43e9d7542960f3f332317bd2">
<exp pvirg="true"/>
<mex lb="49" cb="20" le="49" ce="25" id="59642fb74cf5b58f433a7bdcb6c661d2_241de38b43e9d7542960f3f332317bd2" nm="getSubRegIndexName" arrow="1">
<n32 lb="49" cb="20">
<mex lb="49" cb="20" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_edb16e0692d3fbe22ba54aec675a228b" nm="TRI" arrow="1">
<n19 lb="49" cb="20"/>
</mex>
</n32>
</mex>
<n32 lb="49" cb="44">
<mex lb="49" cb="44" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_da1b1013b5e9f123fe277935a129be4a" nm="SubIdx" arrow="1">
<n19 lb="49" cb="44"/>
</mex>
</n32>
</mce>
</ocx>
<ocx lb="51" cb="7" le="51" ce="34" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="51" cb="31">
<drx lb="51" cb="31" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="51" cb="7" le="51" ce="24" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5">
<exp pvirg="true"/>
<n32 lb="51" cb="21">
<drx lb="51" cb="21" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="51" cb="7" le="51" ce="13" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="51" cb="10">
<drx lb="51" cb="10" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="51" cb="7" kind="lvalue" nm="OS"/>
<n32 lb="51" cb="13">
<n52 lb="51" cb="13">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="51" cb="24">
<mex lb="51" cb="24" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_da1b1013b5e9f123fe277935a129be4a" nm="SubIdx" arrow="1">
<n19 lb="51" cb="24"/>
</mex>
</n32>
</ocx>
<lt lb="51" cb="34">
<slit/>
</lt>
</ocx>
</if>
</u>
</if>
</u>

</Stmt>
</m>
<m name="print" id="b2454f5f3a8dc3b74e30ac7da1998c5f_5d47ab7b994d6643f63f983010a114e2" file="1" linestart="55" lineend="74" previous="59642fb74cf5b58f433a7bdcb6c661d2_5d47ab7b994d6643f63f983010a114e2" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="55" cb="49" le="74" ce="1">
<if lb="57" cb="3" le="60" ce="3">
<uo lb="57" cb="7" le="57" ce="8" kind="!">
<n32 lb="57" cb="8">
<n32 lb="57" cb="8">
<mex lb="57" cb="8" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_b632cd2ce886ce7b800456a404eae2dc" nm="TRI" arrow="1">
<n19 lb="57" cb="8"/>
</mex>
</n32>
</n32>
</uo>
<u lb="57" cb="13" le="60" ce="3">
<ocx lb="58" cb="5" le="58" ce="22" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5">
<exp pvirg="true"/>
<n32 lb="58" cb="19">
<drx lb="58" cb="19" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="58" cb="5" le="58" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="58" cb="8">
<drx lb="58" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="58" cb="5" kind="lvalue" nm="OS"/>
<n32 lb="58" cb="11">
<n52 lb="58" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="58" cb="22">
<mex lb="58" cb="22" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_93cd2e91b96c0c738c1b9a586d60defd" nm="Unit" arrow="1">
<n19 lb="58" cb="22"/>
</mex>
</n32>
</ocx>
<rx lb="59" cb="5" pvirg="true"/>
</u>
</if>
<if lb="63" cb="3" le="66" ce="3">
<xop lb="63" cb="7" le="63" ce="35" kind="&gt;=">
<n32 lb="63" cb="7">
<mex lb="63" cb="7" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_93cd2e91b96c0c738c1b9a586d60defd" nm="Unit" arrow="1">
<n19 lb="63" cb="7"/>
</mex>
</n32>
<mce lb="63" cb="15" le="63" ce="35" nbparm="0" id="ae72dec5e45591990dac31159522f29e_cdcbff7eb98cc7d0b6b7ed2863f6cae2">
<exp pvirg="true"/>
<mex lb="63" cb="15" le="63" ce="20" id="ae72dec5e45591990dac31159522f29e_cdcbff7eb98cc7d0b6b7ed2863f6cae2" nm="getNumRegUnits" arrow="1">
<n32 lb="63" cb="15">
<n32 lb="63" cb="15">
<mex lb="63" cb="15" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_b632cd2ce886ce7b800456a404eae2dc" nm="TRI" arrow="1">
<n19 lb="63" cb="15"/>
</mex>
</n32>
</n32>
</mex>
</mce>
</xop>
<u lb="63" cb="38" le="66" ce="3">
<ocx lb="64" cb="5" le="64" ce="25" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5">
<exp pvirg="true"/>
<n32 lb="64" cb="22">
<drx lb="64" cb="22" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="64" cb="5" le="64" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="64" cb="8">
<drx lb="64" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="64" cb="5" kind="lvalue" nm="OS"/>
<n32 lb="64" cb="11">
<n52 lb="64" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="64" cb="25">
<mex lb="64" cb="25" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_93cd2e91b96c0c738c1b9a586d60defd" nm="Unit" arrow="1">
<n19 lb="64" cb="25"/>
</mex>
</n32>
</ocx>
<rx lb="65" cb="5" pvirg="true"/>
</u>
</if>
<dst lb="69" cb="3" le="69" ce="41">
<exp pvirg="true"/>
<Var nm="Roots" value="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_bc366d3ac277e46b79e54e21ef5efb8d"/>
</rt>
<n10 lb="69" cb="25" le="69" ce="40">
<typeptr id="ae72dec5e45591990dac31159522f29e_7d86b7122c47e496c026d42f43e7fa23"/>
<temp/>
<n32 lb="69" cb="31">
<mex lb="69" cb="31" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_93cd2e91b96c0c738c1b9a586d60defd" nm="Unit" arrow="1">
<n19 lb="69" cb="31"/>
</mex>
</n32>
<n32 lb="69" cb="37">
<n32 lb="69" cb="37">
<mex lb="69" cb="37" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_b632cd2ce886ce7b800456a404eae2dc" nm="TRI" arrow="1">
<n19 lb="69" cb="37"/>
</mex>
</n32>
</n32>
</n10>
</Var>
</dst>
<ocast lb="70" cb="3" le="70" ce="3">
<bt name="void"/>
<n46 lb="70" cb="3" le="70" ce="3">
<exp pvirg="true"/>
<xop lb="70" cb="3" le="70" ce="3" kind="||">
<n46 lb="70" cb="3" le="70" ce="3">
<exp pvirg="true"/>
<uo lb="70" cb="3" le="70" ce="3" kind="!">
<uo lb="70" cb="3" le="70" ce="3" kind="!">
<n46 lb="70" cb="3" le="70" ce="3">
<exp pvirg="true"/>
<xop lb="70" cb="3" le="70" ce="3" kind="&amp;&amp;">
<mce lb="70" cb="3" le="70" ce="3" nbparm="0" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c">
<exp pvirg="true"/>
<mex lb="70" cb="3" le="70" ce="3" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c" nm="isValid" point="1">
<n32 lb="70" cb="3">
<drx lb="70" cb="3" kind="lvalue" nm="Roots"/>
</n32>
</mex>
</mce>
<n32 lb="70" cb="3">
<n32 lb="70" cb="3">
<n52 lb="70" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="70" cb="3" le="70" ce="3">
<n46 lb="70" cb="3" le="70" ce="3">
<exp pvirg="true"/>
<xop lb="70" cb="3" le="70" ce="3" kind=",">
<ce lb="70" cb="3" le="70" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="70" cb="3">
<drx lb="70" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="70" cb="3">
<n52 lb="70" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="70" cb="3">
<n52 lb="70" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="70" cb="3">
<n45 lb="70" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="70" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocx lb="71" cb="3" le="71" ce="28" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="71" cb="6">
<drx lb="71" cb="6" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="71" cb="3" kind="lvalue" nm="OS"/>
<mce lb="71" cb="9" le="71" ce="28" nbparm="1" id="ae72dec5e45591990dac31159522f29e_8d444941bf18e93bb356eb9688c363e4">
<exp pvirg="true"/>
<mex lb="71" cb="9" le="71" ce="14" id="ae72dec5e45591990dac31159522f29e_8d444941bf18e93bb356eb9688c363e4" nm="getName" arrow="1">
<n32 lb="71" cb="9">
<n32 lb="71" cb="9">
<mex lb="71" cb="9" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_b632cd2ce886ce7b800456a404eae2dc" nm="TRI" arrow="1">
<n19 lb="71" cb="9"/>
</mex>
</n32>
</n32>
</mex>
<ocx lb="71" cb="22" le="71" ce="23" nbparm="1" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1">
<exp pvirg="true"/>
<n32 lb="71" cb="22">
<drx lb="71" cb="22" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1" nm="operator*"/>
</n32>
<n32 lb="71" cb="23">
<drx lb="71" cb="23" kind="lvalue" nm="Roots"/>
</n32>
</ocx>
</mce>
</ocx>
<fx lb="72" cb="3" le="73" ce="37">
<ocx lb="72" cb="8" le="72" ce="10" nbparm="1" id="ae72dec5e45591990dac31159522f29e_9b1f30e125e2571d75d9822d839b07d8">
<exp pvirg="true"/>
<n32 lb="72" cb="8">
<drx lb="72" cb="8" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_9b1f30e125e2571d75d9822d839b07d8" nm="operator++"/>
</n32>
<drx lb="72" cb="10" kind="lvalue" nm="Roots"/>
</ocx>
<mce lb="72" cb="17" le="72" ce="31" nbparm="0" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c">
<exp pvirg="true"/>
<mex lb="72" cb="17" le="72" ce="23" id="ae72dec5e45591990dac31159522f29e_74590626b3fea6e5ddcdb945c6664d2c" nm="isValid" point="1">
<n32 lb="72" cb="17">
<drx lb="72" cb="17" kind="lvalue" nm="Roots"/>
</n32>
</mex>
</mce>
<ocx lb="72" cb="34" le="72" ce="36" nbparm="1" id="ae72dec5e45591990dac31159522f29e_9b1f30e125e2571d75d9822d839b07d8">
<exp pvirg="true"/>
<n32 lb="72" cb="34">
<drx lb="72" cb="34" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_9b1f30e125e2571d75d9822d839b07d8" nm="operator++"/>
</n32>
<drx lb="72" cb="36" kind="lvalue" nm="Roots"/>
</ocx>
<ocx lb="73" cb="5" le="73" ce="37" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="73" cb="15">
<drx lb="73" cb="15" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="73" cb="5" le="73" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8">
<exp pvirg="true"/>
<n32 lb="73" cb="8">
<drx lb="73" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_f6f55973818c0636a544beaeb80238d8" nm="operator&lt;&lt;"/>
</n32>
<drx lb="73" cb="5" kind="lvalue" nm="OS"/>
<lt lb="73" cb="11">
<slit/>
</lt>
</ocx>
<mce lb="73" cb="18" le="73" ce="37" nbparm="1" id="ae72dec5e45591990dac31159522f29e_8d444941bf18e93bb356eb9688c363e4">
<exp pvirg="true"/>
<mex lb="73" cb="18" le="73" ce="23" id="ae72dec5e45591990dac31159522f29e_8d444941bf18e93bb356eb9688c363e4" nm="getName" arrow="1">
<n32 lb="73" cb="18">
<n32 lb="73" cb="18">
<mex lb="73" cb="18" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_b632cd2ce886ce7b800456a404eae2dc" nm="TRI" arrow="1">
<n19 lb="73" cb="18"/>
</mex>
</n32>
</n32>
</mex>
<ocx lb="73" cb="31" le="73" ce="32" nbparm="1" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1">
<exp pvirg="true"/>
<n32 lb="73" cb="31">
<drx lb="73" cb="31" kind="lvalue" id="ae72dec5e45591990dac31159522f29e_9a7629bc858aadf43559004a60c927d1" nm="operator*"/>
</n32>
<n32 lb="73" cb="32">
<drx lb="73" cb="32" kind="lvalue" nm="Roots"/>
</n32>
</ocx>
</mce>
</ocx>
</fx>
</u>

</Stmt>
</m>
<m name="print" id="b2454f5f3a8dc3b74e30ac7da1998c5f_3c2b87ca388df816c7573d9ccdfee647" file="1" linestart="76" lineend="82" previous="59642fb74cf5b58f433a7bdcb6c661d2_3c2b87ca388df816c7573d9ccdfee647" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="76" cb="52" le="82" ce="1">
<if lb="77" cb="3" le="80" ce="3">
<xop lb="77" cb="7" le="77" ce="41" kind="&amp;&amp;">
<n32 lb="77" cb="7">
<n32 lb="77" cb="7">
<mex lb="77" cb="7" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_b632cd2ce886ce7b800456a404eae2dc" nm="TRI" arrow="1">
<n32 lb="77" cb="7">
<n19 lb="77" cb="7"/>
</n32>
</mex>
</n32>
</n32>
<ce lb="77" cb="14" le="77" ce="41" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="77" cb="14" le="77" ce="19">
<mex lb="77" cb="14" le="77" ce="19" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister" arrow="1">
<n32 lb="77" cb="14">
<mex lb="77" cb="14" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_b632cd2ce886ce7b800456a404eae2dc" nm="TRI" arrow="1">
<n32 lb="77" cb="14">
<n19 lb="77" cb="14"/>
</n32>
</mex>
</n32>
</mex>
</n32>
<n32 lb="77" cb="37">
<mex lb="77" cb="37" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_93cd2e91b96c0c738c1b9a586d60defd" nm="Unit" arrow="1">
<n32 lb="77" cb="37">
<n19 lb="77" cb="37"/>
</n32>
</mex>
</n32>
</ce>
</xop>
<u lb="77" cb="44" le="80" ce="3">
<ocx lb="78" cb="5" le="78" ce="60" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5">
<exp pvirg="true"/>
<n32 lb="78" cb="19">
<drx lb="78" cb="19" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_9415b9f0a006e48f083f572d7f38a8f5" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="78" cb="5" le="78" ce="11" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="78" cb="8">
<drx lb="78" cb="8" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="78" cb="5" kind="lvalue" nm="OS"/>
<n32 lb="78" cb="11">
<n52 lb="78" cb="11">
<slit/>
</n52>
</n32>
</ocx>
<ce lb="78" cb="22" le="78" ce="60" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_82fbcf6ef6c1914f5727a183e7cd7b21">
<exp pvirg="true"/>
<n32 lb="78" cb="22" le="78" ce="42">
<drx lb="78" cb="22" le="78" ce="42" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_82fbcf6ef6c1914f5727a183e7cd7b21" nm="virtReg2Index"/>
</n32>
<n32 lb="78" cb="56">
<mex lb="78" cb="56" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_93cd2e91b96c0c738c1b9a586d60defd" nm="Unit" arrow="1">
<n32 lb="78" cb="56">
<n19 lb="78" cb="56"/>
</n32>
</mex>
</n32>
</ce>
</ocx>
<rx lb="79" cb="5" pvirg="true"/>
</u>
</if>
<mce lb="81" cb="3" le="81" ce="25" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5d47ab7b994d6643f63f983010a114e2">
<exp pvirg="true"/>
<mex lb="81" cb="3" le="81" ce="17" id="59642fb74cf5b58f433a7bdcb6c661d2_5d47ab7b994d6643f63f983010a114e2" nm="print" arrow="1">
<n32 lb="81" cb="17">
<n32 lb="81" cb="17">
<n19 lb="81" cb="17"/>
</n32>
</n32>
</mex>
<drx lb="81" cb="23" kind="lvalue" nm="OS"/>
</mce>
</u>

</Stmt>
</m>
<m name="getAllocatableClass" id="b2454f5f3a8dc3b74e30ac7da1998c5f_cc48127071dcab1aa44f9d4b171d71cf" file="1" linestart="86" lineend="105" previous="59642fb74cf5b58f433a7bdcb6c661d2_cc48127071dcab1aa44f9d4b171d71cf" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="87" cb="78" le="105" ce="1">
<if lb="88" cb="3" le="89" ce="12">
<xop lb="88" cb="7" le="88" ce="32" kind="||">
<uo lb="88" cb="7" le="88" ce="8" kind="!">
<n32 lb="88" cb="8">
<n32 lb="88" cb="8">
<drx lb="88" cb="8" kind="lvalue" nm="RC"/>
</n32>
</n32>
</uo>
<mce lb="88" cb="14" le="88" ce="32" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_bb0e18542bb40025d7a000fb4701af12">
<exp pvirg="true"/>
<mex lb="88" cb="14" le="88" ce="18" id="59642fb74cf5b58f433a7bdcb6c661d2_bb0e18542bb40025d7a000fb4701af12" nm="isAllocatable" arrow="1">
<n32 lb="88" cb="14">
<drx lb="88" cb="14" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
</xop>
<rx lb="89" cb="5" le="89" ce="12" pvirg="true">
<n32 lb="89" cb="12">
<drx lb="89" cb="12" kind="lvalue" nm="RC"/>
</n32>
</rx>
</if>
<dst lb="91" cb="3" le="91" ce="51">
<exp pvirg="true"/>
<Var nm="SubClass">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
<mce lb="91" cb="30" le="91" ce="50" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a">
<exp pvirg="true"/>
<mex lb="91" cb="30" le="91" ce="34" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a" nm="getSubClassMask" arrow="1">
<n32 lb="91" cb="30">
<drx lb="91" cb="30" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<fx lb="92" cb="3" le="103" ce="3">
<dst lb="92" cb="8" le="92" ce="53">
<exp pvirg="true"/>
<Var nm="Base" value="true">
<bt name="unsigned int"/>
<n32 lb="92" cb="24">
<n45 lb="92" cb="24">
<flit/>
</n45>
</n32>
</Var>
<Var nm="BaseE" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="92" cb="35" le="92" ce="52" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_9ab77eab576b73780e145f738eb4bbfe">
<exp pvirg="true"/>
<mex lb="92" cb="35" id="59642fb74cf5b58f433a7bdcb6c661d2_9ab77eab576b73780e145f738eb4bbfe" nm="getNumRegClasses" arrow="1">
<n19 lb="92" cb="35"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="93" cb="8" le="93" ce="15" kind="&lt;">
<n32 lb="93" cb="8">
<drx lb="93" cb="8" kind="lvalue" nm="Base"/>
</n32>
<n32 lb="93" cb="15">
<drx lb="93" cb="15" kind="lvalue" nm="BaseE"/>
</n32>
</xop>
<cao lb="93" cb="22" le="93" ce="30" kind="+=">
<drx lb="93" cb="22" kind="lvalue" nm="Base"/>
<n32 lb="93" cb="30">
<n45 lb="93" cb="30">
<flit/>
</n45>
</n32>
</cao>
<u lb="93" cb="34" le="103" ce="3">
<dst lb="94" cb="5" le="94" ce="24">
<exp pvirg="true"/>
<Var nm="Idx" value="true">
<bt name="unsigned int"/>
<n32 lb="94" cb="20">
<drx lb="94" cb="20" kind="lvalue" nm="Base"/>
</n32>
</Var>
</dst>
<fx lb="95" cb="5" le="102" ce="5">
<dst lb="95" cb="10" le="95" ce="37">
<exp pvirg="true"/>
<Var nm="Mask" value="true">
<bt name="unsigned int"/>
<n32 lb="95" cb="26" le="95" ce="35">
<uo lb="95" cb="26" le="95" ce="35" kind="*">
<uo lb="95" cb="27" le="95" ce="35" kind="++">
<drx lb="95" cb="27" kind="lvalue" nm="SubClass"/>
</uo>
</uo>
</n32>
</Var>
</dst>
<n32 lb="95" cb="39">
<n32 lb="95" cb="39">
<drx lb="95" cb="39" kind="lvalue" nm="Mask"/>
</n32>
</n32>
<cao lb="95" cb="45" le="95" ce="54" kind="&gt;&gt;=">
<drx lb="95" cb="45" kind="lvalue" nm="Mask"/>
<n45 lb="95" cb="54">
<flit/>
</n45>
</cao>
<u lb="95" cb="57" le="102" ce="5">
<dst lb="96" cb="7" le="96" ce="49">
<exp pvirg="true"/>
<Var nm="Offset" value="true">
<bt name="unsigned int"/>
<ce lb="96" cb="25" le="96" ce="48" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6">
<exp pvirg="true"/>
<n32 lb="96" cb="25">
<drx lb="96" cb="25" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6" nm="countTrailingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="96" cb="44">
<drx lb="96" cb="44" kind="lvalue" nm="Mask"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</Var>
</dst>
<dst lb="97" cb="7" le="97" ce="67">
<exp pvirg="true"/>
<Var nm="SubRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="97" cb="42" le="97" ce="66" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_107d4a716a2ceb89f4ba78a922fc80d7">
<exp pvirg="true"/>
<mex lb="97" cb="42" id="59642fb74cf5b58f433a7bdcb6c661d2_107d4a716a2ceb89f4ba78a922fc80d7" nm="getRegClass" arrow="1">
<n19 lb="97" cb="42"/>
</mex>
<xop lb="97" cb="54" le="97" ce="60" kind="+">
<n32 lb="97" cb="54">
<drx lb="97" cb="54" kind="lvalue" nm="Idx"/>
</n32>
<n32 lb="97" cb="60">
<drx lb="97" cb="60" kind="lvalue" nm="Offset"/>
</n32>
</xop>
</mce>
</Var>
</dst>
<if lb="98" cb="7" le="99" ce="16">
<mce lb="98" cb="11" le="98" ce="32" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_bb0e18542bb40025d7a000fb4701af12">
<exp pvirg="true"/>
<mex lb="98" cb="11" le="98" ce="18" id="59642fb74cf5b58f433a7bdcb6c661d2_bb0e18542bb40025d7a000fb4701af12" nm="isAllocatable" arrow="1">
<n32 lb="98" cb="11">
<drx lb="98" cb="11" kind="lvalue" nm="SubRC"/>
</n32>
</mex>
</mce>
<rx lb="99" cb="9" le="99" ce="16" pvirg="true">
<n32 lb="99" cb="16">
<drx lb="99" cb="16" kind="lvalue" nm="SubRC"/>
</n32>
</rx>
</if>
<cao lb="100" cb="7" le="100" ce="16" kind="&gt;&gt;=">
<drx lb="100" cb="7" kind="lvalue" nm="Mask"/>
<n32 lb="100" cb="16">
<drx lb="100" cb="16" kind="lvalue" nm="Offset"/>
</n32>
</cao>
<cao lb="101" cb="7" le="101" ce="23" kind="+=">
<drx lb="101" cb="7" kind="lvalue" nm="Idx"/>
<xop lb="101" cb="14" le="101" ce="23" kind="+">
<n32 lb="101" cb="14">
<drx lb="101" cb="14" kind="lvalue" nm="Offset"/>
</n32>
<n32 lb="101" cb="23">
<n45 lb="101" cb="23"/>
</n32>
</xop>
</cao>
</u>
</fx>
</u>
</fx>
<rx lb="104" cb="3" le="104" ce="10" pvirg="true">
<n32 lb="104" cb="10">
<n16 lb="104" cb="10">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getMinimalPhysRegClass" id="b2454f5f3a8dc3b74e30ac7da1998c5f_a38a803aefdf6e0039c50e22c83a8a8f" file="1" linestart="110" lineend="126" previous="59642fb74cf5b58f433a7bdcb6c661d2_a38a803aefdf6e0039c50e22c83a8a8f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="VT" proto="llvm::EVT" init="true" access2="none">
<rt>
<cr id="6579c43c30a3bddd6e7625172027d12e_f88975a5e6f6b81d5cd081d460bff8f7"/>
</rt>
<Stmt>
<n10 lb="309" cb="51" le="309" ce="56">
<typeptr id="6579c43c30a3bddd6e7625172027d12e_163368c194ba96ac443514ad9b21e01f"/>
<temp/>
<mte lb="309" cb="51" le="309" ce="56">
<exp pvirg="true"/>
<n32 lb="309" cb="51" le="309" ce="56">
<n10 lb="309" cb="51" le="309" ce="56">
<typeptr id="6579c43c30a3bddd6e7625172027d12e_c2bca1324268c1692e34bd7c8e3be2ff"/>
<temp/>
<drx lb="309" cb="51" le="309" ce="56" id="8082e5165c3f42665d6b82cf419bbd6a_d228eec95ede61c0aadc7b9403d27a74" nm="Other"/>
</n10>
</n32>
</mte>
</n10>

</Stmt>
</p>
<Stmt>
<u lb="111" cb="72" le="126" ce="1">
<ocast lb="112" cb="3" le="112" ce="3">
<bt name="void"/>
<n46 lb="112" cb="3" le="112" ce="3">
<exp pvirg="true"/>
<xop lb="112" cb="3" le="112" ce="3" kind="||">
<n46 lb="112" cb="3" le="112" ce="3">
<exp pvirg="true"/>
<uo lb="112" cb="3" le="112" ce="3" kind="!">
<uo lb="112" cb="3" le="112" ce="3" kind="!">
<n46 lb="112" cb="3" le="112" ce="3">
<exp pvirg="true"/>
<xop lb="112" cb="3" le="112" ce="3" kind="&amp;&amp;">
<ce lb="112" cb="3" le="112" ce="3" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_982fef61a0924f0aa68595476aa273fa">
<exp pvirg="true"/>
<n32 lb="112" cb="3">
<drx lb="112" cb="3" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_982fef61a0924f0aa68595476aa273fa" nm="isPhysicalRegister"/>
</n32>
<n32 lb="112" cb="3">
<drx lb="112" cb="3" kind="lvalue" nm="reg"/>
</n32>
</ce>
<n32 lb="112" cb="3">
<n32 lb="112" cb="3">
<n52 lb="112" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="112" cb="3" le="112" ce="3">
<n46 lb="112" cb="3" le="112" ce="3">
<exp pvirg="true"/>
<xop lb="112" cb="3" le="112" ce="3" kind=",">
<ce lb="112" cb="3" le="112" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="112" cb="3">
<drx lb="112" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="112" cb="3">
<n52 lb="112" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="112" cb="3">
<n52 lb="112" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="112" cb="3">
<n45 lb="112" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="112" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="116" cb="3" le="116" ce="46">
<exp pvirg="true"/>
<Var nm="BestRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<n32 lb="116" cb="39">
<n16 lb="116" cb="39">
<exp pvirg="true"/>
</n16>
</n32>
</Var>
</dst>
<fx lb="117" cb="3" le="122" ce="3">
<dst lb="117" cb="8" le="117" ce="66">
<exp pvirg="true"/>
<Var nm="I">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
<mce lb="117" cb="30" le="117" ce="45" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_936caf430ff5ca4c2a841dd03acf5cfa">
<exp pvirg="true"/>
<mex lb="117" cb="30" id="59642fb74cf5b58f433a7bdcb6c661d2_936caf430ff5ca4c2a841dd03acf5cfa" nm="regclass_begin" arrow="1">
<n19 lb="117" cb="30"/>
</mex>
</mce>
</Var>
<Var nm="E" virg="true">
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
<mce lb="117" cb="52" le="117" ce="65" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_1a7eb8bc668927274991da28335a329a">
<exp pvirg="true"/>
<mex lb="117" cb="52" id="59642fb74cf5b58f433a7bdcb6c661d2_1a7eb8bc668927274991da28335a329a" nm="regclass_end" arrow="1">
<n19 lb="117" cb="52"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="117" cb="68" le="117" ce="73" kind="!=">
<n32 lb="117" cb="68">
<drx lb="117" cb="68" kind="lvalue" nm="I"/>
</n32>
<n32 lb="117" cb="73">
<drx lb="117" cb="73" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="117" cb="76" le="117" ce="78" kind="++">
<drx lb="117" cb="78" kind="lvalue" nm="I"/>
</uo>
<u lb="117" cb="80" le="122" ce="3">
<dst lb="118" cb="5" le="118" ce="39">
<exp pvirg="true"/>
<Var nm="RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<n32 lb="118" cb="37" le="118" ce="38">
<uo lb="118" cb="37" le="118" ce="38" kind="*">
<n32 lb="118" cb="38">
<drx lb="118" cb="38" kind="lvalue" nm="I"/>
</n32>
</uo>
</n32>
</Var>
</dst>
<if lb="119" cb="5" le="121" ce="16">
<xop lb="119" cb="9" le="120" ce="44" kind="&amp;&amp;">
<xop lb="119" cb="9" le="119" ce="66" kind="&amp;&amp;">
<n46 lb="119" cb="9" le="119" ce="45">
<exp pvirg="true"/>
<xop lb="119" cb="10" le="119" ce="44" kind="||">
<ocx lb="119" cb="10" le="119" ce="21" nbparm="2" id="6579c43c30a3bddd6e7625172027d12e_beb30f4042ce6b20b4416f259061cec7">
<exp pvirg="true"/>
<n32 lb="119" cb="13">
<drx lb="119" cb="13" kind="lvalue" id="6579c43c30a3bddd6e7625172027d12e_beb30f4042ce6b20b4416f259061cec7" nm="operator=="/>
</n32>
<n32 lb="119" cb="10">
<drx lb="119" cb="10" kind="lvalue" nm="VT"/>
</n32>
<n10 lb="119" cb="16" le="119" ce="21">
<typeptr id="6579c43c30a3bddd6e7625172027d12e_163368c194ba96ac443514ad9b21e01f"/>
<temp/>
<mte lb="119" cb="16" le="119" ce="21">
<exp pvirg="true"/>
<n32 lb="119" cb="16" le="119" ce="21">
<n10 lb="119" cb="16" le="119" ce="21">
<typeptr id="6579c43c30a3bddd6e7625172027d12e_c2bca1324268c1692e34bd7c8e3be2ff"/>
<temp/>
<drx lb="119" cb="16" le="119" ce="21" id="8082e5165c3f42665d6b82cf419bbd6a_d228eec95ede61c0aadc7b9403d27a74" nm="Other"/>
</n10>
</n32>
</mte>
</n10>
</ocx>
<mce lb="119" cb="30" le="119" ce="44" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_83eb08348b91495a903567c635d0f3d2">
<exp pvirg="true"/>
<mex lb="119" cb="30" le="119" ce="34" id="59642fb74cf5b58f433a7bdcb6c661d2_83eb08348b91495a903567c635d0f3d2" nm="hasType" arrow="1">
<n32 lb="119" cb="30">
<drx lb="119" cb="30" kind="lvalue" nm="RC"/>
</n32>
</mex>
<n10 lb="119" cb="42">
<typeptr id="6579c43c30a3bddd6e7625172027d12e_8645bcc472d4ab98904dab5faa8ac2d1"/>
<temp/>
<n32 lb="119" cb="42">
<drx lb="119" cb="42" kind="lvalue" nm="VT"/>
</n32>
</n10>
</mce>
</xop>
</n46>
<mce lb="119" cb="50" le="119" ce="66" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_9a2a9f2949cc50ef72bf0532135fcb1a">
<exp pvirg="true"/>
<mex lb="119" cb="50" le="119" ce="54" id="59642fb74cf5b58f433a7bdcb6c661d2_9a2a9f2949cc50ef72bf0532135fcb1a" nm="contains" arrow="1">
<n32 lb="119" cb="50">
<drx lb="119" cb="50" kind="lvalue" nm="RC"/>
</n32>
</mex>
<n32 lb="119" cb="63">
<drx lb="119" cb="63" kind="lvalue" nm="reg"/>
</n32>
</mce>
</xop>
<n46 lb="120" cb="9" le="120" ce="44">
<exp pvirg="true"/>
<xop lb="120" cb="10" le="120" ce="43" kind="||">
<uo lb="120" cb="10" le="120" ce="11" kind="!">
<n32 lb="120" cb="11">
<n32 lb="120" cb="11">
<drx lb="120" cb="11" kind="lvalue" nm="BestRC"/>
</n32>
</n32>
</uo>
<mce lb="120" cb="21" le="120" ce="43" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_5f108003c8f4ce0789678c581827bbe2">
<exp pvirg="true"/>
<mex lb="120" cb="21" le="120" ce="29" id="59642fb74cf5b58f433a7bdcb6c661d2_5f108003c8f4ce0789678c581827bbe2" nm="hasSubClass" arrow="1">
<n32 lb="120" cb="21">
<drx lb="120" cb="21" kind="lvalue" nm="BestRC"/>
</n32>
</mex>
<n32 lb="120" cb="41">
<drx lb="120" cb="41" kind="lvalue" nm="RC"/>
</n32>
</mce>
</xop>
</n46>
</xop>
<xop lb="121" cb="7" le="121" ce="16" kind="=">
<drx lb="121" cb="7" kind="lvalue" nm="BestRC"/>
<n32 lb="121" cb="16">
<drx lb="121" cb="16" kind="lvalue" nm="RC"/>
</n32>
</xop>
</if>
</u>
</fx>
<ocast lb="124" cb="3" le="124" ce="3">
<bt name="void"/>
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind="||">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<uo lb="124" cb="3" le="124" ce="3" kind="!">
<uo lb="124" cb="3" le="124" ce="3" kind="!">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind="&amp;&amp;">
<n32 lb="124" cb="3">
<n32 lb="124" cb="3">
<drx lb="124" cb="3" kind="lvalue" nm="BestRC"/>
</n32>
</n32>
<n32 lb="124" cb="3">
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="124" cb="3" le="124" ce="3">
<n46 lb="124" cb="3" le="124" ce="3">
<exp pvirg="true"/>
<xop lb="124" cb="3" le="124" ce="3" kind=",">
<ce lb="124" cb="3" le="124" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="124" cb="3">
<drx lb="124" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="124" cb="3">
<n52 lb="124" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="124" cb="3">
<n52 lb="124" cb="3"/>
</n32>
<n32 lb="124" cb="3">
<n45 lb="124" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="124" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="125" cb="3" le="125" ce="10" pvirg="true">
<n32 lb="125" cb="10">
<drx lb="125" cb="10" kind="lvalue" nm="BestRC"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<f name="getAllocatableSetForRC" id="b2454f5f3a8dc3b74e30ac7da1998c5f_53d064dfe7633174773ca856495d9bc3" file="1" linestart="130" lineend="136" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="R" proto="llvm::BitVector &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="131" cb="80" le="136" ce="1">
<ocast lb="132" cb="3" le="132" ce="3">
<bt name="void"/>
<n46 lb="132" cb="3" le="132" ce="3">
<exp pvirg="true"/>
<xop lb="132" cb="3" le="132" ce="3" kind="||">
<n46 lb="132" cb="3" le="132" ce="3">
<exp pvirg="true"/>
<uo lb="132" cb="3" le="132" ce="3" kind="!">
<uo lb="132" cb="3" le="132" ce="3" kind="!">
<n46 lb="132" cb="3" le="132" ce="3">
<exp pvirg="true"/>
<xop lb="132" cb="3" le="132" ce="3" kind="&amp;&amp;">
<mce lb="132" cb="3" le="132" ce="3" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_bb0e18542bb40025d7a000fb4701af12">
<exp pvirg="true"/>
<mex lb="132" cb="3" le="132" ce="3" id="59642fb74cf5b58f433a7bdcb6c661d2_bb0e18542bb40025d7a000fb4701af12" nm="isAllocatable" arrow="1">
<n32 lb="132" cb="3">
<drx lb="132" cb="3" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
<n32 lb="132" cb="3">
<n32 lb="132" cb="3">
<n52 lb="132" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="132" cb="3" le="132" ce="3">
<n46 lb="132" cb="3" le="132" ce="3">
<exp pvirg="true"/>
<xop lb="132" cb="3" le="132" ce="3" kind=",">
<ce lb="132" cb="3" le="132" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="132" cb="3">
<drx lb="132" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="132" cb="3">
<n52 lb="132" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="132" cb="3">
<n52 lb="132" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="132" cb="3">
<n45 lb="132" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="132" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="133" cb="3" le="133" ce="60">
<exp pvirg="true"/>
<Var nm="Order" value="true">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</template_arguments>
</tss>
<n10 lb="133" cb="31" le="133" ce="59">
<typeptr id="113b416902e0259d6681229a46a0de40_514482093a01326540a72ccdb132d1d3">
<template_arguments>
<bt name="unsigned short"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="133" cb="31" le="133" ce="59">
<exp pvirg="true"/>
<mce lb="133" cb="31" le="133" ce="59" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_97d02d334fc3d52db6cf17fe39ae85e4">
<exp pvirg="true"/>
<mex lb="133" cb="31" le="133" ce="35" id="59642fb74cf5b58f433a7bdcb6c661d2_97d02d334fc3d52db6cf17fe39ae85e4" nm="getRawAllocationOrder" arrow="1">
<n32 lb="133" cb="31">
<drx lb="133" cb="31" kind="lvalue" nm="RC"/>
</n32>
</mex>
<drx lb="133" cb="57" kind="lvalue" nm="MF"/>
</mce>
</mte>
</n10>
</Var>
</dst>
<fx lb="134" cb="3" le="135" ce="19">
<dst lb="134" cb="8" le="134" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="134" cb="21">
<n45 lb="134" cb="21"/>
</n32>
</Var>
</dst>
<xop lb="134" cb="24" le="134" ce="40" kind="!=">
<n32 lb="134" cb="24">
<drx lb="134" cb="24" kind="lvalue" nm="i"/>
</n32>
<mce lb="134" cb="29" le="134" ce="40" nbparm="0" id="113b416902e0259d6681229a46a0de40_631ed6fc4effb686c3ac57c93b3712f6">
<exp pvirg="true"/>
<mex lb="134" cb="29" le="134" ce="35" id="113b416902e0259d6681229a46a0de40_631ed6fc4effb686c3ac57c93b3712f6" nm="size" point="1">
<n32 lb="134" cb="29">
<drx lb="134" cb="29" kind="lvalue" nm="Order"/>
</n32>
</mex>
</mce>
</xop>
<uo lb="134" cb="43" le="134" ce="45" kind="++">
<drx lb="134" cb="45" kind="lvalue" nm="i"/>
</uo>
<mce lb="135" cb="5" le="135" ce="19" nbparm="1" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f">
<exp pvirg="true"/>
<mex lb="135" cb="5" le="135" ce="7" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f" nm="set" point="1">
<drx lb="135" cb="5" kind="lvalue" nm="R"/>
</mex>
<n32 lb="135" cb="11" le="135" ce="18">
<n32 lb="135" cb="11" le="135" ce="18">
<ocx lb="135" cb="11" le="135" ce="18" nbparm="2" id="113b416902e0259d6681229a46a0de40_075f1ca940652a1f1250833cc0291cc0">
<exp pvirg="true"/>
<n32 lb="135" cb="16" le="135" ce="18">
<drx lb="135" cb="16" le="135" ce="18" kind="lvalue" id="113b416902e0259d6681229a46a0de40_075f1ca940652a1f1250833cc0291cc0" nm="operator[]"/>
</n32>
<n32 lb="135" cb="11">
<drx lb="135" cb="11" kind="lvalue" nm="Order"/>
</n32>
<n32 lb="135" cb="17">
<drx lb="135" cb="17" kind="lvalue" nm="i"/>
</n32>
</ocx>
</n32>
</n32>
</mce>
</fx>
</u>

</Stmt>
</f>
<m name="getAllocatableSet" id="b2454f5f3a8dc3b74e30ac7da1998c5f_a121bb38f3e6142fd353b745483e701f" file="1" linestart="138" lineend="158" previous="59642fb74cf5b58f433a7bdcb6c661d2_a121bb38f3e6142fd353b745483e701f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::BitVector">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="320" cb="63">
<n16 lb="320" cb="63">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="139" cb="80" le="158" ce="1">
<dst lb="140" cb="3" le="140" ce="38">
<exp pvirg="true"/>
<Var nm="Allocatable" value="true">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
<n10 lb="140" cb="13" le="140" ce="37">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_358cd8e167bc9fb3f73c2e7edd4d148b"/>
<temp/>
<mce lb="140" cb="25" le="140" ce="36" nbparm="0" id="ae72dec5e45591990dac31159522f29e_d4787d9be57e6a64c2bff9b6aac0b4ca">
<exp pvirg="true"/>
<mex lb="140" cb="25" id="ae72dec5e45591990dac31159522f29e_d4787d9be57e6a64c2bff9b6aac0b4ca" nm="getNumRegs" arrow="1">
<n32 lb="140" cb="25">
<n19 lb="140" cb="25"/>
</n32>
</mex>
</mce>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</Var>
</dst>
<if lb="141" cb="3" le="151" ce="3" else="true" elselb="146" elsecb="10">
<n32 lb="141" cb="7">
<n32 lb="141" cb="7">
<drx lb="141" cb="7" kind="lvalue" nm="RC"/>
</n32>
</n32>
<u lb="141" cb="11" le="146" ce="3">
<dst lb="143" cb="5" le="143" ce="66">
<exp pvirg="true"/>
<Var nm="SubClass">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<mce lb="143" cb="43" le="143" ce="65" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_cc48127071dcab1aa44f9d4b171d71cf">
<exp pvirg="true"/>
<mex lb="143" cb="43" id="59642fb74cf5b58f433a7bdcb6c661d2_cc48127071dcab1aa44f9d4b171d71cf" nm="getAllocatableClass" arrow="1">
<n19 lb="143" cb="43"/>
</mex>
<n32 lb="143" cb="63">
<drx lb="143" cb="63" kind="lvalue" nm="RC"/>
</n32>
</mce>
</Var>
</dst>
<if lb="144" cb="5" le="145" ce="55">
<n32 lb="144" cb="9">
<n32 lb="144" cb="9">
<drx lb="144" cb="9" kind="lvalue" nm="SubClass"/>
</n32>
</n32>
<ce lb="145" cb="7" le="145" ce="55" nbparm="3" id="b2454f5f3a8dc3b74e30ac7da1998c5f_53d064dfe7633174773ca856495d9bc3">
<exp pvirg="true"/>
<n32 lb="145" cb="7">
<drx lb="145" cb="7" kind="lvalue" id="b2454f5f3a8dc3b74e30ac7da1998c5f_53d064dfe7633174773ca856495d9bc3" nm="getAllocatableSetForRC"/>
</n32>
<drx lb="145" cb="30" kind="lvalue" nm="MF"/>
<n32 lb="145" cb="34">
<drx lb="145" cb="34" kind="lvalue" nm="SubClass"/>
</n32>
<drx lb="145" cb="44" kind="lvalue" nm="Allocatable"/>
</ce>
</if>
</u>
<u lb="146" cb="10" le="151" ce="3">
<fx lb="147" cb="5" le="150" ce="51">
<dst lb="147" cb="10" le="148" ce="28">
<exp pvirg="true"/>
<Var nm="I">
<ety>
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
</ety>
<mce lb="147" cb="52" le="147" ce="67" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_936caf430ff5ca4c2a841dd03acf5cfa">
<exp pvirg="true"/>
<mex lb="147" cb="52" id="59642fb74cf5b58f433a7bdcb6c661d2_936caf430ff5ca4c2a841dd03acf5cfa" nm="regclass_begin" arrow="1">
<n19 lb="147" cb="52"/>
</mex>
</mce>
</Var>
<Var nm="E" virg="true">
<ety>
<Tdef>
<pt>
<QualType const="true">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</QualType>
</pt>
</Tdef>
</ety>
<mce lb="148" cb="14" le="148" ce="27" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_1a7eb8bc668927274991da28335a329a">
<exp pvirg="true"/>
<mex lb="148" cb="14" id="59642fb74cf5b58f433a7bdcb6c661d2_1a7eb8bc668927274991da28335a329a" nm="regclass_end" arrow="1">
<n19 lb="148" cb="14"/>
</mex>
</mce>
</Var>
</dst>
<xop lb="148" cb="30" le="148" ce="35" kind="!=">
<n32 lb="148" cb="30">
<drx lb="148" cb="30" kind="lvalue" nm="I"/>
</n32>
<n32 lb="148" cb="35">
<drx lb="148" cb="35" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="148" cb="38" le="148" ce="40" kind="++">
<drx lb="148" cb="40" kind="lvalue" nm="I"/>
</uo>
<if lb="149" cb="7" le="150" ce="51">
<mce lb="149" cb="11" le="149" ce="31" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_bb0e18542bb40025d7a000fb4701af12">
<exp pvirg="true"/>
<mex lb="149" cb="11" le="149" ce="17" id="59642fb74cf5b58f433a7bdcb6c661d2_bb0e18542bb40025d7a000fb4701af12" nm="isAllocatable" arrow="1">
<n32 lb="149" cb="11" le="149" ce="14">
<n46 lb="149" cb="11" le="149" ce="14">
<exp pvirg="true"/>
<uo lb="149" cb="12" le="149" ce="13" kind="*">
<n32 lb="149" cb="13">
<drx lb="149" cb="13" kind="lvalue" nm="I"/>
</n32>
</uo>
</n46>
</n32>
</mex>
</mce>
<ce lb="150" cb="9" le="150" ce="51" nbparm="3" id="b2454f5f3a8dc3b74e30ac7da1998c5f_53d064dfe7633174773ca856495d9bc3">
<exp pvirg="true"/>
<n32 lb="150" cb="9">
<drx lb="150" cb="9" kind="lvalue" id="b2454f5f3a8dc3b74e30ac7da1998c5f_53d064dfe7633174773ca856495d9bc3" nm="getAllocatableSetForRC"/>
</n32>
<drx lb="150" cb="32" kind="lvalue" nm="MF"/>
<n32 lb="150" cb="36" le="150" ce="37">
<uo lb="150" cb="36" le="150" ce="37" kind="*">
<n32 lb="150" cb="37">
<drx lb="150" cb="37" kind="lvalue" nm="I"/>
</n32>
</uo>
</n32>
<drx lb="150" cb="40" kind="lvalue" nm="Allocatable"/>
</ce>
</if>
</fx>
</u>
</if>
<dst lb="154" cb="3" le="154" ce="43">
<exp pvirg="true"/>
<Var nm="Reserved" value="true">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
<n37 lb="154" cb="24" le="154" ce="42">
<n10 lb="154" cb="24" le="154" ce="42">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_709737e66d634339bb4b9cb454b5aaac"/>
<temp/>
<mte lb="154" cb="24" le="154" ce="42">
<exp pvirg="true"/>
<n8 lb="154" cb="24" le="154" ce="42" >
<temp/>
<mce lb="154" cb="24" le="154" ce="42" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_f1a08a114a379eb9930c1f77a513ee77">
<exp pvirg="true"/>
<mex lb="154" cb="24" id="59642fb74cf5b58f433a7bdcb6c661d2_f1a08a114a379eb9930c1f77a513ee77" nm="getReservedRegs" arrow="1">
<n19 lb="154" cb="24"/>
</mex>
<drx lb="154" cb="40" kind="lvalue" nm="MF"/>
</mce>
</n8>
</mte>
</n10>
</n37>
</Var>
</dst>
<ocx lb="155" cb="3" le="155" ce="32" nbparm="2" id="091fe7d1a666cfdbd5c5602d9bbe50d9_e55cca3fa2ba1014bcd226e5956643a9">
<exp pvirg="true"/>
<n32 lb="155" cb="15">
<drx lb="155" cb="15" kind="lvalue" id="091fe7d1a666cfdbd5c5602d9bbe50d9_e55cca3fa2ba1014bcd226e5956643a9" nm="operator&amp;="/>
</n32>
<drx lb="155" cb="3" kind="lvalue" nm="Allocatable"/>
<n32 lb="155" cb="18" le="155" ce="32">
<mce lb="155" cb="18" le="155" ce="32" nbparm="0" id="091fe7d1a666cfdbd5c5602d9bbe50d9_b98154dd203a78cfd31cb5dd61a81b0f">
<exp pvirg="true"/>
<mex lb="155" cb="18" le="155" ce="27" id="091fe7d1a666cfdbd5c5602d9bbe50d9_b98154dd203a78cfd31cb5dd61a81b0f" nm="flip" point="1">
<drx lb="155" cb="18" kind="lvalue" nm="Reserved"/>
</mex>
</mce>
</n32>
</ocx>
<rx lb="157" cb="3" le="157" ce="10" pvirg="true">
<n10 lb="157" cb="10">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_709737e66d634339bb4b9cb454b5aaac"/>
<temp/>
<n32 lb="157" cb="10">
<drx lb="157" cb="10" kind="lvalue" nm="Allocatable"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</m>
<f name="firstCommonClass" id="b2454f5f3a8dc3b74e30ac7da1998c5f_a7fc2c1a31bc6d1668ba9297db949fd7" file="1" linestart="160" lineend="168" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="A" proto="const uint32_t *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="B" proto="const uint32_t *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="163" cb="76" le="168" ce="1">
<fx lb="164" cb="3" le="166" ce="61">
<dst lb="164" cb="8" le="164" ce="51">
<exp pvirg="true"/>
<Var nm="I" value="true">
<bt name="unsigned int"/>
<n32 lb="164" cb="21">
<n45 lb="164" cb="21">
<flit/>
</n45>
</n32>
</Var>
<Var nm="E" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="164" cb="28" le="164" ce="50" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_9ab77eab576b73780e145f738eb4bbfe">
<exp pvirg="true"/>
<mex lb="164" cb="28" le="164" ce="33" id="59642fb74cf5b58f433a7bdcb6c661d2_9ab77eab576b73780e145f738eb4bbfe" nm="getNumRegClasses" arrow="1">
<n32 lb="164" cb="28">
<drx lb="164" cb="28" kind="lvalue" nm="TRI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="164" cb="53" le="164" ce="57" kind="&lt;">
<n32 lb="164" cb="53">
<drx lb="164" cb="53" kind="lvalue" nm="I"/>
</n32>
<n32 lb="164" cb="57">
<drx lb="164" cb="57" kind="lvalue" nm="E"/>
</n32>
</xop>
<cao lb="164" cb="60" le="164" ce="65" kind="+=">
<drx lb="164" cb="60" kind="lvalue" nm="I"/>
<n32 lb="164" cb="65">
<n45 lb="164" cb="65">
<flit/>
</n45>
</n32>
</cao>
<if lb="165" cb="5" le="166" ce="61">
<dst lb="165" cb="9" le="165" ce="36">
<exp pvirg="true"/>
<Var nm="Common" value="true">
<bt name="unsigned int"/>
<xop lb="165" cb="27" le="165" ce="36" kind="&amp;">
<n32 lb="165" cb="27" le="165" ce="29">
<uo lb="165" cb="27" le="165" ce="29" kind="*">
<uo lb="165" cb="28" le="165" ce="29" kind="++">
<drx lb="165" cb="28" kind="lvalue" nm="A"/>
</uo>
</uo>
</n32>
<n32 lb="165" cb="34" le="165" ce="36">
<uo lb="165" cb="34" le="165" ce="36" kind="*">
<uo lb="165" cb="35" le="165" ce="36" kind="++">
<drx lb="165" cb="35" kind="lvalue" nm="B"/>
</uo>
</uo>
</n32>
</xop>
</Var>
</dst>
<n32 lb="165" cb="18">
<n32 lb="165" cb="18">
<drx lb="165" cb="18" kind="lvalue" nm="Common"/>
</n32>
</n32>
<rx lb="166" cb="7" le="166" ce="61" pvirg="true">
<mce lb="166" cb="14" le="166" ce="61" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_107d4a716a2ceb89f4ba78a922fc80d7">
<exp pvirg="true"/>
<mex lb="166" cb="14" le="166" ce="19" id="59642fb74cf5b58f433a7bdcb6c661d2_107d4a716a2ceb89f4ba78a922fc80d7" nm="getRegClass" arrow="1">
<n32 lb="166" cb="14">
<drx lb="166" cb="14" kind="lvalue" nm="TRI"/>
</n32>
</mex>
<xop lb="166" cb="31" le="166" ce="60" kind="+">
<n32 lb="166" cb="31">
<drx lb="166" cb="31" kind="lvalue" nm="I"/>
</n32>
<ce lb="166" cb="35" le="166" ce="60" nbparm="2" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6">
<exp pvirg="true"/>
<n32 lb="166" cb="35">
<drx lb="166" cb="35" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_f3982097e1cb6dd613cfe60f28f599f6" nm="countTrailingZeros">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<n32 lb="166" cb="54">
<drx lb="166" cb="54" kind="lvalue" nm="Common"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</xop>
</mce>
</rx>
</if>
</fx>
<rx lb="167" cb="3" le="167" ce="10" pvirg="true">
<n32 lb="167" cb="10">
<n16 lb="167" cb="10">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="getCommonSubClass" id="b2454f5f3a8dc3b74e30ac7da1998c5f_9edfe3026060d4b0b0ea42ada26934b9" file="1" linestart="170" lineend="182" previous="59642fb74cf5b58f433a7bdcb6c661d2_9edfe3026060d4b0b0ea42ada26934b9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="A" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="B" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="172" cb="75" le="182" ce="1">
<if lb="174" cb="3" le="175" ce="12">
<xop lb="174" cb="7" le="174" ce="12" kind="==">
<n32 lb="174" cb="7">
<drx lb="174" cb="7" kind="lvalue" nm="A"/>
</n32>
<n32 lb="174" cb="12">
<drx lb="174" cb="12" kind="lvalue" nm="B"/>
</n32>
</xop>
<rx lb="175" cb="5" le="175" ce="12" pvirg="true">
<n32 lb="175" cb="12">
<drx lb="175" cb="12" kind="lvalue" nm="A"/>
</n32>
</rx>
</if>
<if lb="176" cb="3" le="177" ce="12">
<xop lb="176" cb="7" le="176" ce="14" kind="||">
<uo lb="176" cb="7" le="176" ce="8" kind="!">
<n32 lb="176" cb="8">
<n32 lb="176" cb="8">
<drx lb="176" cb="8" kind="lvalue" nm="A"/>
</n32>
</n32>
</uo>
<uo lb="176" cb="13" le="176" ce="14" kind="!">
<n32 lb="176" cb="14">
<n32 lb="176" cb="14">
<drx lb="176" cb="14" kind="lvalue" nm="B"/>
</n32>
</n32>
</uo>
</xop>
<rx lb="177" cb="5" le="177" ce="12" pvirg="true">
<n32 lb="177" cb="12">
<n16 lb="177" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</if>
<rx lb="181" cb="3" le="181" ce="75" pvirg="true">
<ce lb="181" cb="10" le="181" ce="75" nbparm="3" id="b2454f5f3a8dc3b74e30ac7da1998c5f_a7fc2c1a31bc6d1668ba9297db949fd7">
<exp pvirg="true"/>
<n32 lb="181" cb="10">
<drx lb="181" cb="10" kind="lvalue" id="b2454f5f3a8dc3b74e30ac7da1998c5f_a7fc2c1a31bc6d1668ba9297db949fd7" nm="firstCommonClass"/>
</n32>
<mce lb="181" cb="27" le="181" ce="46" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a">
<exp pvirg="true"/>
<mex lb="181" cb="27" le="181" ce="30" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a" nm="getSubClassMask" arrow="1">
<n32 lb="181" cb="27">
<drx lb="181" cb="27" kind="lvalue" nm="A"/>
</n32>
</mex>
</mce>
<mce lb="181" cb="49" le="181" ce="68" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a">
<exp pvirg="true"/>
<mex lb="181" cb="49" le="181" ce="52" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a" nm="getSubClassMask" arrow="1">
<n32 lb="181" cb="49">
<drx lb="181" cb="49" kind="lvalue" nm="B"/>
</n32>
</mex>
</mce>
<n19 lb="181" cb="71"/>
</ce>
</rx>
</u>

</Stmt>
</m>
<m name="getMatchingSuperRegClass" id="b2454f5f3a8dc3b74e30ac7da1998c5f_06be717b7ae85405649d08414dcc7cd0" file="1" linestart="184" lineend="198" previous="59642fb74cf5b58f433a7bdcb6c661d2_06be717b7ae85405649d08414dcc7cd0" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="A" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="B" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="187" cb="66" le="198" ce="1">
<ocast lb="188" cb="3" le="188" ce="3">
<bt name="void"/>
<n46 lb="188" cb="3" le="188" ce="3">
<exp pvirg="true"/>
<xop lb="188" cb="3" le="188" ce="3" kind="||">
<n46 lb="188" cb="3" le="188" ce="3">
<exp pvirg="true"/>
<uo lb="188" cb="3" le="188" ce="3" kind="!">
<uo lb="188" cb="3" le="188" ce="3" kind="!">
<n46 lb="188" cb="3" le="188" ce="3">
<exp pvirg="true"/>
<xop lb="188" cb="3" le="188" ce="3" kind="&amp;&amp;">
<xop lb="188" cb="3" le="188" ce="3" kind="&amp;&amp;">
<n32 lb="188" cb="3">
<n32 lb="188" cb="3">
<drx lb="188" cb="3" kind="lvalue" nm="A"/>
</n32>
</n32>
<n32 lb="188" cb="3">
<n32 lb="188" cb="3">
<drx lb="188" cb="3" kind="lvalue" nm="B"/>
</n32>
</n32>
</xop>
<n32 lb="188" cb="3">
<n32 lb="188" cb="3">
<n52 lb="188" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="188" cb="3" le="188" ce="3">
<n46 lb="188" cb="3" le="188" ce="3">
<exp pvirg="true"/>
<xop lb="188" cb="3" le="188" ce="3" kind=",">
<ce lb="188" cb="3" le="188" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="188" cb="3">
<drx lb="188" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="188" cb="3">
<n52 lb="188" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="188" cb="3">
<n52 lb="188" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="188" cb="3">
<n45 lb="188" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="188" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="189" cb="3" le="189" ce="3">
<bt name="void"/>
<n46 lb="189" cb="3" le="189" ce="3">
<exp pvirg="true"/>
<xop lb="189" cb="3" le="189" ce="3" kind="||">
<n46 lb="189" cb="3" le="189" ce="3">
<exp pvirg="true"/>
<uo lb="189" cb="3" le="189" ce="3" kind="!">
<uo lb="189" cb="3" le="189" ce="3" kind="!">
<n46 lb="189" cb="3" le="189" ce="3">
<exp pvirg="true"/>
<xop lb="189" cb="3" le="189" ce="3" kind="&amp;&amp;">
<n32 lb="189" cb="3">
<n32 lb="189" cb="3">
<drx lb="189" cb="3" kind="lvalue" nm="Idx"/>
</n32>
</n32>
<n32 lb="189" cb="3">
<n32 lb="189" cb="3">
<n52 lb="189" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="189" cb="3" le="189" ce="3">
<n46 lb="189" cb="3" le="189" ce="3">
<exp pvirg="true"/>
<xop lb="189" cb="3" le="189" ce="3" kind=",">
<ce lb="189" cb="3" le="189" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="189" cb="3">
<drx lb="189" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="189" cb="3">
<n52 lb="189" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="189" cb="3">
<n52 lb="189" cb="3"/>
</n32>
<n32 lb="189" cb="3">
<n45 lb="189" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="189" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<fx lb="192" cb="3" le="196" ce="72">
<dst lb="192" cb="8" le="192" ce="42">
<exp pvirg="true"/>
<Var nm="RCI" value="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5dfa3063bf8ecc18ccb50bc37b716ce4"/>
</rt>
<n10 lb="192" cb="30" le="192" ce="41">
<typeptr id="59642fb74cf5b58f433a7bdcb6c661d2_aef49b078e53f84234a7e968e931dd4b"/>
<temp/>
<n32 lb="192" cb="34">
<drx lb="192" cb="34" kind="lvalue" nm="B"/>
</n32>
<n19 lb="192" cb="37"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</Var>
</dst>
<mce lb="192" cb="44" le="192" ce="56" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_283b3495a87bfdf3c611988d7c66407f">
<exp pvirg="true"/>
<mex lb="192" cb="44" le="192" ce="48" id="59642fb74cf5b58f433a7bdcb6c661d2_283b3495a87bfdf3c611988d7c66407f" nm="isValid" point="1">
<n32 lb="192" cb="44">
<drx lb="192" cb="44" kind="lvalue" nm="RCI"/>
</n32>
</mex>
</mce>
<ocx lb="192" cb="59" le="192" ce="61" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_299f6a78795c616798fef32befcfd1e7">
<exp pvirg="true"/>
<n32 lb="192" cb="59">
<drx lb="192" cb="59" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_299f6a78795c616798fef32befcfd1e7" nm="operator++"/>
</n32>
<drx lb="192" cb="61" kind="lvalue" nm="RCI"/>
</ocx>
<if lb="193" cb="5" le="196" ce="72">
<xop lb="193" cb="9" le="193" ce="28" kind="==">
<mce lb="193" cb="9" le="193" ce="23" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355">
<exp pvirg="true"/>
<mex lb="193" cb="9" le="193" ce="13" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355" nm="getSubReg" point="1">
<n32 lb="193" cb="9">
<drx lb="193" cb="9" kind="lvalue" nm="RCI"/>
</n32>
</mex>
</mce>
<n32 lb="193" cb="28">
<drx lb="193" cb="28" kind="lvalue" nm="Idx"/>
</n32>
</xop>
<rx lb="196" cb="7" le="196" ce="72" pvirg="true">
<ce lb="196" cb="14" le="196" ce="72" nbparm="3" id="b2454f5f3a8dc3b74e30ac7da1998c5f_a7fc2c1a31bc6d1668ba9297db949fd7">
<exp pvirg="true"/>
<n32 lb="196" cb="14">
<drx lb="196" cb="14" kind="lvalue" id="b2454f5f3a8dc3b74e30ac7da1998c5f_a7fc2c1a31bc6d1668ba9297db949fd7" nm="firstCommonClass"/>
</n32>
<mce lb="196" cb="31" le="196" ce="43" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_3187263cb36fbc84794e9d0ff3a470e5">
<exp pvirg="true"/>
<mex lb="196" cb="31" le="196" ce="35" id="59642fb74cf5b58f433a7bdcb6c661d2_3187263cb36fbc84794e9d0ff3a470e5" nm="getMask" point="1">
<n32 lb="196" cb="31">
<drx lb="196" cb="31" kind="lvalue" nm="RCI"/>
</n32>
</mex>
</mce>
<mce lb="196" cb="46" le="196" ce="65" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a">
<exp pvirg="true"/>
<mex lb="196" cb="46" le="196" ce="49" id="59642fb74cf5b58f433a7bdcb6c661d2_1f986e4f731f639318bf9c916930841a" nm="getSubClassMask" arrow="1">
<n32 lb="196" cb="46">
<drx lb="196" cb="46" kind="lvalue" nm="A"/>
</n32>
</mex>
</mce>
<n19 lb="196" cb="68"/>
</ce>
</rx>
</if>
</fx>
<rx lb="197" cb="3" le="197" ce="10" pvirg="true">
<n32 lb="197" cb="10">
<n16 lb="197" cb="10">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getCommonSuperRegClass" id="b2454f5f3a8dc3b74e30ac7da1998c5f_ee6e733c8e9b0d0937255cb48f0bbab3" file="1" linestart="200" lineend="260" previous="59642fb74cf5b58f433a7bdcb6c661d2_ee6e733c8e9b0d0937255cb48f0bbab3" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RCA" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubA" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RCB" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SubB" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="PreA" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PreB" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="203" cb="62" le="260" ce="1">
<ocast lb="204" cb="3" le="204" ce="3">
<bt name="void"/>
<n46 lb="204" cb="3" le="204" ce="3">
<exp pvirg="true"/>
<xop lb="204" cb="3" le="204" ce="3" kind="||">
<n46 lb="204" cb="3" le="204" ce="3">
<exp pvirg="true"/>
<uo lb="204" cb="3" le="204" ce="3" kind="!">
<uo lb="204" cb="3" le="204" ce="3" kind="!">
<n46 lb="204" cb="3" le="204" ce="3">
<exp pvirg="true"/>
<xop lb="204" cb="3" le="204" ce="3" kind="&amp;&amp;">
<xop lb="204" cb="3" le="204" ce="3" kind="&amp;&amp;">
<xop lb="204" cb="3" le="204" ce="3" kind="&amp;&amp;">
<xop lb="204" cb="3" le="204" ce="3" kind="&amp;&amp;">
<n32 lb="204" cb="3">
<n32 lb="204" cb="3">
<drx lb="204" cb="3" kind="lvalue" nm="RCA"/>
</n32>
</n32>
<n32 lb="204" cb="3">
<n32 lb="204" cb="3">
<drx lb="204" cb="3" kind="lvalue" nm="SubA"/>
</n32>
</n32>
</xop>
<n32 lb="204" cb="3">
<n32 lb="204" cb="3">
<drx lb="204" cb="3" kind="lvalue" nm="RCB"/>
</n32>
</n32>
</xop>
<n32 lb="204" cb="3">
<n32 lb="204" cb="3">
<drx lb="204" cb="3" kind="lvalue" nm="SubB"/>
</n32>
</n32>
</xop>
<n32 lb="204" cb="3">
<n32 lb="204" cb="3">
<n52 lb="204" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="204" cb="3" le="204" ce="3">
<n46 lb="204" cb="3" le="204" ce="3">
<exp pvirg="true"/>
<xop lb="204" cb="3" le="204" ce="3" kind=",">
<ce lb="204" cb="3" le="204" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="204" cb="3">
<drx lb="204" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="204" cb="3">
<n52 lb="204" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="204" cb="3">
<n52 lb="204" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="204" cb="3">
<n45 lb="204" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="204" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="218" cb="3" le="218" ce="46">
<exp pvirg="true"/>
<Var nm="BestRC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<n32 lb="218" cb="39">
<n16 lb="218" cb="39">
<exp pvirg="true"/>
</n16>
</n32>
</Var>
</dst>
<dst lb="219" cb="3" le="219" ce="29">
<exp pvirg="true"/>
<Var nm="BestPreA">
<pt>
<bt name="unsigned int"/>
</pt>
<uo lb="219" cb="24" le="219" ce="25" kind="&amp;">
<drx lb="219" cb="25" kind="lvalue" nm="PreA"/>
</uo>
</Var>
</dst>
<dst lb="220" cb="3" le="220" ce="29">
<exp pvirg="true"/>
<Var nm="BestPreB">
<pt>
<bt name="unsigned int"/>
</pt>
<uo lb="220" cb="24" le="220" ce="25" kind="&amp;">
<drx lb="220" cb="25" kind="lvalue" nm="PreB"/>
</uo>
</Var>
</dst>
<if lb="221" cb="3" le="225" ce="3">
<xop lb="221" cb="7" le="221" ce="37" kind="&lt;">
<mce lb="221" cb="7" le="221" ce="20" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="221" cb="7" le="221" ce="12" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="221" cb="7">
<drx lb="221" cb="7" kind="lvalue" nm="RCA"/>
</n32>
</mex>
</mce>
<mce lb="221" cb="24" le="221" ce="37" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="221" cb="24" le="221" ce="29" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="221" cb="24">
<drx lb="221" cb="24" kind="lvalue" nm="RCB"/>
</n32>
</mex>
</mce>
</xop>
<u lb="221" cb="40" le="225" ce="3">
<ce lb="222" cb="5" le="222" ce="23" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_1f7159279904422f12fa3783b545fdd1">
<exp pvirg="true"/>
<n32 lb="222" cb="5" le="222" ce="10">
<drx lb="222" cb="5" le="222" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_1f7159279904422f12fa3783b545fdd1" nm="swap">
<template_arguments>
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</template_arguments>
</drx>
</n32>
<drx lb="222" cb="15" kind="lvalue" nm="RCA"/>
<drx lb="222" cb="20" kind="lvalue" nm="RCB"/>
</ce>
<ce lb="223" cb="5" le="223" ce="25" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_1f7159279904422f12fa3783b545fdd1">
<exp pvirg="true"/>
<n32 lb="223" cb="5" le="223" ce="10">
<drx lb="223" cb="5" le="223" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_1f7159279904422f12fa3783b545fdd1" nm="swap">
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<drx lb="223" cb="15" kind="lvalue" nm="SubA"/>
<drx lb="223" cb="21" kind="lvalue" nm="SubB"/>
</ce>
<ce lb="224" cb="5" le="224" ce="33" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_1f7159279904422f12fa3783b545fdd1">
<exp pvirg="true"/>
<n32 lb="224" cb="5" le="224" ce="10">
<drx lb="224" cb="5" le="224" ce="10" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_1f7159279904422f12fa3783b545fdd1" nm="swap">
<template_arguments>
<pt>
<bt name="unsigned int"/>
</pt>
</template_arguments>
</drx>
</n32>
<drx lb="224" cb="15" kind="lvalue" nm="BestPreA"/>
<drx lb="224" cb="25" kind="lvalue" nm="BestPreB"/>
</ce>
</u>
</if>
<dst lb="229" cb="3" le="229" ce="36">
<exp pvirg="true"/>
<Var nm="MinSize" value="true">
<bt name="unsigned int"/>
<mce lb="229" cb="22" le="229" ce="35" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="229" cb="22" le="229" ce="27" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="229" cb="22">
<drx lb="229" cb="22" kind="lvalue" nm="RCA"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<fx lb="231" cb="3" le="258" ce="3">
<dst lb="231" cb="8" le="231" ce="49">
<exp pvirg="true"/>
<Var nm="IA" value="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5dfa3063bf8ecc18ccb50bc37b716ce4"/>
</rt>
<n10 lb="231" cb="30" le="231" ce="48">
<typeptr id="59642fb74cf5b58f433a7bdcb6c661d2_aef49b078e53f84234a7e968e931dd4b"/>
<temp/>
<n32 lb="231" cb="33">
<drx lb="231" cb="33" kind="lvalue" nm="RCA"/>
</n32>
<n19 lb="231" cb="38"/>
<n9 lb="231" cb="44"/>
</n10>
</Var>
</dst>
<mce lb="231" cb="51" le="231" ce="62" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_283b3495a87bfdf3c611988d7c66407f">
<exp pvirg="true"/>
<mex lb="231" cb="51" le="231" ce="54" id="59642fb74cf5b58f433a7bdcb6c661d2_283b3495a87bfdf3c611988d7c66407f" nm="isValid" point="1">
<n32 lb="231" cb="51">
<drx lb="231" cb="51" kind="lvalue" nm="IA"/>
</n32>
</mex>
</mce>
<ocx lb="231" cb="65" le="231" ce="67" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_299f6a78795c616798fef32befcfd1e7">
<exp pvirg="true"/>
<n32 lb="231" cb="65">
<drx lb="231" cb="65" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_299f6a78795c616798fef32befcfd1e7" nm="operator++"/>
</n32>
<drx lb="231" cb="67" kind="lvalue" nm="IA"/>
</ocx>
<u lb="231" cb="71" le="258" ce="3">
<dst lb="232" cb="5" le="232" ce="65">
<exp pvirg="true"/>
<Var nm="FinalA" value="true">
<bt name="unsigned int"/>
<mce lb="232" cb="23" le="232" ce="64" nbparm="2" id="59642fb74cf5b58f433a7bdcb6c661d2_09746a0cccef1e543e7b78b434d45122">
<exp pvirg="true"/>
<mex lb="232" cb="23" id="59642fb74cf5b58f433a7bdcb6c661d2_09746a0cccef1e543e7b78b434d45122" nm="composeSubRegIndices" arrow="1">
<n19 lb="232" cb="23"/>
</mex>
<mce lb="232" cb="44" le="232" ce="57" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355">
<exp pvirg="true"/>
<mex lb="232" cb="44" le="232" ce="47" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355" nm="getSubReg" point="1">
<n32 lb="232" cb="44">
<drx lb="232" cb="44" kind="lvalue" nm="IA"/>
</n32>
</mex>
</mce>
<n32 lb="232" cb="60">
<drx lb="232" cb="60" kind="lvalue" nm="SubA"/>
</n32>
</mce>
</Var>
</dst>
<fx lb="233" cb="5" le="257" ce="5">
<dst lb="233" cb="10" le="233" ce="51">
<exp pvirg="true"/>
<Var nm="IB" value="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5dfa3063bf8ecc18ccb50bc37b716ce4"/>
</rt>
<n10 lb="233" cb="32" le="233" ce="50">
<typeptr id="59642fb74cf5b58f433a7bdcb6c661d2_aef49b078e53f84234a7e968e931dd4b"/>
<temp/>
<n32 lb="233" cb="35">
<drx lb="233" cb="35" kind="lvalue" nm="RCB"/>
</n32>
<n19 lb="233" cb="40"/>
<n9 lb="233" cb="46"/>
</n10>
</Var>
</dst>
<mce lb="233" cb="53" le="233" ce="64" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_283b3495a87bfdf3c611988d7c66407f">
<exp pvirg="true"/>
<mex lb="233" cb="53" le="233" ce="56" id="59642fb74cf5b58f433a7bdcb6c661d2_283b3495a87bfdf3c611988d7c66407f" nm="isValid" point="1">
<n32 lb="233" cb="53">
<drx lb="233" cb="53" kind="lvalue" nm="IB"/>
</n32>
</mex>
</mce>
<ocx lb="233" cb="67" le="233" ce="69" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_299f6a78795c616798fef32befcfd1e7">
<exp pvirg="true"/>
<n32 lb="233" cb="67">
<drx lb="233" cb="67" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_299f6a78795c616798fef32befcfd1e7" nm="operator++"/>
</n32>
<drx lb="233" cb="69" kind="lvalue" nm="IB"/>
</ocx>
<u lb="233" cb="73" le="257" ce="5">
<dst lb="235" cb="7" le="236" ce="59">
<exp pvirg="true"/>
<Var nm="RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<ce lb="236" cb="9" le="236" ce="58" nbparm="3" id="b2454f5f3a8dc3b74e30ac7da1998c5f_a7fc2c1a31bc6d1668ba9297db949fd7">
<exp pvirg="true"/>
<n32 lb="236" cb="9">
<drx lb="236" cb="9" kind="lvalue" id="b2454f5f3a8dc3b74e30ac7da1998c5f_a7fc2c1a31bc6d1668ba9297db949fd7" nm="firstCommonClass"/>
</n32>
<mce lb="236" cb="26" le="236" ce="37" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_3187263cb36fbc84794e9d0ff3a470e5">
<exp pvirg="true"/>
<mex lb="236" cb="26" le="236" ce="29" id="59642fb74cf5b58f433a7bdcb6c661d2_3187263cb36fbc84794e9d0ff3a470e5" nm="getMask" point="1">
<n32 lb="236" cb="26">
<drx lb="236" cb="26" kind="lvalue" nm="IA"/>
</n32>
</mex>
</mce>
<mce lb="236" cb="40" le="236" ce="51" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_3187263cb36fbc84794e9d0ff3a470e5">
<exp pvirg="true"/>
<mex lb="236" cb="40" le="236" ce="43" id="59642fb74cf5b58f433a7bdcb6c661d2_3187263cb36fbc84794e9d0ff3a470e5" nm="getMask" point="1">
<n32 lb="236" cb="40">
<drx lb="236" cb="40" kind="lvalue" nm="IB"/>
</n32>
</mex>
</mce>
<n19 lb="236" cb="54"/>
</ce>
</Var>
</dst>
<if lb="237" cb="7" le="238" ce="9">
<xop lb="237" cb="11" le="237" ce="34" kind="||">
<uo lb="237" cb="11" le="237" ce="12" kind="!">
<n32 lb="237" cb="12">
<n32 lb="237" cb="12">
<drx lb="237" cb="12" kind="lvalue" nm="RC"/>
</n32>
</n32>
</uo>
<xop lb="237" cb="18" le="237" ce="34" kind="&lt;">
<mce lb="237" cb="18" le="237" ce="30" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="237" cb="18" le="237" ce="22" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="237" cb="18">
<drx lb="237" cb="18" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
<n32 lb="237" cb="34">
<drx lb="237" cb="34" kind="lvalue" nm="MinSize"/>
</n32>
</xop>
</xop>
<cns lb="238" cb="9"/>
</if>
<dst lb="241" cb="7" le="241" ce="67">
<exp pvirg="true"/>
<Var nm="FinalB" value="true">
<bt name="unsigned int"/>
<mce lb="241" cb="25" le="241" ce="66" nbparm="2" id="59642fb74cf5b58f433a7bdcb6c661d2_09746a0cccef1e543e7b78b434d45122">
<exp pvirg="true"/>
<mex lb="241" cb="25" id="59642fb74cf5b58f433a7bdcb6c661d2_09746a0cccef1e543e7b78b434d45122" nm="composeSubRegIndices" arrow="1">
<n19 lb="241" cb="25"/>
</mex>
<mce lb="241" cb="46" le="241" ce="59" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355">
<exp pvirg="true"/>
<mex lb="241" cb="46" le="241" ce="49" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355" nm="getSubReg" point="1">
<n32 lb="241" cb="46">
<drx lb="241" cb="46" kind="lvalue" nm="IB"/>
</n32>
</mex>
</mce>
<n32 lb="241" cb="62">
<drx lb="241" cb="62" kind="lvalue" nm="SubB"/>
</n32>
</mce>
</Var>
</dst>
<if lb="242" cb="7" le="243" ce="9">
<xop lb="242" cb="11" le="242" ce="21" kind="!=">
<n32 lb="242" cb="11">
<drx lb="242" cb="11" kind="lvalue" nm="FinalA"/>
</n32>
<n32 lb="242" cb="21">
<drx lb="242" cb="21" kind="lvalue" nm="FinalB"/>
</n32>
</xop>
<cns lb="243" cb="9"/>
</if>
<if lb="246" cb="7" le="247" ce="9">
<xop lb="246" cb="11" le="246" ce="54" kind="&amp;&amp;">
<n32 lb="246" cb="11">
<n32 lb="246" cb="11">
<drx lb="246" cb="11" kind="lvalue" nm="BestRC"/>
</n32>
</n32>
<xop lb="246" cb="21" le="246" ce="54" kind="&gt;=">
<mce lb="246" cb="21" le="246" ce="33" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="246" cb="21" le="246" ce="25" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="246" cb="21">
<drx lb="246" cb="21" kind="lvalue" nm="RC"/>
</n32>
</mex>
</mce>
<mce lb="246" cb="38" le="246" ce="54" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="246" cb="38" le="246" ce="46" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="246" cb="38">
<drx lb="246" cb="38" kind="lvalue" nm="BestRC"/>
</n32>
</mex>
</mce>
</xop>
</xop>
<cns lb="247" cb="9"/>
</if>
<xop lb="250" cb="7" le="250" ce="16" kind="=">
<drx lb="250" cb="7" kind="lvalue" nm="BestRC"/>
<n32 lb="250" cb="16">
<drx lb="250" cb="16" kind="lvalue" nm="RC"/>
</n32>
</xop>
<xop lb="251" cb="7" le="251" ce="32" kind="=">
<uo lb="251" cb="7" le="251" ce="8" kind="*">
<n32 lb="251" cb="8">
<drx lb="251" cb="8" kind="lvalue" nm="BestPreA"/>
</n32>
</uo>
<mce lb="251" cb="19" le="251" ce="32" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355">
<exp pvirg="true"/>
<mex lb="251" cb="19" le="251" ce="22" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355" nm="getSubReg" point="1">
<n32 lb="251" cb="19">
<drx lb="251" cb="19" kind="lvalue" nm="IA"/>
</n32>
</mex>
</mce>
</xop>
<xop lb="252" cb="7" le="252" ce="32" kind="=">
<uo lb="252" cb="7" le="252" ce="8" kind="*">
<n32 lb="252" cb="8">
<drx lb="252" cb="8" kind="lvalue" nm="BestPreB"/>
</n32>
</uo>
<mce lb="252" cb="19" le="252" ce="32" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355">
<exp pvirg="true"/>
<mex lb="252" cb="19" le="252" ce="22" id="59642fb74cf5b58f433a7bdcb6c661d2_ad5468281c0e7c019cd1a33206c29355" nm="getSubReg" point="1">
<n32 lb="252" cb="19">
<drx lb="252" cb="19" kind="lvalue" nm="IB"/>
</n32>
</mex>
</mce>
</xop>
<if lb="255" cb="7" le="256" ce="16">
<xop lb="255" cb="11" le="255" ce="32" kind="==">
<mce lb="255" cb="11" le="255" ce="27" nbparm="0" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67">
<exp pvirg="true"/>
<mex lb="255" cb="11" le="255" ce="19" id="59642fb74cf5b58f433a7bdcb6c661d2_352e04ed45a11457a5b6b55a164eca67" nm="getSize" arrow="1">
<n32 lb="255" cb="11">
<drx lb="255" cb="11" kind="lvalue" nm="BestRC"/>
</n32>
</mex>
</mce>
<n32 lb="255" cb="32">
<drx lb="255" cb="32" kind="lvalue" nm="MinSize"/>
</n32>
</xop>
<rx lb="256" cb="9" le="256" ce="16" pvirg="true">
<n32 lb="256" cb="16">
<drx lb="256" cb="16" kind="lvalue" nm="BestRC"/>
</n32>
</rx>
</if>
</u>
</fx>
</u>
</fx>
<rx lb="259" cb="3" le="259" ce="10" pvirg="true">
<n32 lb="259" cb="10">
<drx lb="259" cb="10" kind="lvalue" nm="BestRC"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getRegAllocationHints" id="b2454f5f3a8dc3b74e30ac7da1998c5f_087c66a4cdb20b37ba1572db3640d62c" file="1" linestart="263" lineend="295" previous="59642fb74cf5b58f433a7bdcb6c661d2_087c66a4cdb20b37ba1572db3640d62c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="VirtReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Order" proto="ArrayRef&lt;MCPhysReg&gt;" isLiteral="true" access2="none">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</template_arguments>
</tss>
<Stmt>

</Stmt>
</p>
<p name="Hints" proto="SmallVectorImpl&lt;MCPhysReg&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="9e05b9b4de196b39d65ee2f40ed8c864_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="VRM" proto="const llvm::VirtRegMap *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="588d651b96d0fd4c6f998b1a4025ac8d_9930feeb2addcb2bae361a355c2bc8dd"/>
</rt>
</QualType>
</pt>
<Stmt>
<n32 lb="654" cb="62">
<n16 lb="654" cb="62">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="268" cb="72" le="295" ce="1">
<dst lb="269" cb="3" le="269" ce="51">
<exp pvirg="true"/>
<Var nm="MRI">
<lrf>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</lrf>
<mce lb="269" cb="36" le="269" ce="50" nbparm="0" id="895a66b41661e915ba6854da2359580f_93adddc2764c2b5f8640ab56bfa310cf">
<exp pvirg="true"/>
<mex lb="269" cb="36" le="269" ce="39" id="895a66b41661e915ba6854da2359580f_93adddc2764c2b5f8640ab56bfa310cf" nm="getRegInfo" point="1">
<drx lb="269" cb="36" kind="lvalue" nm="MF"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="270" cb="3" le="270" ce="73">
<exp pvirg="true"/>
<Var nm="Hint" value="true">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</ety>
<n10 lb="270" cb="40" le="270" ce="72">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_8478c0ef279fd4e0efe57dc146ac8a62">
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="270" cb="40" le="270" ce="72">
<exp pvirg="true"/>
<mce lb="270" cb="40" le="270" ce="72" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_fb75c0ca7d5315900aa61dd3f104ebf0">
<exp pvirg="true"/>
<mex lb="270" cb="40" le="270" ce="44" id="ee4673395519b9f405c4d99dd06fa84f_fb75c0ca7d5315900aa61dd3f104ebf0" nm="getRegAllocationHint" point="1">
<drx lb="270" cb="40" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="270" cb="65">
<drx lb="270" cb="65" kind="lvalue" nm="VirtReg"/>
</n32>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocast lb="275" cb="3" le="275" ce="3">
<bt name="void"/>
<n46 lb="275" cb="3" le="275" ce="3">
<exp pvirg="true"/>
<xop lb="275" cb="3" le="275" ce="3" kind="||">
<n46 lb="275" cb="3" le="275" ce="3">
<exp pvirg="true"/>
<uo lb="275" cb="3" le="275" ce="3" kind="!">
<uo lb="275" cb="3" le="275" ce="3" kind="!">
<n46 lb="275" cb="3" le="275" ce="3">
<exp pvirg="true"/>
<xop lb="275" cb="3" le="275" ce="3" kind="&amp;&amp;">
<xop lb="275" cb="3" le="275" ce="3" kind="==">
<n32 lb="275" cb="3" le="275" ce="3">
<mex lb="275" cb="3" le="275" ce="3" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_52eed6144d5d94579972d7cd79d06416" nm="first" point="1">
<drx lb="275" cb="3" kind="lvalue" nm="Hint"/>
</mex>
</n32>
<n32 lb="275" cb="3">
<n45 lb="275" cb="3">
<flit/>
</n45>
</n32>
</xop>
<n32 lb="275" cb="3">
<n32 lb="275" cb="3">
<n52 lb="275" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="275" cb="3" le="275" ce="3">
<n46 lb="275" cb="3" le="275" ce="3">
<exp pvirg="true"/>
<xop lb="275" cb="3" le="275" ce="3" kind=",">
<ce lb="275" cb="3" le="275" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="275" cb="3">
<drx lb="275" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="275" cb="3">
<n52 lb="275" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="275" cb="3">
<n52 lb="275" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="275" cb="3">
<n45 lb="275" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="275" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="278" cb="3" le="278" ce="30">
<exp pvirg="true"/>
<Var nm="Phys" value="true">
<bt name="unsigned int"/>
<n32 lb="278" cb="19" le="278" ce="24">
<mex lb="278" cb="19" le="278" ce="24" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_baa302102c51c9664d2a1b64bdaa08dd" nm="second" point="1">
<drx lb="278" cb="19" kind="lvalue" nm="Hint"/>
</mex>
</n32>
</Var>
</dst>
<if lb="279" cb="3" le="280" ce="29">
<xop lb="279" cb="7" le="279" ce="36" kind="&amp;&amp;">
<n32 lb="279" cb="7">
<n32 lb="279" cb="7">
<drx lb="279" cb="7" kind="lvalue" nm="VRM"/>
</n32>
</n32>
<ce lb="279" cb="14" le="279" ce="36" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="279" cb="14">
<drx lb="279" cb="14" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="279" cb="32">
<drx lb="279" cb="32" kind="lvalue" nm="Phys"/>
</n32>
</ce>
</xop>
<xop lb="280" cb="5" le="280" ce="29" kind="=">
<drx lb="280" cb="5" kind="lvalue" nm="Phys"/>
<mce lb="280" cb="12" le="280" ce="29" nbparm="1" id="588d651b96d0fd4c6f998b1a4025ac8d_838c5d0a0abe77cfeb593d2e6794de20">
<exp pvirg="true"/>
<mex lb="280" cb="12" le="280" ce="17" id="588d651b96d0fd4c6f998b1a4025ac8d_838c5d0a0abe77cfeb593d2e6794de20" nm="getPhys" arrow="1">
<n32 lb="280" cb="12">
<drx lb="280" cb="12" kind="lvalue" nm="VRM"/>
</n32>
</mex>
<n32 lb="280" cb="25">
<drx lb="280" cb="25" kind="lvalue" nm="Phys"/>
</n32>
</mce>
</xop>
</if>
<if lb="283" cb="3" le="284" ce="5">
<uo lb="283" cb="7" le="283" ce="31" kind="!">
<ce lb="283" cb="8" le="283" ce="31" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_982fef61a0924f0aa68595476aa273fa">
<exp pvirg="true"/>
<n32 lb="283" cb="8">
<drx lb="283" cb="8" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_982fef61a0924f0aa68595476aa273fa" nm="isPhysicalRegister"/>
</n32>
<n32 lb="283" cb="27">
<drx lb="283" cb="27" kind="lvalue" nm="Phys"/>
</n32>
</ce>
</uo>
<rx lb="284" cb="5" pvirg="true"/>
</if>
<if lb="285" cb="3" le="286" ce="5">
<mce lb="285" cb="7" le="285" ce="26" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_077ccec59ec348f37eb5a826d5131d31">
<exp pvirg="true"/>
<mex lb="285" cb="7" le="285" ce="11" id="ee4673395519b9f405c4d99dd06fa84f_077ccec59ec348f37eb5a826d5131d31" nm="isReserved" point="1">
<drx lb="285" cb="7" kind="lvalue" nm="MRI"/>
</mex>
<n32 lb="285" cb="22">
<drx lb="285" cb="22" kind="lvalue" nm="Phys"/>
</n32>
</mce>
<rx lb="286" cb="5" pvirg="true"/>
</if>
<if lb="290" cb="3" le="291" ce="5">
<xop lb="290" cb="7" le="290" ce="64" kind="==">
<ce lb="290" cb="7" le="290" ce="49" nbparm="3" id="41b1f1ab5ff3e4379a0c88a111c98396_d0ccf983934e956be031a8af8bc5639c">
<exp pvirg="true"/>
<n32 lb="290" cb="7" le="290" ce="12">
<drx lb="290" cb="7" le="290" ce="12" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_d0ccf983934e956be031a8af8bc5639c" nm="find">
<template_arguments>
<pt>
<QualType const="true">
<bt name="unsigned short"/>
</QualType>
</pt>
<bt name="unsigned int"/>
</template_arguments>
</drx>
</n32>
<mce lb="290" cb="17" le="290" ce="29" nbparm="0" id="113b416902e0259d6681229a46a0de40_fd0ab5d63f7589e544f2b9d4d21c396c">
<exp pvirg="true"/>
<mex lb="290" cb="17" le="290" ce="23" id="113b416902e0259d6681229a46a0de40_fd0ab5d63f7589e544f2b9d4d21c396c" nm="begin" point="1">
<n32 lb="290" cb="17">
<drx lb="290" cb="17" kind="lvalue" nm="Order"/>
</n32>
</mex>
</mce>
<mce lb="290" cb="32" le="290" ce="42" nbparm="0" id="113b416902e0259d6681229a46a0de40_16bebe3c9b0f65a9a8066c2b7eec49a2">
<exp pvirg="true"/>
<mex lb="290" cb="32" le="290" ce="38" id="113b416902e0259d6681229a46a0de40_16bebe3c9b0f65a9a8066c2b7eec49a2" nm="end" point="1">
<n32 lb="290" cb="32">
<drx lb="290" cb="32" kind="lvalue" nm="Order"/>
</n32>
</mex>
</mce>
<n32 lb="290" cb="45">
<drx lb="290" cb="45" kind="lvalue" nm="Phys"/>
</n32>
</ce>
<mce lb="290" cb="54" le="290" ce="64" nbparm="0" id="113b416902e0259d6681229a46a0de40_16bebe3c9b0f65a9a8066c2b7eec49a2">
<exp pvirg="true"/>
<mex lb="290" cb="54" le="290" ce="60" id="113b416902e0259d6681229a46a0de40_16bebe3c9b0f65a9a8066c2b7eec49a2" nm="end" point="1">
<n32 lb="290" cb="54">
<drx lb="290" cb="54" kind="lvalue" nm="Order"/>
</n32>
</mex>
</mce>
</xop>
<rx lb="291" cb="5" pvirg="true"/>
</if>
<mce lb="294" cb="3" le="294" ce="23" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df">
<exp pvirg="true"/>
<mex lb="294" cb="3" le="294" ce="9" id="cc7c47255f6621964b49dbeb63bbaba4_828a1ece4569547a42aa16132378c2df" nm="push_back" point="1">
<n32 lb="294" cb="3">
<drx lb="294" cb="3" kind="lvalue" nm="Hints"/>
</n32>
</mex>
<mte lb="294" cb="19">
<exp pvirg="true"/>
<n32 lb="294" cb="19">
<n32 lb="294" cb="19">
<drx lb="294" cb="19" kind="lvalue" nm="Phys"/>
</n32>
</n32>
</mte>
</mce>
</u>

</Stmt>
</m>
</tun>
</Root>
