{
    "PDK": "gf180mcuD",
    "DESIGN_NAME": "user_project_wrapper",
    "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/params.v",
        "dir::../../verilog/rtl/user_project_wrapper.v"
    ],
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "wb_clk_i",
    "CLOCK_PERIOD": 25,
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/gl/caravel_if.v",
        "dir::../../verilog/gl/input_mux.v",
        "dir::../../verilog/gl/output_mux.v",
        "dir::../../verilog/gl/rotfpga2a.v",
        "dir::../../verilog/gl/rotfpga2b.v",
        "dir::../../verilog/gl/totp.v",
        "dir::../../verilog/gl/unigate.v",
        "dir::../../verilog/gl/cells7.v",
        "dir::../../verilog/gl/loopback7.v"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/caravel_if.lef",
        "dir::../../lef/input_mux.lef",
        "dir::../../lef/output_mux.lef",
        "dir::../../lef/rotfpga2a.lef",
        "dir::../../lef/rotfpga2b.lef",
        "dir::../../lef/totp.lef",
        "dir::../../lef/unigate.lef",
        "dir::../../lef/cells7.lef",
        "dir::../../lef/loopback7.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/caravel_if.gds",
        "dir::../../gds/input_mux.gds",
        "dir::../../gds/output_mux.gds",
        "dir::../../gds/rotfpga2a.gds",
        "dir::../../gds/rotfpga2b.gds",
        "dir::../../gds/totp.gds",
        "dir::../../gds/unigate.gds",
        "dir::../../gds/cells7.gds",
        "dir::../../gds/loopback7.gds"
    ],
    "EXTRA_LIBS": [
        "dir::../../lib/caravel_if.lib",
        "dir::../../lib/input_mux.lib",
        "dir::../../lib/output_mux.lib",
        "dir::../../lib/rotfpga2a.lib",
        "dir::../../lib/rotfpga2b.lib",
        "dir::../../lib/totp.lib",
        "dir::../../lib/unigate.lib",
        "dir::../../lib/cells7.lib",
        "dir::../../lib/loopback7.lib"
    ],
    "EXTRA_SPEFS": [
        "caravel_if",
        "dir::../../spef/multicorner/caravel_if.min.spef",
        "dir::../../spef/multicorner/caravel_if.nom.spef",
        "dir::../../spef/multicorner/caravel_if.max.spef",
        "input_mux",
        "dir::../../spef/multicorner/input_mux.min.spef",
        "dir::../../spef/multicorner/input_mux.nom.spef",
        "dir::../../spef/multicorner/input_mux.max.spef",
        "output_mux",
        "dir::../../spef/multicorner/output_mux.min.spef",
        "dir::../../spef/multicorner/output_mux.nom.spef",
        "dir::../../spef/multicorner/output_mux.max.spef",
        "rotfpga2a",
        "dir::../../spef/multicorner/rotfpga2a.min.spef",
        "dir::../../spef/multicorner/rotfpga2a.nom.spef",
        "dir::../../spef/multicorner/rotfpga2a.max.spef",
        "rotfpga2b",
        "dir::../../spef/multicorner/rotfpga2b.min.spef",
        "dir::../../spef/multicorner/rotfpga2b.nom.spef",
        "dir::../../spef/multicorner/rotfpga2b.max.spef",
        "totp",
        "dir::../../spef/multicorner/totp.min.spef",
        "dir::../../spef/multicorner/totp.nom.spef",
        "dir::../../spef/multicorner/totp.max.spef",
        "unigate",
        "dir::../../spef/multicorner/unigate.min.spef",
        "dir::../../spef/multicorner/unigate.nom.spef",
        "dir::../../spef/multicorner/unigate.max.spef",
        "cells7",
        "dir::../../spef/multicorner/cells7.min.spef",
        "dir::../../spef/multicorner/cells7.nom.spef",
        "dir::../../spef/multicorner/cells7.max.spef",
        "loopback7",
        "dir::../../spef/multicorner/loopback7.min.spef",
        "dir::../../spef/multicorner/loopback7.nom.spef",
        "dir::../../spef/multicorner/loopback7.max.spef"
    ],
    "FP_PDN_MACRO_HOOKS": [
        "ci vdd vss vdd vss,",
        "im vdd vss vdd vss,",
        "om vdd vss vdd vss,",
        "p0 vdd vss vdd vss,",
        "p1 vdd vss vdd vss,",
        "p2 vdd vss vdd vss,",
        "p3 vdd vss vdd vss,",
        "p4 vdd vss vdd vss,",
        "p5 vdd vss vdd vss,",
        "p6 vdd vss vdd vss,",
        "p7 vdd vss vdd vss"
    ],
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 0,
    "SYNTH_ELABORATE_ONLY": 1,
    "PL_RANDOM_GLB_PLACEMENT": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "FP_PDN_ENABLE_RAILS": 0,
    "GRT_REPAIR_ANTENNAS": 0,
    "DIODE_INSERTION_STRATEGY": 0,
    "DIODE_ON_PORTS": "None",
    "RUN_HEURISTIC_DIODE_INSERTION": 0,
    "RUN_FILL_INSERTION": 0,
    "RUN_TAP_DECAP_INSERTION": 0,
    "RUN_CTS": 0,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2980.2 2980.2",
    "CORE_AREA": "12 12 2968.2 2968.2",
    "RUN_CVC": 0,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 14,
    "FP_PDN_CORE_RING_HOFFSET": 16,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_HPITCH_MULT": 1,
    "FP_PDN_HPITCH": "expr::60 + $FP_PDN_HPITCH_MULT * 30",
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::5 * $FP_PDN_CORE_RING_VWIDTH",
    "FP_PDN_HSPACING": 26.9,
    "VDD_NETS": [
        "vdd"
    ],
    "GND_NETS": [
        "vss"
    ],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "RUN_LINTER": 0,
    "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc"
}
