#![allow(non_snake_case, non_upper_case_globals)]
#![allow(non_camel_case_types)]
//! IOMUXC
//!
//! Used by: imxrt1176_cm4, imxrt1176_cm7

pub use crate::imxrt117::peripherals::iomuxc::Instance;
pub use crate::imxrt117::peripherals::iomuxc::{RegisterBlock, ResetValues};

pub use crate::imxrt117::peripherals::iomuxc::{
    CCM_ENET_QOS_REF_CLK_SELECT_INPUT, CCM_ENET_QOS_TX_CLK_SELECT_INPUT,
    EMVSIM1_IPP_SIMPD_SELECT_INPUT, EMVSIM1_POWER_FAIL_SELECT_INPUT, EMVSIM1_SIO_SELECT_INPUT,
    EMVSIM2_IPP_SIMPD_SELECT_INPUT, EMVSIM2_POWER_FAIL_SELECT_INPUT, EMVSIM2_SIO_SELECT_INPUT,
    ENET_1G_IPG_CLK_RMII_SELECT_INPUT, ENET_1G_MAC0_MDIO_SELECT_INPUT,
    ENET_1G_MAC0_RXCLK_SELECT_INPUT, ENET_1G_MAC0_RXDATA_0_SELECT_INPUT,
    ENET_1G_MAC0_RXDATA_1_SELECT_INPUT, ENET_1G_MAC0_RXDATA_2_SELECT_INPUT,
    ENET_1G_MAC0_RXDATA_3_SELECT_INPUT, ENET_1G_MAC0_RXEN_SELECT_INPUT,
    ENET_1G_MAC0_RXERR_SELECT_INPUT, ENET_1G_MAC0_TXCLK_SELECT_INPUT,
    ENET_IPG_CLK_RMII_SELECT_INPUT, ENET_MAC0_MDIO_SELECT_INPUT, ENET_MAC0_RXDATA_SELECT_INPUT_0,
    ENET_MAC0_RXDATA_SELECT_INPUT_1, ENET_MAC0_RXEN_SELECT_INPUT, ENET_MAC0_RXERR_SELECT_INPUT,
    ENET_MAC0_TXCLK_SELECT_INPUT, ENET_QOS_GMII_MDI_I_SELECT_INPUT,
    ENET_QOS_PHY_RXDV_I_SELECT_INPUT, ENET_QOS_PHY_RXD_I_SELECT_INPUT_0,
    ENET_QOS_PHY_RXD_I_SELECT_INPUT_1, ENET_QOS_PHY_RXER_I_SELECT_INPUT, FLEXCAN1_RX_SELECT_INPUT,
    FLEXCAN2_RX_SELECT_INPUT, FLEXPWM1_PWMA_SELECT_INPUT_0, FLEXPWM1_PWMA_SELECT_INPUT_1,
    FLEXPWM1_PWMA_SELECT_INPUT_2, FLEXPWM1_PWMB_SELECT_INPUT_0, FLEXPWM1_PWMB_SELECT_INPUT_1,
    FLEXPWM1_PWMB_SELECT_INPUT_2, FLEXPWM2_PWMA_SELECT_INPUT_0, FLEXPWM2_PWMA_SELECT_INPUT_1,
    FLEXPWM2_PWMA_SELECT_INPUT_2, FLEXPWM2_PWMB_SELECT_INPUT_0, FLEXPWM2_PWMB_SELECT_INPUT_1,
    FLEXPWM2_PWMB_SELECT_INPUT_2, FLEXPWM3_PWMA_SELECT_INPUT_0, FLEXPWM3_PWMA_SELECT_INPUT_1,
    FLEXPWM3_PWMA_SELECT_INPUT_2, FLEXPWM3_PWMA_SELECT_INPUT_3, FLEXPWM3_PWMB_SELECT_INPUT_0,
    FLEXPWM3_PWMB_SELECT_INPUT_1, FLEXPWM3_PWMB_SELECT_INPUT_2, FLEXPWM3_PWMB_SELECT_INPUT_3,
    FLEXSPI1_I_DQS_FA_SELECT_INPUT, FLEXSPI1_I_IO_FA_SELECT_INPUT_0,
    FLEXSPI1_I_IO_FA_SELECT_INPUT_1, FLEXSPI1_I_IO_FA_SELECT_INPUT_2,
    FLEXSPI1_I_IO_FA_SELECT_INPUT_3, FLEXSPI1_I_IO_FB_SELECT_INPUT_0,
    FLEXSPI1_I_IO_FB_SELECT_INPUT_1, FLEXSPI1_I_IO_FB_SELECT_INPUT_2,
    FLEXSPI1_I_IO_FB_SELECT_INPUT_3, FLEXSPI1_I_SCK_FA_SELECT_INPUT,
    FLEXSPI1_I_SCK_FB_SELECT_INPUT, FLEXSPI2_I_IO_FA_SELECT_INPUT_0,
    FLEXSPI2_I_IO_FA_SELECT_INPUT_1, FLEXSPI2_I_IO_FA_SELECT_INPUT_2,
    FLEXSPI2_I_IO_FA_SELECT_INPUT_3, FLEXSPI2_I_SCK_FA_SELECT_INPUT, GPT3_CAPIN1_SELECT_INPUT,
    GPT3_CAPIN2_SELECT_INPUT, GPT3_CLKIN_SELECT_INPUT, KPP_COL_SELECT_INPUT_6,
    KPP_COL_SELECT_INPUT_7, KPP_ROW_SELECT_INPUT_6, KPP_ROW_SELECT_INPUT_7,
    LPI2C1_LPI2C_SCL_SELECT_INPUT, LPI2C1_LPI2C_SDA_SELECT_INPUT, LPI2C2_LPI2C_SCL_SELECT_INPUT,
    LPI2C2_LPI2C_SDA_SELECT_INPUT, LPI2C3_LPI2C_SCL_SELECT_INPUT, LPI2C3_LPI2C_SDA_SELECT_INPUT,
    LPI2C4_LPI2C_SCL_SELECT_INPUT, LPI2C4_LPI2C_SDA_SELECT_INPUT, LPSPI1_LPSPI_PCS_SELECT_INPUT_0,
    LPSPI1_LPSPI_SCK_SELECT_INPUT, LPSPI1_LPSPI_SDI_SELECT_INPUT, LPSPI1_LPSPI_SDO_SELECT_INPUT,
    LPSPI2_LPSPI_PCS_SELECT_INPUT_0, LPSPI2_LPSPI_PCS_SELECT_INPUT_1,
    LPSPI2_LPSPI_SCK_SELECT_INPUT, LPSPI2_LPSPI_SDI_SELECT_INPUT, LPSPI2_LPSPI_SDO_SELECT_INPUT,
    LPSPI3_LPSPI_PCS_SELECT_INPUT_0, LPSPI3_LPSPI_PCS_SELECT_INPUT_1,
    LPSPI3_LPSPI_PCS_SELECT_INPUT_2, LPSPI3_LPSPI_PCS_SELECT_INPUT_3,
    LPSPI3_LPSPI_SCK_SELECT_INPUT, LPSPI3_LPSPI_SDI_SELECT_INPUT, LPSPI3_LPSPI_SDO_SELECT_INPUT,
    LPSPI4_LPSPI_PCS_SELECT_INPUT_0, LPSPI4_LPSPI_SCK_SELECT_INPUT, LPSPI4_LPSPI_SDI_SELECT_INPUT,
    LPSPI4_LPSPI_SDO_SELECT_INPUT, LPUART10_LPUART_RXD_SELECT_INPUT,
    LPUART10_LPUART_TXD_SELECT_INPUT, LPUART1_LPUART_RXD_SELECT_INPUT,
    LPUART1_LPUART_TXD_SELECT_INPUT, LPUART7_LPUART_RXD_SELECT_INPUT,
    LPUART7_LPUART_TXD_SELECT_INPUT, LPUART8_LPUART_RXD_SELECT_INPUT,
    LPUART8_LPUART_TXD_SELECT_INPUT, QTIMER1_TMR0_INPUT_SELECT_INPUT,
    QTIMER1_TMR1_INPUT_SELECT_INPUT, QTIMER1_TMR2_INPUT_SELECT_INPUT,
    QTIMER2_TMR0_INPUT_SELECT_INPUT, QTIMER2_TMR1_INPUT_SELECT_INPUT,
    QTIMER2_TMR2_INPUT_SELECT_INPUT, QTIMER3_TMR0_INPUT_SELECT_INPUT,
    QTIMER3_TMR1_INPUT_SELECT_INPUT, QTIMER3_TMR2_INPUT_SELECT_INPUT,
    QTIMER4_TMR0_INPUT_SELECT_INPUT, QTIMER4_TMR1_INPUT_SELECT_INPUT,
    QTIMER4_TMR2_INPUT_SELECT_INPUT, SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT,
    SAI1_SAI_RXBCLK_SELECT_INPUT, SAI1_SAI_RXDATA_SELECT_INPUT_0, SAI1_SAI_RXSYNC_SELECT_INPUT,
    SAI1_SAI_TXBCLK_SELECT_INPUT, SAI1_SAI_TXSYNC_SELECT_INPUT, SPDIF_SPDIF_IN1_SELECT_INPUT,
    SW_MUX_CTL_PAD_GPIO_AD_00, SW_MUX_CTL_PAD_GPIO_AD_01, SW_MUX_CTL_PAD_GPIO_AD_02,
    SW_MUX_CTL_PAD_GPIO_AD_03, SW_MUX_CTL_PAD_GPIO_AD_04, SW_MUX_CTL_PAD_GPIO_AD_05,
    SW_MUX_CTL_PAD_GPIO_AD_06, SW_MUX_CTL_PAD_GPIO_AD_07, SW_MUX_CTL_PAD_GPIO_AD_08,
    SW_MUX_CTL_PAD_GPIO_AD_09, SW_MUX_CTL_PAD_GPIO_AD_10, SW_MUX_CTL_PAD_GPIO_AD_11,
    SW_MUX_CTL_PAD_GPIO_AD_12, SW_MUX_CTL_PAD_GPIO_AD_13, SW_MUX_CTL_PAD_GPIO_AD_14,
    SW_MUX_CTL_PAD_GPIO_AD_15, SW_MUX_CTL_PAD_GPIO_AD_16, SW_MUX_CTL_PAD_GPIO_AD_17,
    SW_MUX_CTL_PAD_GPIO_AD_18, SW_MUX_CTL_PAD_GPIO_AD_19, SW_MUX_CTL_PAD_GPIO_AD_20,
    SW_MUX_CTL_PAD_GPIO_AD_21, SW_MUX_CTL_PAD_GPIO_AD_22, SW_MUX_CTL_PAD_GPIO_AD_23,
    SW_MUX_CTL_PAD_GPIO_AD_24, SW_MUX_CTL_PAD_GPIO_AD_25, SW_MUX_CTL_PAD_GPIO_AD_26,
    SW_MUX_CTL_PAD_GPIO_AD_27, SW_MUX_CTL_PAD_GPIO_AD_28, SW_MUX_CTL_PAD_GPIO_AD_29,
    SW_MUX_CTL_PAD_GPIO_AD_30, SW_MUX_CTL_PAD_GPIO_AD_31, SW_MUX_CTL_PAD_GPIO_AD_32,
    SW_MUX_CTL_PAD_GPIO_AD_33, SW_MUX_CTL_PAD_GPIO_AD_34, SW_MUX_CTL_PAD_GPIO_AD_35,
    SW_MUX_CTL_PAD_GPIO_DISP_B1_00, SW_MUX_CTL_PAD_GPIO_DISP_B1_01, SW_MUX_CTL_PAD_GPIO_DISP_B1_02,
    SW_MUX_CTL_PAD_GPIO_DISP_B1_03, SW_MUX_CTL_PAD_GPIO_DISP_B1_04, SW_MUX_CTL_PAD_GPIO_DISP_B1_05,
    SW_MUX_CTL_PAD_GPIO_DISP_B1_06, SW_MUX_CTL_PAD_GPIO_DISP_B1_07, SW_MUX_CTL_PAD_GPIO_DISP_B1_08,
    SW_MUX_CTL_PAD_GPIO_DISP_B1_09, SW_MUX_CTL_PAD_GPIO_DISP_B1_10, SW_MUX_CTL_PAD_GPIO_DISP_B1_11,
    SW_MUX_CTL_PAD_GPIO_DISP_B2_00, SW_MUX_CTL_PAD_GPIO_DISP_B2_01, SW_MUX_CTL_PAD_GPIO_DISP_B2_02,
    SW_MUX_CTL_PAD_GPIO_DISP_B2_03, SW_MUX_CTL_PAD_GPIO_DISP_B2_04, SW_MUX_CTL_PAD_GPIO_DISP_B2_05,
    SW_MUX_CTL_PAD_GPIO_DISP_B2_06, SW_MUX_CTL_PAD_GPIO_DISP_B2_07, SW_MUX_CTL_PAD_GPIO_DISP_B2_08,
    SW_MUX_CTL_PAD_GPIO_DISP_B2_09, SW_MUX_CTL_PAD_GPIO_DISP_B2_10, SW_MUX_CTL_PAD_GPIO_DISP_B2_11,
    SW_MUX_CTL_PAD_GPIO_DISP_B2_12, SW_MUX_CTL_PAD_GPIO_DISP_B2_13, SW_MUX_CTL_PAD_GPIO_DISP_B2_14,
    SW_MUX_CTL_PAD_GPIO_DISP_B2_15, SW_MUX_CTL_PAD_GPIO_EMC_B1_00, SW_MUX_CTL_PAD_GPIO_EMC_B1_01,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_02, SW_MUX_CTL_PAD_GPIO_EMC_B1_03, SW_MUX_CTL_PAD_GPIO_EMC_B1_04,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_05, SW_MUX_CTL_PAD_GPIO_EMC_B1_06, SW_MUX_CTL_PAD_GPIO_EMC_B1_07,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_08, SW_MUX_CTL_PAD_GPIO_EMC_B1_09, SW_MUX_CTL_PAD_GPIO_EMC_B1_10,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_11, SW_MUX_CTL_PAD_GPIO_EMC_B1_12, SW_MUX_CTL_PAD_GPIO_EMC_B1_13,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_14, SW_MUX_CTL_PAD_GPIO_EMC_B1_15, SW_MUX_CTL_PAD_GPIO_EMC_B1_16,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_17, SW_MUX_CTL_PAD_GPIO_EMC_B1_18, SW_MUX_CTL_PAD_GPIO_EMC_B1_19,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_20, SW_MUX_CTL_PAD_GPIO_EMC_B1_21, SW_MUX_CTL_PAD_GPIO_EMC_B1_22,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_23, SW_MUX_CTL_PAD_GPIO_EMC_B1_24, SW_MUX_CTL_PAD_GPIO_EMC_B1_25,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_26, SW_MUX_CTL_PAD_GPIO_EMC_B1_27, SW_MUX_CTL_PAD_GPIO_EMC_B1_28,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_29, SW_MUX_CTL_PAD_GPIO_EMC_B1_30, SW_MUX_CTL_PAD_GPIO_EMC_B1_31,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_32, SW_MUX_CTL_PAD_GPIO_EMC_B1_33, SW_MUX_CTL_PAD_GPIO_EMC_B1_34,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_35, SW_MUX_CTL_PAD_GPIO_EMC_B1_36, SW_MUX_CTL_PAD_GPIO_EMC_B1_37,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_38, SW_MUX_CTL_PAD_GPIO_EMC_B1_39, SW_MUX_CTL_PAD_GPIO_EMC_B1_40,
    SW_MUX_CTL_PAD_GPIO_EMC_B1_41, SW_MUX_CTL_PAD_GPIO_EMC_B2_00, SW_MUX_CTL_PAD_GPIO_EMC_B2_01,
    SW_MUX_CTL_PAD_GPIO_EMC_B2_02, SW_MUX_CTL_PAD_GPIO_EMC_B2_03, SW_MUX_CTL_PAD_GPIO_EMC_B2_04,
    SW_MUX_CTL_PAD_GPIO_EMC_B2_05, SW_MUX_CTL_PAD_GPIO_EMC_B2_06, SW_MUX_CTL_PAD_GPIO_EMC_B2_07,
    SW_MUX_CTL_PAD_GPIO_EMC_B2_08, SW_MUX_CTL_PAD_GPIO_EMC_B2_09, SW_MUX_CTL_PAD_GPIO_EMC_B2_10,
    SW_MUX_CTL_PAD_GPIO_EMC_B2_11, SW_MUX_CTL_PAD_GPIO_EMC_B2_12, SW_MUX_CTL_PAD_GPIO_EMC_B2_13,
    SW_MUX_CTL_PAD_GPIO_EMC_B2_14, SW_MUX_CTL_PAD_GPIO_EMC_B2_15, SW_MUX_CTL_PAD_GPIO_EMC_B2_16,
    SW_MUX_CTL_PAD_GPIO_EMC_B2_17, SW_MUX_CTL_PAD_GPIO_EMC_B2_18, SW_MUX_CTL_PAD_GPIO_EMC_B2_19,
    SW_MUX_CTL_PAD_GPIO_EMC_B2_20, SW_MUX_CTL_PAD_GPIO_SD_B1_00, SW_MUX_CTL_PAD_GPIO_SD_B1_01,
    SW_MUX_CTL_PAD_GPIO_SD_B1_02, SW_MUX_CTL_PAD_GPIO_SD_B1_03, SW_MUX_CTL_PAD_GPIO_SD_B1_04,
    SW_MUX_CTL_PAD_GPIO_SD_B1_05, SW_MUX_CTL_PAD_GPIO_SD_B2_00, SW_MUX_CTL_PAD_GPIO_SD_B2_01,
    SW_MUX_CTL_PAD_GPIO_SD_B2_02, SW_MUX_CTL_PAD_GPIO_SD_B2_03, SW_MUX_CTL_PAD_GPIO_SD_B2_04,
    SW_MUX_CTL_PAD_GPIO_SD_B2_05, SW_MUX_CTL_PAD_GPIO_SD_B2_06, SW_MUX_CTL_PAD_GPIO_SD_B2_07,
    SW_MUX_CTL_PAD_GPIO_SD_B2_08, SW_MUX_CTL_PAD_GPIO_SD_B2_09, SW_MUX_CTL_PAD_GPIO_SD_B2_10,
    SW_MUX_CTL_PAD_GPIO_SD_B2_11, SW_PAD_CTL_PAD_GPIO_AD_00, SW_PAD_CTL_PAD_GPIO_AD_01,
    SW_PAD_CTL_PAD_GPIO_AD_02, SW_PAD_CTL_PAD_GPIO_AD_03, SW_PAD_CTL_PAD_GPIO_AD_04,
    SW_PAD_CTL_PAD_GPIO_AD_05, SW_PAD_CTL_PAD_GPIO_AD_06, SW_PAD_CTL_PAD_GPIO_AD_07,
    SW_PAD_CTL_PAD_GPIO_AD_08, SW_PAD_CTL_PAD_GPIO_AD_09, SW_PAD_CTL_PAD_GPIO_AD_10,
    SW_PAD_CTL_PAD_GPIO_AD_11, SW_PAD_CTL_PAD_GPIO_AD_12, SW_PAD_CTL_PAD_GPIO_AD_13,
    SW_PAD_CTL_PAD_GPIO_AD_14, SW_PAD_CTL_PAD_GPIO_AD_15, SW_PAD_CTL_PAD_GPIO_AD_16,
    SW_PAD_CTL_PAD_GPIO_AD_17, SW_PAD_CTL_PAD_GPIO_AD_18, SW_PAD_CTL_PAD_GPIO_AD_19,
    SW_PAD_CTL_PAD_GPIO_AD_20, SW_PAD_CTL_PAD_GPIO_AD_21, SW_PAD_CTL_PAD_GPIO_AD_22,
    SW_PAD_CTL_PAD_GPIO_AD_23, SW_PAD_CTL_PAD_GPIO_AD_24, SW_PAD_CTL_PAD_GPIO_AD_25,
    SW_PAD_CTL_PAD_GPIO_AD_26, SW_PAD_CTL_PAD_GPIO_AD_27, SW_PAD_CTL_PAD_GPIO_AD_28,
    SW_PAD_CTL_PAD_GPIO_AD_29, SW_PAD_CTL_PAD_GPIO_AD_30, SW_PAD_CTL_PAD_GPIO_AD_31,
    SW_PAD_CTL_PAD_GPIO_AD_32, SW_PAD_CTL_PAD_GPIO_AD_33, SW_PAD_CTL_PAD_GPIO_AD_34,
    SW_PAD_CTL_PAD_GPIO_AD_35, SW_PAD_CTL_PAD_GPIO_DISP_B1_00, SW_PAD_CTL_PAD_GPIO_DISP_B1_01,
    SW_PAD_CTL_PAD_GPIO_DISP_B1_02, SW_PAD_CTL_PAD_GPIO_DISP_B1_03, SW_PAD_CTL_PAD_GPIO_DISP_B1_04,
    SW_PAD_CTL_PAD_GPIO_DISP_B1_05, SW_PAD_CTL_PAD_GPIO_DISP_B1_06, SW_PAD_CTL_PAD_GPIO_DISP_B1_07,
    SW_PAD_CTL_PAD_GPIO_DISP_B1_08, SW_PAD_CTL_PAD_GPIO_DISP_B1_09, SW_PAD_CTL_PAD_GPIO_DISP_B1_10,
    SW_PAD_CTL_PAD_GPIO_DISP_B1_11, SW_PAD_CTL_PAD_GPIO_DISP_B2_00, SW_PAD_CTL_PAD_GPIO_DISP_B2_01,
    SW_PAD_CTL_PAD_GPIO_DISP_B2_02, SW_PAD_CTL_PAD_GPIO_DISP_B2_03, SW_PAD_CTL_PAD_GPIO_DISP_B2_04,
    SW_PAD_CTL_PAD_GPIO_DISP_B2_05, SW_PAD_CTL_PAD_GPIO_DISP_B2_06, SW_PAD_CTL_PAD_GPIO_DISP_B2_07,
    SW_PAD_CTL_PAD_GPIO_DISP_B2_08, SW_PAD_CTL_PAD_GPIO_DISP_B2_09, SW_PAD_CTL_PAD_GPIO_DISP_B2_10,
    SW_PAD_CTL_PAD_GPIO_DISP_B2_11, SW_PAD_CTL_PAD_GPIO_DISP_B2_12, SW_PAD_CTL_PAD_GPIO_DISP_B2_13,
    SW_PAD_CTL_PAD_GPIO_DISP_B2_14, SW_PAD_CTL_PAD_GPIO_DISP_B2_15, SW_PAD_CTL_PAD_GPIO_EMC_B1_00,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_01, SW_PAD_CTL_PAD_GPIO_EMC_B1_02, SW_PAD_CTL_PAD_GPIO_EMC_B1_03,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_04, SW_PAD_CTL_PAD_GPIO_EMC_B1_05, SW_PAD_CTL_PAD_GPIO_EMC_B1_06,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_07, SW_PAD_CTL_PAD_GPIO_EMC_B1_08, SW_PAD_CTL_PAD_GPIO_EMC_B1_09,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_10, SW_PAD_CTL_PAD_GPIO_EMC_B1_11, SW_PAD_CTL_PAD_GPIO_EMC_B1_12,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_13, SW_PAD_CTL_PAD_GPIO_EMC_B1_14, SW_PAD_CTL_PAD_GPIO_EMC_B1_15,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_16, SW_PAD_CTL_PAD_GPIO_EMC_B1_17, SW_PAD_CTL_PAD_GPIO_EMC_B1_18,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_19, SW_PAD_CTL_PAD_GPIO_EMC_B1_20, SW_PAD_CTL_PAD_GPIO_EMC_B1_21,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_22, SW_PAD_CTL_PAD_GPIO_EMC_B1_23, SW_PAD_CTL_PAD_GPIO_EMC_B1_24,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_25, SW_PAD_CTL_PAD_GPIO_EMC_B1_26, SW_PAD_CTL_PAD_GPIO_EMC_B1_27,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_28, SW_PAD_CTL_PAD_GPIO_EMC_B1_29, SW_PAD_CTL_PAD_GPIO_EMC_B1_30,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_31, SW_PAD_CTL_PAD_GPIO_EMC_B1_32, SW_PAD_CTL_PAD_GPIO_EMC_B1_33,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_34, SW_PAD_CTL_PAD_GPIO_EMC_B1_35, SW_PAD_CTL_PAD_GPIO_EMC_B1_36,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_37, SW_PAD_CTL_PAD_GPIO_EMC_B1_38, SW_PAD_CTL_PAD_GPIO_EMC_B1_39,
    SW_PAD_CTL_PAD_GPIO_EMC_B1_40, SW_PAD_CTL_PAD_GPIO_EMC_B1_41, SW_PAD_CTL_PAD_GPIO_EMC_B2_00,
    SW_PAD_CTL_PAD_GPIO_EMC_B2_01, SW_PAD_CTL_PAD_GPIO_EMC_B2_02, SW_PAD_CTL_PAD_GPIO_EMC_B2_03,
    SW_PAD_CTL_PAD_GPIO_EMC_B2_04, SW_PAD_CTL_PAD_GPIO_EMC_B2_05, SW_PAD_CTL_PAD_GPIO_EMC_B2_06,
    SW_PAD_CTL_PAD_GPIO_EMC_B2_07, SW_PAD_CTL_PAD_GPIO_EMC_B2_08, SW_PAD_CTL_PAD_GPIO_EMC_B2_09,
    SW_PAD_CTL_PAD_GPIO_EMC_B2_10, SW_PAD_CTL_PAD_GPIO_EMC_B2_11, SW_PAD_CTL_PAD_GPIO_EMC_B2_12,
    SW_PAD_CTL_PAD_GPIO_EMC_B2_13, SW_PAD_CTL_PAD_GPIO_EMC_B2_14, SW_PAD_CTL_PAD_GPIO_EMC_B2_15,
    SW_PAD_CTL_PAD_GPIO_EMC_B2_16, SW_PAD_CTL_PAD_GPIO_EMC_B2_17, SW_PAD_CTL_PAD_GPIO_EMC_B2_18,
    SW_PAD_CTL_PAD_GPIO_EMC_B2_19, SW_PAD_CTL_PAD_GPIO_EMC_B2_20, SW_PAD_CTL_PAD_GPIO_SD_B1_00,
    SW_PAD_CTL_PAD_GPIO_SD_B1_01, SW_PAD_CTL_PAD_GPIO_SD_B1_02, SW_PAD_CTL_PAD_GPIO_SD_B1_03,
    SW_PAD_CTL_PAD_GPIO_SD_B1_04, SW_PAD_CTL_PAD_GPIO_SD_B1_05, SW_PAD_CTL_PAD_GPIO_SD_B2_00,
    SW_PAD_CTL_PAD_GPIO_SD_B2_01, SW_PAD_CTL_PAD_GPIO_SD_B2_02, SW_PAD_CTL_PAD_GPIO_SD_B2_03,
    SW_PAD_CTL_PAD_GPIO_SD_B2_04, SW_PAD_CTL_PAD_GPIO_SD_B2_05, SW_PAD_CTL_PAD_GPIO_SD_B2_06,
    SW_PAD_CTL_PAD_GPIO_SD_B2_07, SW_PAD_CTL_PAD_GPIO_SD_B2_08, SW_PAD_CTL_PAD_GPIO_SD_B2_09,
    SW_PAD_CTL_PAD_GPIO_SD_B2_10, SW_PAD_CTL_PAD_GPIO_SD_B2_11, USBPHY1_USB_ID_SELECT_INPUT,
    USBPHY2_USB_ID_SELECT_INPUT, USB_OTG2_OC_SELECT_INPUT, USB_OTG_OC_SELECT_INPUT,
    USDHC1_IPP_CARD_DET_SELECT_INPUT, USDHC1_IPP_WP_ON_SELECT_INPUT,
    USDHC2_IPP_CARD_DET_SELECT_INPUT, USDHC2_IPP_WP_ON_SELECT_INPUT, XBAR1_IN_SELECT_INPUT_20,
    XBAR1_IN_SELECT_INPUT_21, XBAR1_IN_SELECT_INPUT_22, XBAR1_IN_SELECT_INPUT_23,
    XBAR1_IN_SELECT_INPUT_24, XBAR1_IN_SELECT_INPUT_25, XBAR1_IN_SELECT_INPUT_26,
    XBAR1_IN_SELECT_INPUT_27, XBAR1_IN_SELECT_INPUT_28, XBAR1_IN_SELECT_INPUT_29,
    XBAR1_IN_SELECT_INPUT_30, XBAR1_IN_SELECT_INPUT_31, XBAR1_IN_SELECT_INPUT_32,
    XBAR1_IN_SELECT_INPUT_33, XBAR1_IN_SELECT_INPUT_34, XBAR1_IN_SELECT_INPUT_35,
};
#[cfg(not(feature = "nosync"))]
use core::sync::atomic::{AtomicBool, Ordering};

/// The IOMUXC peripheral instance.
#[cfg(not(feature = "doc"))]
pub type IOMUXC = Instance<0>;

/// The IOMUXC peripheral instance.
///
/// This is a new type only for documentation purposes. When
/// compiling for a target, this is defined as
///
/// ```rust
/// pub type IOMUXC = Instance<0>;
/// ```
#[cfg(feature = "doc")]
pub struct IOMUXC {
    #[allow(unused)] // Only for documentation generation.
    addr: u32,
}

impl crate::private::Sealed for IOMUXC {}
impl crate::Valid for IOMUXC {
    fn take() -> Option<Self> {
        <IOMUXC>::take()
    }
    fn release(self) {
        <IOMUXC>::release(self);
    }
    unsafe fn steal() -> Self {
        <IOMUXC>::steal()
    }
}

#[cfg(not(feature = "nosync"))]
#[allow(renamed_and_removed_lints)]
#[allow(private_no_mangle_statics)]
#[no_mangle]
static IOMUXC_TAKEN: AtomicBool = AtomicBool::new(false);

/// Access functions for the IOMUXC peripheral instance
#[cfg(not(feature = "nosync"))]
impl IOMUXC {
    const INSTANCE: Self = Self {
        addr: 0x400e8000,
        #[cfg(not(feature = "doc"))]
        intrs: &[],
    };

    /// Reset values for each field in IOMUXC
    pub const reset: ResetValues = ResetValues {
        SW_MUX_CTL_PAD_GPIO_EMC_B1_00: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_01: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_02: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_03: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_04: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_05: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_06: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_07: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_08: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_09: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_10: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_11: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_12: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_13: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_14: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_15: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_16: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_17: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_18: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_19: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_20: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_21: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_22: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_23: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_24: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_25: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_26: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_27: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_28: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_29: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_30: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_31: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_32: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_33: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_34: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_35: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_36: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_37: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_38: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_39: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_40: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B1_41: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_00: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_01: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_02: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_03: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_04: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_05: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_06: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_07: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_08: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_09: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_10: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_11: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_12: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_13: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_14: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_15: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_16: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_17: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_18: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_19: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_EMC_B2_20: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_00: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_01: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_02: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_03: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_04: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_05: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_06: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_07: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_08: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_09: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_10: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_11: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_12: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_13: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_14: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_15: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_16: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_17: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_18: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_19: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_20: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_21: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_22: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_23: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_24: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_25: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_26: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_27: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_28: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_29: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_30: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_31: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_32: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_33: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_34: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_AD_35: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B1_00: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B1_01: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B1_02: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B1_03: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B1_04: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B1_05: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_00: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_01: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_02: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_03: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_04: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_05: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_06: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_07: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_08: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_09: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_10: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_SD_B2_11: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_00: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_01: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_02: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_03: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_04: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_05: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_06: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_07: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_08: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_09: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_10: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B1_11: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_00: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_01: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_02: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_03: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_04: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_05: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_06: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_07: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_08: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_09: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_10: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_11: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_12: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_13: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_14: 0x00000005,
        SW_MUX_CTL_PAD_GPIO_DISP_B2_15: 0x00000005,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_00: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_01: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_02: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_03: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_04: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_05: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_06: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_07: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_08: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_09: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_10: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_11: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_12: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_13: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_14: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_15: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_16: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_17: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_18: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_19: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_20: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_21: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_22: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_23: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_24: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_25: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_26: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_27: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_28: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_29: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_30: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_31: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_32: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_33: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_34: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_35: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_36: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_37: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_38: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_39: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_40: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B1_41: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_00: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_01: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_02: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_03: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_04: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_05: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_06: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_07: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_08: 0x00000004,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_09: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_10: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_11: 0x00000004,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_12: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_13: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_14: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_15: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_16: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_17: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_18: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_19: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_EMC_B2_20: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_AD_00: 0x0000000E,
        SW_PAD_CTL_PAD_GPIO_AD_01: 0x0000000E,
        SW_PAD_CTL_PAD_GPIO_AD_02: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_03: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_04: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_05: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_06: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_07: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_08: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_09: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_10: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_11: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_12: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_13: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_14: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_15: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_16: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_17: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_18: 0x0000000E,
        SW_PAD_CTL_PAD_GPIO_AD_19: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_20: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_21: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_22: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_23: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_24: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_25: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_26: 0x0000000E,
        SW_PAD_CTL_PAD_GPIO_AD_27: 0x0000000E,
        SW_PAD_CTL_PAD_GPIO_AD_28: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_29: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_30: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_31: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_32: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_33: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_34: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_AD_35: 0x0000000E,
        SW_PAD_CTL_PAD_GPIO_SD_B1_00: 0x00000004,
        SW_PAD_CTL_PAD_GPIO_SD_B1_01: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B1_02: 0x00000004,
        SW_PAD_CTL_PAD_GPIO_SD_B1_03: 0x00000004,
        SW_PAD_CTL_PAD_GPIO_SD_B1_04: 0x00000004,
        SW_PAD_CTL_PAD_GPIO_SD_B1_05: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B2_00: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B2_01: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B2_02: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B2_03: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B2_04: 0x00000004,
        SW_PAD_CTL_PAD_GPIO_SD_B2_05: 0x00000004,
        SW_PAD_CTL_PAD_GPIO_SD_B2_06: 0x00000004,
        SW_PAD_CTL_PAD_GPIO_SD_B2_07: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B2_08: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B2_09: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B2_10: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_SD_B2_11: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_00: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_01: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_02: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_03: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_04: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_05: 0x00000008,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_06: 0x0000000C,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_07: 0x0000000C,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_08: 0x0000000C,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_09: 0x0000000C,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_10: 0x0000000C,
        SW_PAD_CTL_PAD_GPIO_DISP_B1_11: 0x0000000C,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_00: 0x00000002,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_01: 0x00000002,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_02: 0x00000002,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_03: 0x00000002,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_04: 0x00000002,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_05: 0x00000002,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_06: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_07: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_08: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_09: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_10: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_11: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_12: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_13: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_14: 0x00000006,
        SW_PAD_CTL_PAD_GPIO_DISP_B2_15: 0x0000000E,
        FLEXCAN1_RX_SELECT_INPUT: 0x00000000,
        FLEXCAN2_RX_SELECT_INPUT: 0x00000000,
        CCM_ENET_QOS_REF_CLK_SELECT_INPUT: 0x00000000,
        CCM_ENET_QOS_TX_CLK_SELECT_INPUT: 0x00000000,
        ENET_IPG_CLK_RMII_SELECT_INPUT: 0x00000000,
        ENET_MAC0_MDIO_SELECT_INPUT: 0x00000000,
        ENET_MAC0_RXDATA_SELECT_INPUT_0: 0x00000000,
        ENET_MAC0_RXDATA_SELECT_INPUT_1: 0x00000000,
        ENET_MAC0_RXEN_SELECT_INPUT: 0x00000000,
        ENET_MAC0_RXERR_SELECT_INPUT: 0x00000000,
        ENET_MAC0_TXCLK_SELECT_INPUT: 0x00000000,
        ENET_1G_IPG_CLK_RMII_SELECT_INPUT: 0x00000000,
        ENET_1G_MAC0_MDIO_SELECT_INPUT: 0x00000000,
        ENET_1G_MAC0_RXCLK_SELECT_INPUT: 0x00000000,
        ENET_1G_MAC0_RXDATA_0_SELECT_INPUT: 0x00000000,
        ENET_1G_MAC0_RXDATA_1_SELECT_INPUT: 0x00000000,
        ENET_1G_MAC0_RXDATA_2_SELECT_INPUT: 0x00000000,
        ENET_1G_MAC0_RXDATA_3_SELECT_INPUT: 0x00000000,
        ENET_1G_MAC0_RXEN_SELECT_INPUT: 0x00000000,
        ENET_1G_MAC0_RXERR_SELECT_INPUT: 0x00000000,
        ENET_1G_MAC0_TXCLK_SELECT_INPUT: 0x00000000,
        ENET_QOS_GMII_MDI_I_SELECT_INPUT: 0x00000000,
        ENET_QOS_PHY_RXD_I_SELECT_INPUT_0: 0x00000000,
        ENET_QOS_PHY_RXD_I_SELECT_INPUT_1: 0x00000000,
        ENET_QOS_PHY_RXDV_I_SELECT_INPUT: 0x00000000,
        ENET_QOS_PHY_RXER_I_SELECT_INPUT: 0x00000000,
        FLEXPWM1_PWMA_SELECT_INPUT_0: 0x00000000,
        FLEXPWM1_PWMA_SELECT_INPUT_1: 0x00000000,
        FLEXPWM1_PWMA_SELECT_INPUT_2: 0x00000000,
        FLEXPWM1_PWMB_SELECT_INPUT_0: 0x00000000,
        FLEXPWM1_PWMB_SELECT_INPUT_1: 0x00000000,
        FLEXPWM1_PWMB_SELECT_INPUT_2: 0x00000000,
        FLEXPWM2_PWMA_SELECT_INPUT_0: 0x00000000,
        FLEXPWM2_PWMA_SELECT_INPUT_1: 0x00000000,
        FLEXPWM2_PWMA_SELECT_INPUT_2: 0x00000000,
        FLEXPWM2_PWMB_SELECT_INPUT_0: 0x00000000,
        FLEXPWM2_PWMB_SELECT_INPUT_1: 0x00000000,
        FLEXPWM2_PWMB_SELECT_INPUT_2: 0x00000000,
        FLEXPWM3_PWMA_SELECT_INPUT_0: 0x00000000,
        FLEXPWM3_PWMA_SELECT_INPUT_1: 0x00000000,
        FLEXPWM3_PWMA_SELECT_INPUT_2: 0x00000000,
        FLEXPWM3_PWMA_SELECT_INPUT_3: 0x00000000,
        FLEXPWM3_PWMB_SELECT_INPUT_0: 0x00000000,
        FLEXPWM3_PWMB_SELECT_INPUT_1: 0x00000000,
        FLEXPWM3_PWMB_SELECT_INPUT_2: 0x00000000,
        FLEXPWM3_PWMB_SELECT_INPUT_3: 0x00000000,
        FLEXSPI1_I_DQS_FA_SELECT_INPUT: 0x00000000,
        FLEXSPI1_I_IO_FA_SELECT_INPUT_0: 0x00000000,
        FLEXSPI1_I_IO_FA_SELECT_INPUT_1: 0x00000000,
        FLEXSPI1_I_IO_FA_SELECT_INPUT_2: 0x00000000,
        FLEXSPI1_I_IO_FA_SELECT_INPUT_3: 0x00000000,
        FLEXSPI1_I_IO_FB_SELECT_INPUT_0: 0x00000000,
        FLEXSPI1_I_IO_FB_SELECT_INPUT_1: 0x00000000,
        FLEXSPI1_I_IO_FB_SELECT_INPUT_2: 0x00000000,
        FLEXSPI1_I_IO_FB_SELECT_INPUT_3: 0x00000000,
        FLEXSPI1_I_SCK_FA_SELECT_INPUT: 0x00000000,
        FLEXSPI1_I_SCK_FB_SELECT_INPUT: 0x00000000,
        FLEXSPI2_I_IO_FA_SELECT_INPUT_0: 0x00000000,
        FLEXSPI2_I_IO_FA_SELECT_INPUT_1: 0x00000000,
        FLEXSPI2_I_IO_FA_SELECT_INPUT_2: 0x00000000,
        FLEXSPI2_I_IO_FA_SELECT_INPUT_3: 0x00000000,
        FLEXSPI2_I_SCK_FA_SELECT_INPUT: 0x00000000,
        GPT3_CAPIN1_SELECT_INPUT: 0x00000000,
        GPT3_CAPIN2_SELECT_INPUT: 0x00000000,
        GPT3_CLKIN_SELECT_INPUT: 0x00000000,
        KPP_COL_SELECT_INPUT_6: 0x00000000,
        KPP_COL_SELECT_INPUT_7: 0x00000000,
        KPP_ROW_SELECT_INPUT_6: 0x00000000,
        KPP_ROW_SELECT_INPUT_7: 0x00000000,
        LPI2C1_LPI2C_SCL_SELECT_INPUT: 0x00000000,
        LPI2C1_LPI2C_SDA_SELECT_INPUT: 0x00000000,
        LPI2C2_LPI2C_SCL_SELECT_INPUT: 0x00000000,
        LPI2C2_LPI2C_SDA_SELECT_INPUT: 0x00000000,
        LPI2C3_LPI2C_SCL_SELECT_INPUT: 0x00000000,
        LPI2C3_LPI2C_SDA_SELECT_INPUT: 0x00000000,
        LPI2C4_LPI2C_SCL_SELECT_INPUT: 0x00000000,
        LPI2C4_LPI2C_SDA_SELECT_INPUT: 0x00000000,
        LPSPI1_LPSPI_PCS_SELECT_INPUT_0: 0x00000000,
        LPSPI1_LPSPI_SCK_SELECT_INPUT: 0x00000000,
        LPSPI1_LPSPI_SDI_SELECT_INPUT: 0x00000000,
        LPSPI1_LPSPI_SDO_SELECT_INPUT: 0x00000000,
        LPSPI2_LPSPI_PCS_SELECT_INPUT_0: 0x00000000,
        LPSPI2_LPSPI_PCS_SELECT_INPUT_1: 0x00000000,
        LPSPI2_LPSPI_SCK_SELECT_INPUT: 0x00000000,
        LPSPI2_LPSPI_SDI_SELECT_INPUT: 0x00000000,
        LPSPI2_LPSPI_SDO_SELECT_INPUT: 0x00000000,
        LPSPI3_LPSPI_PCS_SELECT_INPUT_0: 0x00000000,
        LPSPI3_LPSPI_PCS_SELECT_INPUT_1: 0x00000000,
        LPSPI3_LPSPI_PCS_SELECT_INPUT_2: 0x00000000,
        LPSPI3_LPSPI_PCS_SELECT_INPUT_3: 0x00000000,
        LPSPI3_LPSPI_SCK_SELECT_INPUT: 0x00000000,
        LPSPI3_LPSPI_SDI_SELECT_INPUT: 0x00000000,
        LPSPI3_LPSPI_SDO_SELECT_INPUT: 0x00000000,
        LPSPI4_LPSPI_PCS_SELECT_INPUT_0: 0x00000000,
        LPSPI4_LPSPI_SCK_SELECT_INPUT: 0x00000000,
        LPSPI4_LPSPI_SDI_SELECT_INPUT: 0x00000000,
        LPSPI4_LPSPI_SDO_SELECT_INPUT: 0x00000000,
        LPUART1_LPUART_RXD_SELECT_INPUT: 0x00000000,
        LPUART1_LPUART_TXD_SELECT_INPUT: 0x00000000,
        LPUART10_LPUART_RXD_SELECT_INPUT: 0x00000000,
        LPUART10_LPUART_TXD_SELECT_INPUT: 0x00000000,
        LPUART7_LPUART_RXD_SELECT_INPUT: 0x00000000,
        LPUART7_LPUART_TXD_SELECT_INPUT: 0x00000000,
        LPUART8_LPUART_RXD_SELECT_INPUT: 0x00000000,
        LPUART8_LPUART_TXD_SELECT_INPUT: 0x00000000,
        QTIMER1_TMR0_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER1_TMR1_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER1_TMR2_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER2_TMR0_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER2_TMR1_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER2_TMR2_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER3_TMR0_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER3_TMR1_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER3_TMR2_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER4_TMR0_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER4_TMR1_INPUT_SELECT_INPUT: 0x00000000,
        QTIMER4_TMR2_INPUT_SELECT_INPUT: 0x00000000,
        SAI1_IPG_CLK_SAI_MCLK_SELECT_INPUT: 0x00000000,
        SAI1_SAI_RXBCLK_SELECT_INPUT: 0x00000000,
        SAI1_SAI_RXDATA_SELECT_INPUT_0: 0x00000000,
        SAI1_SAI_RXSYNC_SELECT_INPUT: 0x00000000,
        SAI1_SAI_TXBCLK_SELECT_INPUT: 0x00000000,
        SAI1_SAI_TXSYNC_SELECT_INPUT: 0x00000000,
        EMVSIM1_SIO_SELECT_INPUT: 0x00000000,
        EMVSIM1_IPP_SIMPD_SELECT_INPUT: 0x00000000,
        EMVSIM1_POWER_FAIL_SELECT_INPUT: 0x00000000,
        EMVSIM2_SIO_SELECT_INPUT: 0x00000000,
        EMVSIM2_IPP_SIMPD_SELECT_INPUT: 0x00000000,
        EMVSIM2_POWER_FAIL_SELECT_INPUT: 0x00000000,
        SPDIF_SPDIF_IN1_SELECT_INPUT: 0x00000000,
        USB_OTG2_OC_SELECT_INPUT: 0x00000000,
        USB_OTG_OC_SELECT_INPUT: 0x00000000,
        USBPHY1_USB_ID_SELECT_INPUT: 0x00000000,
        USBPHY2_USB_ID_SELECT_INPUT: 0x00000000,
        USDHC1_IPP_CARD_DET_SELECT_INPUT: 0x00000000,
        USDHC1_IPP_WP_ON_SELECT_INPUT: 0x00000000,
        USDHC2_IPP_CARD_DET_SELECT_INPUT: 0x00000000,
        USDHC2_IPP_WP_ON_SELECT_INPUT: 0x00000000,
        XBAR1_IN_SELECT_INPUT_20: 0x00000000,
        XBAR1_IN_SELECT_INPUT_21: 0x00000000,
        XBAR1_IN_SELECT_INPUT_22: 0x00000000,
        XBAR1_IN_SELECT_INPUT_23: 0x00000000,
        XBAR1_IN_SELECT_INPUT_24: 0x00000000,
        XBAR1_IN_SELECT_INPUT_25: 0x00000000,
        XBAR1_IN_SELECT_INPUT_26: 0x00000000,
        XBAR1_IN_SELECT_INPUT_27: 0x00000000,
        XBAR1_IN_SELECT_INPUT_28: 0x00000000,
        XBAR1_IN_SELECT_INPUT_29: 0x00000000,
        XBAR1_IN_SELECT_INPUT_30: 0x00000000,
        XBAR1_IN_SELECT_INPUT_31: 0x00000000,
        XBAR1_IN_SELECT_INPUT_32: 0x00000000,
        XBAR1_IN_SELECT_INPUT_33: 0x00000000,
        XBAR1_IN_SELECT_INPUT_34: 0x00000000,
        XBAR1_IN_SELECT_INPUT_35: 0x00000000,
    };

    /// Safe access to IOMUXC
    ///
    /// This function returns `Some(Instance)` if this instance is not
    /// currently taken, and `None` if it is. This ensures that if you
    /// do get `Some(Instance)`, you are ensured unique access to
    /// the peripheral and there cannot be data races (unless other
    /// code uses `unsafe`, of course). You can then pass the
    /// `Instance` around to other functions as required. When you're
    /// done with it, you can call `release(instance)` to return it.
    ///
    /// `Instance` itself dereferences to a `RegisterBlock`, which
    /// provides access to the peripheral's registers.
    #[inline]
    pub fn take() -> Option<Self> {
        let taken = IOMUXC_TAKEN.swap(true, Ordering::SeqCst);
        if taken {
            None
        } else {
            Some(Self::INSTANCE)
        }
    }

    /// Release exclusive access to IOMUXC
    ///
    /// This function allows you to return an `Instance` so that it
    /// is available to `take()` again. This function will panic if
    /// you return a different `Instance` or if this instance is not
    /// already taken.
    #[inline]
    pub fn release(_: Self) {
        let taken = IOMUXC_TAKEN.swap(false, Ordering::SeqCst);
        assert!(taken, "Released a peripheral which was not taken");
    }

    /// Unsafely steal IOMUXC
    ///
    /// This function is similar to take() but forcibly takes the
    /// Instance, marking it as taken irregardless of its previous
    /// state.
    #[inline]
    pub unsafe fn steal() -> Self {
        IOMUXC_TAKEN.store(true, Ordering::SeqCst);
        Self::INSTANCE
    }
}

impl IOMUXC {
    /// The interrupts associated with IOMUXC
    #[cfg(not(feature = "doc"))]
    pub const INTERRUPTS: [crate::Interrupt; 0] = [];

    /// The interrupts associated with IOMUXC
    ///
    /// Note: the values are invalid for a documentation build.
    #[cfg(feature = "doc")]
    pub const INTERRUPTS: [crate::Interrupt; 0] = [];
}

/// Raw pointer to IOMUXC
///
/// Dereferencing this is unsafe because you are not ensured unique
/// access to the peripheral, so you may encounter data races with
/// other users of this peripheral. It is up to you to ensure you
/// will not cause data races.
///
/// This constant is provided for ease of use in unsafe code: you can
/// simply call for example `write_reg!(gpio, GPIOA, ODR, 1);`.
pub const IOMUXC: *const RegisterBlock = 0x400e8000 as *const _;
