{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651814036119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651814036119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  6 00:13:56 2022 " "Processing started: Fri May  6 00:13:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651814036119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814036119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pila -c Pila " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pila -c Pila" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814036119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651814036462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651814036462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pila-Asumador " "Found design unit 1: Pila-Asumador" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651814044933 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pila " "Found entity 1: Pila" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651814044933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814044933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/ctrl_lcd.vhd 2 0 " "Found 2 design units, including 0 entities, in source file codes/ctrl_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_LCD " "Found design unit 1: ctrl_LCD" {  } { { "codes/ctrl_LCD.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/ctrl_LCD.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651814044936 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ctrl_LCD-body " "Found design unit 2: ctrl_LCD-body" {  } { { "codes/ctrl_LCD.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/ctrl_LCD.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651814044936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814044936 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1651814044970 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1651814044970 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1651814044970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pila " "Elaborating entity \"Pila\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651814044974 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D4 sumador.vhd(8) " "VHDL Signal Declaration warning at sumador.vhd(8): used implicit default value for signal \"D4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651814044976 "|Pila"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D5 sumador.vhd(8) " "VHDL Signal Declaration warning at sumador.vhd(8): used implicit default value for signal \"D5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651814044976 "|Pila"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RW sumador.vhd(12) " "VHDL Signal Declaration warning at sumador.vhd(12): used implicit default value for signal \"RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651814044976 "|Pila"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SP sumador.vhd(21) " "Verilog HDL or VHDL warning at sumador.vhd(21): object \"SP\" assigned a value but never read" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651814044977 "|Pila"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "Cout ctrl_LCD.vhd(153) " "VHDL Variable Declaration warning at ctrl_LCD.vhd(153): used default initial value for variable \"Cout\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "codes/ctrl_LCD.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/ctrl_LCD.vhd" 153 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651814044981 "|Pila"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "stack_mem_rtl_0 " "Inferred dual-clock RAM node \"stack_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651814045896 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "stack_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"stack_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 101 " "Parameter NUMWORDS_A set to 101" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 101 " "Parameter NUMWORDS_B set to 101" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Pila.ram0_Pila_29eaf5.hdl.mif " "Parameter INIT_FILE set to db/Pila.ram0_Pila_29eaf5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651814046214 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651814046214 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651814046214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:stack_mem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:stack_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651814046741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:stack_mem_rtl_0 " "Instantiated megafunction \"altsyncram:stack_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 101 " "Parameter \"NUMWORDS_A\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 101 " "Parameter \"NUMWORDS_B\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Pila.ram0_Pila_29eaf5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Pila.ram0_Pila_29eaf5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651814046755 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651814046755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_llh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_llh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_llh1 " "Found entity 1: altsyncram_llh1" {  } { { "db/altsyncram_llh1.tdf" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/db/altsyncram_llh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651814046875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814046875 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "27 128 0 1 1 " "27 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "101 127 " "Addresses ranging from 101 to 127 are not initialized" {  } { { "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/db/Pila.ram0_Pila_29eaf5.hdl.mif" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/db/Pila.ram0_Pila_29eaf5.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1651814046968 ""}  } { { "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/db/Pila.ram0_Pila_29eaf5.hdl.mif" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/db/Pila.ram0_Pila_29eaf5.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1651814046968 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "101 128 C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/db/Pila.ram0_Pila_29eaf5.hdl.mif " "Memory depth (101) in the design file differs from memory depth (128) in the Memory Initialization File \"C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/db/Pila.ram0_Pila_29eaf5.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1651814046974 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1651814047276 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1651814047276 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1651814047276 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[0\] VCC " "Pin \"D3\[0\]\" is stuck at VCC" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[1\] GND " "Pin \"D3\[1\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[2\] GND " "Pin \"D3\[2\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[3\] VCC " "Pin \"D3\[3\]\" is stuck at VCC" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[4\] VCC " "Pin \"D3\[4\]\" is stuck at VCC" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[5\] VCC " "Pin \"D3\[5\]\" is stuck at VCC" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3\[6\] GND " "Pin \"D3\[6\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[0\] GND " "Pin \"D4\[0\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[1\] GND " "Pin \"D4\[1\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[2\] GND " "Pin \"D4\[2\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[3\] GND " "Pin \"D4\[3\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[4\] GND " "Pin \"D4\[4\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[5\] GND " "Pin \"D4\[5\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4\[6\] GND " "Pin \"D4\[6\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5\[0\] GND " "Pin \"D5\[0\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5\[1\] GND " "Pin \"D5\[1\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5\[2\] GND " "Pin \"D5\[2\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5\[3\] GND " "Pin \"D5\[3\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5\[4\] GND " "Pin \"D5\[4\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5\[5\] GND " "Pin \"D5\[5\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5\[6\] GND " "Pin \"D5\[6\]\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|D5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651814047606 "|Pila|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651814047606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651814047740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651814049043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651814049043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "528 " "Implemented 528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651814049755 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651814049755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651814049755 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651814049755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651814049755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651814049771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  6 00:14:09 2022 " "Processing ended: Fri May  6 00:14:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651814049771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651814049771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651814049771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814049771 ""}
