// Seed: 1150358873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wor id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign module_1.id_1 = 0;
  assign id_3 = id_3++ ^ id_1[1==1] ? -1 : id_2 == -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd77
) (
    _id_1,
    id_2
);
  output wor id_2;
  inout wire _id_1;
  logic [7:0][id_1 : 1] id_3;
  assign id_3[id_1] = -1;
  assign id_2 = -1;
  parameter id_4 = 1 == 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  wire [id_1 : 1 'h0] id_6;
endmodule
