verilog xil_defaultlib --include "/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../Test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Test.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../Test.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../Test.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "../../../../Test.gen/sources_1/bd/design_1/ipshared/5c02/sources_1/imports/riscv-single" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0_1/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/sim/design_1_axi_bram_ctrl_1_bram_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2/design_1_axi_smc_2_sim_netlist.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/ALU.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/ALU_Decoder.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/Controller.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/Datapath.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/Hazard_Unit.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/Mux.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/Op_Decoder.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/Register_File.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/Sign_Extend.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/flops.v" \
"../../../bd/design_1/ipshared/5c02/sources_1/imports/riscv-single/Pipeline_top.v" \
"../../../bd/design_1/ip/design_1_rv_pl_0_1_1/sim/design_1_rv_pl_0_1.v" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1_sim_netlist.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
