//==============================================================================
// Copyright (c) 2010-2023 Advanced Micro Devices, Inc. All rights reserved.
/// @author AMD Developer Tools Team
/// @file
/// @brief Hardware counter info for GFX7
//==============================================================================

// This file is NOT autogenerated by the ConvertHWEnums project.

// clang-format off

#include "gpu_perf_api_counter_generator/gpa_counter.h"
#include "auto_generated/gpu_perf_api_counter_generator/gpa_hw_counter_gfx7.h"
#include "gpu_performance_api/gpu_perf_api_types.h"

namespace counter_gfx7
{
    std::vector<GpaHardwareCounterDesc> CB0countersGfx7 = {
        {7, "CB0_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB0", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB0_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB0", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB0_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB0", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB0_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB0", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB1countersGfx7 = {
        {7, "CB1_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB1", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB1_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB1", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB1_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB1", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB1_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB1", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB2countersGfx7 = {
        {7, "CB2_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB2", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB2_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB2", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB2_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB2", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB2_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB2", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB3countersGfx7 = {
        {7, "CB3_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB3", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB3_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB3", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB3_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB3", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB3_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB3", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB4countersGfx7 = {
        {7, "CB4_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB4", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB4_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB4", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB4_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB4", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB4_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB4", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB5countersGfx7 = {
        {7, "CB5_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB5", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB5_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB5", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB5_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB5", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB5_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB5", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB6countersGfx7 = {
        {7, "CB6_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB6", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB6_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB6", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB6_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB6", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB6_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB6", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB7countersGfx7 = {
        {7, "CB7_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB7", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB7_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB7", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB7_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB7", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB7_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB7", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB8countersGfx7 = {
        {7, "CB8_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB8", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB8_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB8", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB8_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB8", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB8_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB8", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB9countersGfx7 = {
        {7, "CB9_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB9", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB9_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB9", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB9_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB9", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB9_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB9", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB10countersGfx7 = {
        {7, "CB10_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB10", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB10_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB10", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB10_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB10", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB10_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB10", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB11countersGfx7 = {
        {7, "CB11_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB11", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB11_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB11", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB11_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB11", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB11_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB11", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB12countersGfx7 = {
        {7, "CB12_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB12", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB12_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB12", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB12_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB12", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB12_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB12", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB13countersGfx7 = {
        {7, "CB13_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB13", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB13_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB13", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB13_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB13", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB13_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB13", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB14countersGfx7 = {
        {7, "CB14_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB14", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB14_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB14", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB14_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB14", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB14_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB14", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> CB15countersGfx7 = {
        {7, "CB15_CB_PERF_SEL_DRAWN_QUAD_FRAGMENT", "CB15", "This is the number of drawn quad fragments. Use CB_PERF_SEL_DRAWN_BUSY as denominator to get per clock rates. Filtering using CB_PERFCOUNTER_FILTER fields has an effect in this mode.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {117, "CB15_CB_PERF_SEL_CC_MC_WRITE_REQUEST", "CB15", "Number of 32-byte color mc write requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {127, "CB15_CB_PERF_SEL_CC_MC_READ_REQUEST", "CB15", "Number of 32-byte color mc read requests. Color does not make 32-byte requests, so the counter will report the equivalent number of 32-byte requests.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {161, "CB15_CB_PERF_SEL_EXPORT_32_ABGR_QUAD_FRAGMENT", "CB15", "Number of EXPORT_32_ABGR quad fragments. It takes two clocks to send the src color data for these.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB0countersGfx7 = {
        {4, "DB0_DB_PERF_SEL_SC_DB_TILE_TILES", "DB0", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB0_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB0", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB0_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB0", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB0_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB0", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB0_DB_PERF_SEL_TILE_RD_SENDS", "DB0", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB0_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB0", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB0_DB_PERF_SEL_TILE_WR_SENDS", "DB0", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB0_DB_PERF_SEL_QUAD_WR_SENDS", "DB0", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB0_DB_PERF_SEL_OP_PIPE_BUSY", "DB0", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB0_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB0", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB0_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB0", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB0_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB0", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB0_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB0", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB0_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB0", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB0_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB0", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB1countersGfx7 = {
        {4, "DB1_DB_PERF_SEL_SC_DB_TILE_TILES", "DB1", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB1_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB1", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB1_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB1", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB1_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB1", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB1_DB_PERF_SEL_TILE_RD_SENDS", "DB1", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB1_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB1", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB1_DB_PERF_SEL_TILE_WR_SENDS", "DB1", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB1_DB_PERF_SEL_QUAD_WR_SENDS", "DB1", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB1_DB_PERF_SEL_OP_PIPE_BUSY", "DB1", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB1_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB1", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB1_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB1", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB1_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB1", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB1_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB1", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB1_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB1", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB1_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB1", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB2countersGfx7 = {
        {4, "DB2_DB_PERF_SEL_SC_DB_TILE_TILES", "DB2", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB2_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB2", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB2_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB2", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB2_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB2", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB2_DB_PERF_SEL_TILE_RD_SENDS", "DB2", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB2_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB2", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB2_DB_PERF_SEL_TILE_WR_SENDS", "DB2", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB2_DB_PERF_SEL_QUAD_WR_SENDS", "DB2", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB2_DB_PERF_SEL_OP_PIPE_BUSY", "DB2", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB2_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB2", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB2_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB2", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB2_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB2", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB2_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB2", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB2_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB2", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB2_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB2", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB3countersGfx7 = {
        {4, "DB3_DB_PERF_SEL_SC_DB_TILE_TILES", "DB3", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB3_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB3", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB3_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB3", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB3_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB3", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB3_DB_PERF_SEL_TILE_RD_SENDS", "DB3", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB3_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB3", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB3_DB_PERF_SEL_TILE_WR_SENDS", "DB3", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB3_DB_PERF_SEL_QUAD_WR_SENDS", "DB3", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB3_DB_PERF_SEL_OP_PIPE_BUSY", "DB3", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB3_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB3", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB3_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB3", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB3_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB3", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB3_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB3", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB3_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB3", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB3_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB3", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB4countersGfx7 = {
        {4, "DB4_DB_PERF_SEL_SC_DB_TILE_TILES", "DB4", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB4_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB4", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB4_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB4", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB4_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB4", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB4_DB_PERF_SEL_TILE_RD_SENDS", "DB4", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB4_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB4", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB4_DB_PERF_SEL_TILE_WR_SENDS", "DB4", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB4_DB_PERF_SEL_QUAD_WR_SENDS", "DB4", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB4_DB_PERF_SEL_OP_PIPE_BUSY", "DB4", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB4_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB4", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB4_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB4", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB4_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB4", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB4_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB4", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB4_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB4", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB4_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB4", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB5countersGfx7 = {
        {4, "DB5_DB_PERF_SEL_SC_DB_TILE_TILES", "DB5", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB5_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB5", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB5_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB5", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB5_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB5", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB5_DB_PERF_SEL_TILE_RD_SENDS", "DB5", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB5_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB5", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB5_DB_PERF_SEL_TILE_WR_SENDS", "DB5", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB5_DB_PERF_SEL_QUAD_WR_SENDS", "DB5", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB5_DB_PERF_SEL_OP_PIPE_BUSY", "DB5", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB5_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB5", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB5_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB5", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB5_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB5", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB5_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB5", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB5_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB5", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB5_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB5", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB6countersGfx7 = {
        {4, "DB6_DB_PERF_SEL_SC_DB_TILE_TILES", "DB6", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB6_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB6", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB6_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB6", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB6_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB6", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB6_DB_PERF_SEL_TILE_RD_SENDS", "DB6", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB6_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB6", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB6_DB_PERF_SEL_TILE_WR_SENDS", "DB6", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB6_DB_PERF_SEL_QUAD_WR_SENDS", "DB6", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB6_DB_PERF_SEL_OP_PIPE_BUSY", "DB6", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB6_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB6", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB6_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB6", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB6_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB6", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB6_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB6", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB6_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB6", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB6_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB6", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB7countersGfx7 = {
        {4, "DB7_DB_PERF_SEL_SC_DB_TILE_TILES", "DB7", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB7_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB7", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB7_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB7", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB7_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB7", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB7_DB_PERF_SEL_TILE_RD_SENDS", "DB7", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB7_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB7", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB7_DB_PERF_SEL_TILE_WR_SENDS", "DB7", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB7_DB_PERF_SEL_QUAD_WR_SENDS", "DB7", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB7_DB_PERF_SEL_OP_PIPE_BUSY", "DB7", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB7_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB7", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB7_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB7", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB7_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB7", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB7_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB7", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB7_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB7", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB7_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB7", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB8countersGfx7 = {
        {4, "DB8_DB_PERF_SEL_SC_DB_TILE_TILES", "DB8", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB8_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB8", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB8_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB8", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB8_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB8", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB8_DB_PERF_SEL_TILE_RD_SENDS", "DB8", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB8_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB8", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB8_DB_PERF_SEL_TILE_WR_SENDS", "DB8", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB8_DB_PERF_SEL_QUAD_WR_SENDS", "DB8", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB8_DB_PERF_SEL_OP_PIPE_BUSY", "DB8", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB8_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB8", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB8_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB8", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB8_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB8", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB8_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB8", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB8_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB8", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB8_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB8", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB9countersGfx7 = {
        {4, "DB9_DB_PERF_SEL_SC_DB_TILE_TILES", "DB9", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB9_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB9", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB9_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB9", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB9_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB9", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB9_DB_PERF_SEL_TILE_RD_SENDS", "DB9", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB9_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB9", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB9_DB_PERF_SEL_TILE_WR_SENDS", "DB9", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB9_DB_PERF_SEL_QUAD_WR_SENDS", "DB9", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB9_DB_PERF_SEL_OP_PIPE_BUSY", "DB9", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB9_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB9", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB9_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB9", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB9_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB9", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB9_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB9", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB9_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB9", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB9_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB9", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB10countersGfx7 = {
        {4, "DB10_DB_PERF_SEL_SC_DB_TILE_TILES", "DB10", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB10_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB10", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB10_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB10", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB10_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB10", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB10_DB_PERF_SEL_TILE_RD_SENDS", "DB10", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB10_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB10", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB10_DB_PERF_SEL_TILE_WR_SENDS", "DB10", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB10_DB_PERF_SEL_QUAD_WR_SENDS", "DB10", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB10_DB_PERF_SEL_OP_PIPE_BUSY", "DB10", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB10_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB10", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB10_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB10", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB10_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB10", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB10_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB10", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB10_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB10", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB10_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB10", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB11countersGfx7 = {
        {4, "DB11_DB_PERF_SEL_SC_DB_TILE_TILES", "DB11", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB11_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB11", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB11_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB11", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB11_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB11", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB11_DB_PERF_SEL_TILE_RD_SENDS", "DB11", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB11_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB11", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB11_DB_PERF_SEL_TILE_WR_SENDS", "DB11", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB11_DB_PERF_SEL_QUAD_WR_SENDS", "DB11", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB11_DB_PERF_SEL_OP_PIPE_BUSY", "DB11", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB11_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB11", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB11_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB11", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB11_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB11", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB11_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB11", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB11_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB11", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB11_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB11", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB12countersGfx7 = {
        {4, "DB12_DB_PERF_SEL_SC_DB_TILE_TILES", "DB12", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB12_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB12", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB12_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB12", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB12_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB12", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB12_DB_PERF_SEL_TILE_RD_SENDS", "DB12", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB12_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB12", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB12_DB_PERF_SEL_TILE_WR_SENDS", "DB12", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB12_DB_PERF_SEL_QUAD_WR_SENDS", "DB12", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB12_DB_PERF_SEL_OP_PIPE_BUSY", "DB12", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB12_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB12", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB12_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB12", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB12_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB12", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB12_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB12", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB12_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB12", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB12_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB12", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB13countersGfx7 = {
        {4, "DB13_DB_PERF_SEL_SC_DB_TILE_TILES", "DB13", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB13_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB13", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB13_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB13", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB13_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB13", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB13_DB_PERF_SEL_TILE_RD_SENDS", "DB13", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB13_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB13", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB13_DB_PERF_SEL_TILE_WR_SENDS", "DB13", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB13_DB_PERF_SEL_QUAD_WR_SENDS", "DB13", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB13_DB_PERF_SEL_OP_PIPE_BUSY", "DB13", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB13_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB13", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB13_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB13", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB13_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB13", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB13_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB13", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB13_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB13", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB13_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB13", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB14countersGfx7 = {
        {4, "DB14_DB_PERF_SEL_SC_DB_TILE_TILES", "DB14", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB14_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB14", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB14_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB14", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB14_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB14", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB14_DB_PERF_SEL_TILE_RD_SENDS", "DB14", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB14_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB14", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB14_DB_PERF_SEL_TILE_WR_SENDS", "DB14", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB14_DB_PERF_SEL_QUAD_WR_SENDS", "DB14", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB14_DB_PERF_SEL_OP_PIPE_BUSY", "DB14", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB14_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB14", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB14_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB14", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB14_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB14", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB14_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB14", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB14_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB14", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB14_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB14", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> DB15countersGfx7 = {
        {4, "DB15_DB_PERF_SEL_SC_DB_TILE_TILES", "DB15", "Tiles sent over interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {15, "DB15_DB_PERF_SEL_DB_SC_TILE_CULLED", "DB15", "Tiles culled in total", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "DB15_DB_PERF_SEL_SC_DB_QUAD_KILLED_TILES", "DB15", "Number of detail killed tiles", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {46, "DB15_DB_PERF_SEL_DB_CB_LQUAD_STALLS", "DB15", "Cycles Interface is stalled", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "DB15_DB_PERF_SEL_TILE_RD_SENDS", "DB15", "HTile reads. Each is 256B", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "DB15_DB_PERF_SEL_QUAD_RD_32BYTE_REQS", "DB15", "Number of 32 Byte quad read requests", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {60, "DB15_DB_PERF_SEL_TILE_WR_SENDS", "DB15", "32 Byte HTile writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {63, "DB15_DB_PERF_SEL_QUAD_WR_SENDS", "DB15", "Cycles quad is sending write requests to the memory interface block of the DB", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {144, "DB15_DB_PERF_SEL_OP_PIPE_BUSY", "DB15", "Cycles the quad OP pipe of the DB is busy (including memory fetches, but not initial startup)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {174, "DB15_DB_PERF_SEL_POSTZ_SAMPLES_PASSING_Z", "DB15", "Samples passing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {175, "DB15_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_Z", "DB15", "Samples failing Z test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {176, "DB15_DB_PERF_SEL_POSTZ_SAMPLES_FAILING_S", "DB15", "Samples failing Stencil test during a PostZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {177, "DB15_DB_PERF_SEL_PREZ_SAMPLES_PASSING_Z", "DB15", "Samples passing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {178, "DB15_DB_PERF_SEL_PREZ_SAMPLES_FAILING_Z", "DB15", "Samples failing Z test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {179, "DB15_DB_PERF_SEL_PREZ_SAMPLES_FAILING_S", "DB15", "Samples failing Stencil test during a PreZ pass", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> GRBMcountersGfx7 = {
        {0, "GRBM_GRBM_PERF_SEL_COUNT", "GRBM", "Tie High - Count Number of Clocks", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GRBM_GRBM_PERF_SEL_GUI_ACTIVE", "GRBM", "The GUI is Active", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> PA_SU0countersGfx7 = {
        {8, "PA_SU0_PERF_PAPC_PA_INPUT_PRIM", "PA_SU0", "PERF_PAPC_PA_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "PA_SU0_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU0", "PERF_PAPC_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {21, "PA_SU0_PERF_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU0", "PERF_PAPC_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "PA_SU0_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU0", "PERF_PAPC_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "PA_SU0_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU0", "PERF_PAPC_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {56, "PA_SU0_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU0", "PERF_PAPC_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "PA_SU0_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU0", "PERF_PAPC_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "PA_SU0_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU0", "PERF_PAPC_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {62, "PA_SU0_PERF_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU0", "PERF_PAPC_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "PA_SU0_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU0", "PERF_PAPC_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {74, "PA_SU0_PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU0", "PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "PA_SU0_PERF_PAPC_CLIP_BUSY", "PA_SU0", "PERF_PAPC_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {109, "PA_SU0_PERF_PAPC_SU_STALLED_SC", "PA_SU0", "PERF_PAPC_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> PA_SU1countersGfx7 = {
        {8, "PA_SU1_PERF_PAPC_PA_INPUT_PRIM", "PA_SU1", "PERF_PAPC_PA_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "PA_SU1_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU1", "PERF_PAPC_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {21, "PA_SU1_PERF_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU1", "PERF_PAPC_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "PA_SU1_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU1", "PERF_PAPC_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "PA_SU1_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU1", "PERF_PAPC_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {56, "PA_SU1_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU1", "PERF_PAPC_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "PA_SU1_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU1", "PERF_PAPC_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "PA_SU1_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU1", "PERF_PAPC_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {62, "PA_SU1_PERF_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU1", "PERF_PAPC_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "PA_SU1_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU1", "PERF_PAPC_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {74, "PA_SU1_PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU1", "PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "PA_SU1_PERF_PAPC_CLIP_BUSY", "PA_SU1", "PERF_PAPC_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {109, "PA_SU1_PERF_PAPC_SU_STALLED_SC", "PA_SU1", "PERF_PAPC_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> PA_SU2countersGfx7 = {
        {8, "PA_SU2_PERF_PAPC_PA_INPUT_PRIM", "PA_SU2", "PERF_PAPC_PA_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "PA_SU2_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU2", "PERF_PAPC_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {21, "PA_SU2_PERF_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU2", "PERF_PAPC_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "PA_SU2_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU2", "PERF_PAPC_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "PA_SU2_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU2", "PERF_PAPC_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {56, "PA_SU2_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU2", "PERF_PAPC_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "PA_SU2_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU2", "PERF_PAPC_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "PA_SU2_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU2", "PERF_PAPC_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {62, "PA_SU2_PERF_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU2", "PERF_PAPC_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "PA_SU2_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU2", "PERF_PAPC_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {74, "PA_SU2_PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU2", "PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "PA_SU2_PERF_PAPC_CLIP_BUSY", "PA_SU2", "PERF_PAPC_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {109, "PA_SU2_PERF_PAPC_SU_STALLED_SC", "PA_SU2", "PERF_PAPC_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> PA_SU3countersGfx7 = {
        {8, "PA_SU3_PERF_PAPC_PA_INPUT_PRIM", "PA_SU3", "PERF_PAPC_PA_INPUT_PRIM Number of Primitives input to PA; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "PA_SU3_PERF_PAPC_CLPR_CULL_PRIM", "PA_SU3", "PERF_PAPC_CLPR_CULL_PRIM Number of Prims Culled by Clipper for VV, UCP, VTX_KILL, VTX_NAN; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; combined with _CLPR_VVUCP_CULL_PRIM , _CLPR_VV_CULL_PRIM, _VV_CULL_PRIM ,_UCP_CULL_PRIM, _VTX_KILL_CULL_PRIM, _VTX_NAN_CULL_PRIM", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {21, "PA_SU3_PERF_PAPC_CLPR_VVUCP_CLIP_PRIM", "PA_SU3", "PERF_PAPC_CLPR_VVUCP_CLIP_PRIM Number of Prims Clipped by Clipper for VV and/or UCP; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "PA_SU3_PERF_PAPC_SU_ZERO_AREA_CULL_PRIM", "PA_SU3", "PERF_PAPC_SU_ZERO_AREA_CULL_PRIM Number of primitives culled due to zero area; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {55, "PA_SU3_PERF_PAPC_SU_BACK_FACE_CULL_PRIM", "PA_SU3", "PERF_PAPC_SU_BACK_FACE_CULL_PRIM Number of back-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {56, "PA_SU3_PERF_PAPC_SU_FRONT_FACE_CULL_PRIM", "PA_SU3", "PERF_PAPC_SU_FRONT_FACE_CULL_PRIM Number of front-face primitives culled due to facedness; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {57, "PA_SU3_PERF_PAPC_SU_POLYMODE_FACE_CULL", "PA_SU3", "PERF_PAPC_SU_POLYMODE_FACE_CULL Number of polymode cull-determination primitives culled; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "PA_SU3_PERF_PAPC_SU_OUTPUT_PRIM", "PA_SU3", "PERF_PAPC_SU_OUTPUT_PRIM Number of primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {62, "PA_SU3_PERF_PAPC_SU_OUTPUT_CLIP_PRIM", "PA_SU3", "PERF_PAPC_SU_OUTPUT_CLIP_PRIM Number of clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {73, "PA_SU3_PERF_PAPC_SU_OUTPUT_PRIM_DUAL", "PA_SU3", "PERF_PAPC_SU_OUTPUT_PRIM_DUAL Number of dual gradient primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {74, "PA_SU3_PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL", "PA_SU3", "PERF_PAPC_SU_OUTPUT_CLIP_PRIM_DUAL Number of dual gradient clipped primitives output from the Setup block; increment rate-one per clock ; range-1/clk;it does not indicate bad performance; no bottleneck detection;all instances report the same result; no combinations", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "PA_SU3_PERF_PAPC_CLIP_BUSY", "PA_SU3", "PERF_PAPC_CLIP_BUSY Number of clocks Clip is Busy; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result; can be used to detect bottlenecks in combination with other signals", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {109, "PA_SU3_PERF_PAPC_SU_STALLED_SC", "PA_SU3", "PERF_PAPC_SU_STALLED_SC Number of clocks Setup is stalled by SC; range-1/clk;it can potentially be used to detect bad performance;all instances report the same result", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> PA_SC0countersGfx7 = {
        {163, "PA_SC0_SC_QZ0_QUAD_COUNT", "PA_SC0", "SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {164, "PA_SC0_SC_QZ1_QUAD_COUNT", "PA_SC0", "SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {165, "PA_SC0_SC_QZ2_QUAD_COUNT", "PA_SC0", "SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {166, "PA_SC0_SC_QZ3_QUAD_COUNT", "PA_SC0", "SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {239, "PA_SC0_SC_P0_HIZ_QUAD_COUNT", "PA_SC0", "SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {240, "PA_SC0_SC_P1_HIZ_QUAD_COUNT", "PA_SC0", "SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {241, "PA_SC0_SC_P2_HIZ_QUAD_COUNT", "PA_SC0", "SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {242, "PA_SC0_SC_P3_HIZ_QUAD_COUNT", "PA_SC0", "SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {263, "PA_SC0_SC_EARLYZ_QUAD_COUNT", "PA_SC0", "SC_EARLYZ_QUAD_COUNT total quads surviving early-z", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> PA_SC1countersGfx7 = {
        {163, "PA_SC1_SC_QZ0_QUAD_COUNT", "PA_SC1", "SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {164, "PA_SC1_SC_QZ1_QUAD_COUNT", "PA_SC1", "SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {165, "PA_SC1_SC_QZ2_QUAD_COUNT", "PA_SC1", "SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {166, "PA_SC1_SC_QZ3_QUAD_COUNT", "PA_SC1", "SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {239, "PA_SC1_SC_P0_HIZ_QUAD_COUNT", "PA_SC1", "SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {240, "PA_SC1_SC_P1_HIZ_QUAD_COUNT", "PA_SC1", "SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {241, "PA_SC1_SC_P2_HIZ_QUAD_COUNT", "PA_SC1", "SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {242, "PA_SC1_SC_P3_HIZ_QUAD_COUNT", "PA_SC1", "SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {263, "PA_SC1_SC_EARLYZ_QUAD_COUNT", "PA_SC1", "SC_EARLYZ_QUAD_COUNT total quads surviving early-z", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> PA_SC2countersGfx7 = {
        {163, "PA_SC2_SC_QZ0_QUAD_COUNT", "PA_SC2", "SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {164, "PA_SC2_SC_QZ1_QUAD_COUNT", "PA_SC2", "SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {165, "PA_SC2_SC_QZ2_QUAD_COUNT", "PA_SC2", "SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {166, "PA_SC2_SC_QZ3_QUAD_COUNT", "PA_SC2", "SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {239, "PA_SC2_SC_P0_HIZ_QUAD_COUNT", "PA_SC2", "SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {240, "PA_SC2_SC_P1_HIZ_QUAD_COUNT", "PA_SC2", "SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {241, "PA_SC2_SC_P2_HIZ_QUAD_COUNT", "PA_SC2", "SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {242, "PA_SC2_SC_P3_HIZ_QUAD_COUNT", "PA_SC2", "SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {263, "PA_SC2_SC_EARLYZ_QUAD_COUNT", "PA_SC2", "SC_EARLYZ_QUAD_COUNT total quads surviving early-z", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> PA_SC3countersGfx7 = {
        {163, "PA_SC3_SC_QZ0_QUAD_COUNT", "PA_SC3", "SC_QZ0_QUAD_COUNT quad count; quad-z pipe 0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {164, "PA_SC3_SC_QZ1_QUAD_COUNT", "PA_SC3", "SC_QZ1_QUAD_COUNT quad count; quad-z pipe 1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {165, "PA_SC3_SC_QZ2_QUAD_COUNT", "PA_SC3", "SC_QZ2_QUAD_COUNT quad count; quad-z pipe 2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {166, "PA_SC3_SC_QZ3_QUAD_COUNT", "PA_SC3", "SC_QZ3_QUAD_COUNT quad count; quad-z pipe 3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {239, "PA_SC3_SC_P0_HIZ_QUAD_COUNT", "PA_SC3", "SC_P0_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {240, "PA_SC3_SC_P1_HIZ_QUAD_COUNT", "PA_SC3", "SC_P1_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {241, "PA_SC3_SC_P2_HIZ_QUAD_COUNT", "PA_SC3", "SC_P2_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {242, "PA_SC3_SC_P3_HIZ_QUAD_COUNT", "PA_SC3", "SC_P3_HIZ_QUAD_COUNT total quads surviving hi-z; db pipe 3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {263, "PA_SC3_SC_EARLYZ_QUAD_COUNT", "PA_SC3", "SC_EARLYZ_QUAD_COUNT total quads surviving early-z", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SX0countersGfx7 = {
        {12, "SX0_SX_PERF_SEL_DB0_PIXELS", "SX0", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX0_SX_PERF_SEL_DB0_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX0_SX_PERF_SEL_DB1_PIXELS", "SX0", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX0_SX_PERF_SEL_DB1_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX0_SX_PERF_SEL_DB2_PIXELS", "SX0", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX0_SX_PERF_SEL_DB2_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX0_SX_PERF_SEL_DB3_PIXELS", "SX0", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX0_SX_PERF_SEL_DB3_PIXEL_STALL", "SX0", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SX1countersGfx7 = {
        {12, "SX1_SX_PERF_SEL_DB0_PIXELS", "SX1", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX1_SX_PERF_SEL_DB0_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX1_SX_PERF_SEL_DB1_PIXELS", "SX1", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX1_SX_PERF_SEL_DB1_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX1_SX_PERF_SEL_DB2_PIXELS", "SX1", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX1_SX_PERF_SEL_DB2_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX1_SX_PERF_SEL_DB3_PIXELS", "SX1", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX1_SX_PERF_SEL_DB3_PIXEL_STALL", "SX1", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SX2countersGfx7 = {
        {12, "SX2_SX_PERF_SEL_DB0_PIXELS", "SX2", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX2_SX_PERF_SEL_DB0_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX2_SX_PERF_SEL_DB1_PIXELS", "SX2", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX2_SX_PERF_SEL_DB1_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX2_SX_PERF_SEL_DB2_PIXELS", "SX2", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX2_SX_PERF_SEL_DB2_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX2_SX_PERF_SEL_DB3_PIXELS", "SX2", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX2_SX_PERF_SEL_DB3_PIXEL_STALL", "SX2", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SX3countersGfx7 = {
        {12, "SX3_SX_PERF_SEL_DB0_PIXELS", "SX3", "Number of pixels sent to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SX3_SX_PERF_SEL_DB0_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB0", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SX3_SX_PERF_SEL_DB1_PIXELS", "SX3", "Number of pixels sent to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "SX3_SX_PERF_SEL_DB1_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB1", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {22, "SX3_SX_PERF_SEL_DB2_PIXELS", "SX3", "Number of pixels sent to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "SX3_SX_PERF_SEL_DB2_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB2", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SX3_SX_PERF_SEL_DB3_PIXELS", "SX3", "Number of pixels sent to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {29, "SX3_SX_PERF_SEL_DB3_PIXEL_STALL", "SX3", "Number of cycles where pixel traffic is stalled due to the DB3", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SPI0countersGfx7 = {
        {1, "SPI0_SPI_PERF_VS_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {10, "SPI0_SPI_PERF_VS_WAVE", "SPI0", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SPI0_SPI_PERF_GS_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SPI0_SPI_PERF_GS_WAVE", "SPI0", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SPI0_SPI_PERF_ES_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SPI0_SPI_PERF_ES_WAVE", "SPI0", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {38, "SPI0_SPI_PERF_HS_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SPI0_SPI_PERF_HS_WAVE", "SPI0", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "SPI0_SPI_PERF_LS_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SPI0_SPI_PERF_LS_WAVE", "SPI0", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {58, "SPI0_SPI_PERF_CSG_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {59, "SPI0_SPI_PERF_CSG_NUM_THREADGROUPS", "SPI0", "Number of threadgroups launched", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {62, "SPI0_SPI_PERF_CSG_WAVE", "SPI0", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SPI0_SPI_PERF_PS_CTL_BUSY", "SPI0", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {75, "SPI0_SPI_PERF_PS_CTL_WAVE", "SPI0", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SPI1countersGfx7 = {
        {1, "SPI1_SPI_PERF_VS_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {10, "SPI1_SPI_PERF_VS_WAVE", "SPI1", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SPI1_SPI_PERF_GS_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SPI1_SPI_PERF_GS_WAVE", "SPI1", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SPI1_SPI_PERF_ES_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SPI1_SPI_PERF_ES_WAVE", "SPI1", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {38, "SPI1_SPI_PERF_HS_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SPI1_SPI_PERF_HS_WAVE", "SPI1", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "SPI1_SPI_PERF_LS_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SPI1_SPI_PERF_LS_WAVE", "SPI1", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {58, "SPI1_SPI_PERF_CSG_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {59, "SPI1_SPI_PERF_CSG_NUM_THREADGROUPS", "SPI1", "Number of threadgroups launched", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {62, "SPI1_SPI_PERF_CSG_WAVE", "SPI1", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SPI1_SPI_PERF_PS_CTL_BUSY", "SPI1", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {75, "SPI1_SPI_PERF_PS_CTL_WAVE", "SPI1", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SPI2countersGfx7 = {
        {1, "SPI2_SPI_PERF_VS_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {10, "SPI2_SPI_PERF_VS_WAVE", "SPI2", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SPI2_SPI_PERF_GS_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SPI2_SPI_PERF_GS_WAVE", "SPI2", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SPI2_SPI_PERF_ES_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SPI2_SPI_PERF_ES_WAVE", "SPI2", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {38, "SPI2_SPI_PERF_HS_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SPI2_SPI_PERF_HS_WAVE", "SPI2", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "SPI2_SPI_PERF_LS_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SPI2_SPI_PERF_LS_WAVE", "SPI2", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {58, "SPI2_SPI_PERF_CSG_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {59, "SPI2_SPI_PERF_CSG_NUM_THREADGROUPS", "SPI2", "Number of threadgroups launched", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {62, "SPI2_SPI_PERF_CSG_WAVE", "SPI2", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SPI2_SPI_PERF_PS_CTL_BUSY", "SPI2", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {75, "SPI2_SPI_PERF_PS_CTL_WAVE", "SPI2", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SPI3countersGfx7 = {
        {1, "SPI3_SPI_PERF_VS_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {10, "SPI3_SPI_PERF_VS_WAVE", "SPI3", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {17, "SPI3_SPI_PERF_GS_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "SPI3_SPI_PERF_GS_WAVE", "SPI3", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SPI3_SPI_PERF_ES_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SPI3_SPI_PERF_ES_WAVE", "SPI3", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {38, "SPI3_SPI_PERF_HS_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {44, "SPI3_SPI_PERF_HS_WAVE", "SPI3", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {48, "SPI3_SPI_PERF_LS_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {54, "SPI3_SPI_PERF_LS_WAVE", "SPI3", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {58, "SPI3_SPI_PERF_CSG_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {59, "SPI3_SPI_PERF_CSG_NUM_THREADGROUPS", "SPI3", "Number of threadgroups launched", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {62, "SPI3_SPI_PERF_CSG_WAVE", "SPI3", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "SPI3_SPI_PERF_PS_CTL_BUSY", "SPI3", "Number of clocks with outstanding waves (SPI or SH).", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {75, "SPI3_SPI_PERF_PS_CTL_WAVE", "SPI3", "Number of waves", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ0countersGfx7 = {
        {4, "SQ0_SQ_PERF_SEL_WAVES", "SQ0", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ0_SQ_PERF_SEL_ITEMS", "SQ0", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ0_SQ_PERF_SEL_INSTS_VALU", "SQ0", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ0_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ0", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ0_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ0", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ0_SQ_PERF_SEL_INSTS_SALU", "SQ0", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ0_SQ_PERF_SEL_INSTS_SMEM", "SQ0", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ0_SQ_PERF_SEL_INSTS_FLAT", "SQ0", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ0_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ0", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ0_SQ_PERF_SEL_INSTS_LDS", "SQ0", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ0_SQ_PERF_SEL_INSTS_GDS", "SQ0", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ0_SQ_PERF_SEL_WAIT_INST_LDS", "SQ0", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ0", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ0_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ0", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ0_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ0", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ0_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ0", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ1countersGfx7 = {
        {4, "SQ1_SQ_PERF_SEL_WAVES", "SQ1", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ1_SQ_PERF_SEL_ITEMS", "SQ1", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ1_SQ_PERF_SEL_INSTS_VALU", "SQ1", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ1_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ1", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ1_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ1", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ1_SQ_PERF_SEL_INSTS_SALU", "SQ1", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ1_SQ_PERF_SEL_INSTS_SMEM", "SQ1", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ1_SQ_PERF_SEL_INSTS_FLAT", "SQ1", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ1_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ1", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ1_SQ_PERF_SEL_INSTS_LDS", "SQ1", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ1_SQ_PERF_SEL_INSTS_GDS", "SQ1", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ1_SQ_PERF_SEL_WAIT_INST_LDS", "SQ1", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ1", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ1_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ1", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ1_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ1", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ1_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ1", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ2countersGfx7 = {
        {4, "SQ2_SQ_PERF_SEL_WAVES", "SQ2", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ2_SQ_PERF_SEL_ITEMS", "SQ2", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ2_SQ_PERF_SEL_INSTS_VALU", "SQ2", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ2_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ2", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ2_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ2", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ2_SQ_PERF_SEL_INSTS_SALU", "SQ2", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ2_SQ_PERF_SEL_INSTS_SMEM", "SQ2", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ2_SQ_PERF_SEL_INSTS_FLAT", "SQ2", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ2_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ2", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ2_SQ_PERF_SEL_INSTS_LDS", "SQ2", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ2_SQ_PERF_SEL_INSTS_GDS", "SQ2", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ2_SQ_PERF_SEL_WAIT_INST_LDS", "SQ2", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ2", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ2_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ2", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ2_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ2", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ2_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ2", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ3countersGfx7 = {
        {4, "SQ3_SQ_PERF_SEL_WAVES", "SQ3", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ3_SQ_PERF_SEL_ITEMS", "SQ3", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ3_SQ_PERF_SEL_INSTS_VALU", "SQ3", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ3_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ3", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ3_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ3", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ3_SQ_PERF_SEL_INSTS_SALU", "SQ3", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ3_SQ_PERF_SEL_INSTS_SMEM", "SQ3", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ3_SQ_PERF_SEL_INSTS_FLAT", "SQ3", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ3_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ3", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ3_SQ_PERF_SEL_INSTS_LDS", "SQ3", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ3_SQ_PERF_SEL_INSTS_GDS", "SQ3", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ3_SQ_PERF_SEL_WAIT_INST_LDS", "SQ3", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ3", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ3_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ3", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ3_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ3", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ3_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ3", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_ES0countersGfx7 = {
        {4, "SQ_ES0_SQ_PERF_SEL_WAVES", "SQ_ES0", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_ES0_SQ_PERF_SEL_ITEMS", "SQ_ES0", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_ES0_SQ_PERF_SEL_INSTS_VALU", "SQ_ES0", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_ES0_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_ES0", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_ES0_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_ES0", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_ES0_SQ_PERF_SEL_INSTS_SALU", "SQ_ES0", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_ES0_SQ_PERF_SEL_INSTS_SMEM", "SQ_ES0", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_ES0_SQ_PERF_SEL_INSTS_FLAT", "SQ_ES0", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_ES0_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_ES0", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_ES0_SQ_PERF_SEL_INSTS_LDS", "SQ_ES0", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_ES0_SQ_PERF_SEL_INSTS_GDS", "SQ_ES0", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_ES0_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_ES0", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_ES0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_ES0", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_ES0_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_ES0", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_ES0_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_ES0", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_ES0_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_ES0", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_ES1countersGfx7 = {
        {4, "SQ_ES1_SQ_PERF_SEL_WAVES", "SQ_ES1", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_ES1_SQ_PERF_SEL_ITEMS", "SQ_ES1", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_ES1_SQ_PERF_SEL_INSTS_VALU", "SQ_ES1", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_ES1_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_ES1", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_ES1_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_ES1", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_ES1_SQ_PERF_SEL_INSTS_SALU", "SQ_ES1", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_ES1_SQ_PERF_SEL_INSTS_SMEM", "SQ_ES1", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_ES1_SQ_PERF_SEL_INSTS_FLAT", "SQ_ES1", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_ES1_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_ES1", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_ES1_SQ_PERF_SEL_INSTS_LDS", "SQ_ES1", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_ES1_SQ_PERF_SEL_INSTS_GDS", "SQ_ES1", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_ES1_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_ES1", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_ES1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_ES1", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_ES1_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_ES1", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_ES1_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_ES1", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_ES1_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_ES1", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_ES2countersGfx7 = {
        {4, "SQ_ES2_SQ_PERF_SEL_WAVES", "SQ_ES2", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_ES2_SQ_PERF_SEL_ITEMS", "SQ_ES2", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_ES2_SQ_PERF_SEL_INSTS_VALU", "SQ_ES2", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_ES2_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_ES2", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_ES2_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_ES2", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_ES2_SQ_PERF_SEL_INSTS_SALU", "SQ_ES2", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_ES2_SQ_PERF_SEL_INSTS_SMEM", "SQ_ES2", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_ES2_SQ_PERF_SEL_INSTS_FLAT", "SQ_ES2", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_ES2_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_ES2", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_ES2_SQ_PERF_SEL_INSTS_LDS", "SQ_ES2", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_ES2_SQ_PERF_SEL_INSTS_GDS", "SQ_ES2", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_ES2_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_ES2", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_ES2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_ES2", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_ES2_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_ES2", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_ES2_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_ES2", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_ES2_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_ES2", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_ES3countersGfx7 = {
        {4, "SQ_ES3_SQ_PERF_SEL_WAVES", "SQ_ES3", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_ES3_SQ_PERF_SEL_ITEMS", "SQ_ES3", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_ES3_SQ_PERF_SEL_INSTS_VALU", "SQ_ES3", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_ES3_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_ES3", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_ES3_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_ES3", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_ES3_SQ_PERF_SEL_INSTS_SALU", "SQ_ES3", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_ES3_SQ_PERF_SEL_INSTS_SMEM", "SQ_ES3", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_ES3_SQ_PERF_SEL_INSTS_FLAT", "SQ_ES3", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_ES3_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_ES3", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_ES3_SQ_PERF_SEL_INSTS_LDS", "SQ_ES3", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_ES3_SQ_PERF_SEL_INSTS_GDS", "SQ_ES3", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_ES3_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_ES3", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_ES3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_ES3", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_ES3_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_ES3", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_ES3_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_ES3", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_ES3_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_ES3", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_GS0countersGfx7 = {
        {4, "SQ_GS0_SQ_PERF_SEL_WAVES", "SQ_GS0", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_GS0_SQ_PERF_SEL_ITEMS", "SQ_GS0", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_GS0_SQ_PERF_SEL_INSTS_VALU", "SQ_GS0", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_GS0_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_GS0", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_GS0_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_GS0", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_GS0_SQ_PERF_SEL_INSTS_SALU", "SQ_GS0", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_GS0_SQ_PERF_SEL_INSTS_SMEM", "SQ_GS0", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_GS0_SQ_PERF_SEL_INSTS_FLAT", "SQ_GS0", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_GS0_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_GS0", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_GS0_SQ_PERF_SEL_INSTS_LDS", "SQ_GS0", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_GS0_SQ_PERF_SEL_INSTS_GDS", "SQ_GS0", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_GS0_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_GS0", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_GS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_GS0", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_GS0_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_GS0", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_GS0_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_GS0", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_GS0_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_GS0", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_GS1countersGfx7 = {
        {4, "SQ_GS1_SQ_PERF_SEL_WAVES", "SQ_GS1", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_GS1_SQ_PERF_SEL_ITEMS", "SQ_GS1", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_GS1_SQ_PERF_SEL_INSTS_VALU", "SQ_GS1", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_GS1_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_GS1", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_GS1_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_GS1", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_GS1_SQ_PERF_SEL_INSTS_SALU", "SQ_GS1", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_GS1_SQ_PERF_SEL_INSTS_SMEM", "SQ_GS1", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_GS1_SQ_PERF_SEL_INSTS_FLAT", "SQ_GS1", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_GS1_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_GS1", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_GS1_SQ_PERF_SEL_INSTS_LDS", "SQ_GS1", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_GS1_SQ_PERF_SEL_INSTS_GDS", "SQ_GS1", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_GS1_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_GS1", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_GS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_GS1", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_GS1_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_GS1", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_GS1_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_GS1", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_GS1_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_GS1", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_GS2countersGfx7 = {
        {4, "SQ_GS2_SQ_PERF_SEL_WAVES", "SQ_GS2", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_GS2_SQ_PERF_SEL_ITEMS", "SQ_GS2", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_GS2_SQ_PERF_SEL_INSTS_VALU", "SQ_GS2", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_GS2_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_GS2", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_GS2_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_GS2", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_GS2_SQ_PERF_SEL_INSTS_SALU", "SQ_GS2", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_GS2_SQ_PERF_SEL_INSTS_SMEM", "SQ_GS2", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_GS2_SQ_PERF_SEL_INSTS_FLAT", "SQ_GS2", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_GS2_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_GS2", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_GS2_SQ_PERF_SEL_INSTS_LDS", "SQ_GS2", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_GS2_SQ_PERF_SEL_INSTS_GDS", "SQ_GS2", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_GS2_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_GS2", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_GS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_GS2", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_GS2_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_GS2", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_GS2_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_GS2", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_GS2_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_GS2", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_GS3countersGfx7 = {
        {4, "SQ_GS3_SQ_PERF_SEL_WAVES", "SQ_GS3", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_GS3_SQ_PERF_SEL_ITEMS", "SQ_GS3", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_GS3_SQ_PERF_SEL_INSTS_VALU", "SQ_GS3", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_GS3_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_GS3", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_GS3_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_GS3", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_GS3_SQ_PERF_SEL_INSTS_SALU", "SQ_GS3", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_GS3_SQ_PERF_SEL_INSTS_SMEM", "SQ_GS3", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_GS3_SQ_PERF_SEL_INSTS_FLAT", "SQ_GS3", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_GS3_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_GS3", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_GS3_SQ_PERF_SEL_INSTS_LDS", "SQ_GS3", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_GS3_SQ_PERF_SEL_INSTS_GDS", "SQ_GS3", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_GS3_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_GS3", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_GS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_GS3", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_GS3_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_GS3", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_GS3_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_GS3", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_GS3_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_GS3", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_VS0countersGfx7 = {
        {4, "SQ_VS0_SQ_PERF_SEL_WAVES", "SQ_VS0", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_VS0_SQ_PERF_SEL_ITEMS", "SQ_VS0", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_VS0_SQ_PERF_SEL_INSTS_VALU", "SQ_VS0", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_VS0_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_VS0", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_VS0_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_VS0", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_VS0_SQ_PERF_SEL_INSTS_SALU", "SQ_VS0", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_VS0_SQ_PERF_SEL_INSTS_SMEM", "SQ_VS0", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_VS0_SQ_PERF_SEL_INSTS_FLAT", "SQ_VS0", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_VS0_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_VS0", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_VS0_SQ_PERF_SEL_INSTS_LDS", "SQ_VS0", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_VS0_SQ_PERF_SEL_INSTS_GDS", "SQ_VS0", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_VS0_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_VS0", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_VS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_VS0", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_VS0_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_VS0", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_VS0_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_VS0", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_VS0_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_VS0", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_VS1countersGfx7 = {
        {4, "SQ_VS1_SQ_PERF_SEL_WAVES", "SQ_VS1", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_VS1_SQ_PERF_SEL_ITEMS", "SQ_VS1", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_VS1_SQ_PERF_SEL_INSTS_VALU", "SQ_VS1", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_VS1_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_VS1", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_VS1_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_VS1", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_VS1_SQ_PERF_SEL_INSTS_SALU", "SQ_VS1", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_VS1_SQ_PERF_SEL_INSTS_SMEM", "SQ_VS1", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_VS1_SQ_PERF_SEL_INSTS_FLAT", "SQ_VS1", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_VS1_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_VS1", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_VS1_SQ_PERF_SEL_INSTS_LDS", "SQ_VS1", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_VS1_SQ_PERF_SEL_INSTS_GDS", "SQ_VS1", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_VS1_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_VS1", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_VS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_VS1", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_VS1_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_VS1", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_VS1_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_VS1", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_VS1_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_VS1", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_VS2countersGfx7 = {
        {4, "SQ_VS2_SQ_PERF_SEL_WAVES", "SQ_VS2", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_VS2_SQ_PERF_SEL_ITEMS", "SQ_VS2", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_VS2_SQ_PERF_SEL_INSTS_VALU", "SQ_VS2", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_VS2_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_VS2", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_VS2_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_VS2", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_VS2_SQ_PERF_SEL_INSTS_SALU", "SQ_VS2", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_VS2_SQ_PERF_SEL_INSTS_SMEM", "SQ_VS2", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_VS2_SQ_PERF_SEL_INSTS_FLAT", "SQ_VS2", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_VS2_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_VS2", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_VS2_SQ_PERF_SEL_INSTS_LDS", "SQ_VS2", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_VS2_SQ_PERF_SEL_INSTS_GDS", "SQ_VS2", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_VS2_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_VS2", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_VS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_VS2", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_VS2_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_VS2", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_VS2_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_VS2", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_VS2_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_VS2", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_VS3countersGfx7 = {
        {4, "SQ_VS3_SQ_PERF_SEL_WAVES", "SQ_VS3", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_VS3_SQ_PERF_SEL_ITEMS", "SQ_VS3", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_VS3_SQ_PERF_SEL_INSTS_VALU", "SQ_VS3", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_VS3_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_VS3", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_VS3_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_VS3", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_VS3_SQ_PERF_SEL_INSTS_SALU", "SQ_VS3", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_VS3_SQ_PERF_SEL_INSTS_SMEM", "SQ_VS3", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_VS3_SQ_PERF_SEL_INSTS_FLAT", "SQ_VS3", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_VS3_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_VS3", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_VS3_SQ_PERF_SEL_INSTS_LDS", "SQ_VS3", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_VS3_SQ_PERF_SEL_INSTS_GDS", "SQ_VS3", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_VS3_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_VS3", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_VS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_VS3", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_VS3_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_VS3", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_VS3_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_VS3", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_VS3_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_VS3", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_PS0countersGfx7 = {
        {4, "SQ_PS0_SQ_PERF_SEL_WAVES", "SQ_PS0", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_PS0_SQ_PERF_SEL_ITEMS", "SQ_PS0", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_PS0_SQ_PERF_SEL_INSTS_VALU", "SQ_PS0", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_PS0_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_PS0", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_PS0_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_PS0", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_PS0_SQ_PERF_SEL_INSTS_SALU", "SQ_PS0", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_PS0_SQ_PERF_SEL_INSTS_SMEM", "SQ_PS0", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_PS0_SQ_PERF_SEL_INSTS_FLAT", "SQ_PS0", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_PS0_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_PS0", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_PS0_SQ_PERF_SEL_INSTS_LDS", "SQ_PS0", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_PS0_SQ_PERF_SEL_INSTS_GDS", "SQ_PS0", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_PS0_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_PS0", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_PS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_PS0", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_PS0_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_PS0", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_PS0_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_PS0", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_PS0_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_PS0", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_PS1countersGfx7 = {
        {4, "SQ_PS1_SQ_PERF_SEL_WAVES", "SQ_PS1", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_PS1_SQ_PERF_SEL_ITEMS", "SQ_PS1", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_PS1_SQ_PERF_SEL_INSTS_VALU", "SQ_PS1", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_PS1_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_PS1", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_PS1_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_PS1", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_PS1_SQ_PERF_SEL_INSTS_SALU", "SQ_PS1", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_PS1_SQ_PERF_SEL_INSTS_SMEM", "SQ_PS1", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_PS1_SQ_PERF_SEL_INSTS_FLAT", "SQ_PS1", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_PS1_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_PS1", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_PS1_SQ_PERF_SEL_INSTS_LDS", "SQ_PS1", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_PS1_SQ_PERF_SEL_INSTS_GDS", "SQ_PS1", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_PS1_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_PS1", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_PS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_PS1", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_PS1_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_PS1", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_PS1_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_PS1", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_PS1_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_PS1", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_PS2countersGfx7 = {
        {4, "SQ_PS2_SQ_PERF_SEL_WAVES", "SQ_PS2", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_PS2_SQ_PERF_SEL_ITEMS", "SQ_PS2", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_PS2_SQ_PERF_SEL_INSTS_VALU", "SQ_PS2", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_PS2_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_PS2", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_PS2_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_PS2", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_PS2_SQ_PERF_SEL_INSTS_SALU", "SQ_PS2", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_PS2_SQ_PERF_SEL_INSTS_SMEM", "SQ_PS2", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_PS2_SQ_PERF_SEL_INSTS_FLAT", "SQ_PS2", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_PS2_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_PS2", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_PS2_SQ_PERF_SEL_INSTS_LDS", "SQ_PS2", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_PS2_SQ_PERF_SEL_INSTS_GDS", "SQ_PS2", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_PS2_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_PS2", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_PS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_PS2", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_PS2_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_PS2", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_PS2_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_PS2", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_PS2_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_PS2", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_PS3countersGfx7 = {
        {4, "SQ_PS3_SQ_PERF_SEL_WAVES", "SQ_PS3", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_PS3_SQ_PERF_SEL_ITEMS", "SQ_PS3", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_PS3_SQ_PERF_SEL_INSTS_VALU", "SQ_PS3", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_PS3_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_PS3", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_PS3_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_PS3", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_PS3_SQ_PERF_SEL_INSTS_SALU", "SQ_PS3", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_PS3_SQ_PERF_SEL_INSTS_SMEM", "SQ_PS3", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_PS3_SQ_PERF_SEL_INSTS_FLAT", "SQ_PS3", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_PS3_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_PS3", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_PS3_SQ_PERF_SEL_INSTS_LDS", "SQ_PS3", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_PS3_SQ_PERF_SEL_INSTS_GDS", "SQ_PS3", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_PS3_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_PS3", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_PS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_PS3", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_PS3_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_PS3", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_PS3_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_PS3", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_PS3_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_PS3", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_LS0countersGfx7 = {
        {4, "SQ_LS0_SQ_PERF_SEL_WAVES", "SQ_LS0", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_LS0_SQ_PERF_SEL_ITEMS", "SQ_LS0", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_LS0_SQ_PERF_SEL_INSTS_VALU", "SQ_LS0", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_LS0_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_LS0", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_LS0_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_LS0", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_LS0_SQ_PERF_SEL_INSTS_SALU", "SQ_LS0", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_LS0_SQ_PERF_SEL_INSTS_SMEM", "SQ_LS0", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_LS0_SQ_PERF_SEL_INSTS_FLAT", "SQ_LS0", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_LS0_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_LS0", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_LS0_SQ_PERF_SEL_INSTS_LDS", "SQ_LS0", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_LS0_SQ_PERF_SEL_INSTS_GDS", "SQ_LS0", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_LS0_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_LS0", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_LS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_LS0", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_LS0_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_LS0", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_LS0_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_LS0", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_LS0_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_LS0", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_LS1countersGfx7 = {
        {4, "SQ_LS1_SQ_PERF_SEL_WAVES", "SQ_LS1", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_LS1_SQ_PERF_SEL_ITEMS", "SQ_LS1", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_LS1_SQ_PERF_SEL_INSTS_VALU", "SQ_LS1", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_LS1_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_LS1", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_LS1_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_LS1", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_LS1_SQ_PERF_SEL_INSTS_SALU", "SQ_LS1", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_LS1_SQ_PERF_SEL_INSTS_SMEM", "SQ_LS1", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_LS1_SQ_PERF_SEL_INSTS_FLAT", "SQ_LS1", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_LS1_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_LS1", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_LS1_SQ_PERF_SEL_INSTS_LDS", "SQ_LS1", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_LS1_SQ_PERF_SEL_INSTS_GDS", "SQ_LS1", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_LS1_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_LS1", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_LS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_LS1", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_LS1_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_LS1", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_LS1_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_LS1", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_LS1_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_LS1", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_LS2countersGfx7 = {
        {4, "SQ_LS2_SQ_PERF_SEL_WAVES", "SQ_LS2", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_LS2_SQ_PERF_SEL_ITEMS", "SQ_LS2", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_LS2_SQ_PERF_SEL_INSTS_VALU", "SQ_LS2", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_LS2_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_LS2", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_LS2_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_LS2", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_LS2_SQ_PERF_SEL_INSTS_SALU", "SQ_LS2", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_LS2_SQ_PERF_SEL_INSTS_SMEM", "SQ_LS2", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_LS2_SQ_PERF_SEL_INSTS_FLAT", "SQ_LS2", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_LS2_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_LS2", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_LS2_SQ_PERF_SEL_INSTS_LDS", "SQ_LS2", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_LS2_SQ_PERF_SEL_INSTS_GDS", "SQ_LS2", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_LS2_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_LS2", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_LS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_LS2", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_LS2_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_LS2", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_LS2_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_LS2", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_LS2_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_LS2", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_LS3countersGfx7 = {
        {4, "SQ_LS3_SQ_PERF_SEL_WAVES", "SQ_LS3", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_LS3_SQ_PERF_SEL_ITEMS", "SQ_LS3", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_LS3_SQ_PERF_SEL_INSTS_VALU", "SQ_LS3", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_LS3_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_LS3", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_LS3_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_LS3", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_LS3_SQ_PERF_SEL_INSTS_SALU", "SQ_LS3", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_LS3_SQ_PERF_SEL_INSTS_SMEM", "SQ_LS3", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_LS3_SQ_PERF_SEL_INSTS_FLAT", "SQ_LS3", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_LS3_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_LS3", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_LS3_SQ_PERF_SEL_INSTS_LDS", "SQ_LS3", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_LS3_SQ_PERF_SEL_INSTS_GDS", "SQ_LS3", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_LS3_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_LS3", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_LS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_LS3", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_LS3_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_LS3", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_LS3_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_LS3", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_LS3_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_LS3", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_HS0countersGfx7 = {
        {4, "SQ_HS0_SQ_PERF_SEL_WAVES", "SQ_HS0", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_HS0_SQ_PERF_SEL_ITEMS", "SQ_HS0", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_HS0_SQ_PERF_SEL_INSTS_VALU", "SQ_HS0", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_HS0_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_HS0", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_HS0_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_HS0", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_HS0_SQ_PERF_SEL_INSTS_SALU", "SQ_HS0", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_HS0_SQ_PERF_SEL_INSTS_SMEM", "SQ_HS0", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_HS0_SQ_PERF_SEL_INSTS_FLAT", "SQ_HS0", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_HS0_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_HS0", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_HS0_SQ_PERF_SEL_INSTS_LDS", "SQ_HS0", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_HS0_SQ_PERF_SEL_INSTS_GDS", "SQ_HS0", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_HS0_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_HS0", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_HS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_HS0", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_HS0_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_HS0", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_HS0_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_HS0", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_HS0_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_HS0", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_HS1countersGfx7 = {
        {4, "SQ_HS1_SQ_PERF_SEL_WAVES", "SQ_HS1", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_HS1_SQ_PERF_SEL_ITEMS", "SQ_HS1", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_HS1_SQ_PERF_SEL_INSTS_VALU", "SQ_HS1", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_HS1_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_HS1", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_HS1_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_HS1", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_HS1_SQ_PERF_SEL_INSTS_SALU", "SQ_HS1", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_HS1_SQ_PERF_SEL_INSTS_SMEM", "SQ_HS1", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_HS1_SQ_PERF_SEL_INSTS_FLAT", "SQ_HS1", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_HS1_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_HS1", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_HS1_SQ_PERF_SEL_INSTS_LDS", "SQ_HS1", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_HS1_SQ_PERF_SEL_INSTS_GDS", "SQ_HS1", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_HS1_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_HS1", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_HS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_HS1", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_HS1_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_HS1", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_HS1_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_HS1", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_HS1_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_HS1", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_HS2countersGfx7 = {
        {4, "SQ_HS2_SQ_PERF_SEL_WAVES", "SQ_HS2", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_HS2_SQ_PERF_SEL_ITEMS", "SQ_HS2", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_HS2_SQ_PERF_SEL_INSTS_VALU", "SQ_HS2", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_HS2_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_HS2", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_HS2_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_HS2", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_HS2_SQ_PERF_SEL_INSTS_SALU", "SQ_HS2", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_HS2_SQ_PERF_SEL_INSTS_SMEM", "SQ_HS2", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_HS2_SQ_PERF_SEL_INSTS_FLAT", "SQ_HS2", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_HS2_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_HS2", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_HS2_SQ_PERF_SEL_INSTS_LDS", "SQ_HS2", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_HS2_SQ_PERF_SEL_INSTS_GDS", "SQ_HS2", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_HS2_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_HS2", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_HS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_HS2", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_HS2_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_HS2", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_HS2_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_HS2", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_HS2_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_HS2", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_HS3countersGfx7 = {
        {4, "SQ_HS3_SQ_PERF_SEL_WAVES", "SQ_HS3", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_HS3_SQ_PERF_SEL_ITEMS", "SQ_HS3", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_HS3_SQ_PERF_SEL_INSTS_VALU", "SQ_HS3", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_HS3_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_HS3", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_HS3_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_HS3", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_HS3_SQ_PERF_SEL_INSTS_SALU", "SQ_HS3", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_HS3_SQ_PERF_SEL_INSTS_SMEM", "SQ_HS3", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_HS3_SQ_PERF_SEL_INSTS_FLAT", "SQ_HS3", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_HS3_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_HS3", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_HS3_SQ_PERF_SEL_INSTS_LDS", "SQ_HS3", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_HS3_SQ_PERF_SEL_INSTS_GDS", "SQ_HS3", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_HS3_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_HS3", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_HS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_HS3", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_HS3_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_HS3", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_HS3_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_HS3", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_HS3_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_HS3", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_CS0countersGfx7 = {
        {4, "SQ_CS0_SQ_PERF_SEL_WAVES", "SQ_CS0", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_CS0_SQ_PERF_SEL_ITEMS", "SQ_CS0", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_CS0_SQ_PERF_SEL_INSTS_VALU", "SQ_CS0", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_CS0_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_CS0", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_CS0_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_CS0", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_CS0_SQ_PERF_SEL_INSTS_SALU", "SQ_CS0", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_CS0_SQ_PERF_SEL_INSTS_SMEM", "SQ_CS0", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_CS0_SQ_PERF_SEL_INSTS_FLAT", "SQ_CS0", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_CS0_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_CS0", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_CS0_SQ_PERF_SEL_INSTS_LDS", "SQ_CS0", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_CS0_SQ_PERF_SEL_INSTS_GDS", "SQ_CS0", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_CS0_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_CS0", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_CS0_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_CS0", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_CS0_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_CS0", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_CS0_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_CS0", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_CS0_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_CS0", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_CS1countersGfx7 = {
        {4, "SQ_CS1_SQ_PERF_SEL_WAVES", "SQ_CS1", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_CS1_SQ_PERF_SEL_ITEMS", "SQ_CS1", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_CS1_SQ_PERF_SEL_INSTS_VALU", "SQ_CS1", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_CS1_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_CS1", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_CS1_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_CS1", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_CS1_SQ_PERF_SEL_INSTS_SALU", "SQ_CS1", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_CS1_SQ_PERF_SEL_INSTS_SMEM", "SQ_CS1", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_CS1_SQ_PERF_SEL_INSTS_FLAT", "SQ_CS1", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_CS1_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_CS1", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_CS1_SQ_PERF_SEL_INSTS_LDS", "SQ_CS1", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_CS1_SQ_PERF_SEL_INSTS_GDS", "SQ_CS1", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_CS1_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_CS1", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_CS1_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_CS1", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_CS1_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_CS1", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_CS1_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_CS1", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_CS1_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_CS1", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_CS2countersGfx7 = {
        {4, "SQ_CS2_SQ_PERF_SEL_WAVES", "SQ_CS2", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_CS2_SQ_PERF_SEL_ITEMS", "SQ_CS2", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_CS2_SQ_PERF_SEL_INSTS_VALU", "SQ_CS2", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_CS2_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_CS2", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_CS2_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_CS2", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_CS2_SQ_PERF_SEL_INSTS_SALU", "SQ_CS2", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_CS2_SQ_PERF_SEL_INSTS_SMEM", "SQ_CS2", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_CS2_SQ_PERF_SEL_INSTS_FLAT", "SQ_CS2", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_CS2_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_CS2", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_CS2_SQ_PERF_SEL_INSTS_LDS", "SQ_CS2", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_CS2_SQ_PERF_SEL_INSTS_GDS", "SQ_CS2", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_CS2_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_CS2", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_CS2_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_CS2", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_CS2_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_CS2", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_CS2_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_CS2", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_CS2_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_CS2", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> SQ_CS3countersGfx7 = {
        {4, "SQ_CS3_SQ_PERF_SEL_WAVES", "SQ_CS3", "Count number of waves sent to SQs. (per-simd, emulated, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {14, "SQ_CS3_SQ_PERF_SEL_ITEMS", "SQ_CS3", "Number of valid items per wave. (per-simd, global)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {26, "SQ_CS3_SQ_PERF_SEL_INSTS_VALU", "SQ_CS3", "Number of VALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {27, "SQ_CS3_SQ_PERF_SEL_INSTS_VMEM_WR", "SQ_CS3", "Number of VMEM write instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {28, "SQ_CS3_SQ_PERF_SEL_INSTS_VMEM_RD", "SQ_CS3", "Number of VMEM read instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {30, "SQ_CS3_SQ_PERF_SEL_INSTS_SALU", "SQ_CS3", "Number of SALU instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {31, "SQ_CS3_SQ_PERF_SEL_INSTS_SMEM", "SQ_CS3", "Number of SMEM read instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {32, "SQ_CS3_SQ_PERF_SEL_INSTS_FLAT", "SQ_CS3", "Number of FLAT instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {33, "SQ_CS3_SQ_PERF_SEL_INSTS_FLAT_LDS_ONLY", "SQ_CS3", "Number of FLAT instructions issued that read/wrote only from/to LDS (only works if EARLY_TA_DONE is enabled). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {34, "SQ_CS3_SQ_PERF_SEL_INSTS_LDS", "SQ_CS3", "Number of LDS instructions issued (including FLAT). (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {35, "SQ_CS3_SQ_PERF_SEL_INSTS_GDS", "SQ_CS3", "Number of GDS instructions issued. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {61, "SQ_CS3_SQ_PERF_SEL_WAIT_INST_LDS", "SQ_CS3", "Number of wave-cycles spent waiting for LDS instruction issue. In units of 4 cycles. (per-simd, nondeterministic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {81, "SQ_CS3_SQ_PERF_SEL_INST_CYCLES_VALU", "SQ_CS3", "Number of cycles needed to execute VALU instructions. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {86, "SQ_CS3_SQ_PERF_SEL_INST_CYCLES_SALU", "SQ_CS3", "Number of cycles needed to execute non-memory read scalar operations. (per-simd, emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "SQ_CS3_SQ_PERF_SEL_THREAD_CYCLES_VALU", "SQ_CS3", "Number of thread-cycles used to execute VALU operations (similar to INST_CYCLES_VALU but multiplied by number of active threads). (per-simd)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "SQ_CS3_SQ_PERF_SEL_LDS_BANK_CONFLICT", "SQ_CS3", "Number of cycles LDS is stalled by bank conflicts. (emulated)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA0countersGfx7 = {
        {0, "TA0_TA_PERF_SEL_TA_BUSY", "TA0", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA0_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA0", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA0_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA0", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA0_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA0", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA0_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA0", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA0_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA0", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA0_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA0", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA0_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA0", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA0_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA0", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA0_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA0", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA0_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA0", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA0_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA0", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA0_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA0", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA0_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA0", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA1countersGfx7 = {
        {0, "TA1_TA_PERF_SEL_TA_BUSY", "TA1", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA1_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA1", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA1_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA1", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA1_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA1", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA1_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA1", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA1_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA1", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA1_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA1", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA1_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA1", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA1_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA1", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA1_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA1", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA1_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA1", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA1_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA1", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA1_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA1", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA1_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA1", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA2countersGfx7 = {
        {0, "TA2_TA_PERF_SEL_TA_BUSY", "TA2", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA2_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA2", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA2_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA2", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA2_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA2", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA2_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA2", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA2_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA2", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA2_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA2", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA2_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA2", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA2_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA2", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA2_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA2", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA2_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA2", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA2_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA2", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA2_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA2", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA2_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA2", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA3countersGfx7 = {
        {0, "TA3_TA_PERF_SEL_TA_BUSY", "TA3", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA3_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA3", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA3_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA3", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA3_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA3", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA3_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA3", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA3_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA3", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA3_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA3", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA3_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA3", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA3_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA3", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA3_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA3", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA3_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA3", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA3_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA3", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA3_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA3", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA3_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA3", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA4countersGfx7 = {
        {0, "TA4_TA_PERF_SEL_TA_BUSY", "TA4", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA4_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA4", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA4_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA4", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA4_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA4", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA4_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA4", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA4_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA4", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA4_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA4", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA4_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA4", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA4_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA4", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA4_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA4", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA4_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA4", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA4_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA4", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA4_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA4", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA4_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA4", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA5countersGfx7 = {
        {0, "TA5_TA_PERF_SEL_TA_BUSY", "TA5", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA5_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA5", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA5_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA5", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA5_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA5", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA5_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA5", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA5_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA5", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA5_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA5", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA5_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA5", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA5_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA5", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA5_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA5", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA5_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA5", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA5_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA5", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA5_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA5", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA5_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA5", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA6countersGfx7 = {
        {0, "TA6_TA_PERF_SEL_TA_BUSY", "TA6", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA6_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA6", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA6_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA6", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA6_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA6", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA6_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA6", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA6_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA6", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA6_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA6", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA6_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA6", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA6_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA6", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA6_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA6", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA6_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA6", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA6_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA6", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA6_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA6", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA6_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA6", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA7countersGfx7 = {
        {0, "TA7_TA_PERF_SEL_TA_BUSY", "TA7", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA7_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA7", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA7_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA7", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA7_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA7", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA7_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA7", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA7_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA7", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA7_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA7", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA7_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA7", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA7_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA7", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA7_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA7", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA7_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA7", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA7_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA7", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA7_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA7", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA7_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA7", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA8countersGfx7 = {
        {0, "TA8_TA_PERF_SEL_TA_BUSY", "TA8", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA8_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA8", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA8_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA8", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA8_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA8", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA8_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA8", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA8_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA8", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA8_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA8", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA8_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA8", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA8_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA8", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA8_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA8", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA8_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA8", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA8_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA8", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA8_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA8", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA8_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA8", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA9countersGfx7 = {
        {0, "TA9_TA_PERF_SEL_TA_BUSY", "TA9", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA9_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA9", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA9_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA9", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA9_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA9", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA9_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA9", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA9_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA9", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA9_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA9", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA9_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA9", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA9_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA9", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA9_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA9", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA9_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA9", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA9_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA9", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA9_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA9", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA9_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA9", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA10countersGfx7 = {
        {0, "TA10_TA_PERF_SEL_TA_BUSY", "TA10", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA10_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA10", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA10_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA10", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA10_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA10", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA10_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA10", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA10_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA10", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA10_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA10", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA10_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA10", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA10_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA10", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA10_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA10", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA10_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA10", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA10_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA10", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA10_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA10", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA10_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA10", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA11countersGfx7 = {
        {0, "TA11_TA_PERF_SEL_TA_BUSY", "TA11", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA11_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA11", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA11_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA11", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA11_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA11", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA11_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA11", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA11_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA11", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA11_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA11", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA11_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA11", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA11_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA11", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA11_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA11", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA11_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA11", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA11_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA11", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA11_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA11", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA11_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA11", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA12countersGfx7 = {
        {0, "TA12_TA_PERF_SEL_TA_BUSY", "TA12", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA12_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA12", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA12_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA12", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA12_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA12", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA12_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA12", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA12_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA12", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA12_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA12", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA12_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA12", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA12_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA12", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA12_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA12", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA12_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA12", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA12_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA12", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA12_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA12", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA12_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA12", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA13countersGfx7 = {
        {0, "TA13_TA_PERF_SEL_TA_BUSY", "TA13", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA13_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA13", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA13_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA13", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA13_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA13", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA13_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA13", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA13_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA13", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA13_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA13", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA13_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA13", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA13_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA13", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA13_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA13", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA13_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA13", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA13_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA13", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA13_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA13", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA13_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA13", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA14countersGfx7 = {
        {0, "TA14_TA_PERF_SEL_TA_BUSY", "TA14", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA14_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA14", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA14_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA14", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA14_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA14", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA14_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA14", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA14_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA14", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA14_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA14", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA14_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA14", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA14_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA14", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA14_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA14", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA14_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA14", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA14_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA14", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA14_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA14", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA14_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA14", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA15countersGfx7 = {
        {0, "TA15_TA_PERF_SEL_TA_BUSY", "TA15", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA15_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA15", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA15_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA15", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA15_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA15", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA15_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA15", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA15_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA15", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA15_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA15", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA15_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA15", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA15_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA15", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA15_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA15", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA15_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA15", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA15_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA15", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA15_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA15", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA15_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA15", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA16countersGfx7 = {
        {0, "TA16_TA_PERF_SEL_TA_BUSY", "TA16", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA16_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA16", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA16_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA16", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA16_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA16", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA16_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA16", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA16_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA16", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA16_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA16", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA16_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA16", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA16_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA16", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA16_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA16", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA16_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA16", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA16_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA16", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA16_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA16", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA16_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA16", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA17countersGfx7 = {
        {0, "TA17_TA_PERF_SEL_TA_BUSY", "TA17", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA17_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA17", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA17_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA17", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA17_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA17", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA17_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA17", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA17_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA17", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA17_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA17", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA17_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA17", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA17_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA17", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA17_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA17", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA17_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA17", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA17_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA17", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA17_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA17", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA17_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA17", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA18countersGfx7 = {
        {0, "TA18_TA_PERF_SEL_TA_BUSY", "TA18", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA18_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA18", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA18_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA18", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA18_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA18", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA18_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA18", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA18_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA18", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA18_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA18", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA18_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA18", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA18_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA18", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA18_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA18", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA18_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA18", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA18_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA18", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA18_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA18", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA18_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA18", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA19countersGfx7 = {
        {0, "TA19_TA_PERF_SEL_TA_BUSY", "TA19", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA19_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA19", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA19_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA19", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA19_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA19", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA19_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA19", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA19_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA19", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA19_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA19", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA19_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA19", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA19_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA19", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA19_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA19", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA19_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA19", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA19_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA19", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA19_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA19", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA19_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA19", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA20countersGfx7 = {
        {0, "TA20_TA_PERF_SEL_TA_BUSY", "TA20", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA20_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA20", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA20_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA20", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA20_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA20", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA20_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA20", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA20_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA20", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA20_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA20", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA20_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA20", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA20_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA20", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA20_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA20", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA20_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA20", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA20_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA20", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA20_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA20", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA20_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA20", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA21countersGfx7 = {
        {0, "TA21_TA_PERF_SEL_TA_BUSY", "TA21", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA21_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA21", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA21_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA21", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA21_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA21", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA21_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA21", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA21_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA21", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA21_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA21", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA21_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA21", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA21_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA21", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA21_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA21", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA21_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA21", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA21_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA21", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA21_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA21", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA21_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA21", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA22countersGfx7 = {
        {0, "TA22_TA_PERF_SEL_TA_BUSY", "TA22", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA22_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA22", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA22_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA22", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA22_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA22", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA22_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA22", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA22_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA22", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA22_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA22", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA22_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA22", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA22_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA22", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA22_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA22", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA22_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA22", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA22_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA22", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA22_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA22", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA22_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA22", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA23countersGfx7 = {
        {0, "TA23_TA_PERF_SEL_TA_BUSY", "TA23", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA23_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA23", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA23_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA23", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA23_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA23", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA23_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA23", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA23_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA23", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA23_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA23", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA23_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA23", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA23_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA23", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA23_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA23", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA23_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA23", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA23_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA23", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA23_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA23", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA23_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA23", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA24countersGfx7 = {
        {0, "TA24_TA_PERF_SEL_TA_BUSY", "TA24", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA24_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA24", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA24_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA24", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA24_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA24", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA24_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA24", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA24_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA24", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA24_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA24", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA24_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA24", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA24_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA24", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA24_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA24", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA24_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA24", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA24_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA24", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA24_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA24", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA24_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA24", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA25countersGfx7 = {
        {0, "TA25_TA_PERF_SEL_TA_BUSY", "TA25", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA25_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA25", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA25_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA25", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA25_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA25", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA25_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA25", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA25_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA25", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA25_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA25", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA25_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA25", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA25_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA25", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA25_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA25", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA25_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA25", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA25_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA25", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA25_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA25", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA25_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA25", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA26countersGfx7 = {
        {0, "TA26_TA_PERF_SEL_TA_BUSY", "TA26", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA26_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA26", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA26_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA26", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA26_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA26", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA26_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA26", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA26_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA26", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA26_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA26", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA26_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA26", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA26_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA26", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA26_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA26", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA26_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA26", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA26_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA26", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA26_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA26", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA26_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA26", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA27countersGfx7 = {
        {0, "TA27_TA_PERF_SEL_TA_BUSY", "TA27", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA27_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA27", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA27_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA27", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA27_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA27", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA27_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA27", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA27_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA27", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA27_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA27", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA27_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA27", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA27_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA27", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA27_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA27", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA27_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA27", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA27_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA27", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA27_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA27", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA27_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA27", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA28countersGfx7 = {
        {0, "TA28_TA_PERF_SEL_TA_BUSY", "TA28", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA28_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA28", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA28_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA28", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA28_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA28", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA28_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA28", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA28_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA28", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA28_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA28", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA28_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA28", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA28_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA28", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA28_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA28", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA28_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA28", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA28_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA28", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA28_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA28", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA28_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA28", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA29countersGfx7 = {
        {0, "TA29_TA_PERF_SEL_TA_BUSY", "TA29", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA29_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA29", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA29_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA29", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA29_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA29", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA29_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA29", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA29_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA29", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA29_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA29", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA29_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA29", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA29_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA29", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA29_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA29", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA29_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA29", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA29_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA29", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA29_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA29", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA29_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA29", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA30countersGfx7 = {
        {0, "TA30_TA_PERF_SEL_TA_BUSY", "TA30", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA30_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA30", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA30_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA30", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA30_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA30", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA30_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA30", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA30_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA30", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA30_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA30", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA30_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA30", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA30_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA30", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA30_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA30", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA30_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA30", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA30_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA30", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA30_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA30", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA30_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA30", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA31countersGfx7 = {
        {0, "TA31_TA_PERF_SEL_TA_BUSY", "TA31", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA31_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA31", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA31_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA31", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA31_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA31", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA31_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA31", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA31_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA31", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA31_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA31", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA31_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA31", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA31_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA31", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA31_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA31", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA31_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA31", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA31_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA31", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA31_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA31", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA31_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA31", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA32countersGfx7 = {
        {0, "TA32_TA_PERF_SEL_TA_BUSY", "TA32", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA32_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA32", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA32_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA32", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA32_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA32", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA32_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA32", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA32_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA32", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA32_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA32", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA32_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA32", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA32_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA32", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA32_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA32", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA32_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA32", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA32_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA32", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA32_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA32", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA32_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA32", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA33countersGfx7 = {
        {0, "TA33_TA_PERF_SEL_TA_BUSY", "TA33", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA33_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA33", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA33_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA33", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA33_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA33", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA33_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA33", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA33_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA33", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA33_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA33", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA33_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA33", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA33_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA33", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA33_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA33", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA33_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA33", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA33_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA33", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA33_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA33", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA33_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA33", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA34countersGfx7 = {
        {0, "TA34_TA_PERF_SEL_TA_BUSY", "TA34", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA34_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA34", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA34_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA34", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA34_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA34", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA34_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA34", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA34_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA34", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA34_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA34", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA34_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA34", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA34_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA34", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA34_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA34", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA34_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA34", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA34_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA34", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA34_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA34", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA34_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA34", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA35countersGfx7 = {
        {0, "TA35_TA_PERF_SEL_TA_BUSY", "TA35", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA35_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA35", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA35_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA35", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA35_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA35", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA35_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA35", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA35_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA35", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA35_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA35", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA35_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA35", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA35_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA35", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA35_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA35", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA35_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA35", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA35_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA35", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA35_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA35", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA35_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA35", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA36countersGfx7 = {
        {0, "TA36_TA_PERF_SEL_TA_BUSY", "TA36", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA36_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA36", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA36_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA36", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA36_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA36", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA36_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA36", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA36_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA36", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA36_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA36", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA36_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA36", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA36_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA36", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA36_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA36", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA36_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA36", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA36_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA36", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA36_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA36", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA36_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA36", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA37countersGfx7 = {
        {0, "TA37_TA_PERF_SEL_TA_BUSY", "TA37", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA37_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA37", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA37_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA37", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA37_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA37", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA37_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA37", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA37_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA37", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA37_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA37", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA37_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA37", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA37_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA37", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA37_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA37", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA37_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA37", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA37_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA37", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA37_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA37", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA37_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA37", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA38countersGfx7 = {
        {0, "TA38_TA_PERF_SEL_TA_BUSY", "TA38", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA38_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA38", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA38_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA38", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA38_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA38", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA38_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA38", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA38_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA38", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA38_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA38", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA38_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA38", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA38_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA38", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA38_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA38", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA38_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA38", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA38_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA38", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA38_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA38", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA38_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA38", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA39countersGfx7 = {
        {0, "TA39_TA_PERF_SEL_TA_BUSY", "TA39", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA39_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA39", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA39_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA39", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA39_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA39", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA39_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA39", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA39_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA39", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA39_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA39", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA39_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA39", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA39_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA39", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA39_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA39", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA39_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA39", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA39_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA39", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA39_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA39", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA39_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA39", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA40countersGfx7 = {
        {0, "TA40_TA_PERF_SEL_TA_BUSY", "TA40", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA40_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA40", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA40_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA40", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA40_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA40", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA40_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA40", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA40_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA40", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA40_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA40", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA40_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA40", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA40_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA40", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA40_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA40", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA40_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA40", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA40_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA40", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA40_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA40", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA40_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA40", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA41countersGfx7 = {
        {0, "TA41_TA_PERF_SEL_TA_BUSY", "TA41", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA41_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA41", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA41_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA41", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA41_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA41", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA41_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA41", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA41_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA41", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA41_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA41", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA41_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA41", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA41_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA41", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA41_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA41", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA41_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA41", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA41_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA41", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA41_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA41", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA41_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA41", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA42countersGfx7 = {
        {0, "TA42_TA_PERF_SEL_TA_BUSY", "TA42", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA42_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA42", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA42_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA42", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA42_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA42", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA42_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA42", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA42_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA42", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA42_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA42", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA42_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA42", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA42_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA42", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA42_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA42", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA42_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA42", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA42_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA42", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA42_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA42", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA42_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA42", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TA43countersGfx7 = {
        {0, "TA43_TA_PERF_SEL_TA_BUSY", "TA43", "TA block is busy. Perf_Windowing not supported for this counter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {68, "TA43_TA_PERF_SEL_MIP_1_CYCLE_PIXELS", "TA43", "Number of pixels requiring sampler state machine to take 1 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {69, "TA43_TA_PERF_SEL_MIP_2_CYCLE_PIXELS", "TA43", "Number of pixels requiring sampler state machine to take 2 cycle due to mip filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {70, "TA43_TA_PERF_SEL_VOL_1_CYCLE_PIXELS", "TA43", "Number of pixels requiring sampler state machine to take 1 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {71, "TA43_TA_PERF_SEL_VOL_2_CYCLE_PIXELS", "TA43", "Number of pixels requiring sampler state machine to take 2 cycle due to z filter.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {89, "TA43_TA_PERF_SEL_ANISO_1_CYCLE_QUADS", "TA43", "Number of quads requiring 1 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {90, "TA43_TA_PERF_SEL_ANISO_2_CYCLE_QUADS", "TA43", "Number of quads requiring 2 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {91, "TA43_TA_PERF_SEL_ANISO_4_CYCLE_QUADS", "TA43", "Number of quads requiring 4 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {92, "TA43_TA_PERF_SEL_ANISO_6_CYCLE_QUADS", "TA43", "Number of quads requiring 6 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {93, "TA43_TA_PERF_SEL_ANISO_8_CYCLE_QUADS", "TA43", "Number of quads requiring 8 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {94, "TA43_TA_PERF_SEL_ANISO_10_CYCLE_QUADS", "TA43", "Number of quads requiring 10 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {95, "TA43_TA_PERF_SEL_ANISO_12_CYCLE_QUADS", "TA43", "Number of quads requiring 12 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "TA43_TA_PERF_SEL_ANISO_14_CYCLE_QUADS", "TA43", "Number of quads requiring 14 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {97, "TA43_TA_PERF_SEL_ANISO_16_CYCLE_QUADS", "TA43", "Number of quads requiring 16 aniso sample.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP0countersGfx7 = {
        {3, "TCP0_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP0", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP1countersGfx7 = {
        {3, "TCP1_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP1", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP2countersGfx7 = {
        {3, "TCP2_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP2", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP3countersGfx7 = {
        {3, "TCP3_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP3", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP4countersGfx7 = {
        {3, "TCP4_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP4", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP5countersGfx7 = {
        {3, "TCP5_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP5", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP6countersGfx7 = {
        {3, "TCP6_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP6", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP7countersGfx7 = {
        {3, "TCP7_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP7", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP8countersGfx7 = {
        {3, "TCP8_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP8", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP9countersGfx7 = {
        {3, "TCP9_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP9", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP10countersGfx7 = {
        {3, "TCP10_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP10", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP11countersGfx7 = {
        {3, "TCP11_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP11", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP12countersGfx7 = {
        {3, "TCP12_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP12", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP13countersGfx7 = {
        {3, "TCP13_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP13", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP14countersGfx7 = {
        {3, "TCP14_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP14", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP15countersGfx7 = {
        {3, "TCP15_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP15", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP16countersGfx7 = {
        {3, "TCP16_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP16", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP17countersGfx7 = {
        {3, "TCP17_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP17", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP18countersGfx7 = {
        {3, "TCP18_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP18", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP19countersGfx7 = {
        {3, "TCP19_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP19", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP20countersGfx7 = {
        {3, "TCP20_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP20", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP21countersGfx7 = {
        {3, "TCP21_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP21", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP22countersGfx7 = {
        {3, "TCP22_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP22", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP23countersGfx7 = {
        {3, "TCP23_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP23", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP24countersGfx7 = {
        {3, "TCP24_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP24", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP25countersGfx7 = {
        {3, "TCP25_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP25", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP26countersGfx7 = {
        {3, "TCP26_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP26", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP27countersGfx7 = {
        {3, "TCP27_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP27", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP28countersGfx7 = {
        {3, "TCP28_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP28", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP29countersGfx7 = {
        {3, "TCP29_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP29", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP30countersGfx7 = {
        {3, "TCP30_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP30", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP31countersGfx7 = {
        {3, "TCP31_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP31", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP32countersGfx7 = {
        {3, "TCP32_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP32", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP33countersGfx7 = {
        {3, "TCP33_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP33", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP34countersGfx7 = {
        {3, "TCP34_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP34", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP35countersGfx7 = {
        {3, "TCP35_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP35", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP36countersGfx7 = {
        {3, "TCP36_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP36", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP37countersGfx7 = {
        {3, "TCP37_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP37", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP38countersGfx7 = {
        {3, "TCP38_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP38", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP39countersGfx7 = {
        {3, "TCP39_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP39", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP40countersGfx7 = {
        {3, "TCP40_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP40", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP41countersGfx7 = {
        {3, "TCP41_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP41", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP42countersGfx7 = {
        {3, "TCP42_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP42", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCP43countersGfx7 = {
        {3, "TCP43_TCP_PERF_SEL_TCP_TA_DATA_STALL_CYCLES", "TCP43", "TCP stalls TA data interface", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC0countersGfx7 = {
        {10, "TCC0_TCC_PERF_SEL_HIT", "TCC0", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC0_TCC_PERF_SEL_MISS", "TCC0", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC0_TCC_PERF_SEL_MC_WRREQ", "TCC0", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC0_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC0", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC0_TCC_PERF_SEL_MC_RDREQ", "TCC0", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC1countersGfx7 = {
        {10, "TCC1_TCC_PERF_SEL_HIT", "TCC1", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC1_TCC_PERF_SEL_MISS", "TCC1", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC1_TCC_PERF_SEL_MC_WRREQ", "TCC1", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC1_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC1", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC1_TCC_PERF_SEL_MC_RDREQ", "TCC1", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC2countersGfx7 = {
        {10, "TCC2_TCC_PERF_SEL_HIT", "TCC2", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC2_TCC_PERF_SEL_MISS", "TCC2", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC2_TCC_PERF_SEL_MC_WRREQ", "TCC2", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC2_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC2", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC2_TCC_PERF_SEL_MC_RDREQ", "TCC2", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC3countersGfx7 = {
        {10, "TCC3_TCC_PERF_SEL_HIT", "TCC3", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC3_TCC_PERF_SEL_MISS", "TCC3", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC3_TCC_PERF_SEL_MC_WRREQ", "TCC3", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC3_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC3", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC3_TCC_PERF_SEL_MC_RDREQ", "TCC3", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC4countersGfx7 = {
        {10, "TCC4_TCC_PERF_SEL_HIT", "TCC4", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC4_TCC_PERF_SEL_MISS", "TCC4", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC4_TCC_PERF_SEL_MC_WRREQ", "TCC4", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC4_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC4", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC4_TCC_PERF_SEL_MC_RDREQ", "TCC4", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC5countersGfx7 = {
        {10, "TCC5_TCC_PERF_SEL_HIT", "TCC5", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC5_TCC_PERF_SEL_MISS", "TCC5", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC5_TCC_PERF_SEL_MC_WRREQ", "TCC5", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC5_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC5", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC5_TCC_PERF_SEL_MC_RDREQ", "TCC5", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC6countersGfx7 = {
        {10, "TCC6_TCC_PERF_SEL_HIT", "TCC6", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC6_TCC_PERF_SEL_MISS", "TCC6", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC6_TCC_PERF_SEL_MC_WRREQ", "TCC6", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC6_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC6", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC6_TCC_PERF_SEL_MC_RDREQ", "TCC6", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC7countersGfx7 = {
        {10, "TCC7_TCC_PERF_SEL_HIT", "TCC7", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC7_TCC_PERF_SEL_MISS", "TCC7", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC7_TCC_PERF_SEL_MC_WRREQ", "TCC7", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC7_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC7", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC7_TCC_PERF_SEL_MC_RDREQ", "TCC7", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC8countersGfx7 = {
        {10, "TCC8_TCC_PERF_SEL_HIT", "TCC8", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC8_TCC_PERF_SEL_MISS", "TCC8", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC8_TCC_PERF_SEL_MC_WRREQ", "TCC8", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC8_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC8", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC8_TCC_PERF_SEL_MC_RDREQ", "TCC8", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC9countersGfx7 = {
        {10, "TCC9_TCC_PERF_SEL_HIT", "TCC9", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC9_TCC_PERF_SEL_MISS", "TCC9", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC9_TCC_PERF_SEL_MC_WRREQ", "TCC9", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC9_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC9", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC9_TCC_PERF_SEL_MC_RDREQ", "TCC9", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC10countersGfx7 = {
        {10, "TCC10_TCC_PERF_SEL_HIT", "TCC10", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC10_TCC_PERF_SEL_MISS", "TCC10", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC10_TCC_PERF_SEL_MC_WRREQ", "TCC10", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC10_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC10", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC10_TCC_PERF_SEL_MC_RDREQ", "TCC10", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC11countersGfx7 = {
        {10, "TCC11_TCC_PERF_SEL_HIT", "TCC11", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC11_TCC_PERF_SEL_MISS", "TCC11", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC11_TCC_PERF_SEL_MC_WRREQ", "TCC11", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC11_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC11", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC11_TCC_PERF_SEL_MC_RDREQ", "TCC11", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC12countersGfx7 = {
        {10, "TCC12_TCC_PERF_SEL_HIT", "TCC12", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC12_TCC_PERF_SEL_MISS", "TCC12", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC12_TCC_PERF_SEL_MC_WRREQ", "TCC12", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC12_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC12", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC12_TCC_PERF_SEL_MC_RDREQ", "TCC12", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC13countersGfx7 = {
        {10, "TCC13_TCC_PERF_SEL_HIT", "TCC13", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC13_TCC_PERF_SEL_MISS", "TCC13", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC13_TCC_PERF_SEL_MC_WRREQ", "TCC13", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC13_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC13", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC13_TCC_PERF_SEL_MC_RDREQ", "TCC13", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC14countersGfx7 = {
        {10, "TCC14_TCC_PERF_SEL_HIT", "TCC14", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC14_TCC_PERF_SEL_MISS", "TCC14", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC14_TCC_PERF_SEL_MC_WRREQ", "TCC14", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC14_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC14", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC14_TCC_PERF_SEL_MC_RDREQ", "TCC14", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> TCC15countersGfx7 = {
        {10, "TCC15_TCC_PERF_SEL_HIT", "TCC15", "Number of cache hits.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {11, "TCC15_TCC_PERF_SEL_MISS", "TCC15", "Number of cache misses.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {18, "TCC15_TCC_PERF_SEL_MC_WRREQ", "TCC15", "Number of 32-byte writes", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {19, "TCC15_TCC_PERF_SEL_MC_WRREQ_STALL", "TCC15", "Number of cycles a write request was stalled.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {24, "TCC15_TCC_PERF_SEL_MC_RDREQ", "TCC15", "Number of 32-byte reads. The hardware actually does 64-byte reads but the number is adjusted to provide uniformity.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> VGT0countersGfx7 = {
        {1, "VGT0_VGT_PERF_VGT_SPI_ESVERT_VALID", "VGT0", "ES Vert is valid", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {9, "VGT0_VGT_PERF_VGT_SPI_GSPRIM_VALID", "VGT0", "ES GS Primitive send is active", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "VGT0_VGT_PERF_VGT_SPI_VSVERT_SEND", "VGT0", "VS vert send", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "VGT0_VGT_PERF_VGT_SPI_LSVERT_VALID", "VGT0", "LS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "VGT0_VGT_PERF_VGT_SPI_HSVERT_VALID", "VGT0", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {125, "VGT0_VGT_PERF_VGT_TE11_BUSY", "VGT0", "Counts number of cycles the TE11 block is busy. (DX11 Tessellation Fixed Function Logic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> VGT1countersGfx7 = {
        {1, "VGT1_VGT_PERF_VGT_SPI_ESVERT_VALID", "VGT1", "ES Vert is valid", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {9, "VGT1_VGT_PERF_VGT_SPI_GSPRIM_VALID", "VGT1", "ES GS Primitive send is active", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "VGT1_VGT_PERF_VGT_SPI_VSVERT_SEND", "VGT1", "VS vert send", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "VGT1_VGT_PERF_VGT_SPI_LSVERT_VALID", "VGT1", "LS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "VGT1_VGT_PERF_VGT_SPI_HSVERT_VALID", "VGT1", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {125, "VGT1_VGT_PERF_VGT_TE11_BUSY", "VGT1", "Counts number of cycles the TE11 block is busy. (DX11 Tessellation Fixed Function Logic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> VGT2countersGfx7 = {
        {1, "VGT2_VGT_PERF_VGT_SPI_ESVERT_VALID", "VGT2", "ES Vert is valid", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {9, "VGT2_VGT_PERF_VGT_SPI_GSPRIM_VALID", "VGT2", "ES GS Primitive send is active", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "VGT2_VGT_PERF_VGT_SPI_VSVERT_SEND", "VGT2", "VS vert send", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "VGT2_VGT_PERF_VGT_SPI_LSVERT_VALID", "VGT2", "LS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "VGT2_VGT_PERF_VGT_SPI_HSVERT_VALID", "VGT2", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {125, "VGT2_VGT_PERF_VGT_TE11_BUSY", "VGT2", "Counts number of cycles the TE11 block is busy. (DX11 Tessellation Fixed Function Logic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> VGT3countersGfx7 = {
        {1, "VGT3_VGT_PERF_VGT_SPI_ESVERT_VALID", "VGT3", "ES Vert is valid", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {9, "VGT3_VGT_PERF_VGT_SPI_GSPRIM_VALID", "VGT3", "ES GS Primitive send is active", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {20, "VGT3_VGT_PERF_VGT_SPI_VSVERT_SEND", "VGT3", "VS vert send", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {96, "VGT3_VGT_PERF_VGT_SPI_LSVERT_VALID", "VGT3", "LS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {105, "VGT3_VGT_PERF_VGT_SPI_HSVERT_VALID", "VGT3", "HS Vert is valid. Sensitive to PERF_SEID_IGNORE_MASK", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {125, "VGT3_VGT_PERF_VGT_TE11_BUSY", "VGT3", "Counts number of cycles the TE11 block is busy. (DX11 Tessellation Fixed Function Logic)", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };

    std::vector<GpaHardwareCounterDesc> GPUTimecountersGfx7 = {
        {0, "GPUTime_BOTTOM_TO_BOTTOM_DURATION", "GPUTime", "delta between the previous command reaching bottom of pipe and the current command reaching bottom of pipe, will not include latency of first data to travel through pipeline, best for large data sets.", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {1, "GPUTime_BOTTOM_TO_BOTTOM_START", "GPUTime", "time of the previous command reaching bottom of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {2, "GPUTime_BOTTOM_TO_BOTTOM_END", "GPUTime", "time of the current command reaching bottom of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {3, "GPUTime_TOP_TO_BOTTOM_DURATION", "GPUTime", "execution duration of the current command from top of pipe to bottom of pipe, may include overhead of time in queue", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {4, "GPUTime_TOP_TO_BOTTOM_START", "GPUTime", "time that the current command reaches the top of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
        {5, "GPUTime_TOP_TO_BOTTOM_END", "GPUTime", "time that the current command reaches the bottom of pipe", kGpaDataTypeUint64, 0, GPA_UINT64_MAX},
    };
}  // namespace counter_gfx7

// clang-format on
