|MIPS_CPU
ALU_result[0] <= PIPE:inst62.OUT[0]
ALU_result[1] <= PIPE:inst62.OUT[1]
ALU_result[2] <= PIPE:inst62.OUT[2]
ALU_result[3] <= PIPE:inst62.OUT[3]
ALU_result[4] <= PIPE:inst62.OUT[4]
ALU_result[5] <= PIPE:inst62.OUT[5]
ALU_result[6] <= PIPE:inst62.OUT[6]
ALU_result[7] <= PIPE:inst62.OUT[7]
CLOCK => PIPE:inst62.CLOCK
CLOCK => Practical3:inst28.CLOCK
CLOCK => RegisterFile:inst9.CLOCK
CLOCK => PIPE16:inst75.CLOCK
CLOCK => PIPE16:inst72.CLOCK
CLOCK => PIPE16:inst60.CLOCK
CLOCK => PIPE16:inst57.CLOCK
CLOCK => InstructionMemory:inst24.CLOCK
CLOCK => register_8bit:inst4.CLOCK
CLOCK => PIPE:inst70.CLOCK
CLOCK => PIPE1:inst64.CLOCK
CLOCK => PIPE1:inst39.CLOCK
CLOCK => PIPE:inst80.CLOCK
CLOCK => PIPE:inst79.CLOCK
CLOCK => PIPE:inst66.CLOCK
CLOCK => PIPE:inst59.CLOCK
CLOCK => PIPE:inst67.CLOCK
CLOCK => PIPE:inst55.CLOCK
CLOCK => PIPE:inst.CLOCK
CLOCK => PIPE:inst74.CLOCK
CLOCK => PIPE:inst68.CLOCK
CLOCK => PIPE:inst65.CLOCK
CLOCK => even_counter:inst36.clock
CLOCK => PIPE:inst71.CLOCK
CLOCK => DataMemory:inst41.CLOCK
CLOCK => PIPE:inst77.CLOCK
CLOCK => PIPE:inst61.CLOCK
CLOCK => PIPE:inst78.CLOCK
CLOCK => PIPE:inst69.CLOCK
CLOCK => PIPE:inst63.CLOCK
CLOCK => PIPE:inst76.CLOCK
ALU_ENABLE => Practical3:inst28.ENABLE
Reg1[0] <= RegisterFile:inst9.RegOut1[0]
Reg1[1] <= RegisterFile:inst9.RegOut1[1]
Reg1[2] <= RegisterFile:inst9.RegOut1[2]
Reg1[3] <= RegisterFile:inst9.RegOut1[3]
Reg1[4] <= RegisterFile:inst9.RegOut1[4]
Reg1[5] <= RegisterFile:inst9.RegOut1[5]
Reg1[6] <= RegisterFile:inst9.RegOut1[6]
Reg1[7] <= RegisterFile:inst9.RegOut1[7]
Instruction[0] <= InstructionMemory:inst24.ReadData[0]
Instruction[1] <= InstructionMemory:inst24.ReadData[1]
Instruction[2] <= InstructionMemory:inst24.ReadData[2]
Instruction[3] <= InstructionMemory:inst24.ReadData[3]
Instruction[4] <= InstructionMemory:inst24.ReadData[4]
Instruction[5] <= InstructionMemory:inst24.ReadData[5]
Instruction[6] <= InstructionMemory:inst24.ReadData[6]
Instruction[7] <= InstructionMemory:inst24.ReadData[7]
Instruction[8] <= InstructionMemory:inst24.ReadData[8]
Instruction[9] <= InstructionMemory:inst24.ReadData[9]
Instruction[10] <= InstructionMemory:inst24.ReadData[10]
Instruction[11] <= InstructionMemory:inst24.ReadData[11]
Instruction[12] <= InstructionMemory:inst24.ReadData[12]
Instruction[13] <= InstructionMemory:inst24.ReadData[13]
Instruction[14] <= InstructionMemory:inst24.ReadData[14]
Instruction[15] <= InstructionMemory:inst24.ReadData[15]
PC_OUT[0] <= register_8bit:inst4.Q[0]
PC_OUT[1] <= register_8bit:inst4.Q[1]
PC_OUT[2] <= register_8bit:inst4.Q[2]
PC_OUT[3] <= register_8bit:inst4.Q[3]
PC_OUT[4] <= register_8bit:inst4.Q[4]
PC_OUT[5] <= register_8bit:inst4.Q[5]
PC_OUT[6] <= register_8bit:inst4.Q[6]
PC_OUT[7] <= register_8bit:inst4.Q[7]
Write_Data[0] <= DataWriteMux:inst40.result[0]
Write_Data[1] <= DataWriteMux:inst40.result[1]
Write_Data[2] <= DataWriteMux:inst40.result[2]
Write_Data[3] <= DataWriteMux:inst40.result[3]
Write_Data[4] <= DataWriteMux:inst40.result[4]
Write_Data[5] <= DataWriteMux:inst40.result[5]
Write_Data[6] <= DataWriteMux:inst40.result[6]
Write_Data[7] <= DataWriteMux:inst40.result[7]
Read_Data[0] <= inst73[0].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[1] <= inst73[1].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[2] <= inst73[2].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[3] <= inst73[3].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[4] <= inst73[4].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[5] <= inst73[5].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[6] <= inst73[6].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[7] <= inst73[7].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[8] <= inst73[8].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[9] <= inst73[9].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[10] <= inst73[10].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[11] <= inst73[11].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[12] <= inst73[12].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[13] <= inst73[13].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[14] <= inst73[14].DB_MAX_OUTPUT_PORT_TYPE
Read_Data[15] <= inst73[15].DB_MAX_OUTPUT_PORT_TYPE
Reg2[0] <= RegisterFile:inst9.RegOut2[0]
Reg2[1] <= RegisterFile:inst9.RegOut2[1]
Reg2[2] <= RegisterFile:inst9.RegOut2[2]
Reg2[3] <= RegisterFile:inst9.RegOut2[3]
Reg2[4] <= RegisterFile:inst9.RegOut2[4]
Reg2[5] <= RegisterFile:inst9.RegOut2[5]
Reg2[6] <= RegisterFile:inst9.RegOut2[6]
Reg2[7] <= RegisterFile:inst9.RegOut2[7]
Operand2[0] <= ALU_SRC_MUX:inst16.result[0]
Operand2[1] <= ALU_SRC_MUX:inst16.result[1]
Operand2[2] <= ALU_SRC_MUX:inst16.result[2]
Operand2[3] <= ALU_SRC_MUX:inst16.result[3]
Operand2[4] <= ALU_SRC_MUX:inst16.result[4]
Operand2[5] <= ALU_SRC_MUX:inst16.result[5]
Operand2[6] <= ALU_SRC_MUX:inst16.result[6]
Operand2[7] <= ALU_SRC_MUX:inst16.result[7]
Operand1[0] <= RegisterFile:inst9.RegOut1[0]
Operand1[1] <= RegisterFile:inst9.RegOut1[1]
Operand1[2] <= RegisterFile:inst9.RegOut1[2]
Operand1[3] <= RegisterFile:inst9.RegOut1[3]
Operand1[4] <= RegisterFile:inst9.RegOut1[4]
Operand1[5] <= RegisterFile:inst9.RegOut1[5]
Operand1[6] <= RegisterFile:inst9.RegOut1[6]
Operand1[7] <= RegisterFile:inst9.RegOut1[7]
Write_Register[0] <= write_register_mux:inst29.result[0]
Write_Register[1] <= write_register_mux:inst29.result[1]
Write_Register[2] <= write_register_mux:inst29.result[2]


|MIPS_CPU|PIPE:inst62
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst62|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28
READY <= lpm_mux9:inst6.result
CLOCK => lpm_mux9:inst6.clock
CLOCK => lpm_mux8:inst5.clock
CLOCK => lpm_mux1:inst19.clock
ENABLE => decode4_16_e:inst2.enable
OPCODE[0] => decode4_16_e:inst2.data[0]
OPCODE[0] => lpm_mux8:inst5.sel[0]
OPCODE[0] => lpm_mux1:inst19.sel[0]
OPCODE[1] => decode4_16_e:inst2.data[1]
OPCODE[1] => lpm_mux8:inst5.sel[1]
OPCODE[1] => lpm_mux1:inst19.sel[1]
OPCODE[2] => decode4_16_e:inst2.data[2]
OPCODE[2] => lpm_mux8:inst5.sel[2]
OPCODE[2] => lpm_mux1:inst19.sel[2]
OPCODE[3] => decode4_16_e:inst2.data[3]
OPCODE[3] => lpm_mux8:inst5.sel[3]
OPCODE[3] => lpm_mux1:inst19.sel[3]
ZERO <= lpm_mux8:inst5.result
A[0] => lpm_compare0:inst18.dataa[0]
A[0] => AND8bit:inst.DATA_A[0]
A[0] => OR8bit:inst12.DATA_A[0]
A[0] => XOR8bit:inst13.DATA_A[0]
A[0] => SCAdder-8bit:inst3.DATA_A[0]
A[0] => SUB_8bit:inst10.DATA_A[0]
A[0] => multiplier:inst7.dataa[0]
A[1] => lpm_compare0:inst18.dataa[1]
A[1] => AND8bit:inst.DATA_A[1]
A[1] => OR8bit:inst12.DATA_A[1]
A[1] => XOR8bit:inst13.DATA_A[1]
A[1] => SCAdder-8bit:inst3.DATA_A[1]
A[1] => SUB_8bit:inst10.DATA_A[1]
A[1] => multiplier:inst7.dataa[1]
A[2] => lpm_compare0:inst18.dataa[2]
A[2] => AND8bit:inst.DATA_A[2]
A[2] => OR8bit:inst12.DATA_A[2]
A[2] => XOR8bit:inst13.DATA_A[2]
A[2] => SCAdder-8bit:inst3.DATA_A[2]
A[2] => SUB_8bit:inst10.DATA_A[2]
A[2] => multiplier:inst7.dataa[2]
A[3] => lpm_compare0:inst18.dataa[3]
A[3] => AND8bit:inst.DATA_A[3]
A[3] => OR8bit:inst12.DATA_A[3]
A[3] => XOR8bit:inst13.DATA_A[3]
A[3] => SCAdder-8bit:inst3.DATA_A[3]
A[3] => SUB_8bit:inst10.DATA_A[3]
A[3] => multiplier:inst7.dataa[3]
A[4] => lpm_compare0:inst18.dataa[4]
A[4] => AND8bit:inst.DATA_A[4]
A[4] => OR8bit:inst12.DATA_A[4]
A[4] => XOR8bit:inst13.DATA_A[4]
A[4] => SCAdder-8bit:inst3.DATA_A[4]
A[4] => SUB_8bit:inst10.DATA_A[4]
A[4] => multiplier:inst7.dataa[4]
A[5] => lpm_compare0:inst18.dataa[5]
A[5] => AND8bit:inst.DATA_A[5]
A[5] => OR8bit:inst12.DATA_A[5]
A[5] => XOR8bit:inst13.DATA_A[5]
A[5] => SCAdder-8bit:inst3.DATA_A[5]
A[5] => SUB_8bit:inst10.DATA_A[5]
A[5] => multiplier:inst7.dataa[5]
A[6] => lpm_compare0:inst18.dataa[6]
A[6] => AND8bit:inst.DATA_A[6]
A[6] => OR8bit:inst12.DATA_A[6]
A[6] => XOR8bit:inst13.DATA_A[6]
A[6] => SCAdder-8bit:inst3.DATA_A[6]
A[6] => SUB_8bit:inst10.DATA_A[6]
A[6] => multiplier:inst7.dataa[6]
A[7] => lpm_compare0:inst18.dataa[7]
A[7] => AND8bit:inst.DATA_A[7]
A[7] => OR8bit:inst12.DATA_A[7]
A[7] => XOR8bit:inst13.DATA_A[7]
A[7] => SCAdder-8bit:inst3.DATA_A[7]
A[7] => SUB_8bit:inst10.DATA_A[7]
A[7] => multiplier:inst7.dataa[7]
B[0] => lpm_compare0:inst18.datab[0]
B[0] => AND8bit:inst.DATA_B[0]
B[0] => OR8bit:inst12.DATA_B[0]
B[0] => XOR8bit:inst13.DATA_B[0]
B[0] => SCAdder-8bit:inst3.DATA_B[0]
B[0] => SUB_8bit:inst10.DATA_B[0]
B[0] => multiplier:inst7.datab[0]
B[1] => lpm_compare0:inst18.datab[1]
B[1] => AND8bit:inst.DATA_B[1]
B[1] => OR8bit:inst12.DATA_B[1]
B[1] => XOR8bit:inst13.DATA_B[1]
B[1] => SCAdder-8bit:inst3.DATA_B[1]
B[1] => SUB_8bit:inst10.DATA_B[1]
B[1] => multiplier:inst7.datab[1]
B[2] => lpm_compare0:inst18.datab[2]
B[2] => AND8bit:inst.DATA_B[2]
B[2] => OR8bit:inst12.DATA_B[2]
B[2] => XOR8bit:inst13.DATA_B[2]
B[2] => SCAdder-8bit:inst3.DATA_B[2]
B[2] => SUB_8bit:inst10.DATA_B[2]
B[2] => multiplier:inst7.datab[2]
B[3] => lpm_compare0:inst18.datab[3]
B[3] => AND8bit:inst.DATA_B[3]
B[3] => OR8bit:inst12.DATA_B[3]
B[3] => XOR8bit:inst13.DATA_B[3]
B[3] => SCAdder-8bit:inst3.DATA_B[3]
B[3] => SUB_8bit:inst10.DATA_B[3]
B[3] => multiplier:inst7.datab[3]
B[4] => lpm_compare0:inst18.datab[4]
B[4] => AND8bit:inst.DATA_B[4]
B[4] => OR8bit:inst12.DATA_B[4]
B[4] => XOR8bit:inst13.DATA_B[4]
B[4] => SCAdder-8bit:inst3.DATA_B[4]
B[4] => SUB_8bit:inst10.DATA_B[4]
B[4] => multiplier:inst7.datab[4]
B[5] => lpm_compare0:inst18.datab[5]
B[5] => AND8bit:inst.DATA_B[5]
B[5] => OR8bit:inst12.DATA_B[5]
B[5] => XOR8bit:inst13.DATA_B[5]
B[5] => SCAdder-8bit:inst3.DATA_B[5]
B[5] => SUB_8bit:inst10.DATA_B[5]
B[5] => multiplier:inst7.datab[5]
B[6] => lpm_compare0:inst18.datab[6]
B[6] => AND8bit:inst.DATA_B[6]
B[6] => OR8bit:inst12.DATA_B[6]
B[6] => XOR8bit:inst13.DATA_B[6]
B[6] => SCAdder-8bit:inst3.DATA_B[6]
B[6] => SUB_8bit:inst10.DATA_B[6]
B[6] => multiplier:inst7.datab[6]
B[7] => lpm_compare0:inst18.datab[7]
B[7] => AND8bit:inst.DATA_B[7]
B[7] => OR8bit:inst12.DATA_B[7]
B[7] => XOR8bit:inst13.DATA_B[7]
B[7] => SCAdder-8bit:inst3.DATA_B[7]
B[7] => SUB_8bit:inst10.DATA_B[7]
B[7] => multiplier:inst7.datab[7]
DECODE[0] <= decode4_16_e:inst2.eq0
DECODE[1] <= decode4_16_e:inst2.eq1
DECODE[2] <= decode4_16_e:inst2.eq2
DECODE[3] <= decode4_16_e:inst2.eq3
DECODE[4] <= decode4_16_e:inst2.eq4
DECODE[5] <= <GND>
DECODE[6] <= decode4_16_e:inst2.eq6
DECODE[7] <= decode4_16_e:inst2.eq7
DECODE[8] <= decode4_16_e:inst2.eq8
DECODE[9] <= decode4_16_e:inst2.eq9
DECODE[10] <= decode4_16_e:inst2.eq10
DECODE[11] <= decode4_16_e:inst2.eq11
DECODE[12] <= decode4_16_e:inst2.eq12
DECODE[13] <= decode4_16_e:inst2.eq13
DECODE[14] <= decode4_16_e:inst2.eq14
DECODE[15] <= decode4_16_e:inst2.eq15
OUT[0] <= lpm_mux1:inst19.result[0]
OUT[1] <= lpm_mux1:inst19.result[1]
OUT[2] <= lpm_mux1:inst19.result[2]
OUT[3] <= lpm_mux1:inst19.result[3]
OUT[4] <= lpm_mux1:inst19.result[4]
OUT[5] <= lpm_mux1:inst19.result[5]
OUT[6] <= lpm_mux1:inst19.result[6]
OUT[7] <= lpm_mux1:inst19.result[7]


|MIPS_CPU|Practical3:inst28|lpm_mux9:inst6
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|MIPS_CPU|Practical3:inst28|lpm_mux9:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_ele:auto_generated.data[0]
data[1][0] => mux_ele:auto_generated.data[1]
sel[0] => mux_ele:auto_generated.sel[0]
clock => mux_ele:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_ele:auto_generated.result[0]


|MIPS_CPU|Practical3:inst28|lpm_mux9:inst6|LPM_MUX:LPM_MUX_component|mux_ele:auto_generated
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|Practical3:inst28|decode4_16_e:inst2
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|MIPS_CPU|Practical3:inst28|decode4_16_e:inst2|lpm_decode:LPM_DECODE_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]


|MIPS_CPU|Practical3:inst28|decode4_16_e:inst2|lpm_decode:LPM_DECODE_component|decode_ktf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|lpm_mux8:inst5
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
data10 => LPM_MUX:LPM_MUX_component.DATA[10][0]
data11 => LPM_MUX:LPM_MUX_component.DATA[11][0]
data12 => LPM_MUX:LPM_MUX_component.DATA[12][0]
data13 => LPM_MUX:LPM_MUX_component.DATA[13][0]
data14 => LPM_MUX:LPM_MUX_component.DATA[14][0]
data15 => LPM_MUX:LPM_MUX_component.DATA[15][0]
data2 => LPM_MUX:LPM_MUX_component.DATA[2][0]
data3 => LPM_MUX:LPM_MUX_component.DATA[3][0]
data4 => LPM_MUX:LPM_MUX_component.DATA[4][0]
data5 => LPM_MUX:LPM_MUX_component.DATA[5][0]
data6 => LPM_MUX:LPM_MUX_component.DATA[6][0]
data7 => LPM_MUX:LPM_MUX_component.DATA[7][0]
data8 => LPM_MUX:LPM_MUX_component.DATA[8][0]
data9 => LPM_MUX:LPM_MUX_component.DATA[9][0]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|MIPS_CPU|Practical3:inst28|lpm_mux8:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_6ne:auto_generated.data[0]
data[1][0] => mux_6ne:auto_generated.data[1]
data[2][0] => mux_6ne:auto_generated.data[2]
data[3][0] => mux_6ne:auto_generated.data[3]
data[4][0] => mux_6ne:auto_generated.data[4]
data[5][0] => mux_6ne:auto_generated.data[5]
data[6][0] => mux_6ne:auto_generated.data[6]
data[7][0] => mux_6ne:auto_generated.data[7]
data[8][0] => mux_6ne:auto_generated.data[8]
data[9][0] => mux_6ne:auto_generated.data[9]
data[10][0] => mux_6ne:auto_generated.data[10]
data[11][0] => mux_6ne:auto_generated.data[11]
data[12][0] => mux_6ne:auto_generated.data[12]
data[13][0] => mux_6ne:auto_generated.data[13]
data[14][0] => mux_6ne:auto_generated.data[14]
data[15][0] => mux_6ne:auto_generated.data[15]
sel[0] => mux_6ne:auto_generated.sel[0]
sel[1] => mux_6ne:auto_generated.sel[1]
sel[2] => mux_6ne:auto_generated.sel[2]
sel[3] => mux_6ne:auto_generated.sel[3]
clock => mux_6ne:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6ne:auto_generated.result[0]


|MIPS_CPU|Practical3:inst28|lpm_mux8:inst5|LPM_MUX:LPM_MUX_component|mux_6ne:auto_generated
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0


|MIPS_CPU|Practical3:inst28|lpm_compare0:inst18
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
aeb <= lpm_compare:LPM_COMPARE_component.aeb
aneb <= lpm_compare:LPM_COMPARE_component.aneb


|MIPS_CPU|Practical3:inst28|lpm_compare0:inst18|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_1pg:auto_generated.dataa[0]
dataa[1] => cmpr_1pg:auto_generated.dataa[1]
dataa[2] => cmpr_1pg:auto_generated.dataa[2]
dataa[3] => cmpr_1pg:auto_generated.dataa[3]
dataa[4] => cmpr_1pg:auto_generated.dataa[4]
dataa[5] => cmpr_1pg:auto_generated.dataa[5]
dataa[6] => cmpr_1pg:auto_generated.dataa[6]
dataa[7] => cmpr_1pg:auto_generated.dataa[7]
datab[0] => cmpr_1pg:auto_generated.datab[0]
datab[1] => cmpr_1pg:auto_generated.datab[1]
datab[2] => cmpr_1pg:auto_generated.datab[2]
datab[3] => cmpr_1pg:auto_generated.datab[3]
datab[4] => cmpr_1pg:auto_generated.datab[4]
datab[5] => cmpr_1pg:auto_generated.datab[5]
datab[6] => cmpr_1pg:auto_generated.datab[6]
datab[7] => cmpr_1pg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_1pg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= cmpr_1pg:auto_generated.aneb
ageb <= <GND>


|MIPS_CPU|Practical3:inst28|lpm_compare0:inst18|lpm_compare:LPM_COMPARE_component|cmpr_1pg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
aneb <= aneb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|MIPS_CPU|Practical3:inst28|lpm_mux1:inst19
clken => LPM_MUX:LPM_MUX_component.CLKEN
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data10x[0] => LPM_MUX:LPM_MUX_component.DATA[10][0]
data10x[1] => LPM_MUX:LPM_MUX_component.DATA[10][1]
data10x[2] => LPM_MUX:LPM_MUX_component.DATA[10][2]
data10x[3] => LPM_MUX:LPM_MUX_component.DATA[10][3]
data10x[4] => LPM_MUX:LPM_MUX_component.DATA[10][4]
data10x[5] => LPM_MUX:LPM_MUX_component.DATA[10][5]
data10x[6] => LPM_MUX:LPM_MUX_component.DATA[10][6]
data10x[7] => LPM_MUX:LPM_MUX_component.DATA[10][7]
data11x[0] => LPM_MUX:LPM_MUX_component.DATA[11][0]
data11x[1] => LPM_MUX:LPM_MUX_component.DATA[11][1]
data11x[2] => LPM_MUX:LPM_MUX_component.DATA[11][2]
data11x[3] => LPM_MUX:LPM_MUX_component.DATA[11][3]
data11x[4] => LPM_MUX:LPM_MUX_component.DATA[11][4]
data11x[5] => LPM_MUX:LPM_MUX_component.DATA[11][5]
data11x[6] => LPM_MUX:LPM_MUX_component.DATA[11][6]
data11x[7] => LPM_MUX:LPM_MUX_component.DATA[11][7]
data12x[0] => LPM_MUX:LPM_MUX_component.DATA[12][0]
data12x[1] => LPM_MUX:LPM_MUX_component.DATA[12][1]
data12x[2] => LPM_MUX:LPM_MUX_component.DATA[12][2]
data12x[3] => LPM_MUX:LPM_MUX_component.DATA[12][3]
data12x[4] => LPM_MUX:LPM_MUX_component.DATA[12][4]
data12x[5] => LPM_MUX:LPM_MUX_component.DATA[12][5]
data12x[6] => LPM_MUX:LPM_MUX_component.DATA[12][6]
data12x[7] => LPM_MUX:LPM_MUX_component.DATA[12][7]
data13x[0] => LPM_MUX:LPM_MUX_component.DATA[13][0]
data13x[1] => LPM_MUX:LPM_MUX_component.DATA[13][1]
data13x[2] => LPM_MUX:LPM_MUX_component.DATA[13][2]
data13x[3] => LPM_MUX:LPM_MUX_component.DATA[13][3]
data13x[4] => LPM_MUX:LPM_MUX_component.DATA[13][4]
data13x[5] => LPM_MUX:LPM_MUX_component.DATA[13][5]
data13x[6] => LPM_MUX:LPM_MUX_component.DATA[13][6]
data13x[7] => LPM_MUX:LPM_MUX_component.DATA[13][7]
data14x[0] => LPM_MUX:LPM_MUX_component.DATA[14][0]
data14x[1] => LPM_MUX:LPM_MUX_component.DATA[14][1]
data14x[2] => LPM_MUX:LPM_MUX_component.DATA[14][2]
data14x[3] => LPM_MUX:LPM_MUX_component.DATA[14][3]
data14x[4] => LPM_MUX:LPM_MUX_component.DATA[14][4]
data14x[5] => LPM_MUX:LPM_MUX_component.DATA[14][5]
data14x[6] => LPM_MUX:LPM_MUX_component.DATA[14][6]
data14x[7] => LPM_MUX:LPM_MUX_component.DATA[14][7]
data15x[0] => LPM_MUX:LPM_MUX_component.DATA[15][0]
data15x[1] => LPM_MUX:LPM_MUX_component.DATA[15][1]
data15x[2] => LPM_MUX:LPM_MUX_component.DATA[15][2]
data15x[3] => LPM_MUX:LPM_MUX_component.DATA[15][3]
data15x[4] => LPM_MUX:LPM_MUX_component.DATA[15][4]
data15x[5] => LPM_MUX:LPM_MUX_component.DATA[15][5]
data15x[6] => LPM_MUX:LPM_MUX_component.DATA[15][6]
data15x[7] => LPM_MUX:LPM_MUX_component.DATA[15][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
data8x[0] => LPM_MUX:LPM_MUX_component.DATA[8][0]
data8x[1] => LPM_MUX:LPM_MUX_component.DATA[8][1]
data8x[2] => LPM_MUX:LPM_MUX_component.DATA[8][2]
data8x[3] => LPM_MUX:LPM_MUX_component.DATA[8][3]
data8x[4] => LPM_MUX:LPM_MUX_component.DATA[8][4]
data8x[5] => LPM_MUX:LPM_MUX_component.DATA[8][5]
data8x[6] => LPM_MUX:LPM_MUX_component.DATA[8][6]
data8x[7] => LPM_MUX:LPM_MUX_component.DATA[8][7]
data9x[0] => LPM_MUX:LPM_MUX_component.DATA[9][0]
data9x[1] => LPM_MUX:LPM_MUX_component.DATA[9][1]
data9x[2] => LPM_MUX:LPM_MUX_component.DATA[9][2]
data9x[3] => LPM_MUX:LPM_MUX_component.DATA[9][3]
data9x[4] => LPM_MUX:LPM_MUX_component.DATA[9][4]
data9x[5] => LPM_MUX:LPM_MUX_component.DATA[9][5]
data9x[6] => LPM_MUX:LPM_MUX_component.DATA[9][6]
data9x[7] => LPM_MUX:LPM_MUX_component.DATA[9][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
sel[3] => LPM_MUX:LPM_MUX_component.SEL[3]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU|Practical3:inst28|lpm_mux1:inst19|LPM_MUX:LPM_MUX_component
data[0][0] => mux_q8f:auto_generated.data[0]
data[0][1] => mux_q8f:auto_generated.data[1]
data[0][2] => mux_q8f:auto_generated.data[2]
data[0][3] => mux_q8f:auto_generated.data[3]
data[0][4] => mux_q8f:auto_generated.data[4]
data[0][5] => mux_q8f:auto_generated.data[5]
data[0][6] => mux_q8f:auto_generated.data[6]
data[0][7] => mux_q8f:auto_generated.data[7]
data[1][0] => mux_q8f:auto_generated.data[8]
data[1][1] => mux_q8f:auto_generated.data[9]
data[1][2] => mux_q8f:auto_generated.data[10]
data[1][3] => mux_q8f:auto_generated.data[11]
data[1][4] => mux_q8f:auto_generated.data[12]
data[1][5] => mux_q8f:auto_generated.data[13]
data[1][6] => mux_q8f:auto_generated.data[14]
data[1][7] => mux_q8f:auto_generated.data[15]
data[2][0] => mux_q8f:auto_generated.data[16]
data[2][1] => mux_q8f:auto_generated.data[17]
data[2][2] => mux_q8f:auto_generated.data[18]
data[2][3] => mux_q8f:auto_generated.data[19]
data[2][4] => mux_q8f:auto_generated.data[20]
data[2][5] => mux_q8f:auto_generated.data[21]
data[2][6] => mux_q8f:auto_generated.data[22]
data[2][7] => mux_q8f:auto_generated.data[23]
data[3][0] => mux_q8f:auto_generated.data[24]
data[3][1] => mux_q8f:auto_generated.data[25]
data[3][2] => mux_q8f:auto_generated.data[26]
data[3][3] => mux_q8f:auto_generated.data[27]
data[3][4] => mux_q8f:auto_generated.data[28]
data[3][5] => mux_q8f:auto_generated.data[29]
data[3][6] => mux_q8f:auto_generated.data[30]
data[3][7] => mux_q8f:auto_generated.data[31]
data[4][0] => mux_q8f:auto_generated.data[32]
data[4][1] => mux_q8f:auto_generated.data[33]
data[4][2] => mux_q8f:auto_generated.data[34]
data[4][3] => mux_q8f:auto_generated.data[35]
data[4][4] => mux_q8f:auto_generated.data[36]
data[4][5] => mux_q8f:auto_generated.data[37]
data[4][6] => mux_q8f:auto_generated.data[38]
data[4][7] => mux_q8f:auto_generated.data[39]
data[5][0] => mux_q8f:auto_generated.data[40]
data[5][1] => mux_q8f:auto_generated.data[41]
data[5][2] => mux_q8f:auto_generated.data[42]
data[5][3] => mux_q8f:auto_generated.data[43]
data[5][4] => mux_q8f:auto_generated.data[44]
data[5][5] => mux_q8f:auto_generated.data[45]
data[5][6] => mux_q8f:auto_generated.data[46]
data[5][7] => mux_q8f:auto_generated.data[47]
data[6][0] => mux_q8f:auto_generated.data[48]
data[6][1] => mux_q8f:auto_generated.data[49]
data[6][2] => mux_q8f:auto_generated.data[50]
data[6][3] => mux_q8f:auto_generated.data[51]
data[6][4] => mux_q8f:auto_generated.data[52]
data[6][5] => mux_q8f:auto_generated.data[53]
data[6][6] => mux_q8f:auto_generated.data[54]
data[6][7] => mux_q8f:auto_generated.data[55]
data[7][0] => mux_q8f:auto_generated.data[56]
data[7][1] => mux_q8f:auto_generated.data[57]
data[7][2] => mux_q8f:auto_generated.data[58]
data[7][3] => mux_q8f:auto_generated.data[59]
data[7][4] => mux_q8f:auto_generated.data[60]
data[7][5] => mux_q8f:auto_generated.data[61]
data[7][6] => mux_q8f:auto_generated.data[62]
data[7][7] => mux_q8f:auto_generated.data[63]
data[8][0] => mux_q8f:auto_generated.data[64]
data[8][1] => mux_q8f:auto_generated.data[65]
data[8][2] => mux_q8f:auto_generated.data[66]
data[8][3] => mux_q8f:auto_generated.data[67]
data[8][4] => mux_q8f:auto_generated.data[68]
data[8][5] => mux_q8f:auto_generated.data[69]
data[8][6] => mux_q8f:auto_generated.data[70]
data[8][7] => mux_q8f:auto_generated.data[71]
data[9][0] => mux_q8f:auto_generated.data[72]
data[9][1] => mux_q8f:auto_generated.data[73]
data[9][2] => mux_q8f:auto_generated.data[74]
data[9][3] => mux_q8f:auto_generated.data[75]
data[9][4] => mux_q8f:auto_generated.data[76]
data[9][5] => mux_q8f:auto_generated.data[77]
data[9][6] => mux_q8f:auto_generated.data[78]
data[9][7] => mux_q8f:auto_generated.data[79]
data[10][0] => mux_q8f:auto_generated.data[80]
data[10][1] => mux_q8f:auto_generated.data[81]
data[10][2] => mux_q8f:auto_generated.data[82]
data[10][3] => mux_q8f:auto_generated.data[83]
data[10][4] => mux_q8f:auto_generated.data[84]
data[10][5] => mux_q8f:auto_generated.data[85]
data[10][6] => mux_q8f:auto_generated.data[86]
data[10][7] => mux_q8f:auto_generated.data[87]
data[11][0] => mux_q8f:auto_generated.data[88]
data[11][1] => mux_q8f:auto_generated.data[89]
data[11][2] => mux_q8f:auto_generated.data[90]
data[11][3] => mux_q8f:auto_generated.data[91]
data[11][4] => mux_q8f:auto_generated.data[92]
data[11][5] => mux_q8f:auto_generated.data[93]
data[11][6] => mux_q8f:auto_generated.data[94]
data[11][7] => mux_q8f:auto_generated.data[95]
data[12][0] => mux_q8f:auto_generated.data[96]
data[12][1] => mux_q8f:auto_generated.data[97]
data[12][2] => mux_q8f:auto_generated.data[98]
data[12][3] => mux_q8f:auto_generated.data[99]
data[12][4] => mux_q8f:auto_generated.data[100]
data[12][5] => mux_q8f:auto_generated.data[101]
data[12][6] => mux_q8f:auto_generated.data[102]
data[12][7] => mux_q8f:auto_generated.data[103]
data[13][0] => mux_q8f:auto_generated.data[104]
data[13][1] => mux_q8f:auto_generated.data[105]
data[13][2] => mux_q8f:auto_generated.data[106]
data[13][3] => mux_q8f:auto_generated.data[107]
data[13][4] => mux_q8f:auto_generated.data[108]
data[13][5] => mux_q8f:auto_generated.data[109]
data[13][6] => mux_q8f:auto_generated.data[110]
data[13][7] => mux_q8f:auto_generated.data[111]
data[14][0] => mux_q8f:auto_generated.data[112]
data[14][1] => mux_q8f:auto_generated.data[113]
data[14][2] => mux_q8f:auto_generated.data[114]
data[14][3] => mux_q8f:auto_generated.data[115]
data[14][4] => mux_q8f:auto_generated.data[116]
data[14][5] => mux_q8f:auto_generated.data[117]
data[14][6] => mux_q8f:auto_generated.data[118]
data[14][7] => mux_q8f:auto_generated.data[119]
data[15][0] => mux_q8f:auto_generated.data[120]
data[15][1] => mux_q8f:auto_generated.data[121]
data[15][2] => mux_q8f:auto_generated.data[122]
data[15][3] => mux_q8f:auto_generated.data[123]
data[15][4] => mux_q8f:auto_generated.data[124]
data[15][5] => mux_q8f:auto_generated.data[125]
data[15][6] => mux_q8f:auto_generated.data[126]
data[15][7] => mux_q8f:auto_generated.data[127]
sel[0] => mux_q8f:auto_generated.sel[0]
sel[1] => mux_q8f:auto_generated.sel[1]
sel[2] => mux_q8f:auto_generated.sel[2]
sel[3] => mux_q8f:auto_generated.sel[3]
clock => mux_q8f:auto_generated.clock
aclr => ~NO_FANOUT~
clken => mux_q8f:auto_generated.clken
result[0] <= mux_q8f:auto_generated.result[0]
result[1] <= mux_q8f:auto_generated.result[1]
result[2] <= mux_q8f:auto_generated.result[2]
result[3] <= mux_q8f:auto_generated.result[3]
result[4] <= mux_q8f:auto_generated.result[4]
result[5] <= mux_q8f:auto_generated.result[5]
result[6] <= mux_q8f:auto_generated.result[6]
result[7] <= mux_q8f:auto_generated.result[7]


|MIPS_CPU|Practical3:inst28|lpm_mux1:inst19|LPM_MUX:LPM_MUX_component|mux_q8f:auto_generated
clken => external_reg[7].ENA
clken => external_reg[6].ENA
clken => external_reg[5].ENA
clken => external_reg[4].ENA
clken => external_reg[3].ENA
clken => external_reg[2].ENA
clken => external_reg[1].ENA
clken => external_reg[0].ENA
clock => external_reg[7].CLK
clock => external_reg[6].CLK
clock => external_reg[5].CLK
clock => external_reg[4].CLK
clock => external_reg[3].CLK
clock => external_reg[2].CLK
clock => external_reg[1].CLK
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
data[64] => l1_w0_n4_mux_dataout.IN1
data[65] => l1_w1_n4_mux_dataout.IN1
data[66] => l1_w2_n4_mux_dataout.IN1
data[67] => l1_w3_n4_mux_dataout.IN1
data[68] => l1_w4_n4_mux_dataout.IN1
data[69] => l1_w5_n4_mux_dataout.IN1
data[70] => l1_w6_n4_mux_dataout.IN1
data[71] => l1_w7_n4_mux_dataout.IN1
data[72] => l1_w0_n4_mux_dataout.IN1
data[73] => l1_w1_n4_mux_dataout.IN1
data[74] => l1_w2_n4_mux_dataout.IN1
data[75] => l1_w3_n4_mux_dataout.IN1
data[76] => l1_w4_n4_mux_dataout.IN1
data[77] => l1_w5_n4_mux_dataout.IN1
data[78] => l1_w6_n4_mux_dataout.IN1
data[79] => l1_w7_n4_mux_dataout.IN1
data[80] => l1_w0_n5_mux_dataout.IN1
data[81] => l1_w1_n5_mux_dataout.IN1
data[82] => l1_w2_n5_mux_dataout.IN1
data[83] => l1_w3_n5_mux_dataout.IN1
data[84] => l1_w4_n5_mux_dataout.IN1
data[85] => l1_w5_n5_mux_dataout.IN1
data[86] => l1_w6_n5_mux_dataout.IN1
data[87] => l1_w7_n5_mux_dataout.IN1
data[88] => l1_w0_n5_mux_dataout.IN1
data[89] => l1_w1_n5_mux_dataout.IN1
data[90] => l1_w2_n5_mux_dataout.IN1
data[91] => l1_w3_n5_mux_dataout.IN1
data[92] => l1_w4_n5_mux_dataout.IN1
data[93] => l1_w5_n5_mux_dataout.IN1
data[94] => l1_w6_n5_mux_dataout.IN1
data[95] => l1_w7_n5_mux_dataout.IN1
data[96] => l1_w0_n6_mux_dataout.IN1
data[97] => l1_w1_n6_mux_dataout.IN1
data[98] => l1_w2_n6_mux_dataout.IN1
data[99] => l1_w3_n6_mux_dataout.IN1
data[100] => l1_w4_n6_mux_dataout.IN1
data[101] => l1_w5_n6_mux_dataout.IN1
data[102] => l1_w6_n6_mux_dataout.IN1
data[103] => l1_w7_n6_mux_dataout.IN1
data[104] => l1_w0_n6_mux_dataout.IN1
data[105] => l1_w1_n6_mux_dataout.IN1
data[106] => l1_w2_n6_mux_dataout.IN1
data[107] => l1_w3_n6_mux_dataout.IN1
data[108] => l1_w4_n6_mux_dataout.IN1
data[109] => l1_w5_n6_mux_dataout.IN1
data[110] => l1_w6_n6_mux_dataout.IN1
data[111] => l1_w7_n6_mux_dataout.IN1
data[112] => l1_w0_n7_mux_dataout.IN1
data[113] => l1_w1_n7_mux_dataout.IN1
data[114] => l1_w2_n7_mux_dataout.IN1
data[115] => l1_w3_n7_mux_dataout.IN1
data[116] => l1_w4_n7_mux_dataout.IN1
data[117] => l1_w5_n7_mux_dataout.IN1
data[118] => l1_w6_n7_mux_dataout.IN1
data[119] => l1_w7_n7_mux_dataout.IN1
data[120] => l1_w0_n7_mux_dataout.IN1
data[121] => l1_w1_n7_mux_dataout.IN1
data[122] => l1_w2_n7_mux_dataout.IN1
data[123] => l1_w3_n7_mux_dataout.IN1
data[124] => l1_w4_n7_mux_dataout.IN1
data[125] => l1_w5_n7_mux_dataout.IN1
data[126] => l1_w6_n7_mux_dataout.IN1
data[127] => l1_w7_n7_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0


|MIPS_CPU|Practical3:inst28|AND8bit:inst
OUT[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DATA_A[0] => inst8.IN0
DATA_A[1] => inst7.IN0
DATA_A[2] => inst6.IN0
DATA_A[3] => inst5.IN0
DATA_A[4] => inst3.IN0
DATA_A[5] => inst4.IN0
DATA_A[6] => inst2.IN0
DATA_A[7] => inst.IN0
DATA_B[0] => inst8.IN1
DATA_B[1] => inst7.IN1
DATA_B[2] => inst6.IN1
DATA_B[3] => inst5.IN1
DATA_B[4] => inst3.IN1
DATA_B[5] => inst4.IN1
DATA_B[6] => inst2.IN1
DATA_B[7] => inst.IN1


|MIPS_CPU|Practical3:inst28|OR8bit:inst12
OUT[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
DATA_B[0] => inst8.IN0
DATA_B[1] => inst7.IN0
DATA_B[2] => inst6.IN0
DATA_B[3] => inst5.IN0
DATA_B[4] => inst4.IN0
DATA_B[5] => inst3.IN0
DATA_B[6] => inst2.IN0
DATA_B[7] => inst1.IN0
DATA_A[0] => inst8.IN1
DATA_A[1] => inst7.IN1
DATA_A[2] => inst6.IN1
DATA_A[3] => inst5.IN1
DATA_A[4] => inst4.IN1
DATA_A[5] => inst3.IN1
DATA_A[6] => inst2.IN1
DATA_A[7] => inst1.IN1


|MIPS_CPU|Practical3:inst28|XOR8bit:inst13
OUT[0] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DATA_A[0] => inst16.IN0
DATA_A[1] => inst15.IN0
DATA_A[2] => inst14.IN0
DATA_A[3] => inst13.IN0
DATA_A[4] => inst12.IN0
DATA_A[5] => inst11.IN0
DATA_A[6] => inst10.IN0
DATA_A[7] => inst.IN0
DATA_B[0] => inst16.IN1
DATA_B[1] => inst15.IN1
DATA_B[2] => inst14.IN1
DATA_B[3] => inst13.IN1
DATA_B[4] => inst12.IN1
DATA_B[5] => inst11.IN1
DATA_B[6] => inst10.IN1
DATA_B[7] => inst.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3
S[0] <= RCadder_4bit:inst.SUM[0]
S[1] <= RCadder_4bit:inst.SUM[1]
S[2] <= RCadder_4bit:inst.SUM[2]
S[3] <= RCadder_4bit:inst.SUM[3]
S[4] <= lpm_mux10:inst5.result[0]
S[5] <= lpm_mux10:inst5.result[1]
S[6] <= lpm_mux10:inst5.result[2]
S[7] <= lpm_mux10:inst5.result[3]
CIN => RCadder_4bit:inst.CIN
DATA_A[0] => RCadder_4bit:inst.DATA_A[0]
DATA_A[1] => RCadder_4bit:inst.DATA_A[1]
DATA_A[2] => RCadder_4bit:inst.DATA_A[2]
DATA_A[3] => RCadder_4bit:inst.DATA_A[3]
DATA_A[4] => RCadder_4bit:inst9.DATA_A[0]
DATA_A[4] => RCadder_4bit:inst10.DATA_A[0]
DATA_A[5] => RCadder_4bit:inst9.DATA_A[1]
DATA_A[5] => RCadder_4bit:inst10.DATA_A[1]
DATA_A[6] => RCadder_4bit:inst9.DATA_A[2]
DATA_A[6] => RCadder_4bit:inst10.DATA_A[2]
DATA_A[7] => RCadder_4bit:inst9.DATA_A[3]
DATA_A[7] => RCadder_4bit:inst10.DATA_A[3]
DATA_B[0] => RCadder_4bit:inst.DATA_B[0]
DATA_B[1] => RCadder_4bit:inst.DATA_B[1]
DATA_B[2] => RCadder_4bit:inst.DATA_B[2]
DATA_B[3] => RCadder_4bit:inst.DATA_B[3]
DATA_B[4] => RCadder_4bit:inst9.DATA_B[0]
DATA_B[4] => RCadder_4bit:inst10.DATA_B[0]
DATA_B[5] => RCadder_4bit:inst9.DATA_B[1]
DATA_B[5] => RCadder_4bit:inst10.DATA_B[1]
DATA_B[6] => RCadder_4bit:inst9.DATA_B[2]
DATA_B[6] => RCadder_4bit:inst10.DATA_B[2]
DATA_B[7] => RCadder_4bit:inst9.DATA_B[3]
DATA_B[7] => RCadder_4bit:inst10.DATA_B[3]


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|lpm_mux10:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[0][3] => mux_44e:auto_generated.data[3]
data[1][0] => mux_44e:auto_generated.data[4]
data[1][1] => mux_44e:auto_generated.data[5]
data[1][2] => mux_44e:auto_generated.data[6]
data[1][3] => mux_44e:auto_generated.data[7]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]
result[3] <= mux_44e:auto_generated.result[3]


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst9
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst9|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst10
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SCAdder-8bit:inst3|RCadder_4bit:inst10|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10
S[0] <= SCAdder-8bit:inst.S[0]
S[1] <= SCAdder-8bit:inst.S[1]
S[2] <= SCAdder-8bit:inst.S[2]
S[3] <= SCAdder-8bit:inst.S[3]
S[4] <= SCAdder-8bit:inst.S[4]
S[5] <= SCAdder-8bit:inst.S[5]
S[6] <= SCAdder-8bit:inst.S[6]
S[7] <= SCAdder-8bit:inst.S[7]
DATA_A[0] => SCAdder-8bit:inst.DATA_A[0]
DATA_A[1] => SCAdder-8bit:inst.DATA_A[1]
DATA_A[2] => SCAdder-8bit:inst.DATA_A[2]
DATA_A[3] => SCAdder-8bit:inst.DATA_A[3]
DATA_A[4] => SCAdder-8bit:inst.DATA_A[4]
DATA_A[5] => SCAdder-8bit:inst.DATA_A[5]
DATA_A[6] => SCAdder-8bit:inst.DATA_A[6]
DATA_A[7] => SCAdder-8bit:inst.DATA_A[7]
DATA_B[0] => XOR8bit:inst2.DATA_B[0]
DATA_B[1] => XOR8bit:inst2.DATA_B[1]
DATA_B[2] => XOR8bit:inst2.DATA_B[2]
DATA_B[3] => XOR8bit:inst2.DATA_B[3]
DATA_B[4] => XOR8bit:inst2.DATA_B[4]
DATA_B[5] => XOR8bit:inst2.DATA_B[5]
DATA_B[6] => XOR8bit:inst2.DATA_B[6]
DATA_B[7] => XOR8bit:inst2.DATA_B[7]


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst
S[0] <= RCadder_4bit:inst.SUM[0]
S[1] <= RCadder_4bit:inst.SUM[1]
S[2] <= RCadder_4bit:inst.SUM[2]
S[3] <= RCadder_4bit:inst.SUM[3]
S[4] <= lpm_mux10:inst5.result[0]
S[5] <= lpm_mux10:inst5.result[1]
S[6] <= lpm_mux10:inst5.result[2]
S[7] <= lpm_mux10:inst5.result[3]
CIN => RCadder_4bit:inst.CIN
DATA_A[0] => RCadder_4bit:inst.DATA_A[0]
DATA_A[1] => RCadder_4bit:inst.DATA_A[1]
DATA_A[2] => RCadder_4bit:inst.DATA_A[2]
DATA_A[3] => RCadder_4bit:inst.DATA_A[3]
DATA_A[4] => RCadder_4bit:inst9.DATA_A[0]
DATA_A[4] => RCadder_4bit:inst10.DATA_A[0]
DATA_A[5] => RCadder_4bit:inst9.DATA_A[1]
DATA_A[5] => RCadder_4bit:inst10.DATA_A[1]
DATA_A[6] => RCadder_4bit:inst9.DATA_A[2]
DATA_A[6] => RCadder_4bit:inst10.DATA_A[2]
DATA_A[7] => RCadder_4bit:inst9.DATA_A[3]
DATA_A[7] => RCadder_4bit:inst10.DATA_A[3]
DATA_B[0] => RCadder_4bit:inst.DATA_B[0]
DATA_B[1] => RCadder_4bit:inst.DATA_B[1]
DATA_B[2] => RCadder_4bit:inst.DATA_B[2]
DATA_B[3] => RCadder_4bit:inst.DATA_B[3]
DATA_B[4] => RCadder_4bit:inst9.DATA_B[0]
DATA_B[4] => RCadder_4bit:inst10.DATA_B[0]
DATA_B[5] => RCadder_4bit:inst9.DATA_B[1]
DATA_B[5] => RCadder_4bit:inst10.DATA_B[1]
DATA_B[6] => RCadder_4bit:inst9.DATA_B[2]
DATA_B[6] => RCadder_4bit:inst10.DATA_B[2]
DATA_B[7] => RCadder_4bit:inst9.DATA_B[3]
DATA_B[7] => RCadder_4bit:inst10.DATA_B[3]


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|lpm_mux10:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[0][3] => mux_44e:auto_generated.data[3]
data[1][0] => mux_44e:auto_generated.data[4]
data[1][1] => mux_44e:auto_generated.data[5]
data[1][2] => mux_44e:auto_generated.data[6]
data[1][3] => mux_44e:auto_generated.data[7]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]
result[3] <= mux_44e:auto_generated.result[3]


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst9|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|SCAdder-8bit:inst|RCadder_4bit:inst10|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|Practical3:inst28|SUB_8bit:inst10|XOR8bit:inst2
OUT[0] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
DATA_A[0] => inst16.IN0
DATA_A[1] => inst15.IN0
DATA_A[2] => inst14.IN0
DATA_A[3] => inst13.IN0
DATA_A[4] => inst12.IN0
DATA_A[5] => inst11.IN0
DATA_A[6] => inst10.IN0
DATA_A[7] => inst.IN0
DATA_B[0] => inst16.IN1
DATA_B[1] => inst15.IN1
DATA_B[2] => inst14.IN1
DATA_B[3] => inst13.IN1
DATA_B[4] => inst12.IN1
DATA_B[5] => inst11.IN1
DATA_B[6] => inst10.IN1
DATA_B[7] => inst.IN1


|MIPS_CPU|Practical3:inst28|multiplier:inst7
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]


|MIPS_CPU|Practical3:inst28|multiplier:inst7|lpm_mult:lpm_mult_component
dataa[0] => mult_82n:auto_generated.dataa[0]
dataa[1] => mult_82n:auto_generated.dataa[1]
dataa[2] => mult_82n:auto_generated.dataa[2]
dataa[3] => mult_82n:auto_generated.dataa[3]
dataa[4] => mult_82n:auto_generated.dataa[4]
dataa[5] => mult_82n:auto_generated.dataa[5]
dataa[6] => mult_82n:auto_generated.dataa[6]
dataa[7] => mult_82n:auto_generated.dataa[7]
datab[0] => mult_82n:auto_generated.datab[0]
datab[1] => mult_82n:auto_generated.datab[1]
datab[2] => mult_82n:auto_generated.datab[2]
datab[3] => mult_82n:auto_generated.datab[3]
datab[4] => mult_82n:auto_generated.datab[4]
datab[5] => mult_82n:auto_generated.datab[5]
datab[6] => mult_82n:auto_generated.datab[6]
datab[7] => mult_82n:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_82n:auto_generated.result[0]
result[1] <= mult_82n:auto_generated.result[1]
result[2] <= mult_82n:auto_generated.result[2]
result[3] <= mult_82n:auto_generated.result[3]
result[4] <= mult_82n:auto_generated.result[4]
result[5] <= mult_82n:auto_generated.result[5]
result[6] <= mult_82n:auto_generated.result[6]
result[7] <= mult_82n:auto_generated.result[7]
result[8] <= mult_82n:auto_generated.result[8]
result[9] <= mult_82n:auto_generated.result[9]
result[10] <= mult_82n:auto_generated.result[10]
result[11] <= mult_82n:auto_generated.result[11]
result[12] <= mult_82n:auto_generated.result[12]
result[13] <= mult_82n:auto_generated.result[13]
result[14] <= mult_82n:auto_generated.result[14]
result[15] <= mult_82n:auto_generated.result[15]


|MIPS_CPU|Practical3:inst28|multiplier:inst7|lpm_mult:lpm_mult_component|mult_82n:auto_generated
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
result[0] <= mac_out1.DATAOUT
result[1] <= mac_out1.DATAOUT1
result[2] <= mac_out1.DATAOUT2
result[3] <= mac_out1.DATAOUT3
result[4] <= mac_out1.DATAOUT4
result[5] <= mac_out1.DATAOUT5
result[6] <= mac_out1.DATAOUT6
result[7] <= mac_out1.DATAOUT7
result[8] <= mac_out1.DATAOUT8
result[9] <= mac_out1.DATAOUT9
result[10] <= mac_out1.DATAOUT10
result[11] <= mac_out1.DATAOUT11
result[12] <= mac_out1.DATAOUT12
result[13] <= mac_out1.DATAOUT13
result[14] <= mac_out1.DATAOUT14
result[15] <= mac_out1.DATAOUT15


|MIPS_CPU|RegisterFile:inst9
REGISTER4TEST[0] <= Reg4[0].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[1] <= Reg4[1].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[2] <= Reg4[2].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[3] <= Reg4[3].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[4] <= Reg4[4].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[5] <= Reg4[5].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[6] <= Reg4[6].DB_MAX_OUTPUT_PORT_TYPE
REGISTER4TEST[7] <= Reg4[7].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst22.IN0
CLOCK => lpm_mux0:inst11.clock
CLOCK => lpm_mux0:inst10.clock
WriteReg => lpm_decode1:inst21.enable
Register3[0] => lpm_decode1:inst21.data[0]
Register3[1] => lpm_decode1:inst21.data[1]
Register3[2] => lpm_decode1:inst21.data[2]
Data[0] => register_8bit:inst15.D[0]
Data[0] => register_8bit:inst.D[0]
Data[0] => register_8bit:inst12.D[0]
Data[0] => register_8bit:inst13.D[0]
Data[0] => register_8bit:inst14.D[0]
Data[0] => register_8bit:inst16.D[0]
Data[0] => register_8bit:inst17.D[0]
Data[0] => register_8bit:inst18.D[0]
Data[1] => register_8bit:inst15.D[1]
Data[1] => register_8bit:inst.D[1]
Data[1] => register_8bit:inst12.D[1]
Data[1] => register_8bit:inst13.D[1]
Data[1] => register_8bit:inst14.D[1]
Data[1] => register_8bit:inst16.D[1]
Data[1] => register_8bit:inst17.D[1]
Data[1] => register_8bit:inst18.D[1]
Data[2] => register_8bit:inst15.D[2]
Data[2] => register_8bit:inst.D[2]
Data[2] => register_8bit:inst12.D[2]
Data[2] => register_8bit:inst13.D[2]
Data[2] => register_8bit:inst14.D[2]
Data[2] => register_8bit:inst16.D[2]
Data[2] => register_8bit:inst17.D[2]
Data[2] => register_8bit:inst18.D[2]
Data[3] => register_8bit:inst15.D[3]
Data[3] => register_8bit:inst.D[3]
Data[3] => register_8bit:inst12.D[3]
Data[3] => register_8bit:inst13.D[3]
Data[3] => register_8bit:inst14.D[3]
Data[3] => register_8bit:inst16.D[3]
Data[3] => register_8bit:inst17.D[3]
Data[3] => register_8bit:inst18.D[3]
Data[4] => register_8bit:inst15.D[4]
Data[4] => register_8bit:inst.D[4]
Data[4] => register_8bit:inst12.D[4]
Data[4] => register_8bit:inst13.D[4]
Data[4] => register_8bit:inst14.D[4]
Data[4] => register_8bit:inst16.D[4]
Data[4] => register_8bit:inst17.D[4]
Data[4] => register_8bit:inst18.D[4]
Data[5] => register_8bit:inst15.D[5]
Data[5] => register_8bit:inst.D[5]
Data[5] => register_8bit:inst12.D[5]
Data[5] => register_8bit:inst13.D[5]
Data[5] => register_8bit:inst14.D[5]
Data[5] => register_8bit:inst16.D[5]
Data[5] => register_8bit:inst17.D[5]
Data[5] => register_8bit:inst18.D[5]
Data[6] => register_8bit:inst15.D[6]
Data[6] => register_8bit:inst.D[6]
Data[6] => register_8bit:inst12.D[6]
Data[6] => register_8bit:inst13.D[6]
Data[6] => register_8bit:inst14.D[6]
Data[6] => register_8bit:inst16.D[6]
Data[6] => register_8bit:inst17.D[6]
Data[6] => register_8bit:inst18.D[6]
Data[7] => register_8bit:inst15.D[7]
Data[7] => register_8bit:inst.D[7]
Data[7] => register_8bit:inst12.D[7]
Data[7] => register_8bit:inst13.D[7]
Data[7] => register_8bit:inst14.D[7]
Data[7] => register_8bit:inst16.D[7]
Data[7] => register_8bit:inst17.D[7]
Data[7] => register_8bit:inst18.D[7]
RegOut1[0] <= lpm_mux0:inst11.result[0]
RegOut1[1] <= lpm_mux0:inst11.result[1]
RegOut1[2] <= lpm_mux0:inst11.result[2]
RegOut1[3] <= lpm_mux0:inst11.result[3]
RegOut1[4] <= lpm_mux0:inst11.result[4]
RegOut1[5] <= lpm_mux0:inst11.result[5]
RegOut1[6] <= lpm_mux0:inst11.result[6]
RegOut1[7] <= lpm_mux0:inst11.result[7]
Register1[0] => lpm_mux0:inst11.sel[0]
Register1[1] => lpm_mux0:inst11.sel[1]
Register1[2] => lpm_mux0:inst11.sel[2]
RegOut2[0] <= lpm_mux0:inst10.result[0]
RegOut2[1] <= lpm_mux0:inst10.result[1]
RegOut2[2] <= lpm_mux0:inst10.result[2]
RegOut2[3] <= lpm_mux0:inst10.result[3]
RegOut2[4] <= lpm_mux0:inst10.result[4]
RegOut2[5] <= lpm_mux0:inst10.result[5]
RegOut2[6] <= lpm_mux0:inst10.result[6]
RegOut2[7] <= lpm_mux0:inst10.result[7]
Register2[0] => lpm_mux0:inst10.sel[0]
Register2[1] => lpm_mux0:inst10.sel[1]
Register2[2] => lpm_mux0:inst10.sel[2]


|MIPS_CPU|RegisterFile:inst9|register_8bit:inst15
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU|RegisterFile:inst9|lpm_decode1:inst21
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]


|MIPS_CPU|RegisterFile:inst9|lpm_decode1:inst21|lpm_decode:LPM_DECODE_component
data[0] => decode_4sf:auto_generated.data[0]
data[1] => decode_4sf:auto_generated.data[1]
data[2] => decode_4sf:auto_generated.data[2]
enable => decode_4sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_4sf:auto_generated.eq[0]
eq[1] <= decode_4sf:auto_generated.eq[1]
eq[2] <= decode_4sf:auto_generated.eq[2]
eq[3] <= decode_4sf:auto_generated.eq[3]
eq[4] <= decode_4sf:auto_generated.eq[4]
eq[5] <= decode_4sf:auto_generated.eq[5]
eq[6] <= decode_4sf:auto_generated.eq[6]
eq[7] <= decode_4sf:auto_generated.eq[7]


|MIPS_CPU|RegisterFile:inst9|lpm_decode1:inst21|lpm_decode:LPM_DECODE_component|decode_4sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode28w[1].IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1].IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1].IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2].IN0
data[1] => w_anode58w[2].IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode28w[3].IN0
data[2] => w_anode38w[3].IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|RegisterFile:inst9|lpm_mux0:inst11
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU|RegisterFile:inst9|lpm_mux0:inst11|LPM_MUX:LPM_MUX_component
data[0][0] => mux_tle:auto_generated.data[0]
data[0][1] => mux_tle:auto_generated.data[1]
data[0][2] => mux_tle:auto_generated.data[2]
data[0][3] => mux_tle:auto_generated.data[3]
data[0][4] => mux_tle:auto_generated.data[4]
data[0][5] => mux_tle:auto_generated.data[5]
data[0][6] => mux_tle:auto_generated.data[6]
data[0][7] => mux_tle:auto_generated.data[7]
data[1][0] => mux_tle:auto_generated.data[8]
data[1][1] => mux_tle:auto_generated.data[9]
data[1][2] => mux_tle:auto_generated.data[10]
data[1][3] => mux_tle:auto_generated.data[11]
data[1][4] => mux_tle:auto_generated.data[12]
data[1][5] => mux_tle:auto_generated.data[13]
data[1][6] => mux_tle:auto_generated.data[14]
data[1][7] => mux_tle:auto_generated.data[15]
data[2][0] => mux_tle:auto_generated.data[16]
data[2][1] => mux_tle:auto_generated.data[17]
data[2][2] => mux_tle:auto_generated.data[18]
data[2][3] => mux_tle:auto_generated.data[19]
data[2][4] => mux_tle:auto_generated.data[20]
data[2][5] => mux_tle:auto_generated.data[21]
data[2][6] => mux_tle:auto_generated.data[22]
data[2][7] => mux_tle:auto_generated.data[23]
data[3][0] => mux_tle:auto_generated.data[24]
data[3][1] => mux_tle:auto_generated.data[25]
data[3][2] => mux_tle:auto_generated.data[26]
data[3][3] => mux_tle:auto_generated.data[27]
data[3][4] => mux_tle:auto_generated.data[28]
data[3][5] => mux_tle:auto_generated.data[29]
data[3][6] => mux_tle:auto_generated.data[30]
data[3][7] => mux_tle:auto_generated.data[31]
data[4][0] => mux_tle:auto_generated.data[32]
data[4][1] => mux_tle:auto_generated.data[33]
data[4][2] => mux_tle:auto_generated.data[34]
data[4][3] => mux_tle:auto_generated.data[35]
data[4][4] => mux_tle:auto_generated.data[36]
data[4][5] => mux_tle:auto_generated.data[37]
data[4][6] => mux_tle:auto_generated.data[38]
data[4][7] => mux_tle:auto_generated.data[39]
data[5][0] => mux_tle:auto_generated.data[40]
data[5][1] => mux_tle:auto_generated.data[41]
data[5][2] => mux_tle:auto_generated.data[42]
data[5][3] => mux_tle:auto_generated.data[43]
data[5][4] => mux_tle:auto_generated.data[44]
data[5][5] => mux_tle:auto_generated.data[45]
data[5][6] => mux_tle:auto_generated.data[46]
data[5][7] => mux_tle:auto_generated.data[47]
data[6][0] => mux_tle:auto_generated.data[48]
data[6][1] => mux_tle:auto_generated.data[49]
data[6][2] => mux_tle:auto_generated.data[50]
data[6][3] => mux_tle:auto_generated.data[51]
data[6][4] => mux_tle:auto_generated.data[52]
data[6][5] => mux_tle:auto_generated.data[53]
data[6][6] => mux_tle:auto_generated.data[54]
data[6][7] => mux_tle:auto_generated.data[55]
data[7][0] => mux_tle:auto_generated.data[56]
data[7][1] => mux_tle:auto_generated.data[57]
data[7][2] => mux_tle:auto_generated.data[58]
data[7][3] => mux_tle:auto_generated.data[59]
data[7][4] => mux_tle:auto_generated.data[60]
data[7][5] => mux_tle:auto_generated.data[61]
data[7][6] => mux_tle:auto_generated.data[62]
data[7][7] => mux_tle:auto_generated.data[63]
sel[0] => mux_tle:auto_generated.sel[0]
sel[1] => mux_tle:auto_generated.sel[1]
sel[2] => mux_tle:auto_generated.sel[2]
clock => mux_tle:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tle:auto_generated.result[0]
result[1] <= mux_tle:auto_generated.result[1]
result[2] <= mux_tle:auto_generated.result[2]
result[3] <= mux_tle:auto_generated.result[3]
result[4] <= mux_tle:auto_generated.result[4]
result[5] <= mux_tle:auto_generated.result[5]
result[6] <= mux_tle:auto_generated.result[6]
result[7] <= mux_tle:auto_generated.result[7]


|MIPS_CPU|RegisterFile:inst9|lpm_mux0:inst11|LPM_MUX:LPM_MUX_component|mux_tle:auto_generated
clock => external_reg[7].CLK
clock => external_reg[6].CLK
clock => external_reg[5].CLK
clock => external_reg[4].CLK
clock => external_reg[3].CLK
clock => external_reg[2].CLK
clock => external_reg[1].CLK
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|MIPS_CPU|RegisterFile:inst9|register_8bit:inst
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU|RegisterFile:inst9|register_8bit:inst12
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU|RegisterFile:inst9|register_8bit:inst13
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU|RegisterFile:inst9|register_8bit:inst14
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU|RegisterFile:inst9|register_8bit:inst16
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU|RegisterFile:inst9|register_8bit:inst17
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU|RegisterFile:inst9|register_8bit:inst18
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU|RegisterFile:inst9|lpm_mux0:inst10
clock => LPM_MUX:LPM_MUX_component.CLOCK
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data4x[0] => LPM_MUX:LPM_MUX_component.DATA[4][0]
data4x[1] => LPM_MUX:LPM_MUX_component.DATA[4][1]
data4x[2] => LPM_MUX:LPM_MUX_component.DATA[4][2]
data4x[3] => LPM_MUX:LPM_MUX_component.DATA[4][3]
data4x[4] => LPM_MUX:LPM_MUX_component.DATA[4][4]
data4x[5] => LPM_MUX:LPM_MUX_component.DATA[4][5]
data4x[6] => LPM_MUX:LPM_MUX_component.DATA[4][6]
data4x[7] => LPM_MUX:LPM_MUX_component.DATA[4][7]
data5x[0] => LPM_MUX:LPM_MUX_component.DATA[5][0]
data5x[1] => LPM_MUX:LPM_MUX_component.DATA[5][1]
data5x[2] => LPM_MUX:LPM_MUX_component.DATA[5][2]
data5x[3] => LPM_MUX:LPM_MUX_component.DATA[5][3]
data5x[4] => LPM_MUX:LPM_MUX_component.DATA[5][4]
data5x[5] => LPM_MUX:LPM_MUX_component.DATA[5][5]
data5x[6] => LPM_MUX:LPM_MUX_component.DATA[5][6]
data5x[7] => LPM_MUX:LPM_MUX_component.DATA[5][7]
data6x[0] => LPM_MUX:LPM_MUX_component.DATA[6][0]
data6x[1] => LPM_MUX:LPM_MUX_component.DATA[6][1]
data6x[2] => LPM_MUX:LPM_MUX_component.DATA[6][2]
data6x[3] => LPM_MUX:LPM_MUX_component.DATA[6][3]
data6x[4] => LPM_MUX:LPM_MUX_component.DATA[6][4]
data6x[5] => LPM_MUX:LPM_MUX_component.DATA[6][5]
data6x[6] => LPM_MUX:LPM_MUX_component.DATA[6][6]
data6x[7] => LPM_MUX:LPM_MUX_component.DATA[6][7]
data7x[0] => LPM_MUX:LPM_MUX_component.DATA[7][0]
data7x[1] => LPM_MUX:LPM_MUX_component.DATA[7][1]
data7x[2] => LPM_MUX:LPM_MUX_component.DATA[7][2]
data7x[3] => LPM_MUX:LPM_MUX_component.DATA[7][3]
data7x[4] => LPM_MUX:LPM_MUX_component.DATA[7][4]
data7x[5] => LPM_MUX:LPM_MUX_component.DATA[7][5]
data7x[6] => LPM_MUX:LPM_MUX_component.DATA[7][6]
data7x[7] => LPM_MUX:LPM_MUX_component.DATA[7][7]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
sel[2] => LPM_MUX:LPM_MUX_component.SEL[2]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU|RegisterFile:inst9|lpm_mux0:inst10|LPM_MUX:LPM_MUX_component
data[0][0] => mux_tle:auto_generated.data[0]
data[0][1] => mux_tle:auto_generated.data[1]
data[0][2] => mux_tle:auto_generated.data[2]
data[0][3] => mux_tle:auto_generated.data[3]
data[0][4] => mux_tle:auto_generated.data[4]
data[0][5] => mux_tle:auto_generated.data[5]
data[0][6] => mux_tle:auto_generated.data[6]
data[0][7] => mux_tle:auto_generated.data[7]
data[1][0] => mux_tle:auto_generated.data[8]
data[1][1] => mux_tle:auto_generated.data[9]
data[1][2] => mux_tle:auto_generated.data[10]
data[1][3] => mux_tle:auto_generated.data[11]
data[1][4] => mux_tle:auto_generated.data[12]
data[1][5] => mux_tle:auto_generated.data[13]
data[1][6] => mux_tle:auto_generated.data[14]
data[1][7] => mux_tle:auto_generated.data[15]
data[2][0] => mux_tle:auto_generated.data[16]
data[2][1] => mux_tle:auto_generated.data[17]
data[2][2] => mux_tle:auto_generated.data[18]
data[2][3] => mux_tle:auto_generated.data[19]
data[2][4] => mux_tle:auto_generated.data[20]
data[2][5] => mux_tle:auto_generated.data[21]
data[2][6] => mux_tle:auto_generated.data[22]
data[2][7] => mux_tle:auto_generated.data[23]
data[3][0] => mux_tle:auto_generated.data[24]
data[3][1] => mux_tle:auto_generated.data[25]
data[3][2] => mux_tle:auto_generated.data[26]
data[3][3] => mux_tle:auto_generated.data[27]
data[3][4] => mux_tle:auto_generated.data[28]
data[3][5] => mux_tle:auto_generated.data[29]
data[3][6] => mux_tle:auto_generated.data[30]
data[3][7] => mux_tle:auto_generated.data[31]
data[4][0] => mux_tle:auto_generated.data[32]
data[4][1] => mux_tle:auto_generated.data[33]
data[4][2] => mux_tle:auto_generated.data[34]
data[4][3] => mux_tle:auto_generated.data[35]
data[4][4] => mux_tle:auto_generated.data[36]
data[4][5] => mux_tle:auto_generated.data[37]
data[4][6] => mux_tle:auto_generated.data[38]
data[4][7] => mux_tle:auto_generated.data[39]
data[5][0] => mux_tle:auto_generated.data[40]
data[5][1] => mux_tle:auto_generated.data[41]
data[5][2] => mux_tle:auto_generated.data[42]
data[5][3] => mux_tle:auto_generated.data[43]
data[5][4] => mux_tle:auto_generated.data[44]
data[5][5] => mux_tle:auto_generated.data[45]
data[5][6] => mux_tle:auto_generated.data[46]
data[5][7] => mux_tle:auto_generated.data[47]
data[6][0] => mux_tle:auto_generated.data[48]
data[6][1] => mux_tle:auto_generated.data[49]
data[6][2] => mux_tle:auto_generated.data[50]
data[6][3] => mux_tle:auto_generated.data[51]
data[6][4] => mux_tle:auto_generated.data[52]
data[6][5] => mux_tle:auto_generated.data[53]
data[6][6] => mux_tle:auto_generated.data[54]
data[6][7] => mux_tle:auto_generated.data[55]
data[7][0] => mux_tle:auto_generated.data[56]
data[7][1] => mux_tle:auto_generated.data[57]
data[7][2] => mux_tle:auto_generated.data[58]
data[7][3] => mux_tle:auto_generated.data[59]
data[7][4] => mux_tle:auto_generated.data[60]
data[7][5] => mux_tle:auto_generated.data[61]
data[7][6] => mux_tle:auto_generated.data[62]
data[7][7] => mux_tle:auto_generated.data[63]
sel[0] => mux_tle:auto_generated.sel[0]
sel[1] => mux_tle:auto_generated.sel[1]
sel[2] => mux_tle:auto_generated.sel[2]
clock => mux_tle:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tle:auto_generated.result[0]
result[1] <= mux_tle:auto_generated.result[1]
result[2] <= mux_tle:auto_generated.result[2]
result[3] <= mux_tle:auto_generated.result[3]
result[4] <= mux_tle:auto_generated.result[4]
result[5] <= mux_tle:auto_generated.result[5]
result[6] <= mux_tle:auto_generated.result[6]
result[7] <= mux_tle:auto_generated.result[7]


|MIPS_CPU|RegisterFile:inst9|lpm_mux0:inst10|LPM_MUX:LPM_MUX_component|mux_tle:auto_generated
clock => external_reg[7].CLK
clock => external_reg[6].CLK
clock => external_reg[5].CLK
clock => external_reg[4].CLK
clock => external_reg[3].CLK
clock => external_reg[2].CLK
clock => external_reg[1].CLK
clock => external_reg[0].CLK
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= external_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_reg[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|MIPS_CPU|Control:inst20
Jump <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => CU_Decoder:inst.enable
OP_CODE[0] => CU_Decoder:inst.data[0]
OP_CODE[1] => CU_Decoder:inst.data[1]
OP_CODE[2] => CU_Decoder:inst.data[2]
OP_CODE[3] => CU_Decoder:inst.data[3]
Funct[0] => inst7.IN2
Funct[0] => inst9.IN0
Funct[0] => inst29.IN0
Funct[0] => inst16.IN2
Funct[0] => inst26.IN2
Funct[0] => inst11.IN0
Funct[0] => inst36.IN1
Funct[1] => inst7.IN1
Funct[1] => inst9.IN1
Funct[1] => inst17.IN0
Funct[1] => inst25.IN0
Funct[1] => inst11.IN1
Funct[1] => inst36.IN0
Funct[2] => inst7.IN0
Funct[2] => inst9.IN2
Funct[2] => inst28.IN0
Funct[2] => inst18.IN0
Funct[2] => inst26.IN0
Funct[2] => inst11.IN2
Funct[2] => inst37.IN0
RegDst <= OP0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= inst8.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= OP6.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ZERO_EXTEND <= inst1.DB_MAX_OUTPUT_PORT_TYPE
JAL <= OP15.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= <GND>


|MIPS_CPU|Control:inst20|CU_Decoder:inst
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|MIPS_CPU|Control:inst20|CU_Decoder:inst|lpm_decode:LPM_DECODE_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]


|MIPS_CPU|Control:inst20|CU_Decoder:inst|lpm_decode:LPM_DECODE_component|decode_ktf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE16:inst75
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
OUT[8] <= LPM_DFF:inst1.q[8]
OUT[9] <= LPM_DFF:inst1.q[9]
OUT[10] <= LPM_DFF:inst1.q[10]
OUT[11] <= LPM_DFF:inst1.q[11]
OUT[12] <= LPM_DFF:inst1.q[12]
OUT[13] <= LPM_DFF:inst1.q[13]
OUT[14] <= LPM_DFF:inst1.q[14]
OUT[15] <= LPM_DFF:inst1.q[15]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]
IN[8] => LPM_DFF:inst1.data[8]
IN[9] => LPM_DFF:inst1.data[9]
IN[10] => LPM_DFF:inst1.data[10]
IN[11] => LPM_DFF:inst1.data[11]
IN[12] => LPM_DFF:inst1.data[12]
IN[13] => LPM_DFF:inst1.data[13]
IN[14] => LPM_DFF:inst1.data[14]
IN[15] => LPM_DFF:inst1.data[15]


|MIPS_CPU|PIPE16:inst75|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE16:inst72
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
OUT[8] <= LPM_DFF:inst1.q[8]
OUT[9] <= LPM_DFF:inst1.q[9]
OUT[10] <= LPM_DFF:inst1.q[10]
OUT[11] <= LPM_DFF:inst1.q[11]
OUT[12] <= LPM_DFF:inst1.q[12]
OUT[13] <= LPM_DFF:inst1.q[13]
OUT[14] <= LPM_DFF:inst1.q[14]
OUT[15] <= LPM_DFF:inst1.q[15]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]
IN[8] => LPM_DFF:inst1.data[8]
IN[9] => LPM_DFF:inst1.data[9]
IN[10] => LPM_DFF:inst1.data[10]
IN[11] => LPM_DFF:inst1.data[11]
IN[12] => LPM_DFF:inst1.data[12]
IN[13] => LPM_DFF:inst1.data[13]
IN[14] => LPM_DFF:inst1.data[14]
IN[15] => LPM_DFF:inst1.data[15]


|MIPS_CPU|PIPE16:inst72|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE16:inst60
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
OUT[8] <= LPM_DFF:inst1.q[8]
OUT[9] <= LPM_DFF:inst1.q[9]
OUT[10] <= LPM_DFF:inst1.q[10]
OUT[11] <= LPM_DFF:inst1.q[11]
OUT[12] <= LPM_DFF:inst1.q[12]
OUT[13] <= LPM_DFF:inst1.q[13]
OUT[14] <= LPM_DFF:inst1.q[14]
OUT[15] <= LPM_DFF:inst1.q[15]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]
IN[8] => LPM_DFF:inst1.data[8]
IN[9] => LPM_DFF:inst1.data[9]
IN[10] => LPM_DFF:inst1.data[10]
IN[11] => LPM_DFF:inst1.data[11]
IN[12] => LPM_DFF:inst1.data[12]
IN[13] => LPM_DFF:inst1.data[13]
IN[14] => LPM_DFF:inst1.data[14]
IN[15] => LPM_DFF:inst1.data[15]


|MIPS_CPU|PIPE16:inst60|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE16:inst57
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
OUT[8] <= LPM_DFF:inst1.q[8]
OUT[9] <= LPM_DFF:inst1.q[9]
OUT[10] <= LPM_DFF:inst1.q[10]
OUT[11] <= LPM_DFF:inst1.q[11]
OUT[12] <= LPM_DFF:inst1.q[12]
OUT[13] <= LPM_DFF:inst1.q[13]
OUT[14] <= LPM_DFF:inst1.q[14]
OUT[15] <= LPM_DFF:inst1.q[15]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]
IN[8] => LPM_DFF:inst1.data[8]
IN[9] => LPM_DFF:inst1.data[9]
IN[10] => LPM_DFF:inst1.data[10]
IN[11] => LPM_DFF:inst1.data[11]
IN[12] => LPM_DFF:inst1.data[12]
IN[13] => LPM_DFF:inst1.data[13]
IN[14] => LPM_DFF:inst1.data[14]
IN[15] => LPM_DFF:inst1.data[15]


|MIPS_CPU|PIPE16:inst57|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|InstructionMemory:inst24
ReadData[0] <= LPM_DFF:inst6.q[0]
ReadData[1] <= LPM_DFF:inst6.q[1]
ReadData[2] <= LPM_DFF:inst6.q[2]
ReadData[3] <= LPM_DFF:inst6.q[3]
ReadData[4] <= LPM_DFF:inst6.q[4]
ReadData[5] <= LPM_DFF:inst6.q[5]
ReadData[6] <= LPM_DFF:inst6.q[6]
ReadData[7] <= LPM_DFF:inst6.q[7]
ReadData[8] <= LPM_DFF:inst6.q[8]
ReadData[9] <= LPM_DFF:inst6.q[9]
ReadData[10] <= LPM_DFF:inst6.q[10]
ReadData[11] <= LPM_DFF:inst6.q[11]
ReadData[12] <= LPM_DFF:inst6.q[12]
ReadData[13] <= LPM_DFF:inst6.q[13]
ReadData[14] <= LPM_DFF:inst6.q[14]
ReadData[15] <= LPM_DFF:inst6.q[15]
CLOCK => LPM_DFF:inst6.clock
CLOCK => LPM_RAM_IO:inst4.outclock
CLOCK => inst1.IN0
Address[0] => LPM_RAM_IO:inst4.address[0]
Address[1] => LPM_RAM_IO:inst4.address[1]
Address[2] => LPM_RAM_IO:inst4.address[2]
Address[3] => LPM_RAM_IO:inst4.address[3]
Address[4] => LPM_RAM_IO:inst4.address[4]
Address[5] => LPM_RAM_IO:inst4.address[5]
Address[6] => LPM_RAM_IO:inst4.address[6]
Address[7] => LPM_RAM_IO:inst4.address[7]


|MIPS_CPU|InstructionMemory:inst24|LPM_DFF:inst6
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|InstructionMemory:inst24|LPM_RAM_IO:inst4
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
dio[8] <> datatri[8]
dio[9] <> datatri[9]
dio[10] <> datatri[10]
dio[11] <> datatri[11]
dio[12] <> datatri[12]
dio[13] <> datatri[13]
dio[14] <> datatri[14]
dio[15] <> datatri[15]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
outenab => _.IN0
outenab => datatri[15].IN0
memenab => _.IN1
memenab => datatri[15].IN1
we => _.IN0


|MIPS_CPU|InstructionMemory:inst24|LPM_RAM_IO:inst4|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]


|MIPS_CPU|InstructionMemory:inst24|LPM_RAM_IO:inst4|altram:sram|altsyncram:ram_block
wren_a => altsyncram_u0g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u0g1:auto_generated.data_a[0]
data_a[1] => altsyncram_u0g1:auto_generated.data_a[1]
data_a[2] => altsyncram_u0g1:auto_generated.data_a[2]
data_a[3] => altsyncram_u0g1:auto_generated.data_a[3]
data_a[4] => altsyncram_u0g1:auto_generated.data_a[4]
data_a[5] => altsyncram_u0g1:auto_generated.data_a[5]
data_a[6] => altsyncram_u0g1:auto_generated.data_a[6]
data_a[7] => altsyncram_u0g1:auto_generated.data_a[7]
data_a[8] => altsyncram_u0g1:auto_generated.data_a[8]
data_a[9] => altsyncram_u0g1:auto_generated.data_a[9]
data_a[10] => altsyncram_u0g1:auto_generated.data_a[10]
data_a[11] => altsyncram_u0g1:auto_generated.data_a[11]
data_a[12] => altsyncram_u0g1:auto_generated.data_a[12]
data_a[13] => altsyncram_u0g1:auto_generated.data_a[13]
data_a[14] => altsyncram_u0g1:auto_generated.data_a[14]
data_a[15] => altsyncram_u0g1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u0g1:auto_generated.address_a[0]
address_a[1] => altsyncram_u0g1:auto_generated.address_a[1]
address_a[2] => altsyncram_u0g1:auto_generated.address_a[2]
address_a[3] => altsyncram_u0g1:auto_generated.address_a[3]
address_a[4] => altsyncram_u0g1:auto_generated.address_a[4]
address_a[5] => altsyncram_u0g1:auto_generated.address_a[5]
address_a[6] => altsyncram_u0g1:auto_generated.address_a[6]
address_a[7] => altsyncram_u0g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u0g1:auto_generated.clock0
clock1 => altsyncram_u0g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u0g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_u0g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_u0g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_u0g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_u0g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_u0g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_u0g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_u0g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_u0g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_u0g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_u0g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_u0g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_u0g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_u0g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_u0g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_u0g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_CPU|InstructionMemory:inst24|LPM_RAM_IO:inst4|altram:sram|altsyncram:ram_block|altsyncram_u0g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|MIPS_CPU|register_8bit:inst4
Q[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLOCK => inst9.IN0
ENABLE => inst9.IN1
D[0] => inst7.DATAIN
D[1] => inst6.DATAIN
D[2] => inst5.DATAIN
D[3] => inst4.DATAIN
D[4] => inst3.DATAIN
D[5] => inst2.DATAIN
D[6] => inst1.DATAIN
D[7] => inst.DATAIN


|MIPS_CPU|PIPE:inst70
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst70|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Branch_MUX:inst27
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU|Branch_MUX:inst27|LPM_MUX:LPM_MUX_component
data[0][0] => mux_84e:auto_generated.data[0]
data[0][1] => mux_84e:auto_generated.data[1]
data[0][2] => mux_84e:auto_generated.data[2]
data[0][3] => mux_84e:auto_generated.data[3]
data[0][4] => mux_84e:auto_generated.data[4]
data[0][5] => mux_84e:auto_generated.data[5]
data[0][6] => mux_84e:auto_generated.data[6]
data[0][7] => mux_84e:auto_generated.data[7]
data[1][0] => mux_84e:auto_generated.data[8]
data[1][1] => mux_84e:auto_generated.data[9]
data[1][2] => mux_84e:auto_generated.data[10]
data[1][3] => mux_84e:auto_generated.data[11]
data[1][4] => mux_84e:auto_generated.data[12]
data[1][5] => mux_84e:auto_generated.data[13]
data[1][6] => mux_84e:auto_generated.data[14]
data[1][7] => mux_84e:auto_generated.data[15]
sel[0] => mux_84e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_84e:auto_generated.result[0]
result[1] <= mux_84e:auto_generated.result[1]
result[2] <= mux_84e:auto_generated.result[2]
result[3] <= mux_84e:auto_generated.result[3]
result[4] <= mux_84e:auto_generated.result[4]
result[5] <= mux_84e:auto_generated.result[5]
result[6] <= mux_84e:auto_generated.result[6]
result[7] <= mux_84e:auto_generated.result[7]


|MIPS_CPU|Branch_MUX:inst27|LPM_MUX:LPM_MUX_component|mux_84e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|Branch_MUX:inst26
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU|Branch_MUX:inst26|LPM_MUX:LPM_MUX_component
data[0][0] => mux_84e:auto_generated.data[0]
data[0][1] => mux_84e:auto_generated.data[1]
data[0][2] => mux_84e:auto_generated.data[2]
data[0][3] => mux_84e:auto_generated.data[3]
data[0][4] => mux_84e:auto_generated.data[4]
data[0][5] => mux_84e:auto_generated.data[5]
data[0][6] => mux_84e:auto_generated.data[6]
data[0][7] => mux_84e:auto_generated.data[7]
data[1][0] => mux_84e:auto_generated.data[8]
data[1][1] => mux_84e:auto_generated.data[9]
data[1][2] => mux_84e:auto_generated.data[10]
data[1][3] => mux_84e:auto_generated.data[11]
data[1][4] => mux_84e:auto_generated.data[12]
data[1][5] => mux_84e:auto_generated.data[13]
data[1][6] => mux_84e:auto_generated.data[14]
data[1][7] => mux_84e:auto_generated.data[15]
sel[0] => mux_84e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_84e:auto_generated.result[0]
result[1] <= mux_84e:auto_generated.result[1]
result[2] <= mux_84e:auto_generated.result[2]
result[3] <= mux_84e:auto_generated.result[3]
result[4] <= mux_84e:auto_generated.result[4]
result[5] <= mux_84e:auto_generated.result[5]
result[6] <= mux_84e:auto_generated.result[6]
result[7] <= mux_84e:auto_generated.result[7]


|MIPS_CPU|Branch_MUX:inst26|LPM_MUX:LPM_MUX_component|mux_84e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|PIPE1:inst39
OUT <= LPM_DFF:inst1.q[0]
CLOCK => LPM_DFF:inst1.clock
IN => LPM_DFF:inst1.data[0]


|MIPS_CPU|PIPE1:inst39|LPM_DFF:inst1
data[0] => _.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE1:inst64
OUT <= LPM_DFF:inst1.q[0]
CLOCK => LPM_DFF:inst1.clock
IN => LPM_DFF:inst1.data[0]


|MIPS_CPU|PIPE1:inst64|LPM_DFF:inst1
data[0] => _.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18
S[0] <= RCadder_4bit:inst.SUM[0]
S[1] <= RCadder_4bit:inst.SUM[1]
S[2] <= RCadder_4bit:inst.SUM[2]
S[3] <= RCadder_4bit:inst.SUM[3]
S[4] <= lpm_mux10:inst5.result[0]
S[5] <= lpm_mux10:inst5.result[1]
S[6] <= lpm_mux10:inst5.result[2]
S[7] <= lpm_mux10:inst5.result[3]
CIN => RCadder_4bit:inst.CIN
DATA_A[0] => RCadder_4bit:inst.DATA_A[0]
DATA_A[1] => RCadder_4bit:inst.DATA_A[1]
DATA_A[2] => RCadder_4bit:inst.DATA_A[2]
DATA_A[3] => RCadder_4bit:inst.DATA_A[3]
DATA_A[4] => RCadder_4bit:inst9.DATA_A[0]
DATA_A[4] => RCadder_4bit:inst10.DATA_A[0]
DATA_A[5] => RCadder_4bit:inst9.DATA_A[1]
DATA_A[5] => RCadder_4bit:inst10.DATA_A[1]
DATA_A[6] => RCadder_4bit:inst9.DATA_A[2]
DATA_A[6] => RCadder_4bit:inst10.DATA_A[2]
DATA_A[7] => RCadder_4bit:inst9.DATA_A[3]
DATA_A[7] => RCadder_4bit:inst10.DATA_A[3]
DATA_B[0] => RCadder_4bit:inst.DATA_B[0]
DATA_B[1] => RCadder_4bit:inst.DATA_B[1]
DATA_B[2] => RCadder_4bit:inst.DATA_B[2]
DATA_B[3] => RCadder_4bit:inst.DATA_B[3]
DATA_B[4] => RCadder_4bit:inst9.DATA_B[0]
DATA_B[4] => RCadder_4bit:inst10.DATA_B[0]
DATA_B[5] => RCadder_4bit:inst9.DATA_B[1]
DATA_B[5] => RCadder_4bit:inst10.DATA_B[1]
DATA_B[6] => RCadder_4bit:inst9.DATA_B[2]
DATA_B[6] => RCadder_4bit:inst10.DATA_B[2]
DATA_B[7] => RCadder_4bit:inst9.DATA_B[3]
DATA_B[7] => RCadder_4bit:inst10.DATA_B[3]


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|lpm_mux10:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|MIPS_CPU|SCAdder-8bit:inst18|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[0][3] => mux_44e:auto_generated.data[3]
data[1][0] => mux_44e:auto_generated.data[4]
data[1][1] => mux_44e:auto_generated.data[5]
data[1][2] => mux_44e:auto_generated.data[6]
data[1][3] => mux_44e:auto_generated.data[7]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]
result[3] <= mux_44e:auto_generated.result[3]


|MIPS_CPU|SCAdder-8bit:inst18|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst9
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst9|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst9|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst9|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst9|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst9|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst9|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst9|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst9|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst10
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst10|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst10|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst10|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst10|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst10|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst10|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst10|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst18|RCadder_4bit:inst10|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|number_one:inst15
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]


|MIPS_CPU|number_one:inst15|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|MIPS_CPU|PIPE:inst80
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst80|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst79
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst79|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst66
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst66|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21
S[0] <= RCadder_4bit:inst.SUM[0]
S[1] <= RCadder_4bit:inst.SUM[1]
S[2] <= RCadder_4bit:inst.SUM[2]
S[3] <= RCadder_4bit:inst.SUM[3]
S[4] <= lpm_mux10:inst5.result[0]
S[5] <= lpm_mux10:inst5.result[1]
S[6] <= lpm_mux10:inst5.result[2]
S[7] <= lpm_mux10:inst5.result[3]
CIN => RCadder_4bit:inst.CIN
DATA_A[0] => RCadder_4bit:inst.DATA_A[0]
DATA_A[1] => RCadder_4bit:inst.DATA_A[1]
DATA_A[2] => RCadder_4bit:inst.DATA_A[2]
DATA_A[3] => RCadder_4bit:inst.DATA_A[3]
DATA_A[4] => RCadder_4bit:inst9.DATA_A[0]
DATA_A[4] => RCadder_4bit:inst10.DATA_A[0]
DATA_A[5] => RCadder_4bit:inst9.DATA_A[1]
DATA_A[5] => RCadder_4bit:inst10.DATA_A[1]
DATA_A[6] => RCadder_4bit:inst9.DATA_A[2]
DATA_A[6] => RCadder_4bit:inst10.DATA_A[2]
DATA_A[7] => RCadder_4bit:inst9.DATA_A[3]
DATA_A[7] => RCadder_4bit:inst10.DATA_A[3]
DATA_B[0] => RCadder_4bit:inst.DATA_B[0]
DATA_B[1] => RCadder_4bit:inst.DATA_B[1]
DATA_B[2] => RCadder_4bit:inst.DATA_B[2]
DATA_B[3] => RCadder_4bit:inst.DATA_B[3]
DATA_B[4] => RCadder_4bit:inst9.DATA_B[0]
DATA_B[4] => RCadder_4bit:inst10.DATA_B[0]
DATA_B[5] => RCadder_4bit:inst9.DATA_B[1]
DATA_B[5] => RCadder_4bit:inst10.DATA_B[1]
DATA_B[6] => RCadder_4bit:inst9.DATA_B[2]
DATA_B[6] => RCadder_4bit:inst10.DATA_B[2]
DATA_B[7] => RCadder_4bit:inst9.DATA_B[3]
DATA_B[7] => RCadder_4bit:inst10.DATA_B[3]


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|lpm_mux10:inst5
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]


|MIPS_CPU|SCAdder-8bit:inst21|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component
data[0][0] => mux_44e:auto_generated.data[0]
data[0][1] => mux_44e:auto_generated.data[1]
data[0][2] => mux_44e:auto_generated.data[2]
data[0][3] => mux_44e:auto_generated.data[3]
data[1][0] => mux_44e:auto_generated.data[4]
data[1][1] => mux_44e:auto_generated.data[5]
data[1][2] => mux_44e:auto_generated.data[6]
data[1][3] => mux_44e:auto_generated.data[7]
sel[0] => mux_44e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_44e:auto_generated.result[0]
result[1] <= mux_44e:auto_generated.result[1]
result[2] <= mux_44e:auto_generated.result[2]
result[3] <= mux_44e:auto_generated.result[3]


|MIPS_CPU|SCAdder-8bit:inst21|lpm_mux10:inst5|LPM_MUX:LPM_MUX_component|mux_44e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w0_n0_mux_dataout.IN1
data[5] => l1_w1_n0_mux_dataout.IN1
data[6] => l1_w2_n0_mux_dataout.IN1
data[7] => l1_w3_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst9
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst9|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst9|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst9|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst9|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst9|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst9|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst9|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst9|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst10
COUT <= FA:inst3.COUT
DATA_A[0] => FA:inst.A
DATA_A[1] => FA:inst1.A
DATA_A[2] => FA:inst2.A
DATA_A[3] => FA:inst3.A
DATA_B[0] => FA:inst.B
DATA_B[1] => FA:inst1.B
DATA_B[2] => FA:inst2.B
DATA_B[3] => FA:inst3.B
CIN => FA:inst.Cin
SUM[0] <= FA:inst.S
SUM[1] <= FA:inst1.S
SUM[2] <= FA:inst2.S
SUM[3] <= FA:inst3.S


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst10|FA:inst3
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst10|FA:inst3|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst10|FA:inst2
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst10|FA:inst2|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst10|FA:inst1
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst10|FA:inst1|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst10|FA:inst
S <= XOR3:inst.OUT
Cin => XOR3:inst.IN3
Cin => inst3.IN1
Cin => inst4.IN1
A => XOR3:inst.IN1
A => inst3.IN0
A => inst2.IN0
B => XOR3:inst.IN2
B => inst4.IN0
B => inst2.IN1
COUT <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|SCAdder-8bit:inst21|RCadder_4bit:inst10|FA:inst|XOR3:inst
OUT <= 1.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 1.IN0
IN2 => 3.IN0
IN3 => 3.IN1


|MIPS_CPU|PIPE:inst59
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst59|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Extender:inst8
IMM_EXTEND[0] <= IMM[0].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[1] <= IMM[1].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[2] <= IMM[2].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[3] <= IMM[3].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[4] <= IMM[4].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[5] <= IMM[5].DB_MAX_OUTPUT_PORT_TYPE
IMM_EXTEND[6] <= digit_extend_mux:inst.result
IMM_EXTEND[7] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
IMM[0] => IMM_EXTEND[0].DATAIN
IMM[1] => IMM_EXTEND[1].DATAIN
IMM[2] => IMM_EXTEND[2].DATAIN
IMM[3] => IMM_EXTEND[3].DATAIN
IMM[4] => IMM_EXTEND[4].DATAIN
IMM[5] => digit_extend_mux:inst.data0
IMM[5] => IMM_EXTEND[5].DATAIN
ZERO_EXTEND => digit_extend_mux:inst.sel


|MIPS_CPU|Extender:inst8|digit_extend_mux:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|MIPS_CPU|Extender:inst8|digit_extend_mux:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_14e:auto_generated.data[0]
data[1][0] => mux_14e:auto_generated.data[1]
sel[0] => mux_14e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_14e:auto_generated.result[0]


|MIPS_CPU|Extender:inst8|digit_extend_mux:inst|LPM_MUX:LPM_MUX_component|mux_14e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|Control:inst14
Jump <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => CU_Decoder:inst.enable
OP_CODE[0] => CU_Decoder:inst.data[0]
OP_CODE[1] => CU_Decoder:inst.data[1]
OP_CODE[2] => CU_Decoder:inst.data[2]
OP_CODE[3] => CU_Decoder:inst.data[3]
Funct[0] => inst7.IN2
Funct[0] => inst9.IN0
Funct[0] => inst29.IN0
Funct[0] => inst16.IN2
Funct[0] => inst26.IN2
Funct[0] => inst11.IN0
Funct[0] => inst36.IN1
Funct[1] => inst7.IN1
Funct[1] => inst9.IN1
Funct[1] => inst17.IN0
Funct[1] => inst25.IN0
Funct[1] => inst11.IN1
Funct[1] => inst36.IN0
Funct[2] => inst7.IN0
Funct[2] => inst9.IN2
Funct[2] => inst28.IN0
Funct[2] => inst18.IN0
Funct[2] => inst26.IN0
Funct[2] => inst11.IN2
Funct[2] => inst37.IN0
RegDst <= OP0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= inst8.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= OP6.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ZERO_EXTEND <= inst1.DB_MAX_OUTPUT_PORT_TYPE
JAL <= OP15.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= <GND>


|MIPS_CPU|Control:inst14|CU_Decoder:inst
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|MIPS_CPU|Control:inst14|CU_Decoder:inst|lpm_decode:LPM_DECODE_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]


|MIPS_CPU|Control:inst14|CU_Decoder:inst|lpm_decode:LPM_DECODE_component|decode_ktf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst67
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst67|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst55
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst55|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Branch_MUX:inst17
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU|Branch_MUX:inst17|LPM_MUX:LPM_MUX_component
data[0][0] => mux_84e:auto_generated.data[0]
data[0][1] => mux_84e:auto_generated.data[1]
data[0][2] => mux_84e:auto_generated.data[2]
data[0][3] => mux_84e:auto_generated.data[3]
data[0][4] => mux_84e:auto_generated.data[4]
data[0][5] => mux_84e:auto_generated.data[5]
data[0][6] => mux_84e:auto_generated.data[6]
data[0][7] => mux_84e:auto_generated.data[7]
data[1][0] => mux_84e:auto_generated.data[8]
data[1][1] => mux_84e:auto_generated.data[9]
data[1][2] => mux_84e:auto_generated.data[10]
data[1][3] => mux_84e:auto_generated.data[11]
data[1][4] => mux_84e:auto_generated.data[12]
data[1][5] => mux_84e:auto_generated.data[13]
data[1][6] => mux_84e:auto_generated.data[14]
data[1][7] => mux_84e:auto_generated.data[15]
sel[0] => mux_84e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_84e:auto_generated.result[0]
result[1] <= mux_84e:auto_generated.result[1]
result[2] <= mux_84e:auto_generated.result[2]
result[3] <= mux_84e:auto_generated.result[3]
result[4] <= mux_84e:auto_generated.result[4]
result[5] <= mux_84e:auto_generated.result[5]
result[6] <= mux_84e:auto_generated.result[6]
result[7] <= mux_84e:auto_generated.result[7]


|MIPS_CPU|Branch_MUX:inst17|LPM_MUX:LPM_MUX_component|mux_84e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|PIPE:inst74
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst74|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst68
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst68|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst65
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst65|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|DataWriteMux:inst40
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU|DataWriteMux:inst40|LPM_MUX:LPM_MUX_component
data[0][0] => mux_84e:auto_generated.data[0]
data[0][1] => mux_84e:auto_generated.data[1]
data[0][2] => mux_84e:auto_generated.data[2]
data[0][3] => mux_84e:auto_generated.data[3]
data[0][4] => mux_84e:auto_generated.data[4]
data[0][5] => mux_84e:auto_generated.data[5]
data[0][6] => mux_84e:auto_generated.data[6]
data[0][7] => mux_84e:auto_generated.data[7]
data[1][0] => mux_84e:auto_generated.data[8]
data[1][1] => mux_84e:auto_generated.data[9]
data[1][2] => mux_84e:auto_generated.data[10]
data[1][3] => mux_84e:auto_generated.data[11]
data[1][4] => mux_84e:auto_generated.data[12]
data[1][5] => mux_84e:auto_generated.data[13]
data[1][6] => mux_84e:auto_generated.data[14]
data[1][7] => mux_84e:auto_generated.data[15]
sel[0] => mux_84e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_84e:auto_generated.result[0]
result[1] <= mux_84e:auto_generated.result[1]
result[2] <= mux_84e:auto_generated.result[2]
result[3] <= mux_84e:auto_generated.result[3]
result[4] <= mux_84e:auto_generated.result[4]
result[5] <= mux_84e:auto_generated.result[5]
result[6] <= mux_84e:auto_generated.result[6]
result[7] <= mux_84e:auto_generated.result[7]


|MIPS_CPU|DataWriteMux:inst40|LPM_MUX:LPM_MUX_component|mux_84e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|even_counter:inst36
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]


|MIPS_CPU|even_counter:inst36|lpm_counter:LPM_COUNTER_component
clock => cntr_dai:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_dai:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_dai:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|MIPS_CPU|even_counter:inst36|lpm_counter:LPM_COUNTER_component|cntr_dai:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Control:inst32
Jump <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => CU_Decoder:inst.enable
OP_CODE[0] => CU_Decoder:inst.data[0]
OP_CODE[1] => CU_Decoder:inst.data[1]
OP_CODE[2] => CU_Decoder:inst.data[2]
OP_CODE[3] => CU_Decoder:inst.data[3]
Funct[0] => inst7.IN2
Funct[0] => inst9.IN0
Funct[0] => inst29.IN0
Funct[0] => inst16.IN2
Funct[0] => inst26.IN2
Funct[0] => inst11.IN0
Funct[0] => inst36.IN1
Funct[1] => inst7.IN1
Funct[1] => inst9.IN1
Funct[1] => inst17.IN0
Funct[1] => inst25.IN0
Funct[1] => inst11.IN1
Funct[1] => inst36.IN0
Funct[2] => inst7.IN0
Funct[2] => inst9.IN2
Funct[2] => inst28.IN0
Funct[2] => inst18.IN0
Funct[2] => inst26.IN0
Funct[2] => inst11.IN2
Funct[2] => inst37.IN0
RegDst <= OP0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= inst8.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= OP6.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ZERO_EXTEND <= inst1.DB_MAX_OUTPUT_PORT_TYPE
JAL <= OP15.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= <GND>


|MIPS_CPU|Control:inst32|CU_Decoder:inst
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|MIPS_CPU|Control:inst32|CU_Decoder:inst|lpm_decode:LPM_DECODE_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]


|MIPS_CPU|Control:inst32|CU_Decoder:inst|lpm_decode:LPM_DECODE_component|decode_ktf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|DataWriteMux:inst12
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU|DataWriteMux:inst12|LPM_MUX:LPM_MUX_component
data[0][0] => mux_84e:auto_generated.data[0]
data[0][1] => mux_84e:auto_generated.data[1]
data[0][2] => mux_84e:auto_generated.data[2]
data[0][3] => mux_84e:auto_generated.data[3]
data[0][4] => mux_84e:auto_generated.data[4]
data[0][5] => mux_84e:auto_generated.data[5]
data[0][6] => mux_84e:auto_generated.data[6]
data[0][7] => mux_84e:auto_generated.data[7]
data[1][0] => mux_84e:auto_generated.data[8]
data[1][1] => mux_84e:auto_generated.data[9]
data[1][2] => mux_84e:auto_generated.data[10]
data[1][3] => mux_84e:auto_generated.data[11]
data[1][4] => mux_84e:auto_generated.data[12]
data[1][5] => mux_84e:auto_generated.data[13]
data[1][6] => mux_84e:auto_generated.data[14]
data[1][7] => mux_84e:auto_generated.data[15]
sel[0] => mux_84e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_84e:auto_generated.result[0]
result[1] <= mux_84e:auto_generated.result[1]
result[2] <= mux_84e:auto_generated.result[2]
result[3] <= mux_84e:auto_generated.result[3]
result[4] <= mux_84e:auto_generated.result[4]
result[5] <= mux_84e:auto_generated.result[5]
result[6] <= mux_84e:auto_generated.result[6]
result[7] <= mux_84e:auto_generated.result[7]


|MIPS_CPU|DataWriteMux:inst12|LPM_MUX:LPM_MUX_component|mux_84e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|PIPE:inst71
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst71|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|DataMemory:inst41
ReadData[0] <= LPM_RAM_DQ:inst2.q[0]
ReadData[1] <= LPM_RAM_DQ:inst2.q[1]
ReadData[2] <= LPM_RAM_DQ:inst2.q[2]
ReadData[3] <= LPM_RAM_DQ:inst2.q[3]
ReadData[4] <= LPM_RAM_DQ:inst2.q[4]
ReadData[5] <= LPM_RAM_DQ:inst2.q[5]
ReadData[6] <= LPM_RAM_DQ:inst2.q[6]
ReadData[7] <= LPM_RAM_DQ:inst2.q[7]
ReadData[8] <= LPM_RAM_DQ:inst2.q[8]
ReadData[9] <= LPM_RAM_DQ:inst2.q[9]
ReadData[10] <= LPM_RAM_DQ:inst2.q[10]
ReadData[11] <= LPM_RAM_DQ:inst2.q[11]
ReadData[12] <= LPM_RAM_DQ:inst2.q[12]
ReadData[13] <= LPM_RAM_DQ:inst2.q[13]
ReadData[14] <= LPM_RAM_DQ:inst2.q[14]
ReadData[15] <= LPM_RAM_DQ:inst2.q[15]
CLOCK => inst1.IN0
CLOCK => inst.IN0
MemWrite => LPM_RAM_DQ:inst2.we
MemRead => inst.IN1
Address[0] => LPM_RAM_DQ:inst2.address[0]
Address[1] => LPM_RAM_DQ:inst2.address[1]
Address[2] => LPM_RAM_DQ:inst2.address[2]
Address[3] => LPM_RAM_DQ:inst2.address[3]
Address[4] => LPM_RAM_DQ:inst2.address[4]
Address[5] => LPM_RAM_DQ:inst2.address[5]
Address[6] => LPM_RAM_DQ:inst2.address[6]
Address[7] => LPM_RAM_DQ:inst2.address[7]
WriteData[0] => LPM_RAM_DQ:inst2.data[0]
WriteData[1] => LPM_RAM_DQ:inst2.data[1]
WriteData[2] => LPM_RAM_DQ:inst2.data[2]
WriteData[3] => LPM_RAM_DQ:inst2.data[3]
WriteData[4] => LPM_RAM_DQ:inst2.data[4]
WriteData[5] => LPM_RAM_DQ:inst2.data[5]
WriteData[6] => LPM_RAM_DQ:inst2.data[6]
WriteData[7] => LPM_RAM_DQ:inst2.data[7]
WriteData[8] => LPM_RAM_DQ:inst2.data[8]
WriteData[9] => LPM_RAM_DQ:inst2.data[9]
WriteData[10] => LPM_RAM_DQ:inst2.data[10]
WriteData[11] => LPM_RAM_DQ:inst2.data[11]
WriteData[12] => LPM_RAM_DQ:inst2.data[12]
WriteData[13] => LPM_RAM_DQ:inst2.data[13]
WriteData[14] => LPM_RAM_DQ:inst2.data[14]
WriteData[15] => LPM_RAM_DQ:inst2.data[15]


|MIPS_CPU|DataMemory:inst41|LPM_RAM_DQ:inst2
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
data[8] => altram:sram.data[8]
data[9] => altram:sram.data[9]
data[10] => altram:sram.data[10]
data[11] => altram:sram.data[11]
data[12] => altram:sram.data[12]
data[13] => altram:sram.data[13]
data[14] => altram:sram.data[14]
data[15] => altram:sram.data[15]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]
q[8] <= altram:sram.q[8]
q[9] <= altram:sram.q[9]
q[10] <= altram:sram.q[10]
q[11] <= altram:sram.q[11]
q[12] <= altram:sram.q[12]
q[13] <= altram:sram.q[13]
q[14] <= altram:sram.q[14]
q[15] <= altram:sram.q[15]


|MIPS_CPU|DataMemory:inst41|LPM_RAM_DQ:inst2|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]


|MIPS_CPU|DataMemory:inst41|LPM_RAM_DQ:inst2|altram:sram|altsyncram:ram_block
wren_a => altsyncram_qvf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qvf1:auto_generated.data_a[0]
data_a[1] => altsyncram_qvf1:auto_generated.data_a[1]
data_a[2] => altsyncram_qvf1:auto_generated.data_a[2]
data_a[3] => altsyncram_qvf1:auto_generated.data_a[3]
data_a[4] => altsyncram_qvf1:auto_generated.data_a[4]
data_a[5] => altsyncram_qvf1:auto_generated.data_a[5]
data_a[6] => altsyncram_qvf1:auto_generated.data_a[6]
data_a[7] => altsyncram_qvf1:auto_generated.data_a[7]
data_a[8] => altsyncram_qvf1:auto_generated.data_a[8]
data_a[9] => altsyncram_qvf1:auto_generated.data_a[9]
data_a[10] => altsyncram_qvf1:auto_generated.data_a[10]
data_a[11] => altsyncram_qvf1:auto_generated.data_a[11]
data_a[12] => altsyncram_qvf1:auto_generated.data_a[12]
data_a[13] => altsyncram_qvf1:auto_generated.data_a[13]
data_a[14] => altsyncram_qvf1:auto_generated.data_a[14]
data_a[15] => altsyncram_qvf1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qvf1:auto_generated.address_a[0]
address_a[1] => altsyncram_qvf1:auto_generated.address_a[1]
address_a[2] => altsyncram_qvf1:auto_generated.address_a[2]
address_a[3] => altsyncram_qvf1:auto_generated.address_a[3]
address_a[4] => altsyncram_qvf1:auto_generated.address_a[4]
address_a[5] => altsyncram_qvf1:auto_generated.address_a[5]
address_a[6] => altsyncram_qvf1:auto_generated.address_a[6]
address_a[7] => altsyncram_qvf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qvf1:auto_generated.clock0
clock1 => altsyncram_qvf1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qvf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qvf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qvf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qvf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qvf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qvf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qvf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qvf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_qvf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_qvf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_qvf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_qvf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_qvf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_qvf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_qvf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_qvf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_CPU|DataMemory:inst41|LPM_RAM_DQ:inst2|altram:sram|altsyncram:ram_block|altsyncram_qvf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|MIPS_CPU|PIPE:inst77
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst77|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst61
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst61|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst78
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst78|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst69
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst69|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|write_register_mux:inst29
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]


|MIPS_CPU|write_register_mux:inst29|LPM_MUX:LPM_MUX_component
data[0][0] => mux_34e:auto_generated.data[0]
data[0][1] => mux_34e:auto_generated.data[1]
data[0][2] => mux_34e:auto_generated.data[2]
data[1][0] => mux_34e:auto_generated.data[3]
data[1][1] => mux_34e:auto_generated.data[4]
data[1][2] => mux_34e:auto_generated.data[5]
sel[0] => mux_34e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_34e:auto_generated.result[0]
result[1] <= mux_34e:auto_generated.result[1]
result[2] <= mux_34e:auto_generated.result[2]


|MIPS_CPU|write_register_mux:inst29|LPM_MUX:LPM_MUX_component|mux_34e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|write_register_mux:inst11
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]


|MIPS_CPU|write_register_mux:inst11|LPM_MUX:LPM_MUX_component
data[0][0] => mux_34e:auto_generated.data[0]
data[0][1] => mux_34e:auto_generated.data[1]
data[0][2] => mux_34e:auto_generated.data[2]
data[1][0] => mux_34e:auto_generated.data[3]
data[1][1] => mux_34e:auto_generated.data[4]
data[1][2] => mux_34e:auto_generated.data[5]
sel[0] => mux_34e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_34e:auto_generated.result[0]
result[1] <= mux_34e:auto_generated.result[1]
result[2] <= mux_34e:auto_generated.result[2]


|MIPS_CPU|write_register_mux:inst11|LPM_MUX:LPM_MUX_component|mux_34e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|number_seven:inst30
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]


|MIPS_CPU|number_seven:inst30|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>


|MIPS_CPU|ALU_SRC_MUX:inst16
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|MIPS_CPU|ALU_SRC_MUX:inst16|LPM_MUX:LPM_MUX_component
data[0][0] => mux_84e:auto_generated.data[0]
data[0][1] => mux_84e:auto_generated.data[1]
data[0][2] => mux_84e:auto_generated.data[2]
data[0][3] => mux_84e:auto_generated.data[3]
data[0][4] => mux_84e:auto_generated.data[4]
data[0][5] => mux_84e:auto_generated.data[5]
data[0][6] => mux_84e:auto_generated.data[6]
data[0][7] => mux_84e:auto_generated.data[7]
data[1][0] => mux_84e:auto_generated.data[8]
data[1][1] => mux_84e:auto_generated.data[9]
data[1][2] => mux_84e:auto_generated.data[10]
data[1][3] => mux_84e:auto_generated.data[11]
data[1][4] => mux_84e:auto_generated.data[12]
data[1][5] => mux_84e:auto_generated.data[13]
data[1][6] => mux_84e:auto_generated.data[14]
data[1][7] => mux_84e:auto_generated.data[15]
sel[0] => mux_84e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_84e:auto_generated.result[0]
result[1] <= mux_84e:auto_generated.result[1]
result[2] <= mux_84e:auto_generated.result[2]
result[3] <= mux_84e:auto_generated.result[3]
result[4] <= mux_84e:auto_generated.result[4]
result[5] <= mux_84e:auto_generated.result[5]
result[6] <= mux_84e:auto_generated.result[6]
result[7] <= mux_84e:auto_generated.result[7]


|MIPS_CPU|ALU_SRC_MUX:inst16|LPM_MUX:LPM_MUX_component|mux_84e:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|MIPS_CPU|Control:inst23
Jump <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => CU_Decoder:inst.enable
OP_CODE[0] => CU_Decoder:inst.data[0]
OP_CODE[1] => CU_Decoder:inst.data[1]
OP_CODE[2] => CU_Decoder:inst.data[2]
OP_CODE[3] => CU_Decoder:inst.data[3]
Funct[0] => inst7.IN2
Funct[0] => inst9.IN0
Funct[0] => inst29.IN0
Funct[0] => inst16.IN2
Funct[0] => inst26.IN2
Funct[0] => inst11.IN0
Funct[0] => inst36.IN1
Funct[1] => inst7.IN1
Funct[1] => inst9.IN1
Funct[1] => inst17.IN0
Funct[1] => inst25.IN0
Funct[1] => inst11.IN1
Funct[1] => inst36.IN0
Funct[2] => inst7.IN0
Funct[2] => inst9.IN2
Funct[2] => inst28.IN0
Funct[2] => inst18.IN0
Funct[2] => inst26.IN0
Funct[2] => inst11.IN2
Funct[2] => inst37.IN0
RegDst <= OP0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= inst8.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= OP6.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ZERO_EXTEND <= inst1.DB_MAX_OUTPUT_PORT_TYPE
JAL <= OP15.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= <GND>


|MIPS_CPU|Control:inst23|CU_Decoder:inst
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|MIPS_CPU|Control:inst23|CU_Decoder:inst|lpm_decode:LPM_DECODE_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]


|MIPS_CPU|Control:inst23|CU_Decoder:inst|lpm_decode:LPM_DECODE_component|decode_ktf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|Control:inst25
Jump <= inst5.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => CU_Decoder:inst.enable
OP_CODE[0] => CU_Decoder:inst.data[0]
OP_CODE[1] => CU_Decoder:inst.data[1]
OP_CODE[2] => CU_Decoder:inst.data[2]
OP_CODE[3] => CU_Decoder:inst.data[3]
Funct[0] => inst7.IN2
Funct[0] => inst9.IN0
Funct[0] => inst29.IN0
Funct[0] => inst16.IN2
Funct[0] => inst26.IN2
Funct[0] => inst11.IN0
Funct[0] => inst36.IN1
Funct[1] => inst7.IN1
Funct[1] => inst9.IN1
Funct[1] => inst17.IN0
Funct[1] => inst25.IN0
Funct[1] => inst11.IN1
Funct[1] => inst36.IN0
Funct[2] => inst7.IN0
Funct[2] => inst9.IN2
Funct[2] => inst28.IN0
Funct[2] => inst18.IN0
Funct[2] => inst26.IN0
Funct[2] => inst11.IN2
Funct[2] => inst37.IN0
RegDst <= OP0.DB_MAX_OUTPUT_PORT_TYPE
Branch <= inst8.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= OP7.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= OP6.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= inst10.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= inst2.DB_MAX_OUTPUT_PORT_TYPE
ZERO_EXTEND <= inst1.DB_MAX_OUTPUT_PORT_TYPE
JAL <= OP15.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= <GND>


|MIPS_CPU|Control:inst25|CU_Decoder:inst
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|MIPS_CPU|Control:inst25|CU_Decoder:inst|lpm_decode:LPM_DECODE_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]


|MIPS_CPU|Control:inst25|CU_Decoder:inst|lpm_decode:LPM_DECODE_component|decode_ktf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst63
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst63|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_CPU|PIPE:inst76
OUT[0] <= LPM_DFF:inst1.q[0]
OUT[1] <= LPM_DFF:inst1.q[1]
OUT[2] <= LPM_DFF:inst1.q[2]
OUT[3] <= LPM_DFF:inst1.q[3]
OUT[4] <= LPM_DFF:inst1.q[4]
OUT[5] <= LPM_DFF:inst1.q[5]
OUT[6] <= LPM_DFF:inst1.q[6]
OUT[7] <= LPM_DFF:inst1.q[7]
CLOCK => LPM_DFF:inst1.clock
IN[0] => LPM_DFF:inst1.data[0]
IN[1] => LPM_DFF:inst1.data[1]
IN[2] => LPM_DFF:inst1.data[2]
IN[3] => LPM_DFF:inst1.data[3]
IN[4] => LPM_DFF:inst1.data[4]
IN[5] => LPM_DFF:inst1.data[5]
IN[6] => LPM_DFF:inst1.data[6]
IN[7] => LPM_DFF:inst1.data[7]


|MIPS_CPU|PIPE:inst76|LPM_DFF:inst1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


