<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CPU_gen.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CPU_gen.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CPU_gen.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CacheController.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CacheController.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CacheController.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CacheController.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CacheController.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CacheControllerFSM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CacheControllerFSM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CacheControllerFSM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CacheControllerFSM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CacheControllerFSM.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CacheControllerFSM.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CacheControllerSchematic.vhi"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="CacheControllerSchematic_drc.vhf"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SDRAMController.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SDRAMController.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SDRAMController.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SDRAMController.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SDRAMController.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SDRAMController.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SDRAMController.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SDRAMController.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SDRAMController.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SDRAMController_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SDRAMController_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SDRAMController_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TagCompareDirectMapping.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="TagCompareDirectMapping.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TagCompareDirectMapping.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="TagCompareDirectMapping.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="TagCompareDirectMapping.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TagCompareDirectMapping.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/ila_readme.txt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="main.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1697046442" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1697046442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697046442" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8589334949203445984" xil_pn:start_ts="1697046442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1697046442" xil_pn:in_ck="6555975580719827642" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7619318008803671513" xil_pn:start_ts="1697046442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ipcore_dir/sdram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sdram.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697046442" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5381094501673724834" xil_pn:start_ts="1697046442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1697046442" xil_pn:in_ck="3942896820572106021" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1697046442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1697046442" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7215966772757162353" xil_pn:start_ts="1697046442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1697046445" xil_pn:in_ck="-7626471211128775565" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4281164190751104508" xil_pn:start_ts="1697046442">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="SDRAMController.lso"/>
      <outfile xil_pn:name="SDRAMController.prj"/>
      <outfile xil_pn:name="SDRAMController.syr"/>
      <outfile xil_pn:name="SDRAMController.xst"/>
      <outfile xil_pn:name="SDRAMController_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1697046445" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3930669578721294035" xil_pn:start_ts="1697046445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
