/*
 * OMAP44xx CTRL_MODULE_CORE registers and bitfields
 *
 * Copyright (C) 2009-2010 Texas Instruments, Inc.
 *
 * Benoit Cousson (b-cousson@ti.com)
 * Santosh Shilimkar (santosh.shilimkar@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_CORE_44XX_H
#define __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_CORE_44XX_H


/* Base address */
#define OMAP4_CTRL_MODULE_CORE								0x4a002000

#define OMAP44XX_CTRL_MODULE_CORE_REGADDR(reg)	\
		OMAP2_L4_IO_ADDRESS(OMAP4_CTRL_MODULE_CORE + (reg))

/* Registers offset */
#define OMAP4_CTRL_MODULE_CORE_IP_REVISION_OFFSET					0x0000
#define OMAP4_CTRL_MODULE_CORE_IP_REVISION						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0000)
#define OMAP4_CTRL_MODULE_CORE_IP_HWINFO_OFFSET						0x0004
#define OMAP4_CTRL_MODULE_CORE_IP_HWINFO						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0004)
#define OMAP4_CTRL_MODULE_CORE_IP_SYSCONFIG_OFFSET					0x0010
#define OMAP4_CTRL_MODULE_CORE_IP_SYSCONFIG						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0010)
#define OMAP4_CTRL_MODULE_CORE_EXTERNAL_SEC_CTRL_OFFSET					0x0100
#define OMAP4_CTRL_MODULE_CORE_EXTERNAL_SEC_CTRL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0100)
#define OMAP4_CTRL_MODULE_CORE_SEC_SW_HW_OFFSET						0x0104
#define OMAP4_CTRL_MODULE_CORE_SEC_SW_HW						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0104)
#define OMAP4_CTRL_MODULE_CORE_MREQDOMAIN_EXP1_OFFSET					0x0108
#define OMAP4_CTRL_MODULE_CORE_MREQDOMAIN_EXP1						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0108)
#define OMAP4_CTRL_MODULE_CORE_MREQDOMAIN_EXP2_OFFSET					0x010c
#define OMAP4_CTRL_MODULE_CORE_MREQDOMAIN_EXP2						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x010c)
#define OMAP4_CTRL_MODULE_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_OFFSET			0x0110
#define OMAP4_CTRL_MODULE_CORE_L3_HW_FW_EXPORTED_VALUES_CONF				OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0110)
#define OMAP4_CTRL_MODULE_CORE_L4_HW_FW_EXPORTED_VALUES_CONF_OFFSET			0x0114
#define OMAP4_CTRL_MODULE_CORE_L4_HW_FW_EXPORTED_VALUES_CONF				OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0114)
#define OMAP4_CTRL_MODULE_CORE_SEC_LOAD_FW_EXPORTED_VALUE_OFFSET			0x0118
#define OMAP4_CTRL_MODULE_CORE_SEC_LOAD_FW_EXPORTED_VALUE				OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0118)
#define OMAP4_CTRL_MODULE_CORE_KEK_SW_0_OFFSET						0x011c
#define OMAP4_CTRL_MODULE_CORE_KEK_SW_0							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x011c)
#define OMAP4_CTRL_MODULE_CORE_KEK_SW_1_OFFSET						0x0120
#define OMAP4_CTRL_MODULE_CORE_KEK_SW_1							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0120)
#define OMAP4_CTRL_MODULE_CORE_KEK_SW_2_OFFSET						0x0124
#define OMAP4_CTRL_MODULE_CORE_KEK_SW_2							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0124)
#define OMAP4_CTRL_MODULE_CORE_KEK_SW_3_OFFSET						0x0128
#define OMAP4_CTRL_MODULE_CORE_KEK_SW_3							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0128)
#define OMAP4_CTRL_MODULE_CORE_CEK_0_OFFSET						0x012c
#define OMAP4_CTRL_MODULE_CORE_CEK_0							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x012c)
#define OMAP4_CTRL_MODULE_CORE_CEK_1_OFFSET						0x0130
#define OMAP4_CTRL_MODULE_CORE_CEK_1							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0130)
#define OMAP4_CTRL_MODULE_CORE_CEK_2_OFFSET						0x0134
#define OMAP4_CTRL_MODULE_CORE_CEK_2							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0134)
#define OMAP4_CTRL_MODULE_CORE_CEK_3_OFFSET						0x0138
#define OMAP4_CTRL_MODULE_CORE_CEK_3							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0138)
#define OMAP4_CTRL_MODULE_CORE_MSV_OFFSET						0x013c
#define OMAP4_CTRL_MODULE_CORE_MSV							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x013c)
#define OMAP4_CTRL_MODULE_CORE_DMM_MMU_FW_OFFSET					0x0140
#define OMAP4_CTRL_MODULE_CORE_DMM_MMU_FW						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0140)
#define OMAP4_CTRL_MODULE_CORE_SECURE_EMIF_OBFUSC_KEY_OFFSET				0x0144
#define OMAP4_CTRL_MODULE_CORE_SECURE_EMIF_OBFUSC_KEY					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0144)
#define OMAP4_CTRL_MODULE_CORE_SEC_CTRL_RO_OFFSET					0x0158
#define OMAP4_CTRL_MODULE_CORE_SEC_CTRL_RO						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0158)
#define OMAP4_CTRL_MODULE_CORE_SSM_END_FAST_SECRAM_OFFSET				0x015c
#define OMAP4_CTRL_MODULE_CORE_SSM_END_FAST_SECRAM					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x015c)
#define OMAP4_CTRL_MODULE_CORE_DPLL_CLK_TRIMMING_OFFSET					0x01c8
#define OMAP4_CTRL_MODULE_CORE_DPLL_CLK_TRIMMING					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x01c8)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_0_OFFSET					0x0200
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0200)
#define OMAP4_CTRL_MODULE_CORE_ID_CODE_OFFSET						0x0204
#define OMAP4_CTRL_MODULE_CORE_ID_CODE							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0204)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_1_OFFSET					0x0208
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0208)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_2_OFFSET					0x020c
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_2					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x020c)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_3_OFFSET					0x0210
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_3					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0210)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_0_OFFSET				0x0214
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0214)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_1_OFFSET				0x0218
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_PROD_ID_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0218)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_USB_CONF_OFFSET					0x021c
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_USB_CONF					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x021c)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_CONF_OFFSET					0x0220
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_CONF						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0220)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DFT_MEM_RW_OFFSET				0x0224
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_DFT_MEM_RW					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0224)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_WKUP_OFFSET				0x0228
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_WKUP					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0228)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_0_OFFSET				0x022c
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x022c)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_1_OFFSET				0x0230
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0230)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_2_OFFSET				0x0234
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_2					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0234)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_3_OFFSET				0x0238
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_3					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0238)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_4_OFFSET				0x023c
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_4					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x023c)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_0_OFFSET				0x0240
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0240)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_1_OFFSET				0x0244
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0244)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_2_OFFSET				0x0248
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_2					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0248)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_3_OFFSET				0x024c
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_3					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x024c)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_4_OFFSET				0x0250
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_4					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0250)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_0_OFFSET				0x0254
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0254)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_1_OFFSET				0x0258
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0258)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_2_OFFSET				0x025c
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_2					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x025c)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_BGAP_OFFSET					0x0260
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_BGAP					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0260)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_DPLL_0_OFFSET				0x0264
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_DPLL_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0264)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_DPLL_1_OFFSET				0x0268
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_DPLL_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0268)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_0_OFFSET					0x026c
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_0						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x026c)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_1_OFFSET					0x0270
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_1						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0270)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_2_OFFSET					0x0274
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_2						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0274)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_3_OFFSET					0x0278
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_3						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0278)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_4_OFFSET					0x027c
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_4						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x027c)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_5_OFFSET					0x0280
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_5						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0280)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_6_OFFSET					0x0284
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_6						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0284)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_7_OFFSET					0x0288
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_MPK_7						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0288)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_0_OFFSET				0x028c
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x028c)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_1_OFFSET				0x0290
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0290)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_2_OFFSET				0x0294
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_2					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0294)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_3_OFFSET				0x0298
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_3					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0298)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_4_OFFSET				0x029c
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_4					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x029c)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_MSV_BCH_0_OFFSET				0x02a0
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_MSV_BCH_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02a0)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_MSV_BCH_1_OFFSET				0x02a4
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_MSV_BCH_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02a4)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_0_OFFSET					0x02a8
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_0						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02a8)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_1_OFFSET					0x02ac
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_1						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02ac)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_2_OFFSET					0x02b0
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_2						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02b0)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_3_OFFSET					0x02b4
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_3						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02b4)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_4_OFFSET					0x02b8
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_4						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02b8)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_5_OFFSET					0x02bc
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_5						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02bc)
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_6_OFFSET					0x02c0
#define OMAP4_CTRL_MODULE_CORE_CUST_FUSE_SWRV_6						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02c0)
#define OMAP4_CTRL_MODULE_CORE_STATUS_OFFSET						0x02c4
#define OMAP4_CTRL_MODULE_CORE_STATUS							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02c4)
#define OMAP4_CTRL_MODULE_CORE_SEC_STATUS_OFFSET					0x02c8
#define OMAP4_CTRL_MODULE_CORE_SEC_STATUS						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02c8)
#define OMAP4_CTRL_MODULE_CORE_SEC_MEM_STATUS_OFFSET					0x02cc
#define OMAP4_CTRL_MODULE_CORE_SEC_MEM_STATUS						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02cc)
#define OMAP4_CTRL_MODULE_CORE_SEC_ERR_STATUS_FUNC_OFFSET				0x02d0
#define OMAP4_CTRL_MODULE_CORE_SEC_ERR_STATUS_FUNC					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02d0)
#define OMAP4_CTRL_MODULE_CORE_SEC_ERR_STATUS_DEBUG_OFFSET				0x02d4
#define OMAP4_CTRL_MODULE_CORE_SEC_ERR_STATUS_DEBUG					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02d4)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_5_OFFSET				0x02d8
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_5					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02d8)
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_5_OFFSET				0x02dc
#define OMAP4_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_IVA_5					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x02dc)
#define OMAP4_CTRL_MODULE_CORE_DEV_CONF_OFFSET						0x0300
#define OMAP4_CTRL_MODULE_CORE_DEV_CONF							OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0300)
#define OMAP4_CTRL_MODULE_CORE_IVA3_BOOTADDR_OFFSET					0x0304
#define OMAP4_CTRL_MODULE_CORE_IVA3_BOOTADDR						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0304)
#define OMAP4_CTRL_MODULE_CORE_LDOVBB_IVA_VOLTAGE_CTRL_OFFSET				0x0314
#define OMAP4_CTRL_MODULE_CORE_LDOVBB_IVA_VOLTAGE_CTRL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0314)
#define OMAP4_CTRL_MODULE_CORE_LDOVBB_MPU_VOLTAGE_CTRL_OFFSET				0x0318
#define OMAP4_CTRL_MODULE_CORE_LDOVBB_MPU_VOLTAGE_CTRL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0318)
#define OMAP4_CTRL_MODULE_CORE_LDOSRAM_IVA_VOLTAGE_CTRL_OFFSET				0x0320
#define OMAP4_CTRL_MODULE_CORE_LDOSRAM_IVA_VOLTAGE_CTRL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0320)
#define OMAP4_CTRL_MODULE_CORE_LDOSRAM_MPU_VOLTAGE_CTRL_OFFSET				0x0324
#define OMAP4_CTRL_MODULE_CORE_LDOSRAM_MPU_VOLTAGE_CTRL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0324)
#define OMAP4_CTRL_MODULE_CORE_LDOSRAM_CORE_VOLTAGE_CTRL_OFFSET				0x0328
#define OMAP4_CTRL_MODULE_CORE_LDOSRAM_CORE_VOLTAGE_CTRL				OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0328)
#define OMAP4_CTRL_MODULE_CORE_TEMP_SENSOR_OFFSET					0x032c
#define OMAP4_CTRL_MODULE_CORE_TEMP_SENSOR						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x032c)
#define OMAP4_CTRL_MODULE_CORE_DPLL_NWELL_TRIM_0_OFFSET					0x0330
#define OMAP4_CTRL_MODULE_CORE_DPLL_NWELL_TRIM_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0330)
#define OMAP4_CTRL_MODULE_CORE_DPLL_NWELL_TRIM_1_OFFSET					0x0334
#define OMAP4_CTRL_MODULE_CORE_DPLL_NWELL_TRIM_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0334)
#define OMAP4_CTRL_MODULE_CORE_MEM_DFT_RW_OFFSET					0x0338
#define OMAP4_CTRL_MODULE_CORE_MEM_DFT_RW						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0338)
#define OMAP4_CTRL_MODULE_CORE_USBOTGHS_CONTROL_OFFSET					0x033c
#define OMAP4_CTRL_MODULE_CORE_USBOTGHS_CONTROL						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x033c)
#define OMAP4_CTRL_MODULE_CORE_DSS_CONTROL_OFFSET					0x0340
#define OMAP4_CTRL_MODULE_CORE_DSS_CONTROL						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0340)
#define OMAP4_CTRL_MODULE_CORE_EMIF_PHYDATA_CONTROL_OFFSET				0x0344
#define OMAP4_CTRL_MODULE_CORE_EMIF_PHYDATA_CONTROL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0344)
#define OMAP4_CTRL_MODULE_CORE_DUCATI_MMUADDRTRANSLTR_OFFSET				0x0348
#define OMAP4_CTRL_MODULE_CORE_DUCATI_MMUADDRTRANSLTR					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0348)
#define OMAP4_CTRL_MODULE_CORE_DUCATI_MMUADDRLOGICTR_OFFSET				0x034c
#define OMAP4_CTRL_MODULE_CORE_DUCATI_MMUADDRLOGICTR					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x034c)
#define OMAP4_CTRL_MODULE_CORE_HWOBS_CONTROL_OFFSET					0x0350
#define OMAP4_CTRL_MODULE_CORE_HWOBS_CONTROL						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0350)
#define OMAP4_CTRL_MODULE_CORE_IRQ_CONTROL_SEC_STATUS_MASK_DISABLE_OFFSET		0x0354
#define OMAP4_CTRL_MODULE_CORE_IRQ_CONTROL_SEC_STATUS_MASK_DISABLE			OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0354)
#define OMAP4_CTRL_MODULE_CORE_IRQ_CONTROL_SECMEM_STATUS_MASK_MASK_DISABLE_OFFSET	0x0358
#define OMAP4_CTRL_MODULE_CORE_IRQ_CONTROL_SECMEM_STATUS_MASK_MASK_DISABLE		OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0358)
#define OMAP4_CTRL_MODULE_CORE_IRQ_CONTROL_SEC_ERR_FUNC_MASK_DISABLE_OFFSET		0x035c
#define OMAP4_CTRL_MODULE_CORE_IRQ_CONTROL_SEC_ERR_FUNC_MASK_DISABLE			OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x035c)
#define OMAP4_CTRL_MODULE_CORE_EMIF1_OFFSET_OFFSET					0x0360
#define OMAP4_CTRL_MODULE_CORE_EMIF1_OFFSET						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0360)
#define OMAP4_CTRL_MODULE_CORE_EMIF2_OFFSET_OFFSET					0x0364
#define OMAP4_CTRL_MODULE_CORE_EMIF2_OFFSET						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0364)
#define OMAP4_CTRL_MODULE_CORE_EMIF1_MASTER_CODE_0_OFFSET				0x0368
#define OMAP4_CTRL_MODULE_CORE_EMIF1_MASTER_CODE_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0368)
#define OMAP4_CTRL_MODULE_CORE_EMIF1_MASTER_CODE_1_OFFSET				0x036c
#define OMAP4_CTRL_MODULE_CORE_EMIF1_MASTER_CODE_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x036c)
#define OMAP4_CTRL_MODULE_CORE_EMIF2_MASTER_CODE_0_OFFSET				0x0370
#define OMAP4_CTRL_MODULE_CORE_EMIF2_MASTER_CODE_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0370)
#define OMAP4_CTRL_MODULE_CORE_EMIF2_MASTER_CODE_1_OFFSET				0x0374
#define OMAP4_CTRL_MODULE_CORE_EMIF2_MASTER_CODE_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0374)
#define OMAP4_CTRL_MODULE_CORE_BANDGAP_CTRL_OFFSET					0x0378
#define OMAP4_CTRL_MODULE_CORE_BANDGAP_CTRL						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0378)
#define OMAP4_CTRL_MODULE_CORE_BANDGAP_COUNTER_OFFSET					0x037c
#define OMAP4_CTRL_MODULE_CORE_BANDGAP_COUNTER						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x037c)
#define OMAP4_CTRL_MODULE_CORE_BANDGAP_THRESHOLD_OFFSET					0x0380
#define OMAP4_CTRL_MODULE_CORE_BANDGAP_THRESHOLD					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0380)
#define OMAP4_CTRL_MODULE_CORE_TSHUT_THRESHOLD_OFFSET					0x0384
#define OMAP4_CTRL_MODULE_CORE_TSHUT_THRESHOLD						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0384)
#define OMAP4_CTRL_MODULE_CORE_BANDGAP_STATUS_OFFSET					0x0388
#define OMAP4_CTRL_MODULE_CORE_BANDGAP_STATUS						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0388)
#define OMAP4_CTRL_MODULE_CORE_FORCEWRNP_OFFSET						0x03c0
#define OMAP4_CTRL_MODULE_CORE_FORCEWRNP						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x03c0)
#define OMAP4_CTRL_MODULE_CORE_OCPREG_SPARE_OFFSET					0x03fc
#define OMAP4_CTRL_MODULE_CORE_OCPREG_SPARE						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x03fc)
#define OMAP4_CTRL_MODULE_CORE_DEBOBS_FINAL_MUX_SEL_OFFSET				0x0400
#define OMAP4_CTRL_MODULE_CORE_DEBOBS_FINAL_MUX_SEL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0400)
#define OMAP4_CTRL_MODULE_CORE_DEBOBS_OCPWP_SYS_EVENT_SEL_OFFSET			0x0404
#define OMAP4_CTRL_MODULE_CORE_DEBOBS_OCPWP_SYS_EVENT_SEL				OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0404)
#define OMAP4_CTRL_MODULE_CORE_DEBOBS_MMR_MPU_OFFSET					0x0408
#define OMAP4_CTRL_MODULE_CORE_DEBOBS_MMR_MPU						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0408)
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL0_OFFSET				0x0410
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0410)
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL1_OFFSET				0x0414
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0414)
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL2_OFFSET				0x0418
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL2					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0418)
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL3_OFFSET				0x041c
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL3					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x041c)
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL4_OFFSET				0x0420
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL4					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0420)
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL5_OFFSET				0x0424
#define OMAP4_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL5					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0424)
#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL0_OFFSET				0x042c
#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x042c)
#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL1_OFFSET				0x0430
#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0430)
#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL2_OFFSET				0x0434
#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL2					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0434)
#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL3_OFFSET				0x0438
#define OMAP4_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL3					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0438)
#define OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL0_OFFSET					0x0440
#define OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL0						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0440)
#define OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL1_OFFSET					0x0444
#define OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL1						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0444)
#define OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL2_OFFSET					0x0448
#define OMAP4_CTRL_MODULE_CORE_CONF_CLK_SEL2						OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0448)
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_FREQLOCK_SEL_OFFSET				0x044c
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_FREQLOCK_SEL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x044c)
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_TINITZ_SEL_OFFSET				0x0450
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_TINITZ_SEL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0450)
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_PHASELOCK_SEL_OFFSET				0x0454
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_PHASELOCK_SEL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0454)
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_RWRCK_SEL_OFFSET				0x0458
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_RWRCK_SEL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0458)
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_TENABLE_SEL_OFFSET				0x045c
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_TENABLE_SEL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x045c)
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_TENABLEDIV_SEL_OFFSET				0x0460
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_TENABLEDIV_SEL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0460)
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_BYPASSACK_SEL_OFFSET				0x0464
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_BYPASSACK_SEL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0464)
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_IDLE_SEL_OFFSET				0x0468
#define OMAP4_CTRL_MODULE_CORE_CONF_DPLL_IDLE_SEL					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0468)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_0_OFFSET				0x0480
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_0					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0480)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_1_OFFSET				0x0484
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_1					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0484)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_2_OFFSET				0x0488
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_2					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0488)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_3_OFFSET				0x048c
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_3					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x048c)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_4_OFFSET				0x0490
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_4					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0490)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_5_OFFSET				0x0494
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_5					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0494)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_6_OFFSET				0x0498
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_6					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x0498)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_7_OFFSET				0x049c
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_7					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x049c)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_8_OFFSET				0x04a0
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_8					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04a0)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_9_OFFSET				0x04a4
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_9					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04a4)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_10_OFFSET				0x04a8
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_10					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04a8)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_11_OFFSET				0x04ac
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_11					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04ac)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_12_OFFSET				0x04b0
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_12					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04b0)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_13_OFFSET				0x04b4
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_13					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04b4)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_14_OFFSET				0x04b8
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_14					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04b8)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_15_OFFSET				0x04bc
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_15					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04bc)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_16_OFFSET				0x04c0
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_16					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04c0)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_17_OFFSET				0x04c4
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_17					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04c4)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_18_OFFSET				0x04c8
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_18					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04c8)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_19_OFFSET				0x04cc
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_19					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04cc)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_20_OFFSET				0x04d0
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_20					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04d0)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_21_OFFSET				0x04d4
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_21					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04d4)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_22_OFFSET				0x04d8
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_22					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04d8)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_23_OFFSET				0x04dc
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_23					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04dc)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_24_OFFSET				0x04e0
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_24					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04e0)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_25_OFFSET				0x04e4
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_25					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04e4)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_26_OFFSET				0x04e8
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_26					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04e8)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_27_OFFSET				0x04ec
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_27					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04ec)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_28_OFFSET				0x04f0
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_28					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04f0)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_29_OFFSET				0x04f4
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_29					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04f4)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_30_OFFSET				0x04f8
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_30					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04f8)
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_31_OFFSET				0x04fc
#define OMAP4_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_31					OMAP44XX_CTRL_MODULE_CORE_REGADDR(0x04fc)

/* Registers shifts and masks */

/* IP_REVISION */
#define OMAP4_IP_REV_SCHEME_SHIFT			30
#define OMAP4_IP_REV_SCHEME_MASK			(0x3 << 30)
#define OMAP4_IP_REV_FUNC_SHIFT				16
#define OMAP4_IP_REV_FUNC_MASK				(0xfff << 16)
#define OMAP4_IP_REV_RTL_SHIFT				11
#define OMAP4_IP_REV_RTL_MASK				(0x1f << 11)
#define OMAP4_IP_REV_MAJOR_SHIFT			8
#define OMAP4_IP_REV_MAJOR_MASK				(0x7 << 8)
#define OMAP4_IP_REV_CUSTOM_SHIFT			6
#define OMAP4_IP_REV_CUSTOM_MASK			(0x3 << 6)
#define OMAP4_IP_REV_MINOR_SHIFT			0
#define OMAP4_IP_REV_MINOR_MASK				(0x3f << 0)

/* IP_HWINFO */
#define OMAP4_IP_HWINFO_SHIFT				0
#define OMAP4_IP_HWINFO_MASK				(0xffffffff << 0)

/* IP_SYSCONFIG */
#define OMAP4_IP_SYSCONFIG_IDLEMODE_SHIFT			2
#define OMAP4_IP_SYSCONFIG_IDLEMODE_MASK			(0x3 << 2)

/* EXTERNAL_SEC_CTRL */
#define OMAP4_I2CS_ENABLE_SHIFT					2
#define OMAP4_I2CS_ENABLE_MASK					(1 << 2)
#define OMAP4_COMPANION_CHIP_SEC_ENABLE_SHIFT			1
#define OMAP4_COMPANION_CHIP_SEC_ENABLE_MASK			(1 << 1)
#define OMAP4_SECURE_EXECUTION_INDICATOR_SHIFT			0
#define OMAP4_SECURE_EXECUTION_INDICATOR_MASK			(1 << 0)

/* SEC_SW_HW */
#define OMAP4_SEC_SW_HW_PARAM_SHIFT				0
#define OMAP4_SEC_SW_HW_PARAM_MASK				(0xffffffff << 0)

/* MREQDOMAIN_EXP1 */
#define OMAP4_MREQDOMAIN_EXP1_LOCK_SHIFT			31
#define OMAP4_MREQDOMAIN_EXP1_LOCK_MASK				(1 << 31)
#define OMAP4_MREQDOMAIN_C2C_SHIFT				27
#define OMAP4_MREQDOMAIN_C2C_MASK				(0x7 << 27)
#define OMAP4_MREQDOMAIN_HSI_SHIFT				24
#define OMAP4_MREQDOMAIN_HSI_MASK				(0x7 << 24)
#define OMAP4_MREQDOMAIN_SGX_SHIFT				21
#define OMAP4_MREQDOMAIN_SGX_MASK				(0x7 << 21)
#define OMAP4_MREQDOMAIN_DUCATI_SHIFT				18
#define OMAP4_MREQDOMAIN_DUCATI_MASK				(0x7 << 18)
#define OMAP4_MREQDOMAIN_ISS_SHIFT				15
#define OMAP4_MREQDOMAIN_ISS_MASK				(0x7 << 15)
#define OMAP4_MREQDOMAIN_IVAHD_SHIFT				12
#define OMAP4_MREQDOMAIN_IVAHD_MASK				(0x7 << 12)
#define OMAP4_MREQDOMAIN_DSS_SHIFT				9
#define OMAP4_MREQDOMAIN_DSS_MASK				(0x7 << 9)
#define OMAP4_MREQDOMAIN_TESLA_SHIFT				6
#define OMAP4_MREQDOMAIN_TESLA_MASK				(0x7 << 6)

/* MREQDOMAIN_EXP2 */
#define OMAP4_MREQDOMAIN_EXP2_LOCK_SHIFT			31
#define OMAP4_MREQDOMAIN_EXP2_LOCK_MASK				(1 << 31)
#define OMAP4_MREQDOMAIN_MMC6_SHIFT				24
#define OMAP4_MREQDOMAIN_MMC6_MASK				(0x7 << 24)
#define OMAP4_MREQDOMAIN_FACEDETECT_SHIFT			21
#define OMAP4_MREQDOMAIN_FACEDETECT_MASK			(0x7 << 21)
#define OMAP4_MREQDOMAIN_P1500_SHIFT				18
#define OMAP4_MREQDOMAIN_P1500_MASK				(0x7 << 18)
#define OMAP4_MREQDOMAIN_USBHOSTFS_SHIFT			15
#define OMAP4_MREQDOMAIN_USBHOSTFS_MASK				(0x7 << 15)
#define OMAP4_MREQDOMAIN_USBHOSTHS_SHIFT			12
#define OMAP4_MREQDOMAIN_USBHOSTHS_MASK				(0x7 << 12)
#define OMAP4_MREQDOMAIN_USBOTGHS_SHIFT				9
#define OMAP4_MREQDOMAIN_USBOTGHS_MASK				(0x7 << 9)
#define OMAP4_MREQDOMAIN_UNIPRO_SHIFT				6
#define OMAP4_MREQDOMAIN_UNIPRO_MASK				(0x7 << 6)
#define OMAP4_MREQDOMAIN_MMC2_SHIFT				3
#define OMAP4_MREQDOMAIN_MMC2_MASK				(0x7 << 3)
#define OMAP4_MREQDOMAIN_MMC1_SHIFT				0
#define OMAP4_MREQDOMAIN_MMC1_MASK				(0x7 << 0)

/* L3_HW_FW_EXPORTED_VALUES_CONF */
#define OMAP4_L4AUDIO_SECDBG_EN_SHIFT				29
#define OMAP4_L4AUDIO_SECDBG_EN_MASK				(1 << 29)
#define OMAP4_DEBUGSS_SECDBG_EN_SHIFT				28
#define OMAP4_DEBUGSS_SECDBG_EN_MASK				(1 << 28)
#define OMAP4_EMIF_SECDBG_EN_SHIFT				27
#define OMAP4_EMIF_SECDBG_EN_MASK				(1 << 27)
#define OMAP4_CRYPTO_SECDBG_EN_SHIFT				25
#define OMAP4_CRYPTO_SECDBG_EN_MASK				(1 << 25)
#define OMAP4_IVAHD_SECDBG_EN_SHIFT				24
#define OMAP4_IVAHD_SECDBG_EN_MASK				(1 << 24)
#define OMAP4_SL2_SECDBG_EN_SHIFT				23
#define OMAP4_SL2_SECDBG_EN_MASK				(1 << 23)
#define OMAP4_SGX_SECDBG_EN_SHIFT				22
#define OMAP4_SGX_SECDBG_EN_MASK				(1 << 22)
#define OMAP4_ISS_SECDBG_EN_SHIFT				21
#define OMAP4_ISS_SECDBG_EN_MASK				(1 << 21)
#define OMAP4_DSS_SECDBG_EN_SHIFT				20
#define OMAP4_DSS_SECDBG_EN_MASK				(1 << 20)
#define OMAP4_L3RAM_SECDBG_EN_SHIFT				19
#define OMAP4_L3RAM_SECDBG_EN_MASK				(1 << 19)
#define OMAP4_C2C_TARG_SECDBG_EN_SHIFT				18
#define OMAP4_C2C_TARG_SECDBG_EN_MASK				(1 << 18)
#define OMAP4_C2C_INIT_SECDBG_EN_SHIFT				17
#define OMAP4_C2C_INIT_SECDBG_EN_MASK				(1 << 17)
#define OMAP4_GPMC_SECDBG_EN_SHIFT				16
#define OMAP4_GPMC_SECDBG_EN_MASK				(1 << 16)
#define OMAP4_L4AUDIO_SECLOCK_EN_SHIFT				13
#define OMAP4_L4AUDIO_SECLOCK_EN_MASK				(1 << 13)
#define OMAP4_DEBUGSS_SECLOCK_EN_SHIFT				12
#define OMAP4_DEBUGSS_SECLOCK_EN_MASK				(1 << 12)
#define OMAP4_EMIF_SECLOCK_EN_SHIFT				11
#define OMAP4_EMIF_SECLOCK_EN_MASK				(1 << 11)
#define OMAP4_CRYPTO_SECLOCK_EN_SHIFT				9
#define OMAP4_CRYPTO_SECLOCK_EN_MASK				(1 << 9)
#define OMAP4_IVAHD_SECLOCK_EN_SHIFT				8
#define OMAP4_IVAHD_SECLOCK_EN_MASK				(1 << 8)
#define OMAP4_SL2_SECLOCK_EN_SHIFT				7
#define OMAP4_SL2_SECLOCK_EN_MASK				(1 << 7)
#define OMAP4_SGX_SECLOCK_EN_SHIFT				6
#define OMAP4_SGX_SECLOCK_EN_MASK				(1 << 6)
#define OMAP4_ISS_SECLOCK_EN_SHIFT				5
#define OMAP4_ISS_SECLOCK_EN_MASK				(1 << 5)
#define OMAP4_DSS_SECLOCK_EN_SHIFT				4
#define OMAP4_DSS_SECLOCK_EN_MASK				(1 << 4)
#define OMAP4_L3RAM_SECLOCK_EN_SHIFT				3
#define OMAP4_L3RAM_SECLOCK_EN_MASK				(1 << 3)
#define OMAP4_C2C_TARG_SECLOCK_EN_SHIFT				2
#define OMAP4_C2C_TARG_SECLOCK_EN_MASK				(1 << 2)
#define OMAP4_C2C_INIT_SECLOCK_EN_SHIFT				1
#define OMAP4_C2C_INIT_SECLOCK_EN_MASK				(1 << 1)
#define OMAP4_GPMC_SECLOCK_EN_SHIFT				0
#define OMAP4_GPMC_SECLOCK_EN_MASK				(1 << 0)

/* L4_HW_FW_EXPORTED_VALUES_CONF */
#define OMAP4_L4CONFIG_USIM_SECDBG_EN_SHIFT			22
#define OMAP4_L4CONFIG_USIM_SECDBG_EN_MASK			(1 << 22)
#define OMAP4_L4CONFIG_SECURETARGETS_SECDBG_EN_SHIFT		21
#define OMAP4_L4CONFIG_SECURETARGETS_SECDBG_EN_MASK		(1 << 21)
#define OMAP4_L4CONFIG_AP_SECDBG_EN_SHIFT			20
#define OMAP4_L4CONFIG_AP_SECDBG_EN_MASK			(1 << 20)
#define OMAP4_L4PER_DSS_SECDBG_EN_SHIFT				18
#define OMAP4_L4PER_DSS_SECDBG_EN_MASK				(1 << 18)
#define OMAP4_L4PER_CRYPTO_SECDBG_EN_SHIFT			17
#define OMAP4_L4PER_CRYPTO_SECDBG_EN_MASK			(1 << 17)
#define OMAP4_L4PER_AP_SECDBG_EN_SHIFT				16
#define OMAP4_L4PER_AP_SECDBG_EN_MASK				(1 << 16)
#define OMAP4_L4CONFIG_USIM_SECLOCK_EN_SHIFT			6
#define OMAP4_L4CONFIG_USIM_SECLOCK_EN_MASK			(1 << 6)
#define OMAP4_L4CONFIG_SECURETARGETS_SECLOCK_EN_SHIFT		5
#define OMAP4_L4CONFIG_SECURETARGETS_SECLOCK_EN_MASK		(1 << 5)
#define OMAP4_L4CONFIG_AP_SECLOCK_EN_SHIFT			4
#define OMAP4_L4CONFIG_AP_SECLOCK_EN_MASK			(1 << 4)
#define OMAP4_L4PER_DSS_SECLOCK_EN_SHIFT			2
#define OMAP4_L4PER_DSS_SECLOCK_EN_MASK				(1 << 2)
#define OMAP4_L4PER_CRYPTO_SECLOCK_EN_SHIFT			1
#define OMAP4_L4PER_CRYPTO_SECLOCK_EN_MASK			(1 << 1)
#define OMAP4_L4PER_AP_SECLOCK_EN_SHIFT				0
#define OMAP4_L4PER_AP_SECLOCK_EN_MASK				(1 << 0)

/* SEC_LOAD_FW_EXPORTED_VALUE */
#define OMAP4_L4_PER_LOAD_FW_EXPORTED_VALUE_REQN_SHIFT		3
#define OMAP4_L4_PER_LOAD_FW_EXPORTED_VALUE_REQN_MASK		(1 << 3)
#define OMAP4_L4_CONFIG_LOAD_FW_EXPORTED_VALUE_REQN_SHIFT	2
#define OMAP4_L4_CONFIG_LOAD_FW_EXPORTED_VALUE_REQN_MASK	(1 << 2)

/* KEK_SW_0 */
#define OMAP4_STD_FUSE_KEK_SW_0_SHIFT				0
#define OMAP4_STD_FUSE_KEK_SW_0_MASK				(0xffffffff << 0)

/* KEK_SW_1 */
#define OMAP4_STD_FUSE_KEK_SW_1_SHIFT				0
#define OMAP4_STD_FUSE_KEK_SW_1_MASK				(0xffffffff << 0)

/* KEK_SW_2 */
#define OMAP4_STD_FUSE_KEK_SW_2_SHIFT				0
#define OMAP4_STD_FUSE_KEK_SW_2_MASK				(0xffffffff << 0)

/* KEK_SW_3 */
#define OMAP4_STD_FUSE_KEK_SW_3_SHIFT				0
#define OMAP4_STD_FUSE_KEK_SW_3_MASK				(0xffffffff << 0)

/* CEK_0 */
#define OMAP4_CUST_FUSE_CEK_0_SHIFT				0
#define OMAP4_CUST_FUSE_CEK_0_MASK				(0xffffffff << 0)

/* CEK_1 */
#define OMAP4_CUST_FUSE_CEK_1_SHIFT				0
#define OMAP4_CUST_FUSE_CEK_1_MASK				(0xffffffff << 0)

/* CEK_2 */
#define OMAP4_CUST_FUSE_CEK_2_SHIFT				0
#define OMAP4_CUST_FUSE_CEK_2_MASK				(0xffffffff << 0)

/* CEK_3 */
#define OMAP4_CUST_FUSE_CEK_3_SHIFT				0
#define OMAP4_CUST_FUSE_CEK_3_MASK				(0xffffffff << 0)

/* MSV */
#define OMAP4_CUST_FUSE_MSV_SHIFT				0
#define OMAP4_CUST_FUSE_MSV_MASK				(0xffffffff << 0)

/* DMM_MMU_FW */
#define OMAP4_DMM_RESERVED3_SHIFT				15
#define OMAP4_DMM_RESERVED3_MASK				(1 << 15)
#define OMAP4_DMM_RESERVED2_SHIFT				14
#define OMAP4_DMM_RESERVED2_MASK				(1 << 14)
#define OMAP4_DMM_RESERVED_SHIFT				13
#define OMAP4_DMM_RESERVED_MASK					(1 << 13)
#define OMAP4_DMM_USB_SHIFT					12
#define OMAP4_DMM_USB_MASK					(1 << 12)
#define OMAP4_DMM_UNIPRO_SHIFT					11
#define OMAP4_DMM_UNIPRO_MASK					(1 << 11)
#define OMAP4_DMM_MMC_SHIFT					10
#define OMAP4_DMM_MMC_MASK					(1 << 10)
#define OMAP4_DMM_HSI_SHIFT					9
#define OMAP4_DMM_HSI_MASK					(1 << 9)
#define OMAP4_DMM_C2C_SHIFT					8
#define OMAP4_DMM_C2C_MASK					(1 << 8)
#define OMAP4_DMM_DSS_SHIFT					7
#define OMAP4_DMM_DSS_MASK					(1 << 7)
#define OMAP4_DMM_SGX_SHIFT					6
#define OMAP4_DMM_SGX_MASK					(1 << 6)
#define OMAP4_DMM_DMA_SHIFT					5
#define OMAP4_DMM_DMA_MASK					(1 << 5)
#define OMAP4_DMM_ISS_SHIFT					4
#define OMAP4_DMM_ISS_MASK					(1 << 4)
#define OMAP4_DMM_IVAHD_SHIFT					3
#define OMAP4_DMM_IVAHD_MASK					(1 << 3)
#define OMAP4_DMM_TESLA_SHIFT					2
#define OMAP4_DMM_TESLA_MASK					(1 << 2)
#define OMAP4_DMM_DAP_SHIFT					1
#define OMAP4_DMM_DAP_MASK					(1 << 1)
#define OMAP4_DMM_CHIRON_VEYRON_SHIFT				0
#define OMAP4_DMM_CHIRON_VEYRON_MASK				(1 << 0)

/* SECURE_EMIF_OBFUSC_KEY */
#define OMAP4_SECURE_EMIF_OBFUSC_KEY_SHIFT			0
#define OMAP4_SECURE_EMIF_OBFUSC_KEY_MASK			(0xffff << 0)

/* SEC_CTRL_RO */
#define OMAP4_SECKEYACCENABLE_SHIFT				3
#define OMAP4_SECKEYACCENABLE_MASK				(1 << 3)
#define OMAP4_SECURE_EMIF_OBFUSC_EN_SHIFT			2
#define OMAP4_SECURE_EMIF_OBFUSC_EN_MASK			(1 << 2)
#define OMAP4_SECURE_SAR_MEMORY_RO_EN_SHIFT			0
#define OMAP4_SECURE_SAR_MEMORY_RO_EN_MASK			(1 << 0)

/* SSM_END_FAST_SECRAM */
#define OMAP4_END_FAST_SECRAM_SHIFT				10
#define OMAP4_END_FAST_SECRAM_MASK				(0x3f << 10)

/* DPLL_CLK_TRIMMING */
#define OMAP4_DPLL_CLK_TRIMMING_SHIFT				0
#define OMAP4_DPLL_CLK_TRIMMING_MASK				(0xffffffff << 0)

/* STD_FUSE_DIE_ID_0 */
#define OMAP4_STD_FUSE_DIE_ID_0_SHIFT			0
#define OMAP4_STD_FUSE_DIE_ID_0_MASK			(0xffffffff << 0)

/* ID_CODE */
#define OMAP4_STD_FUSE_IDCODE_SHIFT			0
#define OMAP4_STD_FUSE_IDCODE_MASK			(0xffffffff << 0)

/* STD_FUSE_DIE_ID_1 */
#define OMAP4_STD_FUSE_DIE_ID_1_SHIFT			0
#define OMAP4_STD_FUSE_DIE_ID_1_MASK			(0xffffffff << 0)

/* STD_FUSE_DIE_ID_2 */
#define OMAP4_STD_FUSE_DIE_ID_2_SHIFT			0
#define OMAP4_STD_FUSE_DIE_ID_2_MASK			(0xffffffff << 0)

/* STD_FUSE_DIE_ID_3 */
#define OMAP4_STD_FUSE_DIE_ID_3_SHIFT			0
#define OMAP4_STD_FUSE_DIE_ID_3_MASK			(0xffffffff << 0)

/* STD_FUSE_PROD_ID_0 */
#define OMAP4_STD_FUSE_PROD_ID_0_SHIFT			0
#define OMAP4_STD_FUSE_PROD_ID_0_MASK			(0xffffffff << 0)

/* STD_FUSE_PROD_ID_1 */
#define OMAP4_STD_FUSE_PROD_ID_1_SHIFT			0
#define OMAP4_STD_FUSE_PROD_ID_1_MASK			(0xffffffff << 0)

/* STD_FUSE_USB_CONF */
#define OMAP4_USB_PROD_ID_SHIFT					16
#define OMAP4_USB_PROD_ID_MASK					(0xffff << 16)
#define OMAP4_USB_VENDOR_ID_SHIFT				0
#define OMAP4_USB_VENDOR_ID_MASK				(0xffff << 0)

/* STD_FUSE_CONF */
#define OMAP4_STD_FUSE_CONF_SPARE_SHIFT				17
#define OMAP4_STD_FUSE_CONF_SPARE_MASK				(0x7fff << 17)
#define OMAP4_STD_FUSE_FACE_DETECT_DISABLE_SHIFT		16
#define OMAP4_STD_FUSE_FACE_DETECT_DISABLE_MASK			(1 << 16)
#define OMAP4_STD_FUSE_CRYPTO_DISABLE_SHIFT			15
#define OMAP4_STD_FUSE_CRYPTO_DISABLE_MASK			(1 << 15)
#define OMAP4_STD_FUSE_MODEM3G_DISABLE_SHIFT			14
#define OMAP4_STD_FUSE_MODEM3G_DISABLE_MASK			(1 << 14)
#define OMAP4_STD_FUSE_CH_SPEEDUP_DISABLE_SHIFT			13
#define OMAP4_STD_FUSE_CH_SPEEDUP_DISABLE_MASK			(1 << 13)
#define OMAP4_STD_FUSE_ROM_HIDE_SHIFT				12
#define OMAP4_STD_FUSE_ROM_HIDE_MASK				(1 << 12)
#define OMAP4_STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_SHIFT		11
#define OMAP4_STD_FUSE_DPLL_CLK_TRIMMING_DISABLE_MASK		(1 << 11)
#define OMAP4_STD_FUSE_MAGICGATE_EN_SHIFT			10
#define OMAP4_STD_FUSE_MAGICGATE_EN_MASK			(1 << 10)
#define OMAP4_STD_FUSE_DSS_VENC_MVENAB_SHIFT			9
#define OMAP4_STD_FUSE_DSS_VENC_MVENAB_MASK			(1 << 9)
#define OMAP4_STD_FUSE_ISS_EFUSE1_EN_SHIFT			8
#define OMAP4_STD_FUSE_ISS_EFUSE1_EN_MASK			(1 << 8)
#define OMAP4_STD_FUSE_ISS_EFUSE2_EN_SHIFT			7
#define OMAP4_STD_FUSE_ISS_EFUSE2_EN_MASK			(1 << 7)
#define OMAP4_STD_FUSE_ISS_EFUSE3_EN_SHIFT			6
#define OMAP4_STD_FUSE_ISS_EFUSE3_EN_MASK			(1 << 6)
#define OMAP4_STD_FUSE_ISS_EFUSE4_EN_SHIFT			5
#define OMAP4_STD_FUSE_ISS_EFUSE4_EN_MASK			(1 << 5)
#define OMAP4_STD_FUSE_SGX540_3D_CLOCK_SOURCE_SHIFT		4
#define OMAP4_STD_FUSE_SGX540_3D_CLOCK_SOURCE_MASK		(1 << 4)
#define OMAP4_STD_FUSE_SGX540_3D_DISABLE_SHIFT			3
#define OMAP4_STD_FUSE_SGX540_3D_DISABLE_MASK			(1 << 3)
#define OMAP4_STD_FUSE_CHIRON_MPU_DISABLE_SHIFT			2
#define OMAP4_STD_FUSE_CHIRON_MPU_DISABLE_MASK			(1 << 2)
#define OMAP4_BSC_ACCESS_PROTECT_SHIFT				1
#define OMAP4_BSC_ACCESS_PROTECT_MASK				(1 << 1)
#define OMAP4_CUST_IEEE1500_DISABLE_SHIFT			0
#define OMAP4_CUST_IEEE1500_DISABLE_MASK			(1 << 0)

/* STD_FUSE_DFT_MEM_RW */
#define OMAP4_STD_FUSE_DFT_MEM_RW_SHIFT				0
#define OMAP4_STD_FUSE_DFT_MEM_RW_MASK				(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_WKUP */
#define OMAP4_STD_FUSE_OPP_VDD_WKUP_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_WKUP_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_IVA_0 */
#define OMAP4_STD_FUSE_OPP_VDD_IVA_0_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_IVA_0_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_IVA_1 */
#define OMAP4_STD_FUSE_OPP_VDD_IVA_1_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_IVA_1_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_IVA_2 */
#define OMAP4_STD_FUSE_OPP_VDD_IVA_2_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_IVA_2_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_IVA_3 */
#define OMAP4_STD_FUSE_OPP_VDD_IVA_3_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_IVA_3_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_IVA_4 */
#define OMAP4_STD_FUSE_OPP_VDD_IVA_4_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_IVA_4_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_0 */
#define OMAP4_STD_FUSE_OPP_VDD_MPU_0_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_MPU_0_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_1 */
#define OMAP4_STD_FUSE_OPP_VDD_MPU_1_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_MPU_1_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_2 */
#define OMAP4_STD_FUSE_OPP_VDD_MPU_2_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_MPU_2_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_3 */
#define OMAP4_STD_FUSE_OPP_VDD_MPU_3_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_MPU_3_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_4 */
#define OMAP4_STD_FUSE_OPP_VDD_MPU_4_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_MPU_4_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_CORE_0 */
#define OMAP4_STD_FUSE_OPP_VDD_CORE_0_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_CORE_0_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_CORE_1 */
#define OMAP4_STD_FUSE_OPP_VDD_CORE_1_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_CORE_1_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_CORE_2 */
#define OMAP4_STD_FUSE_OPP_VDD_CORE_2_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_CORE_2_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_BGAP */
#define OMAP4_STD_FUSE_OPP_BGAP_SHIFT			0
#define OMAP4_STD_FUSE_OPP_BGAP_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_DPLL_0 */
#define OMAP4_STD_FUSE_OPP_DPLL_0_SHIFT			0
#define OMAP4_STD_FUSE_OPP_DPLL_0_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_DPLL_1 */
#define OMAP4_STD_FUSE_OPP_DPLL_1_SHIFT				0
#define OMAP4_STD_FUSE_OPP_DPLL_1_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_0 */
#define OMAP4_STD_FUSE_MPK_0_SHIFT				0
#define OMAP4_STD_FUSE_MPK_0_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_1 */
#define OMAP4_STD_FUSE_MPK_1_SHIFT				0
#define OMAP4_STD_FUSE_MPK_1_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_2 */
#define OMAP4_STD_FUSE_MPK_2_SHIFT				0
#define OMAP4_STD_FUSE_MPK_2_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_3 */
#define OMAP4_STD_FUSE_MPK_3_SHIFT				0
#define OMAP4_STD_FUSE_MPK_3_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_4 */
#define OMAP4_STD_FUSE_MPK_4_SHIFT				0
#define OMAP4_STD_FUSE_MPK_4_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_5 */
#define OMAP4_STD_FUSE_MPK_5_SHIFT				0
#define OMAP4_STD_FUSE_MPK_5_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_6 */
#define OMAP4_STD_FUSE_MPK_6_SHIFT				0
#define OMAP4_STD_FUSE_MPK_6_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_7 */
#define OMAP4_STD_FUSE_MPK_7_SHIFT				0
#define OMAP4_STD_FUSE_MPK_7_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_0 */
#define OMAP4_CUST_FUSE_CEK_BCH_0_SHIFT				0
#define OMAP4_CUST_FUSE_CEK_BCH_0_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_1 */
#define OMAP4_CUST_FUSE_CEK_BCH_1_SHIFT				0
#define OMAP4_CUST_FUSE_CEK_BCH_1_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_2 */
#define OMAP4_CUST_FUSE_CEK_BCH_2_SHIFT				0
#define OMAP4_CUST_FUSE_CEK_BCH_2_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_3 */
#define OMAP4_CUST_FUSE_CEK_BCH_3_SHIFT				0
#define OMAP4_CUST_FUSE_CEK_BCH_3_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_4 */
#define OMAP4_CUST_FUSE_CEK_BCH_4_SHIFT				0
#define OMAP4_CUST_FUSE_CEK_BCH_4_MASK				(0xffffffff << 0)

/* CUST_FUSE_MSV_BCH_0 */
#define OMAP4_CUST_FUSE_MSV_BCH_0_SHIFT				0
#define OMAP4_CUST_FUSE_MSV_BCH_0_MASK				(0xffffffff << 0)

/* CUST_FUSE_MSV_BCH_1 */
#define OMAP4_CUST_FUSE_MSV_BCH_1_SHIFT				0
#define OMAP4_CUST_FUSE_MSV_BCH_1_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_0 */
#define OMAP4_CUST_FUSE_SWRV_0_SHIFT				0
#define OMAP4_CUST_FUSE_SWRV_0_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_1 */
#define OMAP4_CUST_FUSE_SWRV_1_SHIFT				0
#define OMAP4_CUST_FUSE_SWRV_1_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_2 */
#define OMAP4_CUST_FUSE_SWRV_2_SHIFT				0
#define OMAP4_CUST_FUSE_SWRV_2_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_3 */
#define OMAP4_CUST_FUSE_SWRV_3_SHIFT				0
#define OMAP4_CUST_FUSE_SWRV_3_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_4 */
#define OMAP4_CUST_FUSE_SWRV_4_SHIFT				0
#define OMAP4_CUST_FUSE_SWRV_4_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_5 */
#define OMAP4_CUST_FUSE_SWRV_5_SHIFT				0
#define OMAP4_CUST_FUSE_SWRV_5_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_6 */
#define OMAP4_CUST_FUSE_SWRV_6_SHIFT				0
#define OMAP4_CUST_FUSE_SWRV_6_MASK				(0xffffffff << 0)

/* STATUS */
#define OMAP4_ATTILA_CONF_SHIFT					11
#define OMAP4_ATTILA_CONF_MASK					(0x3 << 11)
#define OMAP4_DEVICE_TYPE_SHIFT					8
#define OMAP4_DEVICE_TYPE_MASK					(0x7 << 8)
#define OMAP4_SYS_BOOT_SHIFT					0
#define OMAP4_SYS_BOOT_MASK					(0xff << 0)

/* SEC_STATUS */
#define OMAP4_GFX_RST_ACT_ST_SHIFT				17
#define OMAP4_GFX_RST_ACT_ST_MASK				(1 << 17)
#define OMAP4_ABE_RST_ACT_ST_SHIFT				16
#define OMAP4_ABE_RST_ACT_ST_MASK				(1 << 16)
#define OMAP4_CPFROM_RST_ACT_ST_SHIFT				15
#define OMAP4_CPFROM_RST_ACT_ST_MASK				(1 << 15)
#define OMAP4_EMU_RST_ACT_ST_SHIFT				14
#define OMAP4_EMU_RST_ACT_ST_MASK				(1 << 14)
#define OMAP4_L4PER_RST_ACT_ST_SHIFT				13
#define OMAP4_L4PER_RST_ACT_ST_MASK				(1 << 13)
#define OMAP4_L3INIT_RST_ACT_ST_SHIFT				12
#define OMAP4_L3INIT_RST_ACT_ST_MASK				(1 << 12)
#define OMAP4_CORE_RST_ACT_ST_SHIFT				11
#define OMAP4_CORE_RST_ACT_ST_MASK				(1 << 11)
#define OMAP4_UNUSED_RST_ACT_ST_SHIFT				10
#define OMAP4_UNUSED_RST_ACT_ST_MASK				(1 << 10)
#define OMAP4_IVAHD_RST_ACT_ST_SHIFT				9
#define OMAP4_IVAHD_RST_ACT_ST_MASK				(1 << 9)
#define OMAP4_ISS_RST_ACT_ST_SHIFT				8
#define OMAP4_ISS_RST_ACT_ST_MASK				(1 << 8)
#define OMAP4_DSS_RST_ACT_ST_SHIFT				7
#define OMAP4_DSS_RST_ACT_ST_MASK				(1 << 7)
#define OMAP4_TESLA_RST_ACT_ST_SHIFT				6
#define OMAP4_TESLA_RST_ACT_ST_MASK				(1 << 6)
#define OMAP4_MPU_RST_ACT_ST_SHIFT				5
#define OMAP4_MPU_RST_ACT_ST_MASK				(1 << 5)
#define OMAP4_DEVICE_OFF_WKUP_SHIFT				4
#define OMAP4_DEVICE_OFF_WKUP_MASK				(1 << 4)
#define OMAP4_SEC_VIOL_RST_ACT_ST_SHIFT				3
#define OMAP4_SEC_VIOL_RST_ACT_ST_MASK				(1 << 3)
#define OMAP4_SEC_WD_RST_ACT_ST_SHIFT				2
#define OMAP4_SEC_WD_RST_ACT_ST_MASK				(1 << 2)
#define OMAP4_GLBL_WARM_RST_ACT_ST_SHIFT			1
#define OMAP4_GLBL_WARM_RST_ACT_ST_MASK				(1 << 1)
#define OMAP4_POWERON_RST_ACT_ST_SHIFT				0
#define OMAP4_POWERON_RST_ACT_ST_MASK				(1 << 0)

/* SEC_MEM_STATUS */
#define OMAP4_L3SECRAM_NOT_ACCESSIBLE_SHIFT			19
#define OMAP4_L3SECRAM_NOT_ACCESSIBLE_MASK			(1 << 19)
#define OMAP4_FASTSECRAMBANK_NOT_ACCESSIBLE_SHIFT		18
#define OMAP4_FASTSECRAMBANK_NOT_ACCESSIBLE_MASK		(1 << 18)
#define OMAP4_MPU_L2_NOT_ACCESSIBLE_SHIFT			17
#define OMAP4_MPU_L2_NOT_ACCESSIBLE_MASK			(1 << 17)
#define OMAP4_MPU_L1_NOT_ACCESSIBLE_SHIFT			16
#define OMAP4_MPU_L1_NOT_ACCESSIBLE_MASK			(1 << 16)
#define OMAP4_L3SECRAM_DESTROYED_SHIFT				3
#define OMAP4_L3SECRAM_DESTROYED_MASK				(1 << 3)
#define OMAP4_FASTSECRAMBANK_DESTROYED_SHIFT			2
#define OMAP4_FASTSECRAMBANK_DESTROYED_MASK			(1 << 2)
#define OMAP4_MPU_L2_DESTROYED_SHIFT				1
#define OMAP4_MPU_L2_DESTROYED_MASK				(1 << 1)
#define OMAP4_MPU_L1_DESTROYED_SHIFT				0
#define OMAP4_MPU_L1_DESTROYED_MASK				(1 << 0)

/* SEC_ERR_STATUS_FUNC */
#define OMAP4_C2C_INIT_FW_ERROR_SHIFT				20
#define OMAP4_C2C_INIT_FW_ERROR_MASK				(1 << 20)
#define OMAP4_L4_AUDIOBE_FW_ERROR_SHIFT				19
#define OMAP4_L4_AUDIOBE_FW_ERROR_MASK				(1 << 19)
#define OMAP4_DEBUGSS_FW_ERROR_SHIFT				18
#define OMAP4_DEBUGSS_FW_ERROR_MASK				(1 << 18)
#define OMAP4_L4_CONFIG_FW_ERROR_SHIFT				17
#define OMAP4_L4_CONFIG_FW_ERROR_MASK				(1 << 17)
#define OMAP4_L4_PERIPH_FW_ERROR_SHIFT				16
#define OMAP4_L4_PERIPH_FW_ERROR_MASK				(1 << 16)
#define OMAP4_ISS_FW_ERROR_SHIFT				15
#define OMAP4_ISS_FW_ERROR_MASK					(1 << 15)
#define OMAP4_DSS_FW_ERROR_SHIFT				14
#define OMAP4_DSS_FW_ERROR_MASK					(1 << 14)
#define OMAP4_SGX_FW_ERROR_SHIFT				13
#define OMAP4_SGX_FW_ERROR_MASK					(1 << 13)
#define OMAP4_C2C_FW_ERROR_SHIFT				12
#define OMAP4_C2C_FW_ERROR_MASK					(1 << 12)
#define OMAP4_SEC_MOD_FW_ERROR_SHIFT				11
#define OMAP4_SEC_MOD_FW_ERROR_MASK				(1 << 11)
#define OMAP4_DSS_SUBSYSTEM_ACC_ERROR_SHIFT			10
#define OMAP4_DSS_SUBSYSTEM_ACC_ERROR_MASK			(1 << 10)
#define OMAP4_SYS_DMA_ACC_ERROR_SHIFT				8
#define OMAP4_SYS_DMA_ACC_ERROR_MASK				(1 << 8)
#define OMAP4_CRYPTO_DMA_FW_ERROR_SHIFT				7
#define OMAP4_CRYPTO_DMA_FW_ERROR_MASK				(1 << 7)
#define OMAP4_SL2_FW_ERROR_SHIFT				6
#define OMAP4_SL2_FW_ERROR_MASK					(1 << 6)
#define OMAP4_DUCATI_FW_ERROR_SHIFT				5
#define OMAP4_DUCATI_FW_ERROR_MASK				(1 << 5)
#define OMAP4_IVAHD_FW_ERROR_SHIFT				4
#define OMAP4_IVAHD_FW_ERROR_MASK				(1 << 4)
#define OMAP4_EMIF_FW_ERROR_SHIFT				3
#define OMAP4_EMIF_FW_ERROR_MASK				(1 << 3)
#define OMAP4_GPMC_FW_ERROR_SHIFT				2
#define OMAP4_GPMC_FW_ERROR_MASK				(1 << 2)
#define OMAP4_L3RAM_FW_ERROR_SHIFT				1
#define OMAP4_L3RAM_FW_ERROR_MASK				(1 << 1)
#define OMAP4_CRYPTO_FW_ERROR_SHIFT				0
#define OMAP4_CRYPTO_FW_ERROR_MASK				(1 << 0)

/* SEC_ERR_STATUS_DEBUG */
#define OMAP4_C2C_INIT_DBGFW_ERROR_SHIFT			20
#define OMAP4_C2C_INIT_DBGFW_ERROR_MASK				(1 << 20)
#define OMAP4_L4_AUDIOBE_DBGFW_ERROR_SHIFT			19
#define OMAP4_L4_AUDIOBE_DBGFW_ERROR_MASK			(1 << 19)
#define OMAP4_DEBUGSS_DBGFW_ERROR_SHIFT				18
#define OMAP4_DEBUGSS_DBGFW_ERROR_MASK				(1 << 18)
#define OMAP4_L4_CONFIG_DBGFW_ERROR_SHIFT			17
#define OMAP4_L4_CONFIG_DBGFW_ERROR_MASK			(1 << 17)
#define OMAP4_L4_PERIPH_DBGFW_ERROR_SHIFT			16
#define OMAP4_L4_PERIPH_DBGFW_ERROR_MASK			(1 << 16)
#define OMAP4_ISS_DBGFW_ERROR_SHIFT				15
#define OMAP4_ISS_DBGFW_ERROR_MASK				(1 << 15)
#define OMAP4_DSS_DBGFW_ERROR_SHIFT				14
#define OMAP4_DSS_DBGFW_ERROR_MASK				(1 << 14)
#define OMAP4_SGX_DBGFW_ERROR_SHIFT				13
#define OMAP4_SGX_DBGFW_ERROR_MASK				(1 << 13)
#define OMAP4_C2C_DBGFW_ERROR_SHIFT				12
#define OMAP4_C2C_DBGFW_ERROR_MASK				(1 << 12)
#define OMAP4_SEC_MOD_DBGFW_ERROR_SHIFT				11
#define OMAP4_SEC_MOD_DBGFW_ERROR_MASK				(1 << 11)
#define OMAP4_DSS_SUBSYSTEM_DBGACC_ERROR_SHIFT			10
#define OMAP4_DSS_SUBSYSTEM_DBGACC_ERROR_MASK			(1 << 10)
#define OMAP4_SYS_DMA_DBGACC_ERROR_SHIFT			8
#define OMAP4_SYS_DMA_DBGACC_ERROR_MASK				(1 << 8)
#define OMAP4_CRYPTO_DMA_DBGFW_ERROR_SHIFT			7
#define OMAP4_CRYPTO_DMA_DBGFW_ERROR_MASK			(1 << 7)
#define OMAP4_SL2_DBGFW_ERROR_SHIFT				6
#define OMAP4_SL2_DBGFW_ERROR_MASK				(1 << 6)
#define OMAP4_DUCATI_DBGFW_ERROR_SHIFT				5
#define OMAP4_DUCATI_DBGFW_ERROR_MASK				(1 << 5)
#define OMAP4_IVAHD_DBGFW_ERROR_SHIFT				4
#define OMAP4_IVAHD_DBGFW_ERROR_MASK				(1 << 4)
#define OMAP4_EMIF_DBGFW_ERROR_SHIFT				3
#define OMAP4_EMIF_DBGFW_ERROR_MASK				(1 << 3)
#define OMAP4_GPMC_DBGFW_ERROR_SHIFT				2
#define OMAP4_GPMC_DBGFW_ERROR_MASK				(1 << 2)
#define OMAP4_L3RAM_DBGFW_ERROR_SHIFT				1
#define OMAP4_L3RAM_DBGFW_ERROR_MASK				(1 << 1)
#define OMAP4_CRYPTO_DBGFW_ERROR_SHIFT				0
#define OMAP4_CRYPTO_DBGFW_ERROR_MASK				(1 << 0)

/* STD_FUSE_OPP_VDD_MPU_5 */
#define OMAP4_STD_FUSE_OPP_VDD_MPU_5_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_MPU_5_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_IVA_5 */
#define OMAP4_STD_FUSE_OPP_VDD_IVA_5_SHIFT			0
#define OMAP4_STD_FUSE_OPP_VDD_IVA_5_MASK			(0xffffffff << 0)

/* DEV_CONF */
#define OMAP4_DEV_CONF_SHIFT					1
#define OMAP4_DEV_CONF_MASK					(0x7fffffff << 1)
#define OMAP4_USBPHY_PD_SHIFT					0
#define OMAP4_USBPHY_PD_MASK					(1 << 0)

/* IVA3_BOOTADDR */
#define OMAP4_IVA3_BOOT_LOAD_ADDR_SHIFT				10
#define OMAP4_IVA3_BOOT_LOAD_ADDR_MASK				(0x3fffff << 10)
#define OMAP4_IVA3_BOOT_REV_ID_SHIFT				0
#define OMAP4_IVA3_BOOT_REV_ID_MASK				(0x3ff << 0)

/* LDOVBB_IVA_VOLTAGE_CTRL */
#define OMAP4_LDOVBBIVA_RBB_MUX_CTRL_SHIFT		26
#define OMAP4_LDOVBBIVA_RBB_MUX_CTRL_MASK		(1 << 26)
#define OMAP4_LDOVBBIVA_RBB_VSET_IN_SHIFT		21
#define OMAP4_LDOVBBIVA_RBB_VSET_IN_MASK		(0x1f << 21)
#define OMAP4_LDOVBBIVA_RBB_VSET_OUT_SHIFT		16
#define OMAP4_LDOVBBIVA_RBB_VSET_OUT_MASK		(0x1f << 16)
#define OMAP4_LDOVBBIVA_FBB_MUX_CTRL_SHIFT		10
#define OMAP4_LDOVBBIVA_FBB_MUX_CTRL_MASK		(1 << 10)
#define OMAP4_LDOVBBIVA_FBB_VSET_IN_SHIFT		5
#define OMAP4_LDOVBBIVA_FBB_VSET_IN_MASK		(0x1f << 5)
#define OMAP4_LDOVBBIVA_FBB_VSET_OUT_SHIFT		0
#define OMAP4_LDOVBBIVA_FBB_VSET_OUT_MASK		(0x1f << 0)

/* LDOVBB_MPU_VOLTAGE_CTRL */
#define OMAP4_LDOVBBMPU_RBB_MUX_CTRL_SHIFT		26
#define OMAP4_LDOVBBMPU_RBB_MUX_CTRL_MASK		(1 << 26)
#define OMAP4_LDOVBBMPU_RBB_VSET_IN_SHIFT		21
#define OMAP4_LDOVBBMPU_RBB_VSET_IN_MASK		(0x1f << 21)
#define OMAP4_LDOVBBMPU_RBB_VSET_OUT_SHIFT		16
#define OMAP4_LDOVBBMPU_RBB_VSET_OUT_MASK		(0x1f << 16)
#define OMAP4_LDOVBBMPU_FBB_MUX_CTRL_SHIFT		10
#define OMAP4_LDOVBBMPU_FBB_MUX_CTRL_MASK		(1 << 10)
#define OMAP4_LDOVBBMPU_FBB_VSET_IN_SHIFT		5
#define OMAP4_LDOVBBMPU_FBB_VSET_IN_MASK		(0x1f << 5)
#define OMAP4_LDOVBBMPU_FBB_VSET_OUT_SHIFT		0
#define OMAP4_LDOVBBMPU_FBB_VSET_OUT_MASK		(0x1f << 0)

/* LDOSRAM_IVA_VOLTAGE_CTRL */
#define OMAP4_LDOSRAMIVA_RETMODE_MUX_CTRL_SHIFT		26
#define OMAP4_LDOSRAMIVA_RETMODE_MUX_CTRL_MASK		(1 << 26)
#define OMAP4_LDOSRAMIVA_RETMODE_VSET_IN_SHIFT		21
#define OMAP4_LDOSRAMIVA_RETMODE_VSET_IN_MASK		(0x1f << 21)
#define OMAP4_LDOSRAMIVA_RETMODE_VSET_OUT_SHIFT		16
#define OMAP4_LDOSRAMIVA_RETMODE_VSET_OUT_MASK		(0x1f << 16)
#define OMAP4_LDOSRAMIVA_ACTMODE_MUX_CTRL_SHIFT		10
#define OMAP4_LDOSRAMIVA_ACTMODE_MUX_CTRL_MASK		(1 << 10)
#define OMAP4_LDOSRAMIVA_ACTMODE_VSET_IN_SHIFT		5
#define OMAP4_LDOSRAMIVA_ACTMODE_VSET_IN_MASK		(0x1f << 5)
#define OMAP4_LDOSRAMIVA_ACTMODE_VSET_OUT_SHIFT		0
#define OMAP4_LDOSRAMIVA_ACTMODE_VSET_OUT_MASK		(0x1f << 0)

/* LDOSRAM_MPU_VOLTAGE_CTRL */
#define OMAP4_LDOSRAMMPU_RETMODE_MUX_CTRL_SHIFT		26
#define OMAP4_LDOSRAMMPU_RETMODE_MUX_CTRL_MASK		(1 << 26)
#define OMAP4_LDOSRAMMPU_RETMODE_VSET_IN_SHIFT		21
#define OMAP4_LDOSRAMMPU_RETMODE_VSET_IN_MASK		(0x1f << 21)
#define OMAP4_LDOSRAMMPU_RETMODE_VSET_OUT_SHIFT		16
#define OMAP4_LDOSRAMMPU_RETMODE_VSET_OUT_MASK		(0x1f << 16)
#define OMAP4_LDOSRAMMPU_ACTMODE_MUX_CTRL_SHIFT		10
#define OMAP4_LDOSRAMMPU_ACTMODE_MUX_CTRL_MASK		(1 << 10)
#define OMAP4_LDOSRAMMPU_ACTMODE_VSET_IN_SHIFT		5
#define OMAP4_LDOSRAMMPU_ACTMODE_VSET_IN_MASK		(0x1f << 5)
#define OMAP4_LDOSRAMMPU_ACTMODE_VSET_OUT_SHIFT		0
#define OMAP4_LDOSRAMMPU_ACTMODE_VSET_OUT_MASK		(0x1f << 0)

/* LDOSRAM_CORE_VOLTAGE_CTRL */
#define OMAP4_LDOSRAMCORE_RETMODE_MUX_CTRL_SHIFT	26
#define OMAP4_LDOSRAMCORE_RETMODE_MUX_CTRL_MASK		(1 << 26)
#define OMAP4_LDOSRAMCORE_RETMODE_VSET_IN_SHIFT		21
#define OMAP4_LDOSRAMCORE_RETMODE_VSET_IN_MASK		(0x1f << 21)
#define OMAP4_LDOSRAMCORE_RETMODE_VSET_OUT_SHIFT	16
#define OMAP4_LDOSRAMCORE_RETMODE_VSET_OUT_MASK		(0x1f << 16)
#define OMAP4_LDOSRAMCORE_ACTMODE_MUX_CTRL_SHIFT	10
#define OMAP4_LDOSRAMCORE_ACTMODE_MUX_CTRL_MASK		(1 << 10)
#define OMAP4_LDOSRAMCORE_ACTMODE_VSET_IN_SHIFT		5
#define OMAP4_LDOSRAMCORE_ACTMODE_VSET_IN_MASK		(0x1f << 5)
#define OMAP4_LDOSRAMCORE_ACTMODE_VSET_OUT_SHIFT	0
#define OMAP4_LDOSRAMCORE_ACTMODE_VSET_OUT_MASK		(0x1f << 0)

/* TEMP_SENSOR */
#define OMAP4_BGAP_TEMPSOFF_SHIFT				13
#define OMAP4_BGAP_TEMPSOFF_MASK				(1 << 13)
#define OMAP4_BGAP_TEMP_SENSOR_CONTCONV_SHIFT			12
#define OMAP4_BGAP_TEMP_SENSOR_CONTCONV_MASK			(1 << 12)
#define OMAP4_BGAP_TEMP_SENSOR_SOC_SHIFT			11
#define OMAP4_BGAP_TEMP_SENSOR_SOC_MASK				(1 << 11)
#define OMAP4_BGAP_TEMP_SENSOR_EOCZ_SHIFT			10
#define OMAP4_BGAP_TEMP_SENSOR_EOCZ_MASK			(1 << 10)
#define OMAP4_BGAP_TEMP_SENSOR_DTEMP_SHIFT			0
#define OMAP4_BGAP_TEMP_SENSOR_DTEMP_MASK			(0x3ff << 0)

/* DPLL_NWELL_TRIM_0 */
#define OMAP4_DPLL_ABE_NWELL_TRIM_MUX_CTRL_SHIFT	29
#define OMAP4_DPLL_ABE_NWELL_TRIM_MUX_CTRL_MASK		(1 << 29)
#define OMAP4_DPLL_ABE_NWELL_TRIM_SHIFT			24
#define OMAP4_DPLL_ABE_NWELL_TRIM_MASK			(0x1f << 24)
#define OMAP4_DPLL_PER_NWELL_TRIM_MUX_CTRL_SHIFT	23
#define OMAP4_DPLL_PER_NWELL_TRIM_MUX_CTRL_MASK		(1 << 23)
#define OMAP4_DPLL_PER_NWELL_TRIM_SHIFT			18
#define OMAP4_DPLL_PER_NWELL_TRIM_MASK			(0x1f << 18)
#define OMAP4_DPLL_CORE_NWELL_TRIM_MUX_CTRL_SHIFT	17
#define OMAP4_DPLL_CORE_NWELL_TRIM_MUX_CTRL_MASK	(1 << 17)
#define OMAP4_DPLL_CORE_NWELL_TRIM_SHIFT		12
#define OMAP4_DPLL_CORE_NWELL_TRIM_MASK			(0x1f << 12)
#define OMAP4_DPLL_IVA_NWELL_TRIM_MUX_CTRL_SHIFT	11
#define OMAP4_DPLL_IVA_NWELL_TRIM_MUX_CTRL_MASK		(1 << 11)
#define OMAP4_DPLL_IVA_NWELL_TRIM_SHIFT			6
#define OMAP4_DPLL_IVA_NWELL_TRIM_MASK			(0x1f << 6)
#define OMAP4_DPLL_MPU_NWELL_TRIM_MUX_CTRL_SHIFT	5
#define OMAP4_DPLL_MPU_NWELL_TRIM_MUX_CTRL_MASK		(1 << 5)
#define OMAP4_DPLL_MPU_NWELL_TRIM_SHIFT			0
#define OMAP4_DPLL_MPU_NWELL_TRIM_MASK			(0x1f << 0)

/* DPLL_NWELL_TRIM_1 */
#define OMAP4_DPLL_RESERVED2_SHIFT				29
#define OMAP4_DPLL_RESERVED2_MASK				(1 << 29)
#define OMAP4_DPLL_RESERVED1_SHIFT				24
#define OMAP4_DPLL_RESERVED1_MASK				(0x1f << 24)
#define OMAP4_DPLL_USB_NWELL_TRIM_MUX_CTRL_SHIFT		23
#define OMAP4_DPLL_USB_NWELL_TRIM_MUX_CTRL_MASK			(1 << 23)
#define OMAP4_DPLL_USB_NWELL_TRIM_SHIFT				18
#define OMAP4_DPLL_USB_NWELL_TRIM_MASK				(0x1f << 18)
#define OMAP4_DPLL_HDMI_NWELL_TRIM_MUX_CTRL_SHIFT		17
#define OMAP4_DPLL_HDMI_NWELL_TRIM_MUX_CTRL_MASK		(1 << 17)
#define OMAP4_DPLL_HDMI_NWELL_TRIM_SHIFT			12
#define OMAP4_DPLL_HDMI_NWELL_TRIM_MASK				(0x1f << 12)
#define OMAP4_DPLL_DSI2_NWELL_TRIM_MUX_CTRL_SHIFT		11
#define OMAP4_DPLL_DSI2_NWELL_TRIM_MUX_CTRL_MASK		(1 << 11)
#define OMAP4_DPLL_DSI2_NWELL_TRIM_SHIFT			6
#define OMAP4_DPLL_DSI2_NWELL_TRIM_MASK				(0x1f << 6)
#define OMAP4_DPLL_DSI1_NWELL_TRIM_MUX_CTRL_SHIFT		5
#define OMAP4_DPLL_DSI1_NWELL_TRIM_MUX_CTRL_MASK		(1 << 5)
#define OMAP4_DPLL_DSI1_NWELL_TRIM_SHIFT			0
#define OMAP4_DPLL_DSI1_NWELL_TRIM_MASK				(0x1f << 0)

/* MEM_DFT_RW */
#define OMAP4_MEM_RW_MUX_CTRL_SHIFT				31
#define OMAP4_MEM_RW_MUX_CTRL_MASK				(1 << 31)
#define OMAP4_MEM_RW_BYG_SHIFT					14
#define OMAP4_MEM_RW_BYG_MASK					(0x3 << 14)
#define OMAP4_MEM_RW_GWG_SHIFT					12
#define OMAP4_MEM_RW_GWG_MASK					(0x3 << 12)
#define OMAP4_MEM_RW_GLG_SHIFT					10
#define OMAP4_MEM_RW_GLG_MASK					(0x3 << 10)
#define OMAP4_MEM_RW_BZGS_SHIFT					8
#define OMAP4_MEM_RW_BZGS_MASK					(0x3 << 8)
#define OMAP4_MEM_RW_BRGU_SHIFT					6
#define OMAP4_MEM_RW_BRGU_MASK					(0x3 << 6)
#define OMAP4_MEM_RW_BRGS_SHIFT					4
#define OMAP4_MEM_RW_BRGS_MASK					(0x3 << 4)
#define OMAP4_MEM_RW_BRGC_SHIFT					2
#define OMAP4_MEM_RW_BRGC_MASK					(0x3 << 2)
#define OMAP4_MEM_RW_BRG_SHIFT					0
#define OMAP4_MEM_RW_BRG_MASK					(0x3 << 0)

/* USBOTGHS_CONTROL */
#define OMAP4_DISCHRGVBUS_SHIFT				8
#define OMAP4_DISCHRGVBUS_MASK				(1 << 8)
#define OMAP4_CHRGVBUS_SHIFT				7
#define OMAP4_CHRGVBUS_MASK				(1 << 7)
#define OMAP4_DRVVBUS_SHIFT				6
#define OMAP4_DRVVBUS_MASK				(1 << 6)
#define OMAP4_IDPULLUP_SHIFT				5
#define OMAP4_IDPULLUP_MASK				(1 << 5)
#define OMAP4_IDDIG_SHIFT				4
#define OMAP4_IDDIG_MASK				(1 << 4)
#define OMAP4_SESSEND_SHIFT				3
#define OMAP4_SESSEND_MASK				(1 << 3)
#define OMAP4_VBUSVALID_SHIFT				2
#define OMAP4_VBUSVALID_MASK				(1 << 2)
#define OMAP4_BVALID_SHIFT				1
#define OMAP4_BVALID_MASK				(1 << 1)
#define OMAP4_AVALID_SHIFT				0
#define OMAP4_AVALID_MASK				(1 << 0)

/* DSS_CONTROL */
#define OMAP4_DSS_MUX6_SELECT_SHIFT				0
#define OMAP4_DSS_MUX6_SELECT_MASK				(1 << 0)

/* EMIF_PHYDATA_CONTROL */
#define OMAP4_EMIFPHYDATA_CONTROL_SHIFT				0
#define OMAP4_EMIFPHYDATA_CONTROL_MASK				(0x3 << 0)

/* DUCATI_MMUADDRTRANSLTR */
#define OMAP4_DUCATI_MMUADDRTRANSLTR_SHIFT			0
#define OMAP4_DUCATI_MMUADDRTRANSLTR_MASK			(0xfffff << 0)

/* DUCATI_MMUADDRLOGICTR */
#define OMAP4_DUCATI_MMUADDRLOGICTR_SHIFT			0
#define OMAP4_DUCATI_MMUADDRLOGICTR_MASK			(0xfffff << 0)

/* HWOBS_CONTROL */
#define OMAP4_HWOBS_CLKDIV_SEL_2_SHIFT				14
#define OMAP4_HWOBS_CLKDIV_SEL_2_MASK				(0x1f << 14)
#define OMAP4_HWOBS_CLKDIV_SEL_1_SHIFT				9
#define OMAP4_HWOBS_CLKDIV_SEL_1_MASK				(0x1f << 9)
#define OMAP4_HWOBS_CLKOBS_GATE_ENABLE_SHIFT			8
#define OMAP4_HWOBS_CLKOBS_GATE_ENABLE_MASK			(1 << 8)
#define OMAP4_HWOBS_CLKDIV_SEL_SHIFT				3
#define OMAP4_HWOBS_CLKDIV_SEL_MASK				(0x1f << 3)
#define OMAP4_HWOBS_ALL_ZERO_MODE_SHIFT				2
#define OMAP4_HWOBS_ALL_ZERO_MODE_MASK				(1 << 2)
#define OMAP4_HWOBS_ALL_ONE_MODE_SHIFT				1
#define OMAP4_HWOBS_ALL_ONE_MODE_MASK				(1 << 1)
#define OMAP4_HWOBS_MACRO_ENABLE_SHIFT				0
#define OMAP4_HWOBS_MACRO_ENABLE_MASK				(1 << 0)

/* IRQ_CONTROL_SEC_STATUS_MASK_DISABLE */
#define OMAP4_GFX_RST_ACT_ST_MASK_DISABLE_SHIFT			17
#define OMAP4_GFX_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 17)
#define OMAP4_ABE_RST_ACT_ST_MASK_DISABLE_SHIFT			16
#define OMAP4_ABE_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 16)
#define OMAP4_CPFROM_RST_ACT_ST_MASK_DISABLE_SHIFT		15
#define OMAP4_CPFROM_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 15)
#define OMAP4_EMU_RST_ACT_ST_MASK_DISABLE_SHIFT			14
#define OMAP4_EMU_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 14)
#define OMAP4_L4PER_RST_ACT_ST_MASK_DISABLE_SHIFT		13
#define OMAP4_L4PER_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 13)
#define OMAP4_L3INIT_RST_ACT_ST_MASK_DISABLE_SHIFT		12
#define OMAP4_L3INIT_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 12)
#define OMAP4_CORE_RST_ACT_ST_MASK_DISABLE_SHIFT		11
#define OMAP4_CORE_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 11)
#define OMAP4_UNUSED_RST_ACT_ST_MASK_DISABLE_SHIFT		10
#define OMAP4_UNUSED_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 10)
#define OMAP4_IVAHD_RST_ACT_ST_MASK_DISABLE_SHIFT		9
#define OMAP4_IVAHD_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 9)
#define OMAP4_ISS_RST_ACT_ST_MASK_DISABLE_SHIFT			8
#define OMAP4_ISS_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 8)
#define OMAP4_DSS_RST_ACT_ST_MASK_DISABLE_SHIFT			7
#define OMAP4_DSS_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 7)
#define OMAP4_TESLA_RST_ACT_ST_MASK_DISABLE_SHIFT		6
#define OMAP4_TESLA_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 6)
#define OMAP4_MPU_RST_ACT_ST_MASK_DISABLE_SHIFT			5
#define OMAP4_MPU_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 5)
#define OMAP4_DEVICE_OFF_WKUP_MASK_DISABLE_SHIFT		4
#define OMAP4_DEVICE_OFF_WKUP_MASK_DISABLE_MASK			(1 << 4)
#define OMAP4_SEC_VIOL_RST_ACT_ST_MASK_DISABLE_SHIFT		3
#define OMAP4_SEC_VIOL_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 3)
#define OMAP4_SEC_WD_RST_ACT_ST_MASK_DISABLE_SHIFT		2
#define OMAP4_SEC_WD_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 2)
#define OMAP4_GLBL_WARM_RST_ACT_ST_MASK_DISABLE_SHIFT		1
#define OMAP4_GLBL_WARM_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 1)
#define OMAP4_POWERON_RST_ACT_ST_MASK_DISABLE_SHIFT		0
#define OMAP4_POWERON_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 0)

/* IRQ_CONTROL_SECMEM_STATUS_MASK_MASK_DISABLE */
#define OMAP4_L3SECRAM_NOT_ACCESSIBLE_MASK_DISABLE_SHIFT	19
#define OMAP4_L3SECRAM_NOT_ACCESSIBLE_MASK_DISABLE_MASK		(1 << 19)
#define OMAP4_FASTSECRAMBANK_NOT_ACCESSIBLE_MASK_DISABLE_SHIFT	18
#define OMAP4_FASTSECRAMBANK_NOT_ACCESSIBLE_MASK_DISABLE_MASK	(1 << 18)
#define OMAP4_MPU_L2_NOT_ACCESSIBLE_MASK_DISABLE_SHIFT		17
#define OMAP4_MPU_L2_NOT_ACCESSIBLE_MASK_DISABLE_MASK		(1 << 17)
#define OMAP4_MPU_L1_NOT_ACCESSIBLE_MASK_DISABLE_SHIFT		16
#define OMAP4_MPU_L1_NOT_ACCESSIBLE_MASK_DISABLE_MASK		(1 << 16)
#define OMAP4_L3SECRAM_DESTROYED_MASK_DISABLE_SHIFT		3
#define OMAP4_L3SECRAM_DESTROYED_MASK_DISABLE_MASK		(1 << 3)
#define OMAP4_FASTSECRAMBANK_DESTROYED_MASK_DISABLE_SHIFT	2
#define OMAP4_FASTSECRAMBANK_DESTROYED_MASK_DISABLE_MASK	(1 << 2)
#define OMAP4_MPU_L2_DESTROYED_MASK_DISABLE_SHIFT		1
#define OMAP4_MPU_L2_DESTROYED_MASK_DISABLE_MASK		(1 << 1)
#define OMAP4_MPU_L1_DESTROYED_MASK_DISABLE_SHIFT		0
#define OMAP4_MPU_L1_DESTROYED_MASK_DISABLE_MASK		(1 << 0)

/* IRQ_CONTROL_SEC_ERR_FUNC_MASK_DISABLE */
#define OMAP4_C2C_INIT_FW_ERROR_MASK_DISABLE_SHIFT		20
#define OMAP4_C2C_INIT_FW_ERROR_MASK_DISABLE_MASK		(1 << 20)
#define OMAP4_L4_AUDIOBE_FW_ERROR_MASK_DISABLE_SHIFT		19
#define OMAP4_L4_AUDIOBE_FW_ERROR_MASK_DISABLE_MASK		(1 << 19)
#define OMAP4_DEBUGSS_FW_ERROR_MASK_DISABLE_SHIFT		18
#define OMAP4_DEBUGSS_FW_ERROR_MASK_DISABLE_MASK		(1 << 18)
#define OMAP4_L4_CONFIG_FW_ERROR_MASK_DISABLE_SHIFT		17
#define OMAP4_L4_CONFIG_FW_ERROR_MASK_DISABLE_MASK		(1 << 17)
#define OMAP4_L4_PERIPH_FW_ERROR_MASK_DISABLE_SHIFT		16
#define OMAP4_L4_PERIPH_FW_ERROR_MASK_DISABLE_MASK		(1 << 16)
#define OMAP4_ISS_FW_ERROR_MASK_DISABLE_SHIFT			15
#define OMAP4_ISS_FW_ERROR_MASK_DISABLE_MASK			(1 << 15)
#define OMAP4_DSS_FW_ERROR_MASK_DISABLE_SHIFT			14
#define OMAP4_DSS_FW_ERROR_MASK_DISABLE_MASK			(1 << 14)
#define OMAP4_SGX_FW_ERROR_MASK_DISABLE_SHIFT			13
#define OMAP4_SGX_FW_ERROR_MASK_DISABLE_MASK			(1 << 13)
#define OMAP4_C2C_FW_ERROR_MASK_DISABLE_SHIFT			12
#define OMAP4_C2C_FW_ERROR_MASK_DISABLE_MASK			(1 << 12)
#define OMAP4_SEC_MOD_FW_ERROR_MASK_DISABLE_SHIFT		11
#define OMAP4_SEC_MOD_FW_ERROR_MASK_DISABLE_MASK		(1 << 11)
#define OMAP4_DSS_SUBSYSTEM_ACC_ERROR_MASK_DISABLE_SHIFT	10
#define OMAP4_DSS_SUBSYSTEM_ACC_ERROR_MASK_DISABLE_MASK		(1 << 10)
#define OMAP4_SYS_DMA_ACC_ERROR_MASK_DISABLE_SHIFT		8
#define OMAP4_SYS_DMA_ACC_ERROR_MASK_DISABLE_MASK		(1 << 8)
#define OMAP4_CRYPTO_DMA_FW_ERROR_MASK_DISABLE_SHIFT		7
#define OMAP4_CRYPTO_DMA_FW_ERROR_MASK_DISABLE_MASK		(1 << 7)
#define OMAP4_SL2_FW_ERROR_MASK_DISABLE_SHIFT			6
#define OMAP4_SL2_FW_ERROR_MASK_DISABLE_MASK			(1 << 6)
#define OMAP4_DUCATI_FW_ERROR_MASK_DISABLE_SHIFT		5
#define OMAP4_DUCATI_FW_ERROR_MASK_DISABLE_MASK			(1 << 5)
#define OMAP4_IVAHD_FW_ERROR_MASK_DISABLE_SHIFT			4
#define OMAP4_IVAHD_FW_ERROR_MASK_DISABLE_MASK			(1 << 4)
#define OMAP4_EMIF_FW_ERROR_MASK_DISABLE_SHIFT			3
#define OMAP4_EMIF_FW_ERROR_MASK_DISABLE_MASK			(1 << 3)
#define OMAP4_GPMC_FW_ERROR_MASK_DISABLE_SHIFT			2
#define OMAP4_GPMC_FW_ERROR_MASK_DISABLE_MASK			(1 << 2)
#define OMAP4_L3RAM_FW_ERROR_MASK_DISABLE_SHIFT			1
#define OMAP4_L3RAM_FW_ERROR_MASK_DISABLE_MASK			(1 << 1)
#define OMAP4_CRYPTO_FW_ERROR_MASK_DISABLE_SHIFT		0
#define OMAP4_CRYPTO_FW_ERROR_MASK_DISABLE_MASK			(1 << 0)

/* EMIF1_OFFSET */
#define OMAP4_EMIF1_DLL_OFFSET_3_SHIFT				24
#define OMAP4_EMIF1_DLL_OFFSET_3_MASK				(0xff << 24)
#define OMAP4_EMIF1_DLL_OFFSET_2_SHIFT				16
#define OMAP4_EMIF1_DLL_OFFSET_2_MASK				(0xff << 16)
#define OMAP4_EMIF1_DLL_OFFSET_1_SHIFT				8
#define OMAP4_EMIF1_DLL_OFFSET_1_MASK				(0xff << 8)
#define OMAP4_EMIF1_DLL_OFFSET_0_SHIFT				0
#define OMAP4_EMIF1_DLL_OFFSET_0_MASK				(0xff << 0)

/* EMIF2_OFFSET */
#define OMAP4_EMIF2_DLL_OFFSET_3_SHIFT				24
#define OMAP4_EMIF2_DLL_OFFSET_3_MASK				(0xff << 24)
#define OMAP4_EMIF2_DLL_OFFSET_2_SHIFT				16
#define OMAP4_EMIF2_DLL_OFFSET_2_MASK				(0xff << 16)
#define OMAP4_EMIF2_DLL_OFFSET_1_SHIFT				8
#define OMAP4_EMIF2_DLL_OFFSET_1_MASK				(0xff << 8)
#define OMAP4_EMIF2_DLL_OFFSET_0_SHIFT				0
#define OMAP4_EMIF2_DLL_OFFSET_0_MASK				(0xff << 0)

/* EMIF1_MASTER_CODE_0 */
#define OMAP4_EMIF1_MASTER_CODE_1_SHIFT				16
#define OMAP4_EMIF1_MASTER_CODE_1_MASK				(0x3ff << 16)
#define OMAP4_EMIF1_MASTER_CODE_0_SHIFT				0
#define OMAP4_EMIF1_MASTER_CODE_0_MASK				(0x3ff << 0)

/* EMIF1_MASTER_CODE_1 */
#define OMAP4_EMIF1_MASTER_CODE_3_SHIFT				16
#define OMAP4_EMIF1_MASTER_CODE_3_MASK				(0x3ff << 16)
#define OMAP4_EMIF1_MASTER_CODE_2_SHIFT				0
#define OMAP4_EMIF1_MASTER_CODE_2_MASK				(0x3ff << 0)

/* EMIF2_MASTER_CODE_0 */
#define OMAP4_EMIF2_MASTER_CODE_1_SHIFT				16
#define OMAP4_EMIF2_MASTER_CODE_1_MASK				(0x3ff << 16)
#define OMAP4_EMIF2_MASTER_CODE_0_SHIFT				0
#define OMAP4_EMIF2_MASTER_CODE_0_MASK				(0x3ff << 0)

/* EMIF2_MASTER_CODE_1 */
#define OMAP4_EMIF2_MASTER_CODE_3_SHIFT				16
#define OMAP4_EMIF2_MASTER_CODE_3_MASK				(0x3ff << 16)
#define OMAP4_EMIF2_MASTER_CODE_2_SHIFT				0
#define OMAP4_EMIF2_MASTER_CODE_2_MASK				(0x3ff << 0)

/* BANDGAP_CTRL */
#define OMAP4_SINGLE_MODE_SHIFT					31
#define OMAP4_SINGLE_MODE_MASK					(1 << 31)
#define OMAP4_MASK_HOT_SHIFT					1
#define OMAP4_MASK_HOT_MASK					(1 << 1)
#define OMAP4_MASK_COLD_SHIFT					0
#define OMAP4_MASK_COLD_MASK					(1 << 0)

/* BANDGAP_COUNTER */
#define OMAP4_COUNTER_SHIFT					0
#define OMAP4_COUNTER_MASK					(0xffffff << 0)

/* BANDGAP_THRESHOLD */
#define OMAP4_T_HOT_SHIFT					16
#define OMAP4_T_HOT_MASK					(0x3ff << 16)
#define OMAP4_T_COLD_SHIFT					0
#define OMAP4_T_COLD_MASK					(0x3ff << 0)

/* TSHUT_THRESHOLD */
#define OMAP4_TSHUT_HOT_SHIFT					16
#define OMAP4_TSHUT_HOT_MASK					(0x3ff << 16)
#define OMAP4_TSHUT_COLD_SHIFT					0
#define OMAP4_TSHUT_COLD_MASK					(0x3ff << 0)

/* BANDGAP_STATUS */
#define OMAP4_CLEAN_STOP_SHIFT					3
#define OMAP4_CLEAN_STOP_MASK					(1 << 3)
#define OMAP4_BGAP_ALERT_SHIFT					2
#define OMAP4_BGAP_ALERT_MASK					(1 << 2)
#define OMAP4_HOT_FLAG_SHIFT					1
#define OMAP4_HOT_FLAG_MASK					(1 << 1)
#define OMAP4_COLD_FLAG_SHIFT					0
#define OMAP4_COLD_FLAG_MASK					(1 << 0)

/* FORCEWRNP */
#define OMAP4_MPUFORCEWRNP_SHIFT				0
#define OMAP4_MPUFORCEWRNP_MASK					(1 << 0)

/* OCPREG_SPARE */
#define OMAP4_OCPREG_SPARE_SHIFT				0
#define OMAP4_OCPREG_SPARE_MASK					(0xffffffff << 0)

/* DEBOBS_FINAL_MUX_SEL */
#define OMAP4_SELECT_SHIFT					0
#define OMAP4_SELECT_MASK					(0xffffffff << 0)

/* DEBOBS_OCPWP_SYS_EVENT_SEL */
#define OMAP4_SELECT_DEBOBS_OCPWP_SYS_EVENT_SEL_SHIFT		0
#define OMAP4_SELECT_DEBOBS_OCPWP_SYS_EVENT_SEL_MASK		(0xffff << 0)

/* DEBOBS_MMR_MPU */
#define OMAP4_SELECT_DEBOBS_MMR_MPU_SHIFT			0
#define OMAP4_SELECT_DEBOBS_MMR_MPU_MASK			(0xf << 0)

/* CONF_MDMA_REQ_SEL0 */
#define OMAP4_MULT_SHIFT					0
#define OMAP4_MULT_MASK						(0x1f << 0)

/* CONF_SDMA_REQ_SEL0 */
#define OMAP4_MULT_CONF_SDMA_REQ_SEL0_SHIFT			0
#define OMAP4_MULT_CONF_SDMA_REQ_SEL0_MASK			(0x7f << 0)

/* CONF_SDMA_REQ_SEL1 */
#define OMAP4_MULT_CONF_SDMA_REQ_SEL1_SHIFT			0
#define OMAP4_MULT_CONF_SDMA_REQ_SEL1_MASK			(0x7f << 0)

/* CONF_SDMA_REQ_SEL2 */
#define OMAP4_MULT_CONF_SDMA_REQ_SEL2_SHIFT			0
#define OMAP4_MULT_CONF_SDMA_REQ_SEL2_MASK			(0x7f << 0)

/* CONF_SDMA_REQ_SEL3 */
#define OMAP4_MULT_CONF_SDMA_REQ_SEL3_SHIFT			0
#define OMAP4_MULT_CONF_SDMA_REQ_SEL3_MASK			(0x7f << 0)

/* CONF_CLK_SEL0 */
#define OMAP4_MULT_CONF_CLK_SEL0_SHIFT			0
#define OMAP4_MULT_CONF_CLK_SEL0_MASK			(0x7 << 0)

/* CONF_CLK_SEL1 */
#define OMAP4_MULT_CONF_CLK_SEL1_SHIFT			0
#define OMAP4_MULT_CONF_CLK_SEL1_MASK			(0x7 << 0)

/* CONF_CLK_SEL2 */
#define OMAP4_MULT_CONF_CLK_SEL2_SHIFT			0
#define OMAP4_MULT_CONF_CLK_SEL2_MASK			(0x7 << 0)

/* CONF_DPLL_FREQLOCK_SEL */
#define OMAP4_MULT_CONF_DPLL_FREQLOCK_SEL_SHIFT		0
#define OMAP4_MULT_CONF_DPLL_FREQLOCK_SEL_MASK		(0x7 << 0)

/* CONF_DPLL_TINITZ_SEL */
#define OMAP4_MULT_CONF_DPLL_TINITZ_SEL_SHIFT		0
#define OMAP4_MULT_CONF_DPLL_TINITZ_SEL_MASK		(0x7 << 0)

/* CONF_DPLL_PHASELOCK_SEL */
#define OMAP4_MULT_CONF_DPLL_PHASELOCK_SEL_SHIFT		0
#define OMAP4_MULT_CONF_DPLL_PHASELOCK_SEL_MASK			(0x7 << 0)

/* CONF_DPLL_RWRCK_SEL */
#define OMAP4_MULT_CONF_DPLL_RWRCK_SEL_SHIFT			0
#define OMAP4_MULT_CONF_DPLL_RWRCK_SEL_MASK			(0x7 << 0)

/* CONF_DPLL_TENABLE_SEL */
#define OMAP4_MULT_CONF_DPLL_TENABLE_SEL_SHIFT			0
#define OMAP4_MULT_CONF_DPLL_TENABLE_SEL_MASK			(0x7 << 0)

/* CONF_DPLL_TENABLEDIV_SEL */
#define OMAP4_MULT_CONF_DPLL_TENABLEDIV_SEL_SHIFT		0
#define OMAP4_MULT_CONF_DPLL_TENABLEDIV_SEL_MASK		(0x7 << 0)

/* CONF_DPLL_BYPASSACK_SEL */
#define OMAP4_MULT_CONF_DPLL_BYPASSACK_SEL_SHIFT		0
#define OMAP4_MULT_CONF_DPLL_BYPASSACK_SEL_MASK			(0x7 << 0)

/* CONF_DPLL_IDLE_SEL */
#define OMAP4_MULT_CONF_DPLL_IDLE_SEL_SHIFT			0
#define OMAP4_MULT_CONF_DPLL_IDLE_SEL_MASK			(0x7 << 0)

/* CONF_DEBUG_SEL_TST_0 */
#define OMAP4_MODE_SHIFT				0
#define OMAP4_MODE_MASK					(0xf << 0)

#endif
