{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,27]],"date-time":"2019-11-27T08:35:12Z","timestamp":1574843712854},"publisher-location":"New York, New York, USA","reference-count":14,"publisher":"ACM Press","isbn-type":[{"value":"9781450357241","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T00:00:00Z","timestamp":1527638400000},"delay-in-days":149,"content-version":"vor"}],"funder":[{"name":"German Research Foundation (DFG)","award":["Collaborative Research Center (CRC) 1320","Collaborative Research Center (CRC) 1232"]},{"name":"German Federal Ministry of Education and Research (BMBF)","award":["01IW16001"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1145\/3194554.3194643","type":"proceedings-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T13:57:46Z","timestamp":1528379866000},"source":"Crossref","is-referenced-by-count":4,"title":["SAT-Lancer"],"prefix":"10.1145","author":[{"given":"Buse","family":"Ustaoglu","sequence":"first","affiliation":[{"name":"University of Bremen & DFKI GmbH, Bremen, Germany"}]},{"given":"Sebastian","family":"Huhn","sequence":"additional","affiliation":[{"name":"University of Bremen & DFKI GmbH, Bremen, Germany"}]},{"given":"Daniel","family":"Gro\u00dfe","sequence":"additional","affiliation":[{"name":"University of Bremen & DFKI GmbH, Bremen, Germany"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"University of Bremen & DFKI GmbH, Bremen, Germany"}]}],"member":"320","reference":[{"key":"key-10.1145\/3194554.3194643-1","unstructured":"A. Biere, A. Cimatti, E. M. Clarke, and Y. Zhu. 1999. Symbolic model checking without BDDs. In TACAS. 193--207.","DOI":"10.21236\/ADA360973","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-2","unstructured":"John D. Davis, Zhangxi Tan, Fang Yu, and Lintao Zhang. 2008. A Practical Reconfigurable Hardware Accelerator for Boolean Satisfiability Solvers DAC. 780--785.","DOI":"10.1145\/1391469.1391669","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-3","unstructured":"M. Davis, G. Logeman, and D. Loveland. 1962. A Machine Program for Theorem Proving. Comm. of the ACM Vol. 5 (1962), 394--397.","DOI":"10.1145\/368273.368557","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-4","unstructured":"M. Davis and H. Putnam. 1960. A computing procedure for quantification theory. J. ACM Vol. 7 (1960), 506--521.","DOI":"10.1145\/321033.321034","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-5","unstructured":"R. Drechsler, M. Fr\"anzle, and R. Wille. 2015. Envisioning self-verification of electronic systems ReCoSoC.","DOI":"10.1109\/ReCoSoC.2015.7238101","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-6","unstructured":"R. Drechsler, H. M. Le, and M. Soeken. 2014. Self-verification as the key technology for next generation electronic systems SBCCI. 1--4.","DOI":"10.1145\/2660540.2660983","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-7","unstructured":"N. E&#233;n and N. S&#246;rensson. 2004. An extensible SAT solver. In Theory and Applications of Satisfiability Testing (LNCS), Vol. Vol. 2919. 502--518.","DOI":"10.1007\/978-3-540-24605-3_37","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-8","unstructured":"K. Gulati, M. Waghmode, S. P. Khatri, and W. Shi. 2008. Efficient, scalable hardware engine for Boolean satisfiability and unsatisfiable core extraction. IET Computers Digital Techniques Vol. 2, 3 (2008), 214--229.","DOI":"10.1049\/iet-cdt:20060221","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-9","unstructured":"T. Ivan and E. M. Aboulhamid. 2013. An Efficient Hardware Implementation of a SAT Problem Solver on FPGA DSD. 209--216.","DOI":"10.1109\/DSD.2013.31","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-10","unstructured":"Christoph L&#252;th, Martin Ring, and Rolf Drechsler. 2017. Towards a Methodology for Self-Verification. In ICRITO.","DOI":"10.1109\/ICRITO.2017.8342390","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-11","unstructured":"Walden C. Rhines. 2016. Design Verification Challenges: Past, Present and Future DVCon US Keynote Address."},{"key":"key-10.1145\/3194554.3194643-12","unstructured":"M. Safar, M. W. El-Kharashi, M. Shalan, and A. Salem. 2011. A reconfigurable, pipelined, conflict directed jumping search SAT solver DATE. 1--6."},{"key":"key-10.1145\/3194554.3194643-13","unstructured":"J. Thong and N. Nicolici. 2013. FPGA acceleration of enhanced boolean constraint propagation for SAT solvers ICCAD. 234--241.","DOI":"10.1109\/ICCAD.2013.6691124","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3194554.3194643-14","unstructured":"J. Thong and N. Nicolici. 2015. SAT solving using FPGA-based heterogeneous computing ICCAD. 232--239.","DOI":"10.1109\/ICCAD.2015.7372575","doi-asserted-by":"crossref"}],"event":{"name":"the 2018","location":"Chicago, IL, USA","sponsor":["IEEE CEDA","SIGDA, ACM Special Interest Group on Design Automation","IEEE CASS"],"acronym":"GLSVLSI '18","number":"2018","start":{"date-parts":[[2018,5,23]]},"end":{"date-parts":[[2018,5,25]]}},"container-title":["Proceedings of the 2018 on Great Lakes Symposium on VLSI - GLSVLSI '18"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3194643&ftid=1979015&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,19]],"date-time":"2019-10-19T06:01:40Z","timestamp":1571464900000},"score":1.0,"subtitle":["A Hardware SAT-Solver for Self-Verification"],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9781450357241"],"references-count":14,"URL":"http:\/\/dx.doi.org\/10.1145\/3194554.3194643","relation":{"cites":[]}}}