<html>
<head><meta charset="UTF-8">
<style>

	td {
		background-color: #FFFFFF;
		font-size: 9pt;
	}

	table {
		background-color: #ccc;
	}

	td.empty {
		background-color: #ddd;
	}
	th {
		background-color: #eee;
		min-width: 48px;
	}

    body {
        font-family: sans-serif;
        font-size: 10pt;
    }
    a {
    	color: #000;
    	white-space: nowrap;
    }
    .intrinsics {
    	color: #6778ED;
    }

    .group:not(:first-child) {
    	/*border-top: 1px solid #ccc;*/
	    margin-top: 2px;
	}

	img, canvas {
		margin-top: 20px;
		margin-bottom: 20px;
	}

	canvas {
	  image-rendering: pixelated;
	  image-rendering: -moz-crisp-edges;
	  image-rendering: crisp-edges;
	}
</style>
<script>
function useLowDPI() {
	Array.prototype.forEach.call(document.getElementsByTagName('img'), (img) => {
		img.src = img.src.replace('/svg/', '/lowdpi/');
	})
	document.getElementById('highdpi').style.display = 'inline';
	document.getElementById('lowdpi').style.display = 'none';
}
function switchToLowDPI() {
	useLowDPI();
	localStorage.setItem("dpi", "low");
}
function useHighDPI() {
	Array.prototype.forEach.call(document.getElementsByTagName('img'), (img) => {
		if (img.src !== img.src.replace('/lowdpi/', '/svg/'))
			img.src = img.src.replace('/lowdpi/', '/svg/');
	})
	document.getElementById('highdpi').style.display = 'none';
	document.getElementById('lowdpi').style.display = 'inline';
}
function switchToHighDPI() {
	useHighDPI();
	localStorage.setItem("dpi", "high");
}
</script>
<title>ST1D (scalar plus immediate, consecutive registers): Contiguous store of doublewords from multiple consecutive vectors (immediate index)</title>
</head>
<body>
<a href="../index.html">SVE Instruction List</a> by <a href="https://mastodon.social/@dougall">Dougall Johnson</a>
<div style="float:right"><a href="https://docsmirror.github.io/A64/2023-06/st1d_mz_p_bi.html">See "ST1D (scalar plus immediate, consecutive registers)" in the exploration tools</a></div><h1>ST1D (scalar plus immediate, consecutive registers): Contiguous store of doublewords from multiple consecutive vectors (immediate index)</h1><div><span style="font-family: monospace; margin-right: 20px;">ST1D { Zt1.D, Zt2.D }, PNg, [Xn{, #imm, MUL VL}]</span> <span style="margin-left: 20px">(SVE2.1</span> <span style="margin-left: 20px">(SME2+S</span></div><div class="intrinsics"></div><h2>128-bit SVE</h2><img src="../svg/st1d_x2_Zt_mem_64_128.svg" width="486" height="339"><div style="padding-left: 90px; max-width: 800px;">Store 64-bit values from the two consecutive registers (2) and (3) to the memory operand (4). After decoding the predicate (1) from its predicate-as-counter representation to a double-length predicate, if the predicate bit corresponding to an element is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged. The first register number (2) must be divisible by two.</div><h2>256-bit SVE</h2><img src="../svg/st1d_x2_Zt_mem_64_256.svg" width="870" height="339"><div style="padding-left: 90px; max-width: 800px;">Store 64-bit values from the two consecutive registers (2) and (3) to the memory operand (4). After decoding the predicate (1) from its predicate-as-counter representation to a double-length predicate, if the predicate bit corresponding to an element is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged. The first register number (2) must be divisible by two.</div><h2>512-bit SVE</h2><img src="../svg/st1d_x2_Zt_mem_64_512.svg" width="1638" height="339"><div style="padding-left: 90px; max-width: 800px;">Store 64-bit values from the two consecutive registers (2) and (3) to the memory operand (4). After decoding the predicate (1) from its predicate-as-counter representation to a double-length predicate, if the predicate bit corresponding to an element is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged. The first register number (2) must be divisible by two.</div><hr><details><summary>Larger sizes</summary><h2>1024-bit SVE</h2><img src="../svg/st1d_x2_Zt_mem_64_1024.svg" width="3174" height="339"><div style="padding-left: 90px; max-width: 800px;">Store 64-bit values from the two consecutive registers (2) and (3) to the memory operand (4). After decoding the predicate (1) from its predicate-as-counter representation to a double-length predicate, if the predicate bit corresponding to an element is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged. The first register number (2) must be divisible by two.</div><h2>2048-bit SVE</h2><img src="../svg/st1d_x2_Zt_mem_64_2048.svg" width="6246" height="339"><div style="padding-left: 90px; max-width: 800px;">Store 64-bit values from the two consecutive registers (2) and (3) to the memory operand (4). After decoding the predicate (1) from its predicate-as-counter representation to a double-length predicate, if the predicate bit corresponding to an element is zero, that store is skipped, and cannot cause a fault, and the corresponding value in memory is unchanged. The first register number (2) must be divisible by two.</div></details><hr>
<script>document.write('<a href="javascript:switchToHighDPI()" id="highdpi">Switch to High-DPI</a><a href="javascript:switchToLowDPI()" id="lowdpi">Switch to Low-DPI</a><br>');
useHighDPI();
if (localStorage.getItem('dpi') === "low") {
	useLowDPI();
}

</script>
<a href="https://github.com/dougallj/asil/issues">Report mistakes or give feedback</a><br>
Inspired by and based on the <a href="https://www.officedaytime.com/simd512e/">x86/x64 SIMD Instruction List</a> by Daytime.