

module dut
(
  input wire [7:0] addr,
  output reg [15:0] dout
);

  reg [15:0] mem [0:255];

  initial begin
    mem[0] = 16'hA0A0;
    mem[1] = 16'hB1B1;
    mem[2] = 16'hC2C2;
    mem[3] = 16'hD3D3;
  end


  always @(*) begin
    dout = mem[addr];
  end


endmodule

