$date
	Sun Jun 14 11:17:53 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 8 ! y0 [7:0] $end
$var reg 8 " x0 [7:0] $end
$scope module sub $end
$var wire 8 # x [7:0] $end
$var reg 8 $ y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000111 $
b10111 #
b10111 "
b10000111 !
$end
#100
b1110010 $
b1110010 !
b1000000 "
b1000000 #
#200
b1110001 $
b1110001 !
b10100011 "
b10100011 #
#300
b11100 $
b11100 !
b10011100 "
b10011100 #
#400
