Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct 13 21:28:20 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file a5_FPGA_timing_summary_routed.rpt -pb a5_FPGA_timing_summary_routed.pb -rpx a5_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : a5_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     69          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (124)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: clk_100Mhz (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: AN_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: AN_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: AN_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: AN_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_LED_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (124)
--------------------------------------------------
 There are 124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  135          inf        0.000                      0                  135           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_BCD_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 4.510ns (59.393%)  route 3.084ns (40.607%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  LED_BCD_reg[2]/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           1.007     1.632    LED_BCD[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.152     1.784 r  LED_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.076     3.861    LED_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     7.594 r  LED_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.594    LED_seg[0]
    U7                                                                r  LED_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_BCD_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 4.521ns (61.608%)  route 2.817ns (38.392%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  LED_BCD_reg[2]/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           1.009     1.634    LED_BCD[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.152     1.786 r  LED_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.594    LED_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.338 r  LED_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.338    LED_seg[3]
    V8                                                                r  LED_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            PPPC/direction_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.268ns  (logic 1.981ns (27.256%)  route 5.287ns (72.744%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  min_IBUF[0]_inst/O
                         net (fo=4, routed)           4.063     5.522    PPPC/min_IBUF[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.646 r  PPPC/out[3]_i_7/O
                         net (fo=1, routed)           0.171     5.817    PPPC/out[3]_i_7_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124     5.941 f  PPPC/out[3]_i_6/O
                         net (fo=1, routed)           0.303     6.244    PPPC/out[3]_i_6_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.368 r  PPPC/out[3]_i_3/O
                         net (fo=2, routed)           0.750     7.118    PPPC/out0
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.150     7.268 r  PPPC/direction_i_1/O
                         net (fo=1, routed)           0.000     7.268    PPPC/direction_i_1_n_0
    SLICE_X64Y32         FDRE                                         r  PPPC/direction_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            PPPC/out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 1.955ns (27.018%)  route 5.281ns (72.982%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  min_IBUF[0]_inst/O
                         net (fo=4, routed)           4.063     5.522    PPPC/min_IBUF[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.646 r  PPPC/out[3]_i_7/O
                         net (fo=1, routed)           0.171     5.817    PPPC/out[3]_i_7_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124     5.941 f  PPPC/out[3]_i_6/O
                         net (fo=1, routed)           0.303     6.244    PPPC/out[3]_i_6_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.368 r  PPPC/out[3]_i_3/O
                         net (fo=2, routed)           0.325     6.694    PPPC/out0
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.818 r  PPPC/out[3]_i_1/O
                         net (fo=4, routed)           0.418     7.236    PPPC/out[3]_i_1_n_0
    SLICE_X65Y34         FDRE                                         r  PPPC/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            PPPC/out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 1.955ns (27.018%)  route 5.281ns (72.982%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  min_IBUF[0]_inst/O
                         net (fo=4, routed)           4.063     5.522    PPPC/min_IBUF[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.646 r  PPPC/out[3]_i_7/O
                         net (fo=1, routed)           0.171     5.817    PPPC/out[3]_i_7_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124     5.941 f  PPPC/out[3]_i_6/O
                         net (fo=1, routed)           0.303     6.244    PPPC/out[3]_i_6_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.368 r  PPPC/out[3]_i_3/O
                         net (fo=2, routed)           0.325     6.694    PPPC/out0
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.818 r  PPPC/out[3]_i_1/O
                         net (fo=4, routed)           0.418     7.236    PPPC/out[3]_i_1_n_0
    SLICE_X65Y34         FDRE                                         r  PPPC/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            PPPC/out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 1.955ns (27.018%)  route 5.281ns (72.982%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  min_IBUF[0]_inst/O
                         net (fo=4, routed)           4.063     5.522    PPPC/min_IBUF[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.646 r  PPPC/out[3]_i_7/O
                         net (fo=1, routed)           0.171     5.817    PPPC/out[3]_i_7_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124     5.941 f  PPPC/out[3]_i_6/O
                         net (fo=1, routed)           0.303     6.244    PPPC/out[3]_i_6_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.368 r  PPPC/out[3]_i_3/O
                         net (fo=2, routed)           0.325     6.694    PPPC/out0
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.818 r  PPPC/out[3]_i_1/O
                         net (fo=4, routed)           0.418     7.236    PPPC/out[3]_i_1_n_0
    SLICE_X65Y34         FDRE                                         r  PPPC/out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min[0]
                            (input port)
  Destination:            PPPC/out_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.197ns  (logic 1.955ns (27.164%)  route 5.242ns (72.836%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  min[0] (IN)
                         net (fo=0)                   0.000     0.000    min[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  min_IBUF[0]_inst/O
                         net (fo=4, routed)           4.063     5.522    PPPC/min_IBUF[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.646 r  PPPC/out[3]_i_7/O
                         net (fo=1, routed)           0.171     5.817    PPPC/out[3]_i_7_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124     5.941 f  PPPC/out[3]_i_6/O
                         net (fo=1, routed)           0.303     6.244    PPPC/out[3]_i_6_n_0
    SLICE_X64Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.368 r  PPPC/out[3]_i_3/O
                         net (fo=2, routed)           0.325     6.694    PPPC/out0
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.818 r  PPPC/out[3]_i_1/O
                         net (fo=4, routed)           0.379     7.197    PPPC/out[3]_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  PPPC/out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_BCD_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.511ns (62.705%)  route 2.683ns (37.295%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  LED_BCD_reg[0]/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_BCD_reg[0]/Q
                         net (fo=7, routed)           1.014     1.639    LED_BCD[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.154     1.793 r  LED_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     3.462    LED_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732     7.194 r  LED_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.194    LED_seg[5]
    W6                                                                r  LED_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_BCD_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.253ns (59.657%)  route 2.876ns (40.343%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  LED_BCD_reg[2]/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           1.007     1.632    LED_BCD[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     1.756 r  LED_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     3.625    LED_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.130 r  LED_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.130    LED_seg[1]
    V5                                                                r  LED_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_BCD_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 4.269ns (61.057%)  route 2.723ns (38.943%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         LDCE                         0.000     0.000 r  LED_BCD_reg[2]/G
    SLICE_X64Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           1.009     1.634    LED_BCD[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.758 r  LED_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     3.472    LED_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.992 r  LED_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.992    LED_seg[2]
    U5                                                                r  LED_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_LED_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_LED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  cnt_LED_reg[14]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_LED_reg[14]/Q
                         net (fo=3, routed)           0.076     0.217    cnt_LED_reg[14]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.045     0.262 r  clk_LED_i_1/O
                         net (fo=1, routed)           0.000     0.262    clk_LED_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  clk_LED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PPPC/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (64.004%)  route 0.105ns (35.996%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE                         0.000     0.000 r  PPPC/out_reg[2]/C
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PPPC/out_reg[2]/Q
                         net (fo=10, routed)          0.105     0.246    PPPC/out_reg[2]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.291 r  PPPC/out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.291    PPPC/p_0_in__1[3]
    SLICE_X64Y34         FDRE                                         r  PPPC/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flip_update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            flip_last_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.864%)  route 0.173ns (55.136%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  flip_update_reg/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  flip_update_reg/Q
                         net (fo=3, routed)           0.173     0.314    flip_update
    SLICE_X64Y32         FDRE                                         r  flip_last_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB2/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB2/DFF_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.770%)  route 0.181ns (56.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE                         0.000     0.000 r  DB2/DFF_reg[2]/C
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB2/DFF_reg[2]/Q
                         net (fo=3, routed)           0.181     0.322    DB2/p_0_in__0[3]
    SLICE_X40Y26         FDRE                                         r  DB2/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB1/DFF_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE                         0.000     0.000 r  DB1/DFF_reg[1]/C
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB1/DFF_reg[1]/Q
                         net (fo=3, routed)           0.182     0.323    DB1/p_0_in[2]
    SLICE_X54Y23         FDRE                                         r  DB1/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB2/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB2/DFF_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE                         0.000     0.000 r  DB2/DFF_reg[1]/C
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB2/DFF_reg[1]/Q
                         net (fo=3, routed)           0.182     0.323    DB2/p_0_in__0[2]
    SLICE_X40Y26         FDRE                                         r  DB2/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_last_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (42.994%)  route 0.187ns (57.006%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  reset_update_reg/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reset_update_reg/Q
                         net (fo=8, routed)           0.187     0.328    reset_update
    SLICE_X64Y32         FDRE                                         r  reset_last_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flip_last_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            flip_update_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.171%)  route 0.127ns (37.829%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE                         0.000     0.000 r  flip_last_reg/C
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  flip_last_reg/Q
                         net (fo=1, routed)           0.127     0.291    OP2/flip_last
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.045     0.336 r  OP2/flip_update_i_1/O
                         net (fo=1, routed)           0.000     0.336    OP2_n_1
    SLICE_X63Y32         FDRE                                         r  flip_update_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PPPC/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PPPC/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.443%)  route 0.156ns (45.557%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE                         0.000     0.000 r  PPPC/out_reg[1]/C
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PPPC/out_reg[1]/Q
                         net (fo=12, routed)          0.156     0.297    PPPC/out_reg[1]
    SLICE_X65Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.342 r  PPPC/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.342    PPPC/p_0_in__1[2]
    SLICE_X65Y34         FDRE                                         r  PPPC/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB1/DFF_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.432%)  route 0.182ns (52.568%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE                         0.000     0.000 r  DB1/DFF_reg[2]/C
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DB1/DFF_reg[2]/Q
                         net (fo=3, routed)           0.182     0.346    DB1/p_0_in[3]
    SLICE_X54Y23         FDRE                                         r  DB1/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------





