{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 08:44:32 2018 " "Info: Processing started: Mon Nov 05 08:44:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off extr -c extr " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off extr -c extr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_exp/extr_st/extr_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /final_exp/extr_st/extr_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extr_st-aextr_st " "Info: Found design unit 1: extr_st-aextr_st" {  } { { "../extr_st/extr_st.vhd" "" { Text "F:/FINAL_EXP/extr_st/extr_st.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extr_st " "Info: Found entity 1: extr_st" {  } { { "../extr_st/extr_st.vhd" "" { Text "F:/FINAL_EXP/extr_st/extr_st.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_exp/extr_beep/extr_beep.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /final_exp/extr_beep/extr_beep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extr_beep-aextr_beep " "Info: Found design unit 1: extr_beep-aextr_beep" {  } { { "../extr_beep/extr_beep.vhd" "" { Text "F:/FINAL_EXP/extr_beep/extr_beep.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extr_beep " "Info: Found entity 1: extr_beep" {  } { { "../extr_beep/extr_beep.vhd" "" { Text "F:/FINAL_EXP/extr_beep/extr_beep.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file extr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extr-aextr " "Info: Found design unit 1: extr-aextr" {  } { { "extr.vhd" "" { Text "F:/FINAL_EXP/extr/extr.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extr " "Info: Found entity 1: extr" {  } { { "extr.vhd" "" { Text "F:/FINAL_EXP/extr/extr.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "extr " "Info: Elaborating entity \"extr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extr_beep extr_beep:u1 " "Info: Elaborating entity \"extr_beep\" for hierarchy \"extr_beep:u1\"" {  } { { "extr.vhd" "u1" { Text "F:/FINAL_EXP/extr/extr.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curDiv extr_beep.vhd(149) " "Warning (10492): VHDL Process Statement warning at extr_beep.vhd(149): signal \"curDiv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../extr_beep/extr_beep.vhd" "" { Text "F:/FINAL_EXP/extr_beep/extr_beep.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extr_st extr_st:u2 " "Info: Elaborating entity \"extr_st\" for hierarchy \"extr_st:u2\"" {  } { { "extr.vhd" "u2" { Text "F:/FINAL_EXP/extr/extr.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Info: Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Info: Implemented 135 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 08:44:33 2018 " "Info: Processing ended: Mon Nov 05 08:44:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
