
*** Running vivado
    with args -log FPGA_CPU_32_bits_cache.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source FPGA_CPU_32_bits_cache.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Mar  3 15:41:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source FPGA_CPU_32_bits_cache.tcl -notrace
Command: link_design -top FPGA_CPU_32_bits_cache -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.runs/impl_1/.Xil/Vivado-25747-Garuda/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'mem_read_write/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'mem_read_write/ddr2_control/mig_7series_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1464.305 ; gain = 0.000 ; free physical = 2260 ; free virtual = 9141
INFO: [Netlist 29-17] Analyzing 687 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'mem_read_write/ddr2_control/mig_7series_0'
Finished Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'mem_read_write/ddr2_control/mig_7series_0'
Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Finished Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Finished Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/constrs_1/imports/new/nexys_ddr.xdc]
Finished Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/constrs_1/imports/new/nexys_ddr.xdc]
Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Finished Parsing XDC File [/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1727.488 ; gain = 0.000 ; free physical = 2118 ; free virtual = 9002
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 285 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 176 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 88 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1727.488 ; gain = 366.527 ; free physical = 2118 ; free virtual = 9002
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1788.926 ; gain = 61.438 ; free physical = 2056 ; free virtual = 8941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2657c8f53

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2255.723 ; gain = 466.797 ; free physical = 1604 ; free virtual = 8515

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2657c8f53

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1263 ; free virtual = 8175

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2657c8f53

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1263 ; free virtual = 8175
Phase 1 Initialization | Checksum: 2657c8f53

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1263 ; free virtual = 8175

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2657c8f53

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1263 ; free virtual = 8176

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2657c8f53

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1259 ; free virtual = 8172
Phase 2 Timer Update And Timing Data Collection | Checksum: 2657c8f53

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1259 ; free virtual = 8172

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 76 inverters resulting in an inversion of 926 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 233af600b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1259 ; free virtual = 8172
Retarget | Checksum: 233af600b
INFO: [Opt 31-389] Phase Retarget created 42 cells and removed 280 cells
INFO: [Opt 31-1021] In phase Retarget, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 24d618cf8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1259 ; free virtual = 8172
Constant propagation | Checksum: 24d618cf8
INFO: [Opt 31-389] Phase Constant propagation created 21 cells and removed 61 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1259 ; free virtual = 8172
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1259 ; free virtual = 8172
Phase 5 Sweep | Checksum: 2f7f4055b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2600.551 ; gain = 0.000 ; free physical = 1259 ; free virtual = 8172
Sweep | Checksum: 2f7f4055b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 173 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2f7f4055b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2632.566 ; gain = 32.016 ; free physical = 1259 ; free virtual = 8172
BUFG optimization | Checksum: 2f7f4055b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2f7f4055b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2632.566 ; gain = 32.016 ; free physical = 1259 ; free virtual = 8172
Shift Register Optimization | Checksum: 2f7f4055b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
Phase 8 Post Processing Netlist | Checksum: 2c425306b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2632.566 ; gain = 32.016 ; free physical = 1259 ; free virtual = 8172
Post Processing Netlist | Checksum: 2c425306b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 32efaf6e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2632.566 ; gain = 32.016 ; free physical = 1259 ; free virtual = 8172

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2632.566 ; gain = 0.000 ; free physical = 1259 ; free virtual = 8172
Phase 9.2 Verifying Netlist Connectivity | Checksum: 32efaf6e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2632.566 ; gain = 32.016 ; free physical = 1259 ; free virtual = 8172
Phase 9 Finalization | Checksum: 32efaf6e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2632.566 ; gain = 32.016 ; free physical = 1259 ; free virtual = 8172
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              42  |             280  |                                             19  |
|  Constant propagation         |              21  |              61  |                                              0  |
|  Sweep                        |               0  |             173  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 32efaf6e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2632.566 ; gain = 32.016 ; free physical = 1259 ; free virtual = 8172

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 31 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1da41c75d

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1530 ; free virtual = 8173
Ending Power Optimization Task | Checksum: 1da41c75d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2986.730 ; gain = 354.164 ; free physical = 1529 ; free virtual = 8174

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 242e3bbd7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1524 ; free virtual = 8173
Ending Final Cleanup Task | Checksum: 242e3bbd7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1524 ; free virtual = 8173

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1524 ; free virtual = 8173
Ending Netlist Obfuscation Task | Checksum: 242e3bbd7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1524 ; free virtual = 8173
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 2986.730 ; gain = 1259.242 ; free physical = 1524 ; free virtual = 8173
INFO: [Vivado 12-24828] Executing command : report_drc -file FPGA_CPU_32_bits_cache_drc_opted.rpt -pb FPGA_CPU_32_bits_cache_drc_opted.pb -rpx FPGA_CPU_32_bits_cache_drc_opted.rpx
Command: report_drc -file FPGA_CPU_32_bits_cache_drc_opted.rpt -pb FPGA_CPU_32_bits_cache_drc_opted.pb -rpx FPGA_CPU_32_bits_cache_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.runs/impl_1/FPGA_CPU_32_bits_cache_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1480 ; free virtual = 8157
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1476 ; free virtual = 8154
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1476 ; free virtual = 8154
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1471 ; free virtual = 8152
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1471 ; free virtual = 8152
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1470 ; free virtual = 8152
Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1470 ; free virtual = 8152
INFO: [Common 17-1381] The checkpoint '/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.runs/impl_1/FPGA_CPU_32_bits_cache_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1420 ; free virtual = 8116
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1fadbcae5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1420 ; free virtual = 8116
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1420 ; free virtual = 8116

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ebc9b314

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1415 ; free virtual = 8118

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 213a98d77

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1388 ; free virtual = 8099

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 213a98d77

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1388 ; free virtual = 8100
Phase 1 Placer Initialization | Checksum: 213a98d77

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1388 ; free virtual = 8100

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23621ab9e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1395 ; free virtual = 8107

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24f3966a0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1395 ; free virtual = 8107

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24f3966a0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1395 ; free virtual = 8107

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2e7ce7ac8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1390 ; free virtual = 8108

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 329ba18ca

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1390 ; free virtual = 8108

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 651 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 286 nets or LUTs. Breaked 0 LUT, combined 286 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1386 ; free virtual = 8108

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            286  |                   286  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            286  |                   286  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 232810d6a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1386 ; free virtual = 8108
Phase 2.5 Global Place Phase2 | Checksum: 185eac191

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1380 ; free virtual = 8103
Phase 2 Global Placement | Checksum: 185eac191

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1380 ; free virtual = 8103

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b1883bba

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1380 ; free virtual = 8103

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e268c5cc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1380 ; free virtual = 8104

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21aaf7435

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1380 ; free virtual = 8104

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 200f7b32d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1380 ; free virtual = 8104

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2478c619e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1376 ; free virtual = 8107

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22560337a

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1376 ; free virtual = 8108

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cf707bf0

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1376 ; free virtual = 8108
Phase 3 Detail Placement | Checksum: 1cf707bf0

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1376 ; free virtual = 8108

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a418a62a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.576 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c9ea1e6b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1374 ; free virtual = 8107
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17efee8fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1374 ; free virtual = 8107
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a418a62a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1374 ; free virtual = 8107

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.576. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21c1a79d9

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1374 ; free virtual = 8108

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1374 ; free virtual = 8108
Phase 4.1 Post Commit Optimization | Checksum: 21c1a79d9

Time (s): cpu = 00:01:38 ; elapsed = 00:01:07 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1374 ; free virtual = 8108

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21c1a79d9

Time (s): cpu = 00:01:38 ; elapsed = 00:01:07 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1374 ; free virtual = 8108

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21c1a79d9

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1374 ; free virtual = 8108
Phase 4.3 Placer Reporting | Checksum: 21c1a79d9

Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1374 ; free virtual = 8108

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1373 ; free virtual = 8107

Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1373 ; free virtual = 8107
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a2bcc732

Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1373 ; free virtual = 8107
Ending Placer Task | Checksum: 1bd994564

Time (s): cpu = 00:01:39 ; elapsed = 00:01:08 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1373 ; free virtual = 8107
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1372 ; free virtual = 8107
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file FPGA_CPU_32_bits_cache_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1371 ; free virtual = 8107
INFO: [Vivado 12-24828] Executing command : report_io -file FPGA_CPU_32_bits_cache_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1369 ; free virtual = 8105
INFO: [Vivado 12-24828] Executing command : report_utilization -file FPGA_CPU_32_bits_cache_utilization_placed.rpt -pb FPGA_CPU_32_bits_cache_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1361 ; free virtual = 8103
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1340 ; free virtual = 8096
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1340 ; free virtual = 8096
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1340 ; free virtual = 8096
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1340 ; free virtual = 8097
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1340 ; free virtual = 8098
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1340 ; free virtual = 8098
INFO: [Common 17-1381] The checkpoint '/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.runs/impl_1/FPGA_CPU_32_bits_cache_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1324 ; free virtual = 8068
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1328 ; free virtual = 8074
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.576 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1328 ; free virtual = 8074
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1328 ; free virtual = 8076
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1318 ; free virtual = 8081
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1318 ; free virtual = 8081
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1318 ; free virtual = 8081
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1318 ; free virtual = 8082
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1318 ; free virtual = 8083
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1318 ; free virtual = 8083
INFO: [Common 17-1381] The checkpoint '/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.runs/impl_1/FPGA_CPU_32_bits_cache_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7064191b ConstDB: 0 ShapeSum: 9b62ccb3 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: c1b36cf | NumContArr: 99bbdcc2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22b2908cb

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1378 ; free virtual = 8077

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22b2908cb

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1378 ; free virtual = 8076

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22b2908cb

Time (s): cpu = 00:01:29 ; elapsed = 00:01:12 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1378 ; free virtual = 8076
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f71d9b0a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1360 ; free virtual = 8055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.612  | TNS=0.000  | WHS=-1.349 | THS=-651.505|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11736
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11736
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19c0543c5

Time (s): cpu = 00:01:58 ; elapsed = 00:01:27 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1355 ; free virtual = 8048

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 19c0543c5

Time (s): cpu = 00:01:58 ; elapsed = 00:01:27 . Memory (MB): peak = 2986.730 ; gain = 0.000 ; free physical = 1355 ; free virtual = 8048

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2518b8de8

Time (s): cpu = 00:02:34 ; elapsed = 00:01:46 . Memory (MB): peak = 3048.328 ; gain = 61.598 ; free physical = 1233 ; free virtual = 7920
Phase 4 Initial Routing | Checksum: 2518b8de8

Time (s): cpu = 00:02:34 ; elapsed = 00:01:46 . Memory (MB): peak = 3048.328 ; gain = 61.598 ; free physical = 1233 ; free virtual = 7920

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1942
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.127  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 278b9116f

Time (s): cpu = 00:03:22 ; elapsed = 00:02:19 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1059 ; free virtual = 7831

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.127  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a49e12db

Time (s): cpu = 00:03:22 ; elapsed = 00:02:19 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1059 ; free virtual = 7831
Phase 5 Rip-up And Reroute | Checksum: 2a49e12db

Time (s): cpu = 00:03:22 ; elapsed = 00:02:19 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1059 ; free virtual = 7831

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2582837df

Time (s): cpu = 00:03:25 ; elapsed = 00:02:21 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1059 ; free virtual = 7831
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.214  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2582837df

Time (s): cpu = 00:03:25 ; elapsed = 00:02:21 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1059 ; free virtual = 7831

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2582837df

Time (s): cpu = 00:03:25 ; elapsed = 00:02:21 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1059 ; free virtual = 7831
Phase 6 Delay and Skew Optimization | Checksum: 2582837df

Time (s): cpu = 00:03:25 ; elapsed = 00:02:21 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1059 ; free virtual = 7831

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.214  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a470936a

Time (s): cpu = 00:03:29 ; elapsed = 00:02:22 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1055 ; free virtual = 7836
Phase 7 Post Hold Fix | Checksum: 2a470936a

Time (s): cpu = 00:03:29 ; elapsed = 00:02:22 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1055 ; free virtual = 7836

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.24333 %
  Global Horizontal Routing Utilization  = 3.70645 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2a470936a

Time (s): cpu = 00:03:29 ; elapsed = 00:02:22 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1055 ; free virtual = 7836

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a470936a

Time (s): cpu = 00:03:29 ; elapsed = 00:02:23 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1054 ; free virtual = 7836

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 259d7c43e

Time (s): cpu = 00:03:32 ; elapsed = 00:02:24 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1026 ; free virtual = 7818

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 259d7c43e

Time (s): cpu = 00:03:32 ; elapsed = 00:02:25 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1026 ; free virtual = 7818

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.214  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 259d7c43e

Time (s): cpu = 00:03:32 ; elapsed = 00:02:25 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1026 ; free virtual = 7818
Total Elapsed time in route_design: 144.68 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13ef51e51

Time (s): cpu = 00:03:32 ; elapsed = 00:02:25 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1026 ; free virtual = 7818
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13ef51e51

Time (s): cpu = 00:03:33 ; elapsed = 00:02:25 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1026 ; free virtual = 7819

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:33 ; elapsed = 00:02:25 . Memory (MB): peak = 3133.328 ; gain = 146.598 ; free physical = 1011 ; free virtual = 7804
INFO: [Vivado 12-24828] Executing command : report_drc -file FPGA_CPU_32_bits_cache_drc_routed.rpt -pb FPGA_CPU_32_bits_cache_drc_routed.pb -rpx FPGA_CPU_32_bits_cache_drc_routed.rpx
Command: report_drc -file FPGA_CPU_32_bits_cache_drc_routed.rpt -pb FPGA_CPU_32_bits_cache_drc_routed.pb -rpx FPGA_CPU_32_bits_cache_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.runs/impl_1/FPGA_CPU_32_bits_cache_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3133.328 ; gain = 0.000 ; free physical = 1016 ; free virtual = 7774
INFO: [Vivado 12-24828] Executing command : report_methodology -file FPGA_CPU_32_bits_cache_methodology_drc_routed.rpt -pb FPGA_CPU_32_bits_cache_methodology_drc_routed.pb -rpx FPGA_CPU_32_bits_cache_methodology_drc_routed.rpx
Command: report_methodology -file FPGA_CPU_32_bits_cache_methodology_drc_routed.rpt -pb FPGA_CPU_32_bits_cache_methodology_drc_routed.pb -rpx FPGA_CPU_32_bits_cache_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.runs/impl_1/FPGA_CPU_32_bits_cache_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3133.328 ; gain = 0.000 ; free physical = 1046 ; free virtual = 7808
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file FPGA_CPU_32_bits_cache_timing_summary_routed.rpt -pb FPGA_CPU_32_bits_cache_timing_summary_routed.pb -rpx FPGA_CPU_32_bits_cache_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3133.328 ; gain = 0.000 ; free physical = 1038 ; free virtual = 7817
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file FPGA_CPU_32_bits_cache_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file FPGA_CPU_32_bits_cache_bus_skew_routed.rpt -pb FPGA_CPU_32_bits_cache_bus_skew_routed.pb -rpx FPGA_CPU_32_bits_cache_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file FPGA_CPU_32_bits_cache_route_status.rpt -pb FPGA_CPU_32_bits_cache_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file FPGA_CPU_32_bits_cache_power_routed.rpt -pb FPGA_CPU_32_bits_cache_power_summary_routed.pb -rpx FPGA_CPU_32_bits_cache_power_routed.rpx
Command: report_power -file FPGA_CPU_32_bits_cache_power_routed.rpt -pb FPGA_CPU_32_bits_cache_power_summary_routed.pb -rpx FPGA_CPU_32_bits_cache_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3189.355 ; gain = 56.027 ; free physical = 1015 ; free virtual = 7833
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file FPGA_CPU_32_bits_cache_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 3189.355 ; gain = 56.027 ; free physical = 1014 ; free virtual = 7833
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3189.355 ; gain = 0.000 ; free physical = 969 ; free virtual = 7827
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3189.355 ; gain = 0.000 ; free physical = 888 ; free virtual = 7812
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3189.355 ; gain = 0.000 ; free physical = 888 ; free virtual = 7812
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3189.355 ; gain = 0.000 ; free physical = 888 ; free virtual = 7814
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3189.355 ; gain = 0.000 ; free physical = 887 ; free virtual = 7814
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3189.355 ; gain = 0.000 ; free physical = 885 ; free virtual = 7813
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3189.355 ; gain = 0.000 ; free physical = 885 ; free virtual = 7813
INFO: [Common 17-1381] The checkpoint '/home/graham/Documents/src/fpga/FPGA_CPU_32_DDR_cache/FPGA_CPU_32_DDR_cache.runs/impl_1/FPGA_CPU_32_bits_cache_routed.dcp' has been generated.
Command: write_bitstream -force FPGA_CPU_32_bits_cache.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15433984 bits.
Writing bitstream ./FPGA_CPU_32_bits_cache.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:16 ; elapsed = 00:00:57 . Memory (MB): peak = 3431.719 ; gain = 242.363 ; free physical = 1124 ; free virtual = 7603
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 15:49:05 2025...
