#=====================================================================
# ECG_icc2.tcl -- Self-contained PnR script (normal2D)
#
# Target tool : Synopsys IC Compiler II (icc2_shell)
# Design      : ECG point_scalar_mult
# Floorplan   : 57 x 57 um (margins 0)
# PDK family  : 3nm GAA FSPR (Front-Side Power Rail)
# Author      : SCCAD Lab
# License     : (placeholder -- to be set by Prof. Lim)
#
# Required inputs in current working directory:
#   - point_scalar_mult.netlist.v   (synthesized Verilog netlist)
#   - point_scalar_mult.sdc         (timing constraints)
#
# Required environment variables (or source run.sh):
#   - PDK_ROOT          (root of the released FSPR PDK)
#
# NOTE on layer-name convention:
#   ICC2 uses string layer NAMES ("M8", "M1", ...), not integer indices.
#   The vars(2D_PNR,*RouteLayer) and vars(2D_PNR,PinRouteLayerList) are
#   layer-name strings.  Do not change them to integers.
#
# To run:
#   bash run.sh                    -> invokes icc2_shell
#
# Run produces:
#   - ./impl_normal2D/normal2D/{place,postCTS,route}.design  (checkpoints)
#   - ./log/pnr/normal2D.*.rpt                               (reports)
#   - normal2D.logging
#   - point_scalar_mult.{pin.layer, pin.loc, pin.tcl}
#=====================================================================

#=====================================================================
# USER CONFIGURATION
#=====================================================================
# Set PDK_ROOT before invoking this script:
#   export PDK_ROOT=/path/to/sccad_fspr
# All other paths derive from PDK_ROOT.

if { ![info exists ::env(PDK_ROOT)] } {
    puts "ERROR: please set PDK_ROOT to the released PDK root before sourcing this script"
    exit 1
}
set techDir $::env(PDK_ROOT)
set ::env(NDM_DIR)     "$techDir/2d_ndm"
set ::env(TF_DIR)      "$techDir/2d_tf"
set ::env(TLU_DIR)     "$techDir/2d_tluplus"
set ::env(MACRODB_DIR) "$techDir/2d_db"

# Design name controls input filenames (.netlist.v, .sdc, etc.)
set ::env(build_name) "point_scalar_mult"

# Input-file checks
echo "--------SCCAD Lab ICC2 PnR script---------"
if { ![file exists $::env(build_name).sdc] } {
    puts "\n\[ERROR\] missing $::env(build_name).sdc\n"; exit 1
}
if { ![file exists $::env(build_name).netlist.v] && ![file exists $::env(build_name).netlist.v.gz] } {
    puts "\n\[ERROR\] missing $::env(build_name).netlist.v(.gz)\n"; exit 1
}

#=====================================================================
# DESIGN VARIABLES (inlined from $::env(build_name).variables.tcl)
#=====================================================================
set vars(LibUnit,Time)  1ps
set vars(LibUnit,Cap)   1fF
set vars(LibUnit,Process) 3
set vars(CpuUsage)      16
set vars(FlowEffort)    standard
set vars(PowerEffort)   high

set vars(Route,HorizontalMetals) "M2 M4 M6 M8"
set vars(Route,VerticalMetals)   "M1 M3 M5 M7"
set vars(Route,DRIter)           20
set vars(Place,SiteDef)          "core"
set vars(Route,RedundantVias)    0

set vars(FloorPlan,AspectRatio)     1
set vars(FloorPlan,StdCellDensity)  0.7
set vars(FloorPlan,LeftMargin)      0
set vars(FloorPlan,BottomMargin)    0
set vars(FloorPlan,RightMargin)     0
set vars(FloorPlan,TopMargin)       0
set vars(FloorPlan,Width)           57
set vars(FloorPlan,Height)          57

set vars(ClockUncertainty,preCTS)    0
set vars(ClockUncertainty,CTS)       0
set vars(ClockUncertainty,postCTS)   0
set vars(ClockUncertainty,postRoute) 0

set vars(ccopt,latencyOpt) 0
set vars(ccopt,optType)    "all"

set vars(SwitchingActivity,RegToggle) 0.2
set vars(SwitchingActivity,IpToggle)  0.2
set vars(SwitchingActivity,ClkToggle) 2.0
set vars(SwitchingActivity,DutyRatio) 0.5

set vars(ExtractionEngine,postRoute) "IQRC"
set vars(ExtractionEngine,Scaling)   1

# ICC2 layer names are strings, not integers!
set vars(2D_PNR,placeMaxDensity)        0.9
set vars(2D_PNR,maxRouteLayer)          "M8"
set vars(2D_PNR,minRouteLayer)          "M1"
set vars(2D_PNR,maxPinRouteLayer)       "M8"
set vars(2D_PNR,PinRouteLayerList)      "M2 M3 M4 M5 M6 M7 M8"
set vars(2D_PNR,minPinRouteLayer)       "M1"
set vars(2D_PNR,leakageToDynamicRatio)  0.1
set vars(2D_PNR,routingIteration)       2
set vars(2D_PNR,routeProcessNode)       N12
set vars(2D_PNR,designProcessNode)      N12
set vars(2D_PNR,routeSignoffEffort)     1

set vars(saveDesign,flp)     1
set vars(saveDesign,place)   1
set vars(saveDesign,preCTS)  1
set vars(saveDesign,ccopt)   1
set vars(saveDesign,postCTS) 1
set vars(saveDesign,route)   1

#=====================================================================
# UTILITY PROCEDURES (logging helpers, used by normal2D path)
#=====================================================================

proc ladd { l } { package require Tcl 8.5; ::tcl::mathop::+ {*}$l }

proc lmean { l } {
    if { $l == "0x0" || [llength $l] == 0 } {
        return 0
    } else {
        return [expr [ladd $l] * 1.0 / [llength $l]]
    }
}

proc check_get_var { varname } {
    upvar $varname var
    if { [info exists var] } { return $var } else { return "undef" }
}

proc fill_nan { vname } {
    upvar $vname v
    if { $v == "" } { set v 0 }
}

proc bbox2area { bboxes } {
    set areas ""
    if { [llength [lindex [lindex $bboxes 0] 0]] == 1 } {
        set bboxes [list $bboxes]
    }
    foreach bbox $bboxes {
        lassign $bbox p0 p1
        lassign $p0 x0 y0
        lassign $p1 x1 y1
        lappend areas [expr ($x1 - $x0) * ($y1 - $y0)]
    }
    return $areas
}

proc log_timing_summary { fname {mpaths 100} } {
    set write_data ""
    foreach_in_collection path [get_timing_paths -max_paths $mpaths] {
        set tdel [get_attr $path -q total_delay];               fill_nan tdel
        set stl  [get_attr $path -q startpoint_clock_latency]
        set endl [get_attr $path -q endpoint_clock_latency]
        if { $stl != "" && $endl != "" } {
            set uskw [expr $endl - $stl]
        } else { set uskw 0 }
        fill_nan stl; fill_nan endl
        set cppr [get_attr $path -q common_path_pessimism];     fill_nan cppr
        set chk  [get_attr $path -q check_value];               fill_nan chk
        set slk  [get_attr $path -q slack];                     fill_nan slk
        set pgn  [get_attr $path -q path_group_name]
        set pgc  [get_attr [get_path_groups $pgn] comment]
        if { $pgc != "" } { set pgc "U" } else { set pgc "A" }
        set endp [get_attr $path endpoint_name]
        set stp  [get_attr $path startpoint_name]
        set write_data ${write_data}[format "%12.4f %-12s (%1s) %6.2f %6.2f %6.2f %6.2f %6.2f %6.2f %-32s %-32s\n" \
            $slk $pgn $pgc $tdel $uskw $stl $endl $cppr $chk $stp $endp]
    }
    echo "---------------------------------------------------------------------------------------------------------------" >> $fname
    echo [format "%12s %-12s (%1s) %6s %6s %6s %6s %6s %6s %-32s %-32s\n" \
        "Slack" "Path Group" "" "Delay" "USkew" "StLate" "EnLate" "UCPPR" "Check" "Start Point" "End Point"] >> $fname
    echo $write_data >> $fname
}

proc log_timing_power { fname } {
    echo "\n#######timin report#########\n" >> $fname
    report_timing >> $fname
    echo "########timing avgs of 100 critical paths in each group" >> $fname
    echo "path_group slack path_delay useful_skew setup" >> $fname
    foreach p [get_attr [get_path_groups -filter comment=="user_gen"] name] {
        set paths [get_timing_paths -groups $p -max_paths 100 -slack_lesser_than 0.0]
        set stl   [lmean [get_attr $paths startpoint_clock_latency]]
        set endl  [lmean [get_attr $paths   endpoint_clock_latency]]
        set cppr  [lmean [get_attr $paths common_path_pessimism]]
        set skew  [expr $endl + $cppr - $stl]
        set setup [lmean [get_attr $paths -q check_value]]
        echo "$p [lmean [get_attr $paths slack]] [lmean [get_attr $paths total_delay]] $skew $setup" >> $fname
    }
    log_timing_summary $fname 10
    echo "\n#######power report#########\n" >> $fname
    report_power >> $fname
}

proc log_caps { fname } {
    echo "\n#######capacitance report#########\n" >> $fname
    set wc  [ladd [get_attr [get_flat_nets -filter {defined(wire_capacitance_max) && net_type=="signal"}] wire_capacitance_max]]
    set wcc [ladd [get_attr [get_flat_nets -filter {defined(wire_capacitance_max) && net_type=="clock" }] wire_capacitance_max]]
    set pc0 [ladd [get_attr [get_flat_pins] max_fall_input_cap]]
    set pc1 [ladd [get_attr [get_flat_pins] max_rise_input_cap]]
    set pc  [expr 0.5 * ($pc0 + $pc1)]
    echo "Total Signal Net Cap: $wc"  >> $fname
    echo "Total Clock  Net Cap: $wcc" >> $fname
    echo "Total Wire Cap: [expr $wc + $wcc]" >> $fname
    echo "Total Pin Cap: $pc" >> $fname
    echo "Total Cap: [expr $wc + $wcc + $pc]" >> $fname
}

proc log_routing { fname } {
    echo "\n#######wl and via report#########\n" >> $fname
    set path_shapes [get_shapes -f shape_type=="path"]
    foreach layer [get_attr [get_layers -filter layer_type=="interconnect"] name] {
        echo "Total Wirelength on layer $layer: [ladd [get_attr [filter $path_shapes layer_name==$layer] length]] um" >> $fname
    }
    echo "-----------------------------------------------" >> $fname
    echo "Total Wirelength: [ladd [get_attr [get_shapes -f shape_type=="path"] length]] um" >> $fname
    echo "-----------------------------------------------" >> $fname
    foreach layer [get_attr [get_layers -filter layer_type=="via_cut"] name] {
        echo "Total via cuts on layer $layer: [sizeof [get_vias -f cut_layer_names==$layer]]" >> $fname
    }
}

proc log_cell_info { fname } {
    echo "\n#######cell report#########\n" >> $fname
    echo "Number of cells: [sizeof [get_flat_cells]]" >> $fname
    echo "Number of macros: [sizeof [get_flat_cells -f is_hard_macro]]" >> $fname
    set sca     [ladd [get_attr [get_flat_cells -f !is_hard_macro] area]]
    set mca     [ladd [bbox2area [get_attr [get_flat_cells -f is_hard_macro] bbox]]]
    set cur_mca [ladd [get_attr [get_flat_cells -f is_hard_macro] area]]
    set chipa   [get_attr [get_core_area] area]
    echo "Std Cell Area: ${sca}um^2" >> $fname
    echo "Total Macro Area: ${mca}um^2" >> $fname
    echo "Cur Die Macro Area: ${cur_mca}um^2" >> $fname
    echo "Chip Area: ${chipa}um^2" >> $fname
    echo "Total Utilization: [expr ($cur_mca + $sca) / $chipa]" >> $fname
    echo "Number of nets: [sizeof [get_flat_nets]]" >> $fname
}

proc log_results { stage {mode a} } {
    upvar outName outn
    set fname ${outn}.logging
    if { $mode == "w" } { echo "" > $fname }
    echo "#############################################" >> $fname
    echo [date] >> $fname
    echo "Stage: $stage" >> $fname
    echo "#############################################" >> $fname
    report_user_units >> $fname
    log_timing_power $fname
    log_caps         $fname
    log_routing      $fname
    log_cell_info    $fname
    echo "\n\n\n\n\n" >> $fname
}

#=====================================================================
# HELPER PROCEDURES
#=====================================================================

proc prc_spSplit { str chars } {
    set final ""
    set init [split $str $chars]
    foreach element $init {
        if { $element != {} } {
            lappend final $element
        }
    }
    return $final
}

proc prc_toTSV { str } {
    set trailing [string range $str 4 end]
    set TSV "TSV${trailing}"
    return $TSV
}

proc prc_toFSV { str } {
    set FSV "F${str}"
    return $FSV
}

# Setup site/layer routing direction (single-die normal2D path)
proc prc_ICC_setupConfig { } {
    uplevel \#0 {
        set_attribute [get_site_defs ${vars(Place,SiteDef)}] symmetry Y
        set_attribute [get_site_defs ${vars(Place,SiteDef)}] is_default true
        set_attribute [get_layers ${vars(Route,VerticalMetals)}]   -name routing_direction -value vertical
        set_attribute [get_layers ${vars(Route,HorizontalMetals)}] -name routing_direction -value horizontal
    }
}

# Create the design lib for normal2D
proc prc_ICC_createLibs { } {
    uplevel \#0 {
        set cellNdm ""
        set techFile ""
        set techFile "[glob -d $::env(TF_DIR) *.tf]"
        foreach fileName [glob -d "$::env(NDM_DIR)" *.ndm] { lappend cellNdm "$fileName" }

        if { [info exists ::env(HARDNDM)] } {
            set hardNdm "$::env(HARDNDM)"
            foreach fileName [glob -d $hardNdm *.ndm] { append cellNdm " $fileName " }
        }

        echo $cellNdm
        if { [file exists ./impl_normal2D] } {
            open_lib ./impl_normal2D
        } else {
            create_lib -technology $techFile -ref_libs $cellNdm ./impl_normal2D
        }
    }
    echo "SCCAD: prc_ICC_createLibs done"
}

# Single-corner MCMM: S1 / M1 / C1
proc prc_ICC_mcmmConfig { } {
    uplevel \#0 {
        remove_corners -all
        set tlu "$::env(TLU_DIR)"

        if { $tlu != "" } {
            catch { set tluFile ""; set tluFile "[glob -d $tlu *.tluplus]" }
            catch { set nxtGrd ""; set nxtGrd "[glob -d $tlu *.nxtgrd]" }
            if { $tluFile != "" } {
                read_parasitic_tech -tlup "$tluFile" -name nomTLU
            } elseif { $nxtGrd != "" } {
                read_parasitic_tech -tlup "$nxtGrd" -name nomTLU
            }
        }

        create_mode    M1
        create_corner  C1
        create_scenario -name S1 -mode M1 -corner C1

        if { [info exists vars(ICC2,hold_off)] && $vars(ICC2,hold_off) == 1 } {
            set_scenario_status S1 -hold false
        }

        read_sdc ./$::env(build_name).sdc
        set_parasitic_parameters -corners C1 -late_spec nomTLU -early_spec nomTLU
        report_corners
    }
    echo "mcmm config done"
}

# Apply min/max routing layers + global app-options
proc prc_ICC_setPNRmodes { } {
    echo "pnr modes start"
    uplevel \#0 {
        set_app_options -name place.coarse.continue_on_missing_scandef -value true
        set_app_options -name place.coarse.icg_auto_bound              -value true
        set_app_options -name place_opt.flow.optimize_icgs             -value true

        set_app_options -name time.si_enable_analysis -value true
        set_app_options -list { time.remove_clock_reconvergence_pessimism true \
                                time.clock_reconvergence_pessimism normal }
        set_app_options -name time.use_pt_delay -value true

        set_ignored_layers -min_routing_layer $vars(2D_PNR,minRouteLayer) \
                           -max_routing_layer $vars(2D_PNR,maxRouteLayer)
        set_individual_pin_constraints -ports * -allowed_layers $vars(2D_PNR,PinRouteLayerList)
        if { [info exists vars(2D_PNR,PinSide)] } {
            set_individual_pin_constraints -ports * \
                -allowed_layers $vars(2D_PNR,PinRouteLayerList) \
                -sides          $vars(2D_PNR,PinSide)
        }

        set_app_options -name cts.common.max_net_length -value 220
        set_app_options -name cts.common.max_fanout     -value 40
        set_app_options -name opt.common.max_net_length -value 220
        set_app_options -name opt.common.max_fanout     -value 40

        set_app_options -name route.track.timing_driven   -value true
        set_app_options -name route.global.timing_driven  -value true
        set_app_options -name route.detail.timing_driven  -value true
        set_app_options -name route_opt.flow.enable_ccd   -value true

        if { $vars(Route,RedundantVias) == 1 } {
            set_app_options -name route.common.concurrent_redundant_via_mode             -value reserve_space
            set_app_options -name route.common.post_detail_route_redundant_via_insertion -value low
            set_app_options -name route.detail.optimize_wire_via_effort_level            -value high
        }
        set_app_options -name route.detail.eco_max_number_of_iterations \
                        -value $vars(Route,DRIter)
    }
    echo "pnr modes set"
}

proc prc_ICC_setSwitchingActivity { } {
    uplevel \#0 {
        reset_switching_activity
        set clkName [get_attribute [get_clocks -filter !is_virtual] full_name]
        set_switching_activity -base_clock $clkName \
            -toggle_rate $vars(SwitchingActivity,RegToggle) \
            -static_probability 0.5 \
            [get_pins -of_objects [all_registers] -filter direction=="out"]
        set_switching_activity -base_clock $clkName \
            -toggle_rate $vars(SwitchingActivity,IpToggle) \
            -static_probability 0.5 \
            [remove_from_collection [all_inputs] [list $clkName]]
        set_switching_activity -base_clock $clkName \
            -toggle_rate $vars(SwitchingActivity,ClkToggle) \
            -static_probability 0.5 \
            [get_ports -filter is_clock_used_as_clock==true]
    }
}

proc prc_ICC_setPwrGrps { } {
    uplevel \#0 {
        catch [set_power_group [get_cells -filter {is_sequential && design_type!=macro}] -name seqs]
        catch [set_power_group [get_cells -filter is_clock_network_cell] -name clks]
        catch [set_power_group [get_cells -filter {is_combinational && !is_clock_network_cell}] -name combs]
        catch [set_power_group [get_cells -filter {is_sequential && design_type==macro}] -name macros]
    }
}

#=====================================================================
# MAIN FLOW (normal2D)
#=====================================================================

set_host_options -max_cores 8
if { [info exists vars(CpuUsage)] } { set_host_options -max_cores $vars(CpuUsage) }
set_app_var query_objects_format Tcl

set outName "normal2D"

echo "SCCAD: prc_ICC_createLibs"
prc_ICC_createLibs
sh mkdir -p impl log log/pnr

if { [file exists $::env(build_name).netlist.v] } {
    read_verilog ./$::env(build_name).netlist.v
} else {
    read_verilog ./$::env(build_name).netlist.v.gz
}

prc_ICC_mcmmConfig
prc_ICC_setupConfig

# Floorplan
if { [file exists "./impl/FloorPlan.def"] } {
    read_def ./impl/FloorPlan.def
    initialize_floorplan -keep_all -keep_boundary
} elseif { [file exists "./impl/FloorPlan.def.gz"] } {
    read_def ./impl/FloorPlan.def.gz
    initialize_floorplan -keep_all -keep_boundary
} elseif { [info exists vars(FloorPlan,Width)] && [info exists vars(FloorPlan,Height)] } {
    initialize_floorplan -shape R \
        -side_length "$vars(FloorPlan,Width) $vars(FloorPlan,Height)" \
        -core_offset "$vars(FloorPlan,LeftMargin) $vars(FloorPlan,BottomMargin) $vars(FloorPlan,RightMargin) $vars(FloorPlan,TopMargin)"
    echo "initialized fpln with width & height"
} else {
    initialize_floorplan -shape R \
        -side_ratio        "1 $vars(FloorPlan,AspectRatio)" \
        -core_utilization  $vars(FloorPlan,StdCellDensity) \
        -core_offset       "$vars(FloorPlan,LeftMargin) $vars(FloorPlan,BottomMargin) $vars(FloorPlan,RightMargin) $vars(FloorPlan,TopMargin)"
    echo "initialized fpln (aspect ratio)"
    write_def -include {cells blockages} -cell_types macro impl/header.def
}

prc_ICC_setPNRmodes

# Switching activity + pre-CTS clock uncertainty
prc_ICC_setSwitchingActivity
if { [info exists vars(ClockUncertainty,preCTS)] } {
    set_clock_uncertainty $vars(ClockUncertainty,preCTS) [all_clocks]
}

remove_buffer_tree -all
echo "Remove buffer tree enabled"

# Placement
create_placement -floorplan -effort high -timing_driven
place_pins -self

##=====================================================================
## PIN PLACEMENT (inlined for ECG release)
##   This block restores the lab-tuned I/O pin placement for the
##   point_scalar_mult design, converted from the original Innovus
##   pin.tcl into ICC2 set_individual_pin_constraints commands.
##=====================================================================
catch { set_individual_pin_constraints -ports [get_ports clk] -loc { 28.020 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports reset] -loc { 22.470 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_193_] -loc { 0.000 16.530 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_192_] -loc { 0.000 16.590 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_191_] -loc { 0.000 18.840 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_190_] -loc { 0.000 19.470 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_189_] -loc { 0.000 20.550 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_188_] -loc { 0.000 20.910 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_187_] -loc { 0.000 27.750 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_186_] -loc { 0.000 27.840 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_185_] -loc { 0.000 28.410 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_184_] -loc { 0.000 28.980 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_183_] -loc { 0.000 30.120 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_182_] -loc { 0.000 30.630 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_181_] -loc { 0.000 29.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_180_] -loc { 0.000 30.690 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_179_] -loc { 0.000 31.560 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_178_] -loc { 0.000 31.200 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_177_] -loc { 0.000 32.430 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_176_] -loc { 0.000 32.940 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_175_] -loc { 0.000 33.600 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_174_] -loc { 0.000 33.870 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_173_] -loc { 0.000 35.610 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_172_] -loc { 0.000 35.820 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_171_] -loc { 0.000 36.480 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_170_] -loc { 0.000 36.960 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_169_] -loc { 0.000 37.560 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_168_] -loc { 0.000 37.920 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_167_] -loc { 0.000 40.710 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_166_] -loc { 0.000 39.630 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_165_] -loc { 0.000 42.240 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_164_] -loc { 0.000 41.880 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_163_] -loc { 0.000 43.890 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_162_] -loc { 0.000 43.380 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_161_] -loc { 0.000 41.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_160_] -loc { 0.000 42.510 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_159_] -loc { 13.260 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_158_] -loc { 12.210 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_157_] -loc { 23.490 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_156_] -loc { 22.980 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_155_] -loc { 20.700 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_154_] -loc { 21.390 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_153_] -loc { 20.610 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_152_] -loc { 19.800 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_151_] -loc { 24.750 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_150_] -loc { 24.060 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_149_] -loc { 0.000 39.930 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_148_] -loc { 0.000 40.800 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_147_] -loc { 10.470 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_146_] -loc { 0.000 47.040 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_145_] -loc { 0.000 43.680 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_144_] -loc { 0.000 45.120 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_143_] -loc { 0.000 45.600 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_142_] -loc { 0.000 44.160 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_141_] -loc { 0.000 48.270 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_140_] -loc { 0.000 49.140 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_139_] -loc { 0.000 45.690 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_138_] -loc { 0.000 45.030 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_137_] -loc { 8.760 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_136_] -loc { 9.330 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_135_] -loc { 7.320 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_134_] -loc { 0.000 49.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_133_] -loc { 8.130 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_132_] -loc { 7.260 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_131_] -loc { 10.410 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_130_] -loc { 10.260 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_129_] -loc { 10.530 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_128_] -loc { 0.000 46.470 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_127_] -loc { 13.320 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_126_] -loc { 13.380 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_125_] -loc { 11.400 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_124_] -loc { 12.300 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_123_] -loc { 18.000 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_122_] -loc { 17.940 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_121_] -loc { 13.740 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_120_] -loc { 14.190 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_119_] -loc { 13.590 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_118_] -loc { 13.800 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_117_] -loc { 14.580 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_116_] -loc { 13.650 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_115_] -loc { 16.980 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_114_] -loc { 17.040 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_113_] -loc { 17.100 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_112_] -loc { 19.380 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_111_] -loc { 15.990 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_110_] -loc { 15.000 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_109_] -loc { 12.450 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_108_] -loc { 12.510 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_107_] -loc { 0.000 46.830 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_106_] -loc { 0.000 46.890 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_105_] -loc { 0.000 43.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_104_] -loc { 0.000 42.720 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_103_] -loc { 0.000 40.440 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_102_] -loc { 0.000 39.840 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_101_] -loc { 0.000 38.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_100_] -loc { 0.000 38.400 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_99_] -loc { 0.000 37.500 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_98_] -loc { 0.000 37.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_97_] -loc { 0.000 35.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_96_] -loc { 0.000 35.880 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_95_] -loc { 0.000 32.880 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_94_] -loc { 0.000 33.510 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_93_] -loc { 0.000 35.820 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x1_92_] -loc { 0.000 34.740 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_91_] -loc { 0.000 34.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_90_] -loc { 0.000 33.930 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_89_] -loc { 0.000 32.730 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_88_] -loc { 0.000 32.160 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_87_] -loc { 0.000 31.620 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_86_] -loc { 0.000 30.930 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_85_] -loc { 0.000 29.190 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_84_] -loc { 0.000 29.550 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_83_] -loc { 0.000 28.050 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_82_] -loc { 0.000 28.620 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_81_] -loc { 0.000 18.540 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_80_] -loc { 0.000 17.970 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_79_] -loc { 0.000 15.450 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_78_] -loc { 0.000 15.090 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_77_] -loc { 0.000 14.580 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_76_] -loc { 0.000 14.280 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_75_] -loc { 0.000 12.570 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_74_] -loc { 0.000 12.210 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_73_] -loc { 0.000 10.470 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_72_] -loc { 0.000 8.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_71_] -loc { 0.000 8.820 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_70_] -loc { 0.000 8.520 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_69_] -loc { 0.000 11.700 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_68_] -loc { 0.000 10.830 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_67_] -loc { 0.000 13.710 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_66_] -loc { 0.000 13.140 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_65_] -loc { 0.000 17.100 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_64_] -loc { 0.000 16.470 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_63_] -loc { 0.000 19.770 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_62_] -loc { 0.000 19.200 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_61_] -loc { 0.000 20.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_60_] -loc { 0.000 20.490 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_59_] -loc { 0.000 26.610 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_58_] -loc { 0.000 25.530 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_57_] -loc { 0.000 26.100 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_56_] -loc { 0.000 26.970 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_55_] -loc { 0.000 24.870 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_54_] -loc { 0.000 24.660 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_53_] -loc { 0.000 24.000 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_52_] -loc { 0.000 24.060 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_51_] -loc { 0.000 23.430 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_50_] -loc { 0.000 23.520 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_49_] -loc { 0.000 21.420 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_48_] -loc { 0.000 19.980 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_47_] -loc { 0.000 23.580 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_46_] -loc { 0.000 23.940 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_45_] -loc { 0.000 20.970 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_44_] -loc { 0.000 20.700 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_43_] -loc { 0.000 22.350 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_42_] -loc { 0.000 22.920 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_41_] -loc { 0.000 16.650 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_40_] -loc { 0.000 16.596 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x1_39_] -loc { 0.000 14.520 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_38_] -loc { 0.000 15.360 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_37_] -loc { 0.000 21.990 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_36_] -loc { 0.000 21.480 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_35_] -loc { 0.000 16.800 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_34_] -loc { 0.000 16.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_33_] -loc { 0.000 12.840 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_32_] -loc { 0.000 13.770 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_31_] -loc { 16.320 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_30_] -loc { 15.930 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_29_] -loc { 14.850 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_28_] -loc { 12.780 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_27_] -loc { 18.000 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_26_] -loc { 19.470 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_25_] -loc { 22.530 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_24_] -loc { 21.360 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_23_] -loc { 23.340 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_22_] -loc { 22.620 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_21_] -loc { 17.280 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_20_] -loc { 18.930 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_19_] -loc { 21.870 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_18_] -loc { 21.420 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_17_] -loc { 14.730 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_16_] -loc { 15.150 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_15_] -loc { 12.240 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_14_] -loc { 12.150 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_13_] -loc { 10.200 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_12_] -loc { 9.600 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_11_] -loc { 11.010 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_10_] -loc { 11.700 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_9_] -loc { 0.000 7.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_8_] -loc { 0.000 7.680 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_7_] -loc { 0.000 7.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_6_] -loc { 6.960 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_5_] -loc { 0.000 7.890 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_4_] -loc { 0.000 8.160 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x1_3_] -loc { 8.010 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_2_] -loc { 8.460 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_1_] -loc { 9.060 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x1_0_] -loc { 8.520 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_193_] -loc { 56.994 27.540 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_192_] -loc { 56.994 28.050 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_191_] -loc { 56.994 34.680 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_190_] -loc { 56.994 35.040 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_189_] -loc { 56.994 30.630 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_188_] -loc { 56.994 30.420 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_187_] -loc { 56.994 31.560 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_186_] -loc { 56.994 32.070 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_185_] -loc { 56.994 43.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_184_] -loc { 56.994 43.320 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_183_] -loc { 56.994 35.820 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_182_] -loc { 37.200 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_181_] -loc { 56.994 33.810 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_180_] -loc { 56.994 33.600 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_179_] -loc { 36.660 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_178_] -loc { 36.990 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_177_] -loc { 36.720 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_176_] -loc { 36.600 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_175_] -loc { 36.180 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_174_] -loc { 36.360 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_173_] -loc { 36.648 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y1_172_] -loc { 36.420 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_171_] -loc { 36.000 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_170_] -loc { 35.340 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_169_] -loc { 34.620 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_168_] -loc { 34.680 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_167_] -loc { 35.760 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_166_] -loc { 36.240 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_165_] -loc { 35.940 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_164_] -loc { 36.480 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_163_] -loc { 35.700 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_162_] -loc { 34.890 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_161_] -loc { 37.350 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_160_] -loc { 36.540 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_159_] -loc { 35.550 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_158_] -loc { 34.830 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_157_] -loc { 35.880 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_156_] -loc { 36.300 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_155_] -loc { 38.790 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_154_] -loc { 38.040 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_153_] -loc { 40.890 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_152_] -loc { 42.030 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_151_] -loc { 43.920 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_150_] -loc { 43.980 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_149_] -loc { 46.350 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_148_] -loc { 45.690 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_147_] -loc { 45.390 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_146_] -loc { 45.120 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_145_] -loc { 44.160 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_144_] -loc { 44.100 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_143_] -loc { 44.580 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_142_] -loc { 44.040 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_141_] -loc { 41.820 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_140_] -loc { 41.460 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_139_] -loc { 56.994 43.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_138_] -loc { 42.780 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_137_] -loc { 48.660 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_136_] -loc { 49.200 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_135_] -loc { 48.000 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_134_] -loc { 48.360 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_133_] -loc { 56.994 44.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_132_] -loc { 56.994 44.520 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_131_] -loc { 56.994 47.910 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_130_] -loc { 56.994 48.000 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_129_] -loc { 56.994 43.590 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_128_] -loc { 56.994 43.380 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_127_] -loc { 56.994 41.010 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_126_] -loc { 56.994 40.500 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_125_] -loc { 56.994 42.810 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_124_] -loc { 56.994 42.510 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_123_] -loc { 56.994 42.150 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_122_] -loc { 56.994 41.940 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_121_] -loc { 56.994 36.960 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_120_] -loc { 56.994 37.320 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_119_] -loc { 56.994 36.750 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_118_] -loc { 56.994 37.260 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_117_] -loc { 56.994 39.570 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_116_] -loc { 56.994 39.000 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_115_] -loc { 56.994 33.000 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_114_] -loc { 56.994 33.510 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_113_] -loc { 56.994 37.560 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_112_] -loc { 56.994 38.490 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_111_] -loc { 56.994 38.430 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_110_] -loc { 56.994 38.550 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_109_] -loc { 56.994 32.940 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_108_] -loc { 56.994 32.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_107_] -loc { 56.994 35.880 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_106_] -loc { 56.994 35.310 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_105_] -loc { 56.994 36.810 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_104_] -loc { 56.994 36.120 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_103_] -loc { 56.994 30.360 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_102_] -loc { 56.994 30.690 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_101_] -loc { 56.994 34.980 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_100_] -loc { 56.994 35.250 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_99_] -loc { 56.994 35.610 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_98_] -loc { 56.994 35.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_97_] -loc { 56.994 31.620 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_96_] -loc { 56.994 31.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_95_] -loc { 56.994 32.700 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_94_] -loc { 56.994 32.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_93_] -loc { 56.994 35.100 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_92_] -loc { 56.994 35.190 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_91_] -loc { 56.994 29.190 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_90_] -loc { 56.994 27.990 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_89_] -loc { 56.994 30.060 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_88_] -loc { 56.994 31.200 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_87_] -loc { 56.994 32.580 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_86_] -loc { 56.994 32.130 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_85_] -loc { 56.994 22.920 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_84_] -loc { 56.994 23.430 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_83_] -loc { 56.994 28.680 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_82_] -loc { 56.994 27.750 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_81_] -loc { 56.994 24.660 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_80_] -loc { 56.994 24.960 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_79_] -loc { 36.570 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_78_] -loc { 36.090 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_77_] -loc { 35.610 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_76_] -loc { 35.550 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_75_] -loc { 35.730 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_74_] -loc { 35.670 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_73_] -loc { 36.300 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_72_] -loc { 36.630 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_71_] -loc { 36.210 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_70_] -loc { 36.252 0.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y1_69_] -loc { 56.994 22.980 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_68_] -loc { 56.994 23.730 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_67_] -loc { 37.350 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_66_] -loc { 38.250 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_65_] -loc { 36.480 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_64_] -loc { 36.420 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_63_] -loc { 56.994 24.360 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_62_] -loc { 56.994 24.090 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_61_] -loc { 38.910 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_60_] -loc { 40.080 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_59_] -loc { 36.360 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_58_] -loc { 36.360 0.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y1_57_] -loc { 56.994 24.030 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_56_] -loc { 56.994 24.300 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_55_] -loc { 40.500 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_54_] -loc { 41.130 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_53_] -loc { 41.730 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_52_] -loc { 42.660 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_51_] -loc { 56.994 23.970 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_50_] -loc { 56.994 25.230 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_49_] -loc { 43.830 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_48_] -loc { 43.200 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_47_] -loc { 56.994 23.670 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_46_] -loc { 56.994 23.790 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_45_] -loc { 56.994 23.850 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_44_] -loc { 56.994 23.490 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_43_] -loc { 56.994 11.340 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_42_] -loc { 56.994 11.280 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_41_] -loc { 44.790 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_40_] -loc { 45.630 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y1_39_] -loc { 56.994 29.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_38_] -loc { 56.994 28.320 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_37_] -loc { 56.994 11.700 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_36_] -loc { 56.994 11.400 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_35_] -loc { 56.994 12.840 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_34_] -loc { 56.994 12.570 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_33_] -loc { 56.994 30.000 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_32_] -loc { 56.994 30.300 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_31_] -loc { 56.994 14.010 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_30_] -loc { 56.994 13.710 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_29_] -loc { 56.994 13.140 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_28_] -loc { 56.994 13.350 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_27_] -loc { 56.994 25.290 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_26_] -loc { 56.994 24.900 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_25_] -loc { 56.994 20.850 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_24_] -loc { 56.994 21.120 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_23_] -loc { 56.994 22.350 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_22_] -loc { 56.994 22.560 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_21_] -loc { 56.994 29.850 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_20_] -loc { 56.994 30.120 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_19_] -loc { 56.994 23.370 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_18_] -loc { 56.994 23.796 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y1_17_] -loc { 56.994 24.420 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_16_] -loc { 56.994 24.600 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_15_] -loc { 56.994 32.652 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y1_14_] -loc { 56.994 32.370 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_13_] -loc { 56.994 28.110 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_12_] -loc { 56.994 28.380 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_11_] -loc { 56.994 25.530 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_10_] -loc { 56.994 26.040 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_9_] -loc { 56.994 34.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_8_] -loc { 56.994 34.440 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_7_] -loc { 56.994 27.810 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_6_] -loc { 56.994 27.480 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_5_] -loc { 56.994 25.170 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_4_] -loc { 56.994 25.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_3_] -loc { 56.994 33.450 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_2_] -loc { 56.994 32.880 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y1_1_] -loc { 56.994 30.060 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y1_0_] -loc { 56.994 29.910 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports zero1] -loc { 0.000 39.360 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_150_] -loc { 0.000 47.130 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_149_] -loc { 0.000 47.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_148_] -loc { 0.000 48.000 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_147_] -loc { 0.000 48.480 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_146_] -loc { 0.000 48.570 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_145_] -loc { 0.000 48.840 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_144_] -loc { 0.000 48.780 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_143_] -loc { 0.000 48.900 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_142_] -loc { 0.000 49.350 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_141_] -loc { 0.000 50.010 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_140_] -loc { 0.000 50.880 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_139_] -loc { 0.000 51.450 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_138_] -loc { 0.000 51.960 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_137_] -loc { 0.000 51.900 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_136_] -loc { 0.000 51.720 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_135_] -loc { 0.000 51.660 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_134_] -loc { 0.000 52.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_133_] -loc { 0.000 51.948 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_132_] -loc { 0.000 52.320 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_131_] -loc { 0.000 52.590 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_130_] -loc { 0.000 52.800 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_129_] -loc { 0.000 52.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_128_] -loc { 0.000 52.920 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_127_] -loc { 0.000 52.884 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_126_] -loc { 0.000 52.980 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_125_] -loc { 0.000 53.100 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_124_] -loc { 0.000 53.460 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_123_] -loc { 0.000 53.670 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_122_] -loc { 0.000 54.240 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_121_] -loc { 0.000 54.540 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_120_] -loc { 0.000 54.600 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_119_] -loc { 3.210 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_118_] -loc { 3.270 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_117_] -loc { 3.150 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_116_] -loc { 0.000 54.330 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_115_] -loc { 0.000 54.660 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_114_] -loc { 0.000 54.390 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_113_] -loc { 0.000 53.400 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_112_] -loc { 0.000 53.340 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_111_] -loc { 0.000 53.520 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_110_] -loc { 0.000 53.460 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_109_] -loc { 0.000 54.180 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_108_] -loc { 0.000 55.110 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_107_] -loc { 0.000 56.040 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_106_] -loc { 1.140 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_105_] -loc { 0.000 55.770 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_104_] -loc { 1.620 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_103_] -loc { 1.680 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_102_] -loc { 1.560 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_101_] -loc { 1.200 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_100_] -loc { 1.500 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_99_] -loc { 1.620 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports c_98_] -loc { 2.070 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_97_] -loc { 2.130 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_96_] -loc { 2.820 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_95_] -loc { 2.880 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_94_] -loc { 2.640 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_93_] -loc { 2.700 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_92_] -loc { 3.330 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_91_] -loc { 3.276 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports c_90_] -loc { 3.930 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_89_] -loc { 3.990 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_88_] -loc { 4.260 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_87_] -loc { 4.320 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_86_] -loc { 4.380 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_85_] -loc { 4.890 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_84_] -loc { 5.760 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_83_] -loc { 6.030 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_82_] -loc { 5.700 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_81_] -loc { 4.830 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_80_] -loc { 4.680 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_79_] -loc { 4.200 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_78_] -loc { 4.620 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_77_] -loc { 5.220 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_76_] -loc { 6.540 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_75_] -loc { 7.110 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_74_] -loc { 5.820 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_73_] -loc { 6.630 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_72_] -loc { 7.170 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_71_] -loc { 6.480 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_70_] -loc { 5.880 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_69_] -loc { 5.430 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_68_] -loc { 4.470 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_67_] -loc { 3.750 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_66_] -loc { 3.810 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_65_] -loc { 3.390 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_64_] -loc { 3.204 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports c_63_] -loc { 3.090 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_62_] -loc { 2.760 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_61_] -loc { 1.260 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports c_60_] -loc { 0.000 56.550 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_59_] -loc { 0.000 56.340 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_58_] -loc { 0.000 55.710 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_57_] -loc { 0.000 55.470 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_56_] -loc { 0.000 55.170 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_55_] -loc { 0.000 55.050 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_54_] -loc { 0.000 54.840 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_53_] -loc { 0.000 54.780 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_52_] -loc { 0.000 54.252 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_51_] -loc { 0.000 54.324 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_50_] -loc { 0.000 54.450 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_49_] -loc { 0.000 54.030 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_48_] -loc { 0.000 53.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_47_] -loc { 0.000 53.610 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_46_] -loc { 0.000 53.676 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_45_] -loc { 0.000 52.530 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_44_] -loc { 0.000 51.360 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_43_] -loc { 0.000 51.090 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_42_] -loc { 0.000 51.030 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_41_] -loc { 0.000 51.150 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_40_] -loc { 0.000 50.820 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_39_] -loc { 0.000 50.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_38_] -loc { 0.000 50.520 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_37_] -loc { 0.000 50.460 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_36_] -loc { 0.000 50.220 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_35_] -loc { 0.000 49.920 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_34_] -loc { 0.000 49.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_33_] -loc { 0.000 50.160 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_32_] -loc { 0.000 50.280 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_31_] -loc { 0.000 50.340 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_30_] -loc { 0.000 50.220 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_29_] -loc { 0.000 49.932 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_28_] -loc { 0.000 49.650 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_27_] -loc { 0.000 49.410 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_26_] -loc { 0.000 48.852 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_25_] -loc { 0.000 48.630 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_24_] -loc { 0.000 48.210 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_23_] -loc { 0.000 47.700 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_22_] -loc { 0.000 47.400 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_21_] -loc { 0.000 47.580 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_20_] -loc { 0.000 47.910 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_19_] -loc { 0.000 48.060 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_18_] -loc { 0.000 48.330 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_17_] -loc { 0.000 49.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_16_] -loc { 0.000 49.290 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_15_] -loc { 0.000 49.470 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_14_] -loc { 0.000 49.068 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_13_] -loc { 0.000 47.988 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_12_] -loc { 0.000 47.340 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_11_] -loc { 0.000 47.190 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_10_] -loc { 0.000 46.770 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_9_] -loc { 0.000 46.560 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_8_] -loc { 0.000 46.260 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_7_] -loc { 0.000 45.960 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_6_] -loc { 0.000 46.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_5_] -loc { 0.000 46.200 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_4_] -loc { 0.000 46.410 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_3_] -loc { 0.000 46.710 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_2_] -loc { 0.000 46.836 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports c_1_] -loc { 0.000 46.950 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports c_0_] -loc { 0.000 46.764 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports done] -loc { 0.000 52.440 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_193_] -loc { 0.000 15.690 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_192_] -loc { 0.000 16.140 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_191_] -loc { 0.000 18.480 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_190_] -loc { 0.000 19.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_189_] -loc { 0.000 20.430 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_188_] -loc { 0.000 21.300 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_187_] -loc { 0.000 27.792 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_186_] -loc { 0.000 28.110 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_185_] -loc { 0.000 28.500 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_184_] -loc { 0.000 29.250 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_183_] -loc { 0.000 29.820 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_182_] -loc { 0.000 30.060 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_181_] -loc { 0.000 29.370 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_180_] -loc { 0.000 30.390 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_179_] -loc { 0.000 31.830 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_178_] -loc { 0.000 30.840 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_177_] -loc { 0.000 32.370 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_176_] -loc { 0.000 33.150 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_175_] -loc { 0.000 33.690 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_174_] -loc { 0.000 34.260 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_173_] -loc { 0.000 35.550 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_172_] -loc { 0.000 36.540 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_171_] -loc { 0.000 36.300 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_170_] -loc { 0.000 37.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_169_] -loc { 0.000 37.290 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_168_] -loc { 0.000 37.740 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_167_] -loc { 0.000 41.340 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_166_] -loc { 0.000 39.888 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_165_] -loc { 0.000 42.780 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_164_] -loc { 0.000 41.760 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_163_] -loc { 0.000 44.070 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_162_] -loc { 0.000 44.100 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_161_] -loc { 0.000 41.280 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_160_] -loc { 0.000 42.180 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_159_] -loc { 12.960 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_158_] -loc { 12.360 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_157_] -loc { 23.820 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_156_] -loc { 23.070 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_155_] -loc { 20.880 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_154_] -loc { 21.900 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_153_] -loc { 21.300 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_152_] -loc { 19.620 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_151_] -loc { 25.140 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_150_] -loc { 24.810 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_149_] -loc { 0.000 39.990 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_148_] -loc { 0.000 40.500 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_147_] -loc { 0.000 47.664 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_146_] -loc { 9.240 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_145_] -loc { 0.000 43.950 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_144_] -loc { 0.000 44.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_143_] -loc { 0.000 44.580 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_142_] -loc { 0.000 44.250 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_141_] -loc { 0.000 48.120 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_140_] -loc { 0.000 49.392 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_139_] -loc { 0.000 45.210 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_138_] -loc { 0.000 44.940 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_137_] -loc { 8.700 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_136_] -loc { 9.390 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_135_] -loc { 8.190 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_134_] -loc { 0.000 48.690 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_133_] -loc { 7.590 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_132_] -loc { 0.000 49.710 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_131_] -loc { 10.050 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_130_] -loc { 9.660 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_129_] -loc { 9.570 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_128_] -loc { 0.000 47.376 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_127_] -loc { 13.500 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_126_] -loc { 13.440 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_125_] -loc { 10.590 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_124_] -loc { 12.570 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_123_] -loc { 17.160 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_122_] -loc { 18.060 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_121_] -loc { 13.200 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_120_] -loc { 13.680 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports x3_119_] -loc { 13.020 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_118_] -loc { 13.140 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_117_] -loc { 14.130 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_116_] -loc { 13.212 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports x3_115_] -loc { 15.930 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_114_] -loc { 17.100 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports x3_113_] -loc { 17.220 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_112_] -loc { 19.470 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_111_] -loc { 16.500 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_110_] -loc { 13.860 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_109_] -loc { 12.780 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_108_] -loc { 12.420 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports x3_107_] -loc { 0.000 46.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_106_] -loc { 0.000 46.620 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_105_] -loc { 0.000 43.620 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_104_] -loc { 0.000 43.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_103_] -loc { 0.000 40.890 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_102_] -loc { 0.000 40.320 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_101_] -loc { 0.000 39.450 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_100_] -loc { 0.000 38.160 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_99_] -loc { 0.000 37.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_98_] -loc { 0.000 38.310 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_97_] -loc { 0.000 36.600 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_96_] -loc { 0.000 36.576 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_95_] -loc { 0.000 33.090 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_94_] -loc { 0.000 33.750 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_93_] -loc { 0.000 36.000 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_92_] -loc { 0.000 35.700 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_91_] -loc { 0.000 33.990 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_90_] -loc { 0.000 34.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_89_] -loc { 0.000 32.670 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_88_] -loc { 0.000 31.980 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_87_] -loc { 0.000 31.500 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_86_] -loc { 0.000 30.540 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_85_] -loc { 0.000 28.800 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_84_] -loc { 0.000 29.490 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_83_] -loc { 0.000 27.660 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_82_] -loc { 0.000 28.740 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_81_] -loc { 0.000 18.150 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_80_] -loc { 0.000 17.820 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_79_] -loc { 0.000 15.750 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_78_] -loc { 0.000 15.270 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_77_] -loc { 0.000 14.700 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_76_] -loc { 0.000 14.070 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_75_] -loc { 0.000 12.510 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_74_] -loc { 0.000 11.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_73_] -loc { 0.000 9.660 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_72_] -loc { 0.000 7.530 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_71_] -loc { 0.000 8.070 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_70_] -loc { 0.000 7.620 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_69_] -loc { 0.000 10.950 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_68_] -loc { 0.000 10.530 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_67_] -loc { 0.000 13.650 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_66_] -loc { 0.000 12.270 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_65_] -loc { 0.000 17.430 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_64_] -loc { 0.000 16.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_63_] -loc { 0.000 19.710 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_62_] -loc { 0.000 19.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_61_] -loc { 0.000 21.600 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_60_] -loc { 0.000 21.360 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_59_] -loc { 0.000 26.910 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_58_] -loc { 0.000 25.890 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_57_] -loc { 0.000 26.220 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_56_] -loc { 0.000 27.210 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_55_] -loc { 0.000 24.480 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_54_] -loc { 0.000 24.600 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_53_] -loc { 0.000 24.180 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_52_] -loc { 0.000 23.880 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_51_] -loc { 0.000 23.190 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_50_] -loc { 0.000 23.472 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_49_] -loc { 0.000 21.750 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_48_] -loc { 0.000 19.290 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_47_] -loc { 0.000 22.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_46_] -loc { 0.000 24.330 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_45_] -loc { 0.000 21.456 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_44_] -loc { 0.000 21.660 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_43_] -loc { 0.000 22.620 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_42_] -loc { 0.000 22.896 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_41_] -loc { 0.000 15.630 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_40_] -loc { 0.000 16.230 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_39_] -loc { 0.000 14.220 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_38_] -loc { 0.000 14.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_37_] -loc { 0.000 22.290 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_36_] -loc { 0.000 22.560 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_35_] -loc { 0.000 15.990 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_34_] -loc { 0.000 15.870 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_33_] -loc { 0.000 12.390 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_32_] -loc { 0.000 13.380 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_31_] -loc { 17.220 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_30_] -loc { 16.140 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_29_] -loc { 14.520 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_28_] -loc { 12.300 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_27_] -loc { 17.820 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_26_] -loc { 19.800 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_25_] -loc { 22.830 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_24_] -loc { 22.200 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_23_] -loc { 23.520 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_22_] -loc { 21.270 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_21_] -loc { 17.160 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_20_] -loc { 18.690 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_19_] -loc { 21.720 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_18_] -loc { 20.340 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_17_] -loc { 16.080 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_16_] -loc { 15.270 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_15_] -loc { 11.160 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_14_] -loc { 11.550 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_13_] -loc { 10.920 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_12_] -loc { 10.860 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_11_] -loc { 10.740 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_10_] -loc { 11.640 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_9_] -loc { 6.810 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_8_] -loc { 0.000 7.230 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_7_] -loc { 6.900 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_6_] -loc { 6.570 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_5_] -loc { 0.000 7.632 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports x3_4_] -loc { 0.000 7.440 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports x3_3_] -loc { 7.380 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_2_] -loc { 7.770 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_1_] -loc { 8.940 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports x3_0_] -loc { 8.220 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_193_] -loc { 56.994 28.230 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_192_] -loc { 56.994 27.930 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_191_] -loc { 56.994 34.380 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_190_] -loc { 56.994 34.260 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_189_] -loc { 56.994 29.952 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_188_] -loc { 56.994 29.808 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_187_] -loc { 56.994 32.520 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_186_] -loc { 56.994 32.250 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_185_] -loc { 56.994 43.140 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_184_] -loc { 56.994 43.500 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_183_] -loc { 56.994 35.430 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_182_] -loc { 37.470 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_181_] -loc { 56.994 34.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_180_] -loc { 56.994 34.560 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_179_] -loc { 36.870 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_178_] -loc { 36.504 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_177_] -loc { 36.576 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_176_] -loc { 36.930 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_175_] -loc { 35.964 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_174_] -loc { 36.780 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_173_] -loc { 35.460 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_172_] -loc { 35.040 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_171_] -loc { 34.980 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_170_] -loc { 35.820 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_169_] -loc { 34.560 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_168_] -loc { 34.596 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_167_] -loc { 34.770 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_166_] -loc { 35.400 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_165_] -loc { 35.640 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_164_] -loc { 35.100 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_163_] -loc { 35.280 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_162_] -loc { 32.880 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_161_] -loc { 37.530 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_160_] -loc { 36.720 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_159_] -loc { 36.252 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_158_] -loc { 34.956 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_157_] -loc { 35.220 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_156_] -loc { 35.316 57.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_155_] -loc { 39.150 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_154_] -loc { 38.550 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_153_] -loc { 40.710 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_152_] -loc { 42.870 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_151_] -loc { 45.450 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_150_] -loc { 44.940 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_149_] -loc { 46.500 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_148_] -loc { 46.590 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_147_] -loc { 46.710 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_146_] -loc { 46.080 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_145_] -loc { 43.860 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_144_] -loc { 44.640 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_143_] -loc { 44.730 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_142_] -loc { 43.800 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_141_] -loc { 42.960 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_140_] -loc { 42.420 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_139_] -loc { 56.994 43.770 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_138_] -loc { 56.994 44.070 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_137_] -loc { 48.270 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_136_] -loc { 49.140 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_135_] -loc { 49.080 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_134_] -loc { 49.500 57.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_133_] -loc { 56.994 44.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_132_] -loc { 56.994 45.210 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_131_] -loc { 56.994 49.830 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_130_] -loc { 56.994 49.530 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_129_] -loc { 56.994 43.200 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_128_] -loc { 56.994 44.010 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_127_] -loc { 56.994 40.740 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_126_] -loc { 56.994 40.320 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_125_] -loc { 56.994 42.900 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_124_] -loc { 56.994 42.450 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_123_] -loc { 56.994 41.460 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_122_] -loc { 56.994 41.190 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_121_] -loc { 56.994 37.440 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_120_] -loc { 56.994 38.160 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_119_] -loc { 56.994 36.570 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_118_] -loc { 56.994 36.690 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_117_] -loc { 56.994 39.630 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_116_] -loc { 56.994 38.880 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_115_] -loc { 56.994 33.690 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_114_] -loc { 56.994 33.990 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_113_] -loc { 56.994 37.110 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_112_] -loc { 56.994 37.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_111_] -loc { 56.994 37.620 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_110_] -loc { 56.994 38.010 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_109_] -loc { 56.994 33.270 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_108_] -loc { 56.994 33.390 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_107_] -loc { 56.994 35.856 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_106_] -loc { 56.994 35.550 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_105_] -loc { 56.994 36.420 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_104_] -loc { 56.994 35.280 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_103_] -loc { 56.994 30.180 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_102_] -loc { 56.994 30.384 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_101_] -loc { 56.994 34.500 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_100_] -loc { 56.994 34.800 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_99_] -loc { 56.994 35.370 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_98_] -loc { 56.994 35.208 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_97_] -loc { 56.994 33.210 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_96_] -loc { 56.994 32.976 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_95_] -loc { 56.994 32.190 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_94_] -loc { 56.994 32.820 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_93_] -loc { 56.994 33.552 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_92_] -loc { 56.994 33.870 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_91_] -loc { 56.994 29.700 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_90_] -loc { 56.994 29.370 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_89_] -loc { 56.994 29.880 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_88_] -loc { 56.994 30.960 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_87_] -loc { 56.994 31.980 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_86_] -loc { 56.994 31.410 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_85_] -loc { 56.994 23.910 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_84_] -loc { 56.994 24.180 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_83_] -loc { 56.994 28.080 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_82_] -loc { 56.994 26.940 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_81_] -loc { 56.994 23.610 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_80_] -loc { 56.994 25.770 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_79_] -loc { 36.576 0.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_78_] -loc { 36.150 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_77_] -loc { 35.790 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_76_] -loc { 35.712 0.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_75_] -loc { 35.880 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_74_] -loc { 35.784 0.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_73_] -loc { 36.030 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_72_] -loc { 36.930 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_71_] -loc { 36.432 0.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_70_] -loc { 36.690 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_69_] -loc { 56.994 20.910 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_68_] -loc { 56.994 23.310 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_67_] -loc { 37.440 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_66_] -loc { 38.100 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_65_] -loc { 36.648 0.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_64_] -loc { 36.780 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_63_] -loc { 56.994 23.550 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_62_] -loc { 56.994 23.190 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_61_] -loc { 38.970 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_60_] -loc { 39.630 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_59_] -loc { 36.504 0.000 } -allowed_layers M5 }
catch { set_individual_pin_constraints -ports [get_ports y3_58_] -loc { 36.840 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_57_] -loc { 56.994 23.472 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_56_] -loc { 56.994 23.130 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_55_] -loc { 40.290 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_54_] -loc { 41.040 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_53_] -loc { 41.790 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_52_] -loc { 42.360 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_51_] -loc { 56.994 23.400 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_50_] -loc { 56.994 25.650 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_49_] -loc { 43.560 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_48_] -loc { 44.070 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_47_] -loc { 56.994 22.290 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_46_] -loc { 56.994 22.860 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_45_] -loc { 56.994 22.320 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_44_] -loc { 56.994 22.230 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_43_] -loc { 56.994 11.100 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_42_] -loc { 56.994 10.800 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_41_] -loc { 44.850 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_40_] -loc { 45.450 0.000 } -allowed_layers M3 }
catch { set_individual_pin_constraints -ports [get_ports y3_39_] -loc { 56.994 27.210 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_38_] -loc { 56.994 26.100 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_37_] -loc { 56.994 11.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_36_] -loc { 56.994 11.376 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_35_] -loc { 56.994 11.820 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_34_] -loc { 56.994 11.664 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_33_] -loc { 56.994 28.770 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_32_] -loc { 56.994 29.100 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_31_] -loc { 56.994 12.720 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_30_] -loc { 56.994 12.630 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_29_] -loc { 56.994 12.390 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_28_] -loc { 56.994 12.240 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_27_] -loc { 56.994 23.250 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_26_] -loc { 56.994 23.040 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_25_] -loc { 56.994 21.300 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_24_] -loc { 56.994 21.750 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_23_] -loc { 56.994 22.020 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_22_] -loc { 56.994 22.080 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_21_] -loc { 56.994 28.950 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_20_] -loc { 56.994 28.620 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_19_] -loc { 56.994 23.544 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_18_] -loc { 56.994 23.724 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_17_] -loc { 56.994 24.240 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_16_] -loc { 56.994 25.350 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_15_] -loc { 56.994 32.724 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_14_] -loc { 56.994 32.544 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_13_] -loc { 56.994 29.280 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_12_] -loc { 56.994 29.232 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_11_] -loc { 56.994 26.640 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_10_] -loc { 56.994 26.880 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_9_] -loc { 56.994 33.750 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_8_] -loc { 56.994 34.416 } -allowed_layers M4 }
catch { set_individual_pin_constraints -ports [get_ports y3_7_] -loc { 56.994 28.890 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_6_] -loc { 56.994 28.500 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_5_] -loc { 56.994 25.710 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_4_] -loc { 56.994 25.590 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_3_] -loc { 56.994 33.330 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_2_] -loc { 56.994 33.060 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_1_] -loc { 56.994 29.430 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports y3_0_] -loc { 56.994 29.520 } -allowed_layers M2 }
catch { set_individual_pin_constraints -ports [get_ports zero3] -loc { 0.000 39.210 } -allowed_layers M2 }
##=====================================================================
## END PIN PLACEMENT
##=====================================================================

set_app_options -name place.coarse.fix_hard_macros -value true

# Placement optimization
place_opt

save_block -compress -as ${outName}/place
log_results place w

# Refresh MCMM and apply CTS clock uncertainty
prc_ICC_mcmmConfig
if { [info exists vars(ClockUncertainty,CTS)] } {
    set_clock_uncertainty $vars(ClockUncertainty,CTS) [all_clocks]
}
if { [check_get_var vars(Target_skew,CTS)] == 1 } {
    set_clock_tree_options -target_skew $vars(Target_skew,CTS)
}
if { [check_get_var vars(Target_latency,CTS)] == 1 } {
    set_clock_tree_options -target_latency $vars(Target_latency,CTS)
}
if { [check_get_var vars(Max_trans,CTS)] == 1 } {
    set_max_transition $vars(Max_trans,CTS) [get_clocks CK] -clock_path
}

# Clock-tree synthesis + post-CTS optimization
set_app_options -name route.common.net_max_layer_mode -value hard
clock_opt
check_routes
save_block -compress -as ${outName}/postCTS
log_results postCTS a

# Routing
if { [file exists "$::env(build_name).postCTS.sdc"] } {
    source $::env(build_name).postCTS.sdc
}
set_app_options -name route.common.net_max_layer_mode -value hard

route_auto
log_results route_auto
route_opt
check_routes
save_block -compress -as ${outName}/route

# Final reports
log_results "final"
check_routes           > ./log/pnr/${outName}.drc
report_qor             > ./log/pnr/${outName}.summary.rpt
report_utilization     > ./log/pnr/${outName}.util.rpt
report_design -routing > ./log/pnr/${outName}.routing.rpt
report_power           > ./log/pnr/${outName}.power.rpt
report_timing          > ./log/pnr/${outName}.timing.rpt
report_clock_qor -type summary > ./log/pnr/${outName}.clock.summary.rpt
report_clock_qor -type latency > ./log/pnr/${outName}.clock.latency.rpt
report_clock_qor -type area    > ./log/pnr/${outName}.clock.area.rpt

# Worst 30 slacks
set top_30_slacks [get_attr [get_timing_paths -nworst 1 -max_paths 30] slack]
echo "Worst 30 slacks: $top_30_slacks \n" > ./log/pnr/${outName}.worst30.slack
set sum 0.0
set count 0
foreach val $top_30_slacks {
    set sum [expr { $sum + $val }]
    incr count
}
if { $count > 0 } {
    set avg [expr { $sum / double($count) }]
    echo "average: $avg \n" >> ./log/pnr/${outName}.worst30.slack
}

#---------------------------------------------------------------------
# Pin / loc / tcl / out-flat output (single-mode, no projection scaling)
#---------------------------------------------------------------------
set lefDefOutVersion 5.7
sh mkdir -p output/global
write_def -include {bounds cells ports nets blockages} -routed_nets \
          -version $lefDefOutVersion output/global/${outName}.def

set box [join [join [join [collection_to_list [get_attribute [get_core_area] -name bounding_box]]]]]
set BoxWidth  [lindex $box 3]
set BoxHeight [lindex $box 4]

echo "\[INFO\]: Creating pin layer file"
set pin_layer_file [open "$::env(build_name).pin.layer" w]
foreach_in_collection thisPort [get_ports -filter {port_type=="signal"}] {
    set name  [get_attribute -objects $thisPort -name full_name]
    set layer [get_attribute -objects $thisPort -name layer_name]
    puts $pin_layer_file "$name $layer"
}
close $pin_layer_file

echo "\[INFO\]: Creating pin location file"
set pin_loc_file [open "$::env(build_name).pin.loc" w]
foreach_in_collection thisPort [get_ports -filter {port_type=="clock"}] {
    set name  [get_attribute -objects $thisPort -name full_name]
    set realx [lindex [lindex [get_attribute -objects $thisPort -name bbox] 0] 0]
    set realy [lindex [lindex [get_attribute -objects $thisPort -name bbox] 0] 1]
    set normx [expr [expr $realx * 10000.0] / $BoxWidth]
    set normy [expr [expr $realy * 10000.0] / $BoxHeight]
    puts $pin_loc_file "$name $normx $normy 0"
}
foreach_in_collection thisPort [get_ports -filter {port_type=="signal"}] {
    set name  [get_attribute -objects $thisPort -name full_name]
    set realx [lindex [lindex [get_attribute -objects $thisPort -name bbox] 0] 0]
    set realy [lindex [lindex [get_attribute -objects $thisPort -name bbox] 0] 1]
    set normx [expr [expr $realx * 10000.0] / $BoxWidth]
    set normy [expr [expr $realy * 10000.0] / $BoxHeight]
    puts $pin_loc_file "$name $normx $normy 0"
}
close $pin_loc_file

echo "\[INFO\]: Creating pin tcl file"
set pin_tcl_file [open "$::env(build_name).pin.tcl" w]
foreach_in_collection thisPort [get_ports -filter {port_type=="signal"}] {
    set name  [get_attribute -objects $thisPort -name full_name]
    set realx [lindex [lindex [get_attribute -objects $thisPort -name bbox] 0] 0]
    set realy [lindex [lindex [get_attribute -objects $thisPort -name bbox] 0] 1]
    set layer [get_attribute -objects $thisPort -name layer_name]
    puts $pin_tcl_file "set_individual_pin_constraints -ports \[get_ports $name\] -loc { $realx $realy } -allowed_layers $layer"
}
close $pin_tcl_file

echo "\[INFO\]: Creating out flat file"
set out_flat_file [open "out.flat" w]
foreach_in_collection thisCell [get_flat_cells] {
    if { ![get_attribute [get_cells $thisCell] -name is_memory_cell] } {
        set name  [get_attribute [get_cells $thisCell] -name full_name]
        set realx [lindex [lindex [get_attribute [get_cells $thisCell] -name bbox] 0] 0]
        set realy [lindex [lindex [get_attribute [get_cells $thisCell] -name bbox] 0] 1]
        set flatx [expr $realx - [expr $BoxWidth  / 2.0]]
        set flaty [expr $realy - [expr $BoxHeight / 2.0]]
        puts $out_flat_file "$name $flatx $flaty"
    }
}
close $out_flat_file

exit
