
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.068285                       # Number of seconds simulated
sim_ticks                                 68285222000                       # Number of ticks simulated
final_tick                                68285222000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156977                       # Simulator instruction rate (inst/s)
host_op_rate                                   162689                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37464493                       # Simulator tick rate (ticks/s)
host_mem_usage                                 702204                       # Number of bytes of host memory used
host_seconds                                  1822.67                       # Real time elapsed on the host
sim_insts                                   286116130                       # Number of instructions simulated
sim_ops                                     296528310                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22720                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            66944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2112                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          3779200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             7488                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          3789952                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             6592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          4167616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             6016                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          3835200                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15683840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22720                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2112                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         7488                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         6592                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           44928                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       177408                       # Number of bytes written to this memory
system.physmem.bytes_written::total            177408                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               355                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1046                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                33                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             59050                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               117                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             59218                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst               103                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             65119                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                94                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             59925                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                245060                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2772                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2772                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              332722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              980359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               30929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            55344332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              109658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            55501789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               96536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            61032473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst               88101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            56164422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               229681321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         332722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          30929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         109658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          96536                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst          88101                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             657946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2598044                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2598044                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2598044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             332722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             980359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              30929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           55344332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             109658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           55501789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              96536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           61032473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst              88101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           56164422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              232279365                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               34131275                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         34126203                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              602                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            34125438                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               34125021                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998778                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2359                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                62                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              448209                       # Number of system calls
system.cpu0.numCycles                        68285223                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             13465                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     170646814                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   34131275                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          34127380                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     68262925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1531                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6780                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  261                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          68277309                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499385                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501609                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   17395      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2851      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                34122777     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                34134286     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            68277309                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499834                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.499030                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   12478                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5706                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 68257719                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  841                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   565                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2440                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  206                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             170648380                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  450                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   565                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   13168                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    675                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2299                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 68257761                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2841                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             170647323                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    15                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     9                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2672                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          170648940                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            784963736                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       170648482                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            170641158                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7782                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                59                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            59                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1214                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            68243713                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           34125456                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         34119153                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        34119117                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 170645502                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 84                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                170643181                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              481                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           5452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        13789                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     68277309                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499266                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706913                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              16466      0.02%      0.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            8475942     12.41%     12.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17187464     25.17%     37.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42597437     62.39%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       68277309                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             68274761     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            68243217     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           34125194     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             170643181                       # Type of FU issued
system.cpu0.iq.rate                          2.498977                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         409564120                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        170651171                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    170642324                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             170643165                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        34119397                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1578                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          149                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          597                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   565                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    540                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  133                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          170645604                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              240                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             68243713                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            34125456                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                54                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           149                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           120                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          311                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 431                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            170642642                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             68243107                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              539                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           18                       # number of nop insts executed
system.cpu0.iew.exec_refs                   102368109                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                34129599                       # Number of branches executed
system.cpu0.iew.exec_forward_branches            4989                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       34122241                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches         2384                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches         2605                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     34121992                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          249                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  34125002                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498969                       # Inst execution rate
system.cpu0.iew.wb_sent                     170642413                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    170642340                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                102381123                       # num instructions producing a value
system.cpu0.iew.wb_consumers                102391991                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498964                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999894                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           5469                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              402                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     68276336                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499257                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.580797                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        17487      0.03%      0.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     34127819     49.98%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3441      0.01%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8474757     12.41%     62.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17183711     25.17%     87.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8468770     12.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           84      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          172      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           95      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     68276336                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           170636688                       # Number of instructions committed
system.cpu0.commit.committedOps             170640134                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     102366994                       # Number of memory references committed
system.cpu0.commit.loads                     68242135                       # Number of loads committed
system.cpu0.commit.membars                         30                       # Number of memory barriers committed
system.cpu0.commit.branches                  34129198                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                136515440                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2208                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68273131     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       68242135     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      34124859     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        170640134                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   95                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   238921635                       # The number of ROB reads
system.cpu0.rob.rob_writes                  341292186                       # The number of ROB writes
system.cpu0.timesIdled                            259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  170636688                       # Number of Instructions Simulated
system.cpu0.committedOps                    170640134                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400179                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400179                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498882                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498882                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               170641129                       # number of integer regfile reads
system.cpu0.int_regfile_writes               68265623                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      656                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                716656290                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               102377872                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              105517483                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    60                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              597                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           65.741575                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           68242539                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              679                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         100504.475700                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         25970000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    65.741575                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.128402                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.128402                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        136497884                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       136497884                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     34123263                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34123263                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     34120319                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      34120319                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           28                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     68243582                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        68243582                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     68243582                       # number of overall hits
system.cpu0.dcache.overall_hits::total       68243582                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          268                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          268                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4464                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4464                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4732                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4732                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4732                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4732                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     10478487                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     10478487                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    226085999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    226085999                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    236564486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236564486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    236564486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236564486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     34123531                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     34123531                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     34124783                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     34124783                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     68248314                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     68248314                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     68248314                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     68248314                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000131                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000069                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000069                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 39098.832090                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39098.832090                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50646.505152                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50646.505152                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49992.494928                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49992.494928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49992.494928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49992.494928                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          518                       # number of writebacks
system.cpu0.dcache.writebacks::total              518                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           92                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3498                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3498                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3590                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3590                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3590                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          176                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          966                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          966                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1142                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1142                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1142                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1142                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6660009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6660009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     52717500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     52717500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     59377509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     59377509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     59377509                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     59377509                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000017                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000017                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 37840.960227                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37840.960227                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54572.981366                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54572.981366                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 51994.316112                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51994.316112                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 51994.316112                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51994.316112                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               77                       # number of replacements
system.cpu0.icache.tags.tagsinuse          292.927709                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6313                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              397                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.901763                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   292.927709                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.572124                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.572124                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            13957                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           13957                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6313                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6313                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6313                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6313                       # number of overall hits
system.cpu0.icache.overall_hits::total           6313                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          467                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          467                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          467                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           467                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          467                       # number of overall misses
system.cpu0.icache.overall_misses::total          467                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23702999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23702999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23702999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23702999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23702999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23702999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6780                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6780                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6780                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6780                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6780                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.068879                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.068879                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.068879                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.068879                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.068879                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.068879                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50755.886510                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50755.886510                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50755.886510                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50755.886510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50755.886510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50755.886510                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           70                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           70                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           70                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          397                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          397                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     20260501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20260501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     20260501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20260501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     20260501                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20260501                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.058555                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.058555                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.058555                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.058555                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.058555                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.058555                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51034.007557                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51034.007557                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51034.007557                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51034.007557                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51034.007557                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51034.007557                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               15068128                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         10191163                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          1329396                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             8769111                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                8183174                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.318171                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1757493                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            440648                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        68242749                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          10206885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      72028541                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   15068128                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9940667                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     56590855                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                2879751                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2177                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          625                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  9161040                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               204359                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          68240418                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.142725                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.351671                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                37851794     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3108790      4.56%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6968258     10.21%     70.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                20311576     29.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68240418                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.220802                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.055475                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 8214863                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             38369617                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 18767202                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1449024                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1437535                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1568668                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2981                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              52923797                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3757                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1437535                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 9930425                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                3100206                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      34493798                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 18393931                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               882346                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              48951561                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                213755                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                     5                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           58532437                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            221254191                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        51646837                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             38038984                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                20493453                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            976188                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        974345                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  3821534                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             9164996                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4295063                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1836121                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1383429                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  43835566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1458865                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 39043389                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           259505                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       12960216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     31293338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        432922                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     68240418                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.572145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.980115                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47204368     69.17%     69.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9445680     13.84%     83.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5173401      7.58%     90.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6416969      9.40%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68240418                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             26858274     68.79%     68.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               32948      0.08%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8279810     21.21%     90.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3872357      9.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39043389                       # Type of FU issued
system.cpu1.iq.rate                          0.572125                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         146586701                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         58255153                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     37329719                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              39043389                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1174649                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2416532                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          975                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       808565                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        51355                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1437535                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                2440601                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               633303                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           45328392                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           819259                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              9164996                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             4295063                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            959553                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 80042                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           975                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        898642                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       460613                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1359255                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             38066367                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              8097127                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           977022                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        33961                       # number of nop insts executed
system.cpu1.iew.exec_refs                    11881833                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 7780963                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         2795916                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        3408661                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches      1330703                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      1465213                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      2504100                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       904561                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   3784706                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.557808                       # Inst execution rate
system.cpu1.iew.wb_sent                      37523503                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     37329719                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 19847932                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 31420869                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.547014                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.631680                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       12962975                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls        1025943                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          1327056                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     65964971                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.490683                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.229433                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     51154966     77.55%     77.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7966470     12.08%     89.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2787908      4.23%     93.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1070826      1.62%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1127852      1.71%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       906387      1.37%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       406169      0.62%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       222348      0.34%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       322045      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     65964971                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            29779081                       # Number of instructions committed
system.cpu1.commit.committedOps              32367917                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      10234962                       # Number of memory references committed
system.cpu1.commit.loads                      6748464                       # Number of loads committed
system.cpu1.commit.membars                     373451                       # Number of memory barriers committed
system.cpu1.commit.branches                   6876676                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 26783441                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              507391                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22100009     68.28%     68.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          32946      0.10%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6748464     20.85%     89.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3486498     10.77%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         32367917                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               322045                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   109541712                       # The number of ROB reads
system.cpu1.rob.rob_writes                   92946741                       # The number of ROB writes
system.cpu1.timesIdled                            400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       42473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   29745379                       # Number of Instructions Simulated
system.cpu1.committedOps                     32334215                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.294230                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.294230                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.435876                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.435876                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                37760026                       # number of integer regfile reads
system.cpu1.int_regfile_writes               21472118                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                138415560                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                21993413                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               16858231                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               2001735                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           124080                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          480.330788                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8171748                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           124573                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            65.598067                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   480.330788                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.938146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20868359                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20868359                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      5327808                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5327808                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2582101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2582101                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       361524                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       361524                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        32609                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        32609                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      7909909                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7909909                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      7909909                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7909909                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       752903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       752903                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       359415                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       359415                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       418959                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       418959                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       194326                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       194326                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1112318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1112318                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1112318                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1112318                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  23551374141                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23551374141                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  11463205236                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11463205236                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data  11843446692                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total  11843446692                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   4389776289                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   4389776289                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    232556583                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    232556583                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  35014579377                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  35014579377                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  35014579377                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  35014579377                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      6080711                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6080711                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2941516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2941516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       780483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       780483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       226935                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       226935                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      9022227                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      9022227                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      9022227                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      9022227                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.123818                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.123818                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.122187                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.122187                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.536795                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.536795                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.856307                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.856307                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.123286                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.123286                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.123286                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.123286                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 31280.754813                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31280.754813                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 31894.064622                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31894.064622                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 28268.748713                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28268.748713                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 22589.752730                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 22589.752730                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 31478.929027                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31478.929027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 31478.929027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31478.929027                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17259                       # number of writebacks
system.cpu1.dcache.writebacks::total            17259                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       308546                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       308546                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       183816                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       183816                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data       146607                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total       146607                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       492362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       492362                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       492362                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       492362                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       444357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       444357                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       175599                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       175599                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       272352                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       272352                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       194326                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       194326                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       619956                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       619956                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       619956                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       619956                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  11034909762                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11034909762                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   5991593376                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5991593376                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   7213331613                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   7213331613                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   3890059711                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   3890059711                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    178159917                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    178159917                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  17026503138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  17026503138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  17026503138                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  17026503138                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.073076                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073076                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.059697                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.059697                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.348953                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.348953                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.856307                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.856307                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.068714                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068714                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.068714                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068714                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 24833.432942                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24833.432942                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34120.885518                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34120.885518                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 26485.326390                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26485.326390                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 20018.215324                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20018.215324                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 27464.050897                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27464.050897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 27464.050897                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27464.050897                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1985                       # number of replacements
system.cpu1.icache.tags.tagsinuse          378.102642                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9158621                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2367                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3869.294888                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   378.102642                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.738482                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.738482                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18324447                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18324447                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      9158621                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9158621                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      9158621                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9158621                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      9158621                       # number of overall hits
system.cpu1.icache.overall_hits::total        9158621                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2419                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2419                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2419                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2419                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2419                       # number of overall misses
system.cpu1.icache.overall_misses::total         2419                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     41895337                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     41895337                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     41895337                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     41895337                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     41895337                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     41895337                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      9161040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9161040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      9161040                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9161040                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      9161040                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9161040                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000264                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000264                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17319.279454                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17319.279454                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17319.279454                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17319.279454                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17319.279454                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17319.279454                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           52                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           52                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           52                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2367                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2367                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2367                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2367                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     33839631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     33839631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     33839631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     33839631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     33839631                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     33839631                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000258                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000258                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000258                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000258                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14296.422053                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14296.422053                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14296.422053                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14296.422053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14296.422053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14296.422053                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               15132654                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         10306711                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect          1331602                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             8863633                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                8279298                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.407500                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1736739                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            438464                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        68242563                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          10137489                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      72410308                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   15132654                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches          10016037                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     56655579                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                2886091                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2242                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          566                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  9086752                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               202501                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          68238928                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.147098                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.352092                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                37737115     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 3084765      4.52%     59.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 7059201     10.34%     70.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                20357847     29.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            68238928                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.221748                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.061073                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 8181677                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             38317886                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 18840282                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1456227                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles               1440614                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1545234                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 3062                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              53115856                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 3909                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles               1440614                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 9903761                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                3072214                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      34461381                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 18466479                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               892237                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              49134520                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   21                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                217792                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                     5                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           58775357                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            222201113                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        51899230                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             38316984                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                20458373                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            982375                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        980864                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  3850755                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             9322687                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4341126                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1935701                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1488508                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  44015771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1467398                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 39222119                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           265581                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       12866814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     31260038                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        437471                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     68238928                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.574776                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.982445                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47145363     69.09%     69.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            9429439     13.82%     82.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5199698      7.62%     90.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            6464428      9.47%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       68238928                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             26839682     68.43%     68.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               32173      0.08%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             8425290     21.48%     89.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3924974     10.01%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              39222119                       # Type of FU issued
system.cpu2.iq.rate                          0.574746                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         146948747                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         58350526                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     37511648                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              39222119                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1277224                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      2411220                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1005                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       783056                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        46891                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles               1440614                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                2394382                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               635495                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           45516091                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           823214                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              9322687                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             4341126                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            966819                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 78284                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1005                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        899463                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       462060                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts             1361523                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             38241739                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              8243433                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           980380                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        32922                       # number of nop insts executed
system.cpu2.iew.exec_refs                    12080349                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 7820388                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         2754453                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        3509119                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches      1309605                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches      1444848                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      2615140                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       893979                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   3836916                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.560380                       # Inst execution rate
system.cpu2.iew.wb_sent                      37701799                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     37511648                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 20009124                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 31403535                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.549681                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.637162                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts       12869401                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls        1029927                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts          1329171                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     65975397                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.494868                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.239254                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     51138364     77.51%     77.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7948649     12.05%     89.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2837045      4.30%     93.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       991431      1.50%     95.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1056249      1.60%     96.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      1060629      1.61%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       396995      0.60%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       226312      0.34%     99.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       319723      0.48%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     65975397                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            30102882                       # Number of instructions committed
system.cpu2.commit.committedOps              32649111                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      10469537                       # Number of memory references committed
system.cpu2.commit.loads                      6911467                       # Number of loads committed
system.cpu2.commit.membars                     372386                       # Number of memory barriers committed
system.cpu2.commit.branches                   6931740                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 26987064                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              495397                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        22147405     67.83%     67.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          32169      0.10%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.93% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6911467     21.17%     89.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3558070     10.90%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32649111                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               319723                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   109729626                       # The number of ROB reads
system.cpu2.rob.rob_writes                   93309721                       # The number of ROB writes
system.cpu2.timesIdled                            421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       42659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   30070126                       # Number of Instructions Simulated
system.cpu2.committedOps                     32616355                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.269447                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.269447                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.440636                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.440636                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                38016467                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21466108                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                139389369                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                22202540                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17039856                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               2023141                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           118138                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          479.081087                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8281752                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           118599                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            69.829864                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   479.081087                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.935705                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.935705                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         21096136                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        21096136                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      5381520                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5381520                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2657261                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2657261                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       360629                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       360629                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        31899                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        31899                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      8038781                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8038781                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      8038781                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8038781                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       743266                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       743266                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       351736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       351736                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       425738                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       425738                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       192576                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       192576                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1095002                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1095002                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1095002                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1095002                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  23195078893                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23195078893                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  11213900687                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  11213900687                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data  12034647456                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  12034647456                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   4322448708                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   4322448708                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    234671577                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    234671577                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  34408979580                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  34408979580                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  34408979580                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  34408979580                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      6124786                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6124786                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3008997                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008997                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       786367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       786367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       224475                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       224475                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      9133783                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9133783                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      9133783                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9133783                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.121354                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.121354                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.116895                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.116895                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.541399                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.541399                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.857895                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.857895                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.119885                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.119885                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.119885                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.119885                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 31206.968828                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31206.968828                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 31881.583594                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31881.583594                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 28267.731459                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28267.731459                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 22445.417435                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 22445.417435                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 31423.668249                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31423.668249                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 31423.668249                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31423.668249                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    10.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        15606                       # number of writebacks
system.cpu2.dcache.writebacks::total            15606                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       304374                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       304374                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       179902                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       179902                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data       148220                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total       148220                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       484276                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       484276                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       484276                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       484276                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       438892                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       438892                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       171834                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       171834                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       277518                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       277518                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       192576                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       192576                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       610726                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       610726                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       610726                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       610726                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  10917569760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10917569760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   5864054656                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5864054656                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   7392941523                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   7392941523                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   3828051792                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   3828051792                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    179551923                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    179551923                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  16781624416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  16781624416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  16781624416                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16781624416                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.071658                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.071658                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.057107                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.057107                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.352912                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.352912                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.857895                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.857895                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.066865                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.066865                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.066865                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.066865                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 24875.299071                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24875.299071                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 34126.276849                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 34126.276849                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 26639.502746                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26639.502746                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 19878.135344                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19878.135344                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 27478.156188                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27478.156188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 27478.156188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27478.156188                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             2034                       # number of replacements
system.cpu2.icache.tags.tagsinuse          387.077221                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9084272                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2425                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3746.091546                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   387.077221                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.756010                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.756010                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18175929                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18175929                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      9084272                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9084272                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      9084272                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9084272                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      9084272                       # number of overall hits
system.cpu2.icache.overall_hits::total        9084272                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         2480                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2480                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         2480                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2480                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         2480                       # number of overall misses
system.cpu2.icache.overall_misses::total         2480                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     45978404                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45978404                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     45978404                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45978404                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     45978404                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45978404                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      9086752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9086752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      9086752                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9086752                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      9086752                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9086752                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000273                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000273                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000273                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000273                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000273                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 18539.679032                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18539.679032                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 18539.679032                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18539.679032                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 18539.679032                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18539.679032                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           55                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           55                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           55                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         2425                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2425                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         2425                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2425                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         2425                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2425                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     37472086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     37472086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     37472086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     37472086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     37472086                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     37472086                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000267                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000267                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000267                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000267                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 15452.406598                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15452.406598                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 15452.406598                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15452.406598                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 15452.406598                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15452.406598                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups               14638940                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          9596203                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect          1376293                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             8107222                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                7482807                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.298040                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1821645                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            457009                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        68242374                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          10563363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      69832049                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14638940                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9304452                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     56184194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                2977199                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2243                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  9483878                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               211341                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          68238605                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.114767                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.350723                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                38650394     56.64%     56.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 3238549      4.75%     61.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 6217392      9.11%     70.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                20132270     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            68238605                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.214514                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.023295                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 8522540                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             39172783                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 17547581                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1507251                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles               1486207                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             1625656                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 3018                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              50114713                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 3860                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles               1486207                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                10307529                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                3299594                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      35056832                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 17156708                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               929492                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              46004697                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                233069                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands           56082306                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            206501957                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        47874921                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             34510273                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                21572033                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts           1008150                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts       1006214                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  3982143                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             7518166                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3476092                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           909445                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          530546                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  40675535                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded            1509543                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 35674223                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           274561                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       13621527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     32461106                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        446112                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     68238605                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.522787                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.933684                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           48320342     70.81%     70.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            9638304     14.12%     84.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4803958      7.04%     91.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            5476001      8.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       68238605                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             26001754     72.89%     72.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               34411      0.10%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             6612328     18.54%     91.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3025730      8.48%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              35674223                       # Type of FU issued
system.cpu3.iq.rate                          0.522758                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         139861612                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         55807059                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     33909792                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              35674223                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          212759                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      2521790                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          952                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       862912                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        49739                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles               1486207                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                2586976                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               656808                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           42220443                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           837876                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              7518166                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             3476092                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            992254                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 80951                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           952                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        929096                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       477022                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts             1406118                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             34664941                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              6429729                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1009282                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                        35365                       # number of nop insts executed
system.cpu3.iew.exec_refs                     9368020                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 7070787                       # Number of branches executed
system.cpu3.iew.exec_forward_branches         2906851                       # Number of forward branches executed
system.cpu3.iew.exec_backward_branches        2525836                       # Number of backward branches executed
system.cpu3.iew.exec_taken_forward_branches      1382970                       # Number of forward branches executed that is taken
system.cpu3.iew.exec_nottaken_forward_branches      1523881                       # Number of forward branches executed that is not taken
system.cpu3.iew.exec_taken_backward_branches      1587625                       # Number of backward branches executed that is taken
system.cpu3.iew.exec_nottaken_backward_branches       938211                       # Number of backward branches executed that is not taken
system.cpu3.iew.exec_stores                   2938291                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.507968                       # Inst execution rate
system.cpu3.iew.wb_sent                      34106062                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     33909792                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 17694813                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 29856331                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.496902                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.592665                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts       13623341                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls        1063431                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts          1373901                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     65856565                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.434257                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.159038                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52324937     79.45%     79.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7452252     11.32%     90.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2740230      4.16%     94.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1021790      1.55%     96.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       866895      1.32%     97.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       463861      0.70%     98.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       428419      0.65%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       222266      0.34%     99.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       335915      0.51%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     65856565                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            25907603                       # Number of instructions committed
system.cpu3.commit.committedOps              28598663                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       7609556                       # Number of memory references committed
system.cpu3.commit.loads                      4996376                       # Number of loads committed
system.cpu3.commit.membars                     387944                       # Number of memory barriers committed
system.cpu3.commit.branches                   6136691                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 23807717                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              529062                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        20954700     73.27%     73.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          34407      0.12%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4996376     17.47%     90.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2613180      9.14%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28598663                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               335915                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   106286342                       # The number of ROB reads
system.cpu3.rob.rob_writes                   86835542                       # The number of ROB writes
system.cpu3.timesIdled                            436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       42848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   25872491                       # Number of Instructions Simulated
system.cpu3.committedOps                     28563551                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.637642                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.637642                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.379126                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.379126                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                33399696                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20408492                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                123225825                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                19973201                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               14465513                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               2071092                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           131219                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          484.989859                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7101275                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           131719                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            53.912306                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      45569697500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   484.989859                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.947246                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.947246                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         17706468                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        17706468                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      4549278                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4549278                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1692310                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1692310                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       375318                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       375318                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        40352                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        40352                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      6241588                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6241588                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      6241588                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6241588                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       796677                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       796677                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       354755                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       354755                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       434040                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       434040                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data       195562                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       195562                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1151432                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1151432                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1151432                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1151432                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  25293202340                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  25293202340                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  11181952162                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  11181952162                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data  12285516566                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total  12285516566                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   4336306705                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   4336306705                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    233098076                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    233098076                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  36475154502                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  36475154502                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  36475154502                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  36475154502                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      5345955                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5345955                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      2047065                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2047065                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       809358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       809358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       235914                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       235914                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      7393020                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7393020                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      7393020                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7393020                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.149024                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.149024                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.173299                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.173299                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.536277                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.536277                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.828955                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.828955                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.155746                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.155746                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.155746                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.155746                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 31748.377749                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31748.377749                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 31520.210179                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31520.210179                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 28305.033098                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28305.033098                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 22173.564931                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 22173.564931                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 31678.079558                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31678.079558                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 31678.079558                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31678.079558                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18524                       # number of writebacks
system.cpu3.dcache.writebacks::total            18524                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       343423                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       343423                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       181521                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       181521                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data       150069                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total       150069                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       524944                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       524944                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       524944                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       524944                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       453254                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       453254                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       173234                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       173234                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       283971                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       283971                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data       195562                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       195562                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       626488                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       626488                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       626488                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       626488                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data  11400068618                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11400068618                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   5829487623                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5829487623                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   7542760516                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   7542760516                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   3833575295                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   3833575295                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    177293924                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    177293924                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  17229556241                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  17229556241                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  17229556241                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  17229556241                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.084784                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.084784                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.084626                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.084626                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.350860                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.350860                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.828955                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.828955                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.084740                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.084740                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.084740                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.084740                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 25151.611719                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25151.611719                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 33650.943943                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33650.943943                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 26561.728191                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26561.728191                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 19602.864028                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19602.864028                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 27501.813668                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27501.813668                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 27501.813668                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27501.813668                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2024                       # number of replacements
system.cpu3.icache.tags.tagsinuse          383.207917                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9481409                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2411                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3932.562837                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   383.207917                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.748453                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.748453                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         18970167                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        18970167                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      9481409                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9481409                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      9481409                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9481409                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      9481409                       # number of overall hits
system.cpu3.icache.overall_hits::total        9481409                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2469                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2469                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2469                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2469                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2469                       # number of overall misses
system.cpu3.icache.overall_misses::total         2469                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     46167370                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     46167370                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     46167370                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     46167370                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     46167370                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     46167370                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      9483878                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9483878                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      9483878                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9483878                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      9483878                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9483878                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000260                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000260                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 18698.813285                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18698.813285                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 18698.813285                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18698.813285                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 18698.813285                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18698.813285                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           58                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           58                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           58                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         2411                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2411                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         2411                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2411                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         2411                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2411                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     37563106                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     37563106                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     37563106                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     37563106                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     37563106                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     37563106                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15579.886354                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15579.886354                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15579.886354                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15579.886354                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15579.886354                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15579.886354                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups               14959356                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         10128539                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect          1274481                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             8751264                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                8193046                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            93.621287                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                1746338                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            423773                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        68239912                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          10090192                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      71793295                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   14959356                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           9939384                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     56756561                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                2779245                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            8                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          391                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  9135644                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               256365                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          68236775                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.141444                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.350029                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                37740012     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3405275      4.99%     60.30% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 6791289      9.95%     70.25% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                20300199     29.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            68236775                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.219217                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.052072                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 8288979                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             38519643                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 17759665                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2281346                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles               1387134                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             1572414                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                 2601                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              53733075                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 4013                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles               1387134                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                10364695                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                3371055                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      33108736                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 17812969                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              2192178                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              49904352                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents               1080880                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                    13                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           59706704                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            225573053                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        52791418                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             37893842                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                21812862                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            927331                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        922229                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  5689234                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             9451309                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            4396159                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1951236                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1455426                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  44946420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded            1385749                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 38665497                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           604985                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined       13958114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     37653043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        414819                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     68236775                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.566637                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.873347                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           44737203     65.56%     65.56% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           10812899     15.85%     81.41% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           10207421     14.96%     96.37% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            2479252      3.63%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       68236775                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                3207975     27.64%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     1      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     27.64% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               6195070     53.37%     81.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2205215     19.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             26309213     68.04%     68.04% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               32378      0.08%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.13% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             8458996     21.88%     90.00% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            3864910     10.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              38665497                       # Type of FU issued
system.cpu4.iq.rate                          0.566611                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   11608261                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.300223                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         157781015                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         60290546                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     36943640                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              50273758                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1302659                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      2536668                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       827413                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        79009                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles               1387134                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                2679160                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               596621                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           46365330                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           573560                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              9451309                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             4396159                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            906433                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 80961                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           263                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        857018                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       444885                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts             1301903                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             37628099                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              8220912                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts          1037398                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                        33161                       # number of nop insts executed
system.cpu4.iew.exec_refs                    12039974                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 7721055                       # Number of branches executed
system.cpu4.iew.exec_forward_branches         2748855                       # Number of forward branches executed
system.cpu4.iew.exec_backward_branches        3467165                       # Number of backward branches executed
system.cpu4.iew.exec_taken_forward_branches      1318632                       # Number of forward branches executed that is taken
system.cpu4.iew.exec_nottaken_forward_branches      1430223                       # Number of forward branches executed that is not taken
system.cpu4.iew.exec_taken_backward_branches      2595061                       # Number of backward branches executed that is taken
system.cpu4.iew.exec_nottaken_backward_branches       872104                       # Number of backward branches executed that is not taken
system.cpu4.iew.exec_stores                   3819062                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.551409                       # Inst execution rate
system.cpu4.iew.wb_sent                      37141127                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     36943640                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 20342076                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 32469066                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.541379                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.626506                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts       13960529                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         970930                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts          1271993                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     65815067                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.492395                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.129540                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     49396275     75.05%     75.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      9236274     14.03%     89.09% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      3180505      4.83%     93.92% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      1375251      2.09%     96.01% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      1618285      2.46%     98.47% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       428632      0.65%     99.12% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       220214      0.33%     99.45% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7       130670      0.20%     99.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       228961      0.35%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     65815067                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            29824390                       # Number of instructions committed
system.cpu4.commit.committedOps              32406999                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      10483387                       # Number of memory references committed
system.cpu4.commit.loads                      6914641                       # Number of loads committed
system.cpu4.commit.membars                     355104                       # Number of memory barriers committed
system.cpu4.commit.branches                   6837438                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 26832228                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              500851                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        21891236     67.55%     67.55% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          32376      0.10%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.65% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        6914641     21.34%     88.99% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       3568746     11.01%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         32406999                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               228961                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   110460168                       # The number of ROB reads
system.cpu4.rob.rob_writes                   95162124                       # The number of ROB writes
system.cpu4.timesIdled                            372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           3137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       43024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   29791446                       # Number of Instructions Simulated
system.cpu4.committedOps                     32374055                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              2.290587                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        2.290587                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.436569                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.436569                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                37482881                       # number of integer regfile reads
system.cpu4.int_regfile_writes               21105472                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                137496932                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                21688605                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               16859256                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               1856234                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements           123699                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          482.958489                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            8560692                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           124156                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            68.951094                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   482.958489                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.943278                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.943278                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         20968538                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        20968538                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      5385616                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        5385616                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      2713932                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2713932                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       315247                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       315247                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        29327                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        29327                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      8099548                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         8099548                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      8099548                       # number of overall hits
system.cpu4.dcache.overall_hits::total        8099548                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       729503                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       729503                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       351249                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       351249                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       389041                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       389041                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data       185163                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       185163                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data      1080752                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1080752                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data      1080752                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1080752                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  22448608871                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22448608871                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data  11578611072                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  11578611072                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data  10809736058                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total  10809736058                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   4388521306                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   4388521306                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    149830045                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    149830045                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  34027219943                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  34027219943                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  34027219943                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  34027219943                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      6115119                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      6115119                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      3065181                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3065181                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       704288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       704288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       214490                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       214490                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      9180300                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      9180300                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      9180300                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      9180300                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.119295                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.119295                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.114593                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.114593                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.552389                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.552389                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.863271                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.863271                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.117725                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.117725                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.117725                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.117725                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 30772.469573                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 30772.469573                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 32964.111135                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 32964.111135                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 27785.596012                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 27785.596012                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 23700.854415                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 23700.854415                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 31484.762409                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 31484.762409                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 31484.762409                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 31484.762409                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        15885                       # number of writebacks
system.cpu4.dcache.writebacks::total            15885                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       295335                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       295335                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data       172159                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       172159                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data       135810                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total       135810                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       467494                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       467494                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       467494                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       467494                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       434168                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       434168                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data       179090                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       179090                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       253231                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       253231                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data       185163                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       185163                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       613258                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       613258                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       613258                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       613258                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data  10561098993                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  10561098993                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   6218624735                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   6218624735                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   6578257737                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   6578257737                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   3891064694                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   3891064694                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    120722455                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    120722455                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data  16779723728                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  16779723728                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data  16779723728                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  16779723728                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.070999                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.070999                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.058427                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.058427                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.359556                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.359556                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.863271                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.863271                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.066802                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.066802                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.066802                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.066802                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 24324.913381                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 24324.913381                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 34723.461584                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 34723.461584                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 25977.300319                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25977.300319                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 21014.266857                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 21014.266857                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 27361.605928                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 27361.605928                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 27361.605928                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 27361.605928                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             1715                       # number of replacements
system.cpu4.icache.tags.tagsinuse          370.270820                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            9133499                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2089                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          4372.187171                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   370.270820                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.723185                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.723185                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         18273377                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        18273377                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      9133499                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        9133499                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      9133499                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         9133499                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      9133499                       # number of overall hits
system.cpu4.icache.overall_hits::total        9133499                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         2145                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2145                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         2145                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2145                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         2145                       # number of overall misses
system.cpu4.icache.overall_misses::total         2145                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     39961351                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     39961351                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     39961351                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     39961351                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     39961351                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     39961351                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      9135644                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      9135644                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      9135644                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      9135644                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      9135644                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      9135644                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000235                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000235                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 18630.000466                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18630.000466                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 18630.000466                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18630.000466                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 18630.000466                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18630.000466                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           56                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           56                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           56                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         2089                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2089                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         2089                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2089                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         2089                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2089                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     32437108                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32437108                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     32437108                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32437108                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     32437108                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32437108                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 15527.576831                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15527.576831                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 15527.576831                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15527.576831                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 15527.576831                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15527.576831                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    242161                       # number of replacements
system.l2.tags.tagsinuse                  3661.421063                       # Cycle average of tags in use
system.l2.tags.total_refs                      312294                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    245903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.269989                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1037.906120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       325.908503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        83.046146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        32.778761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       448.801723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       115.742441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       469.707591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       102.555136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       493.170718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        92.436120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       459.367804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.015837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.006848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.007167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.007525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.007009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.055869                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3742                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          987                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2305                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.057098                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1431826                       # Number of tag accesses
system.l2.tags.data_accesses                  1431826                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  68                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2261                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               62055                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                2251                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               56897                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                2231                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               61414                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                1933                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               60732                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  249883                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            67792                       # number of Writeback hits
system.l2.Writeback_hits::total                 67792                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  268                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   281                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   76                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2261                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                62098                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 2251                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                56914                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 2231                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                61534                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 1933                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                60825                       # number of demand (read+write) hits
system.l2.demand_hits::total                   250164                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu0.data                  76                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2261                       # number of overall hits
system.l2.overall_hits::cpu1.data               62098                       # number of overall hits
system.l2.overall_hits::cpu2.inst                2251                       # number of overall hits
system.l2.overall_hits::cpu2.data               56914                       # number of overall hits
system.l2.overall_hits::cpu3.inst                2231                       # number of overall hits
system.l2.overall_hits::cpu3.data               61534                       # number of overall hits
system.l2.overall_hits::cpu4.inst                1933                       # number of overall hits
system.l2.overall_hits::cpu4.data               60825                       # number of overall hits
system.l2.overall_hits::total                  250164                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               356                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               106                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             58341                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               174                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             58495                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               180                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             64399                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               156                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             59207                       # number of ReadReq misses
system.l2.ReadReq_misses::total                241515                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          94547                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          92479                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          91700                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          96396                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             375123                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        61229                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        60173                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        60042                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        61323                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           242767                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3837                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1055                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              59052                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                174                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              59220                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                180                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              65123                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                156                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              59930                       # number of demand (read+write) misses
system.l2.demand_misses::total                 245352                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               356                       # number of overall misses
system.l2.overall_misses::cpu0.data              1055                       # number of overall misses
system.l2.overall_misses::cpu1.inst               106                       # number of overall misses
system.l2.overall_misses::cpu1.data             59052                       # number of overall misses
system.l2.overall_misses::cpu2.inst               174                       # number of overall misses
system.l2.overall_misses::cpu2.data             59220                       # number of overall misses
system.l2.overall_misses::cpu3.inst               180                       # number of overall misses
system.l2.overall_misses::cpu3.data             65123                       # number of overall misses
system.l2.overall_misses::cpu4.inst               156                       # number of overall misses
system.l2.overall_misses::cpu4.data             59930                       # number of overall misses
system.l2.overall_misses::total                245352                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     19030500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5476000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      5298500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data   3091934000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      8932500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data   3100086500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      9260000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   3413101000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7907000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data   3138018000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     12799044000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       159000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       106000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     50621500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     37976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     38661500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     38448000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     38458500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     204165500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     19030500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     56097500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      5298500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   3129910000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      8932500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data   3138748000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      9260000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   3451549000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7907000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data   3176476500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13003209500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     19030500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     56097500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      5298500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   3129910000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      8932500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data   3138748000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      9260000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   3451549000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7907000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data   3176476500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13003209500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          120396                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            2425                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          115392                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            2411                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          125813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            2089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          119939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              491398                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        67792                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             67792                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        94596                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        92569                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        91767                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        96456                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           375391                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        61229                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        60206                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        60042                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        61323                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         242800                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4118                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1131                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2367                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           121150                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             2425                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           116134                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             2411                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           126657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             2089                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           120755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               495516                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1131                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2367                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          121150                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            2425                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          116134                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            2411                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          126657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            2089                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          120755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              495516                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.896725                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.597633                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.044782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.484576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.071753                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.506924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.074658                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.511863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.074677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.493643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.491486                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999482                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999028                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999270                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.999378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999286                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999452                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999864                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.942971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.977089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.857820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.886029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.931763                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.896725                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.932803                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.044782                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.487429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.071753                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.509928                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.074658                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.514168                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.074677                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.496294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.495144                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.896725                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.932803                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.044782                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.487429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.071753                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.509928                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.074658                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.514168                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.074677                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.496294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.495144                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53456.460674                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54217.821782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 49985.849057                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52997.617456                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51336.206897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52997.461321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 51444.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52999.285703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 50685.897436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 53000.793825                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52994.820198                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data        53000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     0.560568                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data     0.549815                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     0.423861                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     1.731206                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     0.436633                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53062.368973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53412.095640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53326.206897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53104.972376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53192.946058                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53209.669012                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53456.460674                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53172.985782                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 49985.849057                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53002.607871                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51336.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53001.485984                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 51444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53000.460667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 50685.897436                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53003.111964                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52998.180166                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53456.460674                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53172.985782                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 49985.849057                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53002.607871                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51336.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53001.485984                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 51444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53000.460667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 50685.897436                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53003.111964                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52998.180166                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2772                       # number of writebacks
system.l2.writebacks::total                      2772                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             73                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             77                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                289                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 289                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                289                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          355                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        58340                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        58494                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst          103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        64396                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        59202                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           241226                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        94547                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        92479                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        91700                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        96396                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        375123                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        61229                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        60173                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        60042                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        61323                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       242767                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3837                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         59051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         59219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         65120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         59925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            245063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        59051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        59219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        65120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        59925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           245063                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14572000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3896500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1346000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data   2363958000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4794500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data   2370262500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      4221500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data   2609289000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3830500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data   2398987500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9775158000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   3847105201                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   3762690580                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   3731302473                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   3925488295                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  15266627049                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data   2483055600                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   2440255438                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data   2434987439                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data   2486602146                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   9844900623                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     38705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     29112000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     29626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     29416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     29443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    156302500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14572000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     42601500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1346000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data   2393070000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4794500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data   2399888500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      4221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data   2638705000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data   2428431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9931460500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14572000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     42601500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1346000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data   2393070000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4794500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data   2399888500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      4221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data   2638705000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data   2428431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9931460500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.544379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.013942                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.484568                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.048247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.506916                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.042721                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.511839                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.044998                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.493601                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.490897                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999482                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999028                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999270                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.999378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999286                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999452                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999864                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.942971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.977089                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.857820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.886029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.931763                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.924845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.013942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.487421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.048247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.509920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.042721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.514145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.044998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.496253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.494561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.924845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.013942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.487421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.048247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.509920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.042721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.514145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.044998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.496253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.494561                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41047.887324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42353.260870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40787.878788                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40520.363387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40978.632479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40521.463740                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40985.436893                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40519.426672                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        40750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40522.068511                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40522.820923                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        40500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40689.870657                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40686.973043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40690.321407                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40722.522667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40697.656633                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40553.587352                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40553.993286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40554.735668                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40549.257962                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40552.878369                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40571.278826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40945.147679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40863.448276                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40629.834254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40724.066390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40735.600730                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41047.887324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40728.011472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40787.878788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40525.477977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40978.632479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40525.650551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40985.436893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40520.654177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        40750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40524.505632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40526.152459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41047.887324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40728.011472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40787.878788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40525.477977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40978.632479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40525.650551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40985.436893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40520.654177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        40750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40524.505632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40526.152459                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              241226                       # Transaction distribution
system.membus.trans_dist::ReadResp             241226                       # Transaction distribution
system.membus.trans_dist::Writeback              2772                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           514727                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         702739                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          617893                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           28                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9274                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3834                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      2333719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2333719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port     15861248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15861248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           605041                       # Total snoops (count)
system.membus.snoop_fanout::samples           1482599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1482599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1482599                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1296087325                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2236814347                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2869260                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2868462                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          798                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            67792                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          514992                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        702772                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1217764                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        64856                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        64856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           292932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          292932                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1408139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1392021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1429620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         4178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1374358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5626311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       105536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       151488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      8858176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       155200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      8431360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       154304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      9291584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       133696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      8744960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               36051712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3331105                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4512604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   9                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                4512604    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4512604                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2363823130                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            595999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1713991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3587369                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1462597621                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3665914                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1458472346                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3654894                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1494755024                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3165392                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1405642886                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
