# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files
# Or you can remove this header line to prevent this file from being overwritten

file(COPY  exclude gain-stage.cir gain-stage.cir.sh gain-stage1.cir gain-stage1.cir.sh op-amp.cir op-amp.cir.sh step-op-amp.cir step-op-amp.cir.sh tags DESTINATION ${CMAKE_CURRENT_BINARY_DIR})
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/gain-stage.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/gain-stage1.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/op-amp.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/step-op-amp.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}ACtests/bsim3/gain-stage.cir.sh COMMAND perl -I${XyceRegressionTestScripts} gain-stage.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} gain-stage.cir ${OutputDataDir}/ACtests/bsim3/gain-stage.cir.prn )
  set_property(TEST ${TestNamePrefix}ACtests/bsim3/gain-stage.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bsim3;mos9;resistor;capacitor;step;esrc;isrc;isin")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}ACtests/bsim3/gain-stage.cir.sh COMMAND perl -I${XyceRegressionTestScripts} gain-stage.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} gain-stage.cir ${OutputDataDir}/ACtests/bsim3/gain-stage.cir.prn )
  set_property(TEST ${TestNamePrefix}ACtests/bsim3/gain-stage.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bsim3;mos9;resistor;capacitor;step;esrc;isrc;isin")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}ACtests/bsim3/gain-stage1.cir.sh COMMAND perl -I${XyceRegressionTestScripts} gain-stage1.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} gain-stage1.cir ${OutputDataDir}/ACtests/bsim3/gain-stage1.cir.prn )
  set_property(TEST ${TestNamePrefix}ACtests/bsim3/gain-stage1.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bsim3;mos9;resistor;capacitor;step;esrc;isrc;isin")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}ACtests/bsim3/gain-stage1.cir.sh COMMAND perl -I${XyceRegressionTestScripts} gain-stage1.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} gain-stage1.cir ${OutputDataDir}/ACtests/bsim3/gain-stage1.cir.prn )
  set_property(TEST ${TestNamePrefix}ACtests/bsim3/gain-stage1.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bsim3;mos9;resistor;capacitor;step;esrc;isrc;isin")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}ACtests/bsim3/step-op-amp.cir.sh COMMAND perl -I${XyceRegressionTestScripts} step-op-amp.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} step-op-amp.cir ${OutputDataDir}/ACtests/bsim3/step-op-amp.cir.prn )
  set_property(TEST ${TestNamePrefix}ACtests/bsim3/step-op-amp.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bsim3;mos9;resistor;capacitor;step;esrc;isrc;isin")
endif()
if( Xyce_PARALLEL_MPI  AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}ACtests/bsim3/step-op-amp.cir.sh COMMAND perl -I${XyceRegressionTestScripts} step-op-amp.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} step-op-amp.cir ${OutputDataDir}/ACtests/bsim3/step-op-amp.cir.prn )
  set_property(TEST ${TestNamePrefix}ACtests/bsim3/step-op-amp.cir.sh PROPERTY LABELS "serial;parallel;nightly;ac;bsim3;mos9;resistor;capacitor;step;esrc;isrc;isin")
endif()
