Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2c78accd9545435b91fa2f62abc35647 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_sim_behav xil_defaultlib.otter_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 11 for port WA [C:/Users/alexp/Desktop/CPE_233/Projects/Otter_finished/Otter_finished.srcs/sources_1/imports/Downloads/OTTER_Wrapper.sv:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BranchCondGen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX_21
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.Otter_RAM
Compiling module xil_defaultlib.CUFSM
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.pCounter
Compiling module xil_defaultlib.CUDecoder
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.vga_driver
Compiling module xil_defaultlib.ram2k_8
Compiling module xil_defaultlib.vga_fb_driver
Compiling module xil_defaultlib.ps2_rx
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.KeyboardDriver
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.otter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_sim_behav
