\hypertarget{struct_g_p_i_o___mem_map}{}\section{G\+P\+I\+O\+\_\+\+Mem\+Map Struct Reference}
\label{struct_g_p_i_o___mem_map}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}{P\+D\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}{P\+S\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}{P\+C\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}{P\+T\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}{P\+D\+I\+R}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}{P\+D\+D\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+I\+O -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+C\+O\+R@{P\+C\+O\+R}}
\index{P\+C\+O\+R@{P\+C\+O\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+C\+O\+R}\label{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}
Port Clear Output Register, offset\+: 0x8 \hypertarget{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+D\+R@{P\+D\+D\+R}}
\index{P\+D\+D\+R@{P\+D\+D\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+D\+R}\label{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}
Port Data Direction Register, offset\+: 0x14 \hypertarget{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+I\+R@{P\+D\+I\+R}}
\index{P\+D\+I\+R@{P\+D\+I\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+D\+I\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+I\+R}\label{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}
Port Data Input Register, offset\+: 0x10 \hypertarget{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+O\+R@{P\+D\+O\+R}}
\index{P\+D\+O\+R@{P\+D\+O\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+D\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+O\+R}\label{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}
Port Data Output Register, offset\+: 0x0 \hypertarget{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+S\+O\+R@{P\+S\+O\+R}}
\index{P\+S\+O\+R@{P\+S\+O\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+S\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+S\+O\+R}\label{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}
Port Set Output Register, offset\+: 0x4 \hypertarget{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}{}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+T\+O\+R@{P\+T\+O\+R}}
\index{P\+T\+O\+R@{P\+T\+O\+R}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection[{P\+T\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+T\+O\+R}\label{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}
Port Toggle Output Register, offset\+: 0x\+C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
