{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664825298017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664825298021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 04:28:17 2022 " "Processing started: Tue Oct 04 04:28:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664825298021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825298021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asg3 -c asg3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off asg3 -c asg3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825298021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664825298509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664825298509 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" tb_cla_clk.v(10) " "Verilog HDL syntax error at tb_cla_clk.v(10) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tb_cla_clk.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/tb_cla_clk.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1664825304806 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â tb_cla_clk.v(13) " "Verilog HDL syntax error at tb_cla_clk.v(13) near text: â. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tb_cla_clk.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/tb_cla_clk.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1664825304806 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" tb_cla_clk.v(13) " "Verilog HDL syntax error at tb_cla_clk.v(13) near text: \"â\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tb_cla_clk.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/tb_cla_clk.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1664825304806 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ tb_cla_clk.v(13) " "Verilog HDL syntax error at tb_cla_clk.v(13) near text: €. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tb_cla_clk.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/tb_cla_clk.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1664825304806 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ tb_cla_clk.v(13) " "Verilog HDL syntax error at tb_cla_clk.v(13) near text: ™. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tb_cla_clk.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/tb_cla_clk.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1664825304806 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tb_cla_clk tb_cla_clk.v(2) " "Ignored design unit \"tb_cla_clk\" at tb_cla_clk.v(2) due to previous errors" {  } { { "tb_cla_clk.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/tb_cla_clk.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1664825304807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla_clk.v 0 0 " "Found 0 design units, including 0 entities, in source file tb_cla_clk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 14 14 " "Found 14 design units, including 14 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "3 _nand2 " "Found entity 3: _nand2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "5 _nor2 " "Found entity 5: _nor2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "6 _xor2 " "Found entity 6: _xor2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "7 _xnor2 " "Found entity 7: _xnor2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or3 " "Found entity 8: _or3" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "9 _and3 " "Found entity 9: _and3" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "10 _xor3 " "Found entity 10: _xor3" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or4 " "Found entity 11: _or4" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "12 _and4 " "Found entity 12: _and4" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "13 _or5 " "Found entity 13: _or5" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""} { "Info" "ISGN_ENTITY_NAME" "14 _and5 " "Found entity 14: _and5" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/gates.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca_clk " "Found entity 1: rca_clk" {  } { { "rca_clk.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/rca_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_clk " "Found entity 1: cla_clk" {  } { { "cla_clk.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/cla_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca4.v 1 1 " "Found 1 design units, including 1 entities, in source file rca4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca4 " "Found entity 1: rca4" {  } { { "rca4.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/rca4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca32.v 1 1 " "Found 1 design units, including 1 entities, in source file rca32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca32 " "Found entity 1: rca32" {  } { { "rca32.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/rca32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla32 " "Found entity 1: tb_cla32" {  } { { "tb_cla32.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/tb_cla32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cla4 " "Found entity 1: tb_cla4" {  } { { "tb_cla4.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg3/tb_cla4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825304864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664825304910 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 04 04:28:24 2022 " "Processing ended: Tue Oct 04 04:28:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664825304910 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664825304910 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664825304910 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825304910 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825305520 ""}
