{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.796802",
   "Default View_TopLeft":"-212,-127",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port rtc -pg 1 -lvl 6 -x 1610 -y 580 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -80 -y 550 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -80 -y 470 -defaultsOSRD
preplace port port-id_rd_ack_0 -pg 1 -lvl 6 -x 1610 -y 360 -defaultsOSRD
preplace port port-id_rd_t_0 -pg 1 -lvl 0 -x -80 -y 370 -defaultsOSRD
preplace port port-id_wr_ack_0 -pg 1 -lvl 6 -x 1610 -y 390 -defaultsOSRD
preplace port port-id_wr_t_0 -pg 1 -lvl 0 -x -80 -y 400 -defaultsOSRD
preplace portBus addri_0 -pg 1 -lvl 0 -x -80 -y 310 -defaultsOSRD
preplace portBus addro_0 -pg 1 -lvl 6 -x 1610 -y 330 -defaultsOSRD
preplace portBus dati_0 -pg 1 -lvl 0 -x -80 -y 340 -defaultsOSRD
preplace portBus dato_0 -pg 1 -lvl 6 -x 1610 -y 300 -defaultsOSRD
preplace portBus anodes_0 -pg 1 -lvl 6 -x 1610 -y 440 -defaultsOSRD
preplace portBus cathodes_0 -pg 1 -lvl 6 -x 1610 -y 470 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 380 -y 660 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 3 -x 730 -y 550 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1080 -y 120 -defaultsOSRD
preplace inst ledsegment_wrapper_0 -pg 1 -lvl 5 -x 1450 -y 460 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 5 -x 1450 -y 600 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 5 -x 1450 -y 270 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 1 -x 110 -y 0 -defaultsOSRD
preplace inst axi_controller_0 -pg 1 -lvl 4 -x 1080 -y 360 -defaultsOSRD
preplace netloc addri_0_1 1 0 4 NJ 310n 260 320n NJ 320n NJ
preplace netloc axi_controller_0_addro 1 4 2 1270J 330n NJ
preplace netloc axi_controller_0_dato 1 4 2 1270J 300n NJ
preplace netloc axi_controller_0_rd_ack 1 5 1 NJ 360
preplace netloc axi_controller_0_rstate 1 3 1 N 100
preplace netloc axi_controller_0_state 1 3 1 N 60
preplace netloc axi_controller_0_wr_ack 1 5 1 NJ 390
preplace netloc axi_controller_0_wstate 1 3 1 N 140
preplace netloc clk_wiz_0_clk_out1 1 2 3 470 450 900 450 1240
preplace netloc clk_wiz_0_locked 1 2 1 480 590n
preplace netloc dati_0_1 1 0 4 NJ 340n N 340n NJ 340n NJ
preplace netloc ledsegment_wrapper_0_anodes 1 5 1 1590J 440n
preplace netloc ledsegment_wrapper_0_cathodes 1 5 1 NJ 470
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 2 N 590 1250
preplace netloc proc_sys_reset_0_peripheral_reset 1 3 1 910 390n
preplace netloc rd_t_0_1 1 0 1 NJ 370
preplace netloc reset_1 1 0 3 N 470 280 530 NJ
preplace netloc sys_clock_1 1 0 2 NJ 550 270
preplace netloc wr_t_0_1 1 0 1 NJ 400
preplace netloc xlconcat_0_dout 1 4 1 1260 120n
preplace netloc axi_controller_0_interface_aximm 1 4 1 1230 380n
preplace netloc axi_iic_0_IIC 1 5 1 NJ 580
levelinfo -pg 1 -80 110 380 730 1080 1450 1610
pagesize -pg 1 -db -bbox -sgen -210 -120 1760 730
"
}
{
   "da_board_cnt":"2"
}
