Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun May 22 18:37:17 2022
| Host             : LAPTOP-8IF7AABH running 64-bit major release  (build 9200)
| Command          : report_power -file cputop_power_routed.rpt -pb cputop_power_summary_routed.pb -rpx cputop_power_routed.rpx
| Design           : cputop
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 12.643       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 12.491       |
| Device Static (W)        | 0.152        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 51.2         |
| Junction Temperature (C) | 58.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.669 |     6507 |       --- |             --- |
|   LUT as Logic          |     2.226 |     3460 |     63400 |            5.46 |
|   CARRY4                |     0.301 |      103 |     15850 |            0.65 |
|   Register              |     0.132 |     1850 |    126800 |            1.46 |
|   BUFG                  |     0.010 |        6 |        32 |           18.75 |
|   F7/F8 Muxes           |    <0.001 |      377 |     63400 |            0.59 |
|   Others                |     0.000 |      149 |       --- |             --- |
|   LUT as Shift Register |     0.000 |       10 |     19000 |            0.05 |
| Signals                 |     3.338 |     5183 |       --- |             --- |
| Block RAM               |     0.306 |       29 |       135 |           21.48 |
| I/O                     |     6.179 |       79 |       285 |           27.72 |
| Static Power            |     0.152 |          |           |                 |
| Total                   |    12.643 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.480 |       6.422 |      0.058 |
| Vccaux    |       1.800 |     0.244 |       0.221 |      0.023 |
| Vcco33    |       3.300 |     1.714 |       1.710 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.029 |       0.026 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| cputop                                                                          |    12.491 |
|   alu                                                                           |     0.000 |
|   cpu_clock                                                                     |     0.207 |
|   decoder                                                                       |     0.000 |
|   dmemory                                                                       |     1.272 |
|     ram                                                                         |     1.216 |
|       U0                                                                        |     1.216 |
|         inst_blk_mem_gen                                                        |     1.216 |
|           gnbram.gnativebmg.native_blk_mem_gen                                  |     1.216 |
|             valid.cstr                                                          |     1.216 |
|               bindec_a.bindec_inst_a                                            |     0.001 |
|               has_mux_a.A                                                       |     0.715 |
|               ramloop[0].ram.r                                                  |     0.040 |
|                 prim_init.ram                                                   |     0.040 |
|               ramloop[10].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[11].ram.r                                                 |     0.063 |
|                 prim_init.ram                                                   |     0.063 |
|               ramloop[12].ram.r                                                 |     0.010 |
|                 prim_init.ram                                                   |     0.010 |
|               ramloop[13].ram.r                                                 |     0.007 |
|                 prim_init.ram                                                   |     0.007 |
|               ramloop[14].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[1].ram.r                                                  |     0.084 |
|                 prim_init.ram                                                   |     0.084 |
|               ramloop[2].ram.r                                                  |     0.105 |
|                 prim_init.ram                                                   |     0.105 |
|               ramloop[3].ram.r                                                  |     0.078 |
|                 prim_init.ram                                                   |     0.078 |
|               ramloop[4].ram.r                                                  |     0.007 |
|                 prim_init.ram                                                   |     0.007 |
|               ramloop[5].ram.r                                                  |     0.005 |
|                 prim_init.ram                                                   |     0.005 |
|               ramloop[6].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[7].ram.r                                                  |     0.088 |
|                 prim_init.ram                                                   |     0.088 |
|               ramloop[8].ram.r                                                  |     0.005 |
|                 prim_init.ram                                                   |     0.005 |
|               ramloop[9].ram.r                                                  |     0.008 |
|                 prim_init.ram                                                   |     0.008 |
|   ifetch                                                                        |     1.127 |
|     instmem                                                                     |     0.148 |
|       U0                                                                        |     0.148 |
|         inst_blk_mem_gen                                                        |     0.148 |
|           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.148 |
|             valid.cstr                                                          |     0.148 |
|               bindec_a.bindec_inst_a                                            |     0.000 |
|               has_mux_a.A                                                       |     0.000 |
|               ramloop[0].ram.r                                                  |     0.013 |
|                 prim_init.ram                                                   |     0.013 |
|               ramloop[10].ram.r                                                 |     0.000 |
|                 prim_init.ram                                                   |     0.000 |
|               ramloop[11].ram.r                                                 |     0.027 |
|                 prim_init.ram                                                   |     0.027 |
|               ramloop[12].ram.r                                                 |     0.000 |
|                 prim_init.ram                                                   |     0.000 |
|               ramloop[13].ram.r                                                 |     0.000 |
|                 prim_init.ram                                                   |     0.000 |
|               ramloop[14].ram.r                                                 |     0.000 |
|                 prim_init.ram                                                   |     0.000 |
|               ramloop[1].ram.r                                                  |     0.027 |
|                 prim_init.ram                                                   |     0.027 |
|               ramloop[2].ram.r                                                  |     0.027 |
|                 prim_init.ram                                                   |     0.027 |
|               ramloop[3].ram.r                                                  |     0.027 |
|                 prim_init.ram                                                   |     0.027 |
|               ramloop[4].ram.r                                                  |     0.000 |
|                 prim_init.ram                                                   |     0.000 |
|               ramloop[5].ram.r                                                  |     0.000 |
|                 prim_init.ram                                                   |     0.000 |
|               ramloop[6].ram.r                                                  |     0.000 |
|                 prim_init.ram                                                   |     0.000 |
|               ramloop[7].ram.r                                                  |     0.027 |
|                 prim_init.ram                                                   |     0.027 |
|               ramloop[8].ram.r                                                  |     0.000 |
|                 prim_init.ram                                                   |     0.000 |
|               ramloop[9].ram.r                                                  |     0.000 |
|                 prim_init.ram                                                   |     0.000 |
|   ioWrite                                                                       |     0.000 |
|   key_confirm                                                                   |     0.375 |
|   key_confirm_a                                                                 |     0.383 |
|   key_confirm_b                                                                 |     0.387 |
|   memOrio                                                                       |     0.000 |
|   nolabel_line25                                                                |     0.957 |
|     key                                                                         |     0.082 |
|     key1                                                                        |     0.397 |
|     tube                                                                        |     0.289 |
|       clock_f1                                                                  |     0.163 |
|   stage_controll                                                                |     0.954 |
|     rst_key                                                                     |     0.403 |
|     uart_key                                                                    |     0.386 |
|   uart                                                                          |     0.173 |
|     inst                                                                        |     0.173 |
|       upg_inst                                                                  |     0.173 |
|         axi_uart_inst                                                           |     0.084 |
|           U0                                                                    |     0.084 |
|             AXI_LITE_IPIF_I                                                     |     0.030 |
|               I_SLAVE_ATTACHMENT                                                |     0.030 |
|                 I_DECODER                                                       |     0.012 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|             UARTLITE_CORE_I                                                     |     0.054 |
|               BAUD_RATE_I                                                       |     0.033 |
|               UARTLITE_RX_I                                                     |     0.013 |
|                 DELAY_16_I                                                      |     0.005 |
|                 INPUT_DOUBLE_REGS3                                              |    <0.001 |
|                 SRL_FIFO_I                                                      |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                     DYNSHREG_F_I                                                |    <0.001 |
|               UARTLITE_TX_I                                                     |     0.008 |
|                 MID_START_BIT_SRL16_I                                           |     0.000 |
|                 SRL_FIFO_I                                                      |     0.002 |
|                   I_SRL_FIFO_RBU_F                                              |     0.002 |
|                     CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                     DYNSHREG_F_I                                                |     0.002 |
|   uart_clock                                                                    |     0.177 |
+---------------------------------------------------------------------------------+-----------+


