(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : UART_V10A.brd                                 )
(    Software Version : 16.6-2015S071                                 )
(    Date/Time        : Fri Aug 19 11:21:18 2016                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'E:/GitHub/48_CP2102/SCH/allegro'
Design Directory:            'E:/GitHub/48_CP2102/PCB'
Old design name:             'E:/GitHub/48_CP2102/PCB/UART_V10A.brd'
New design name:             'E:/GitHub/48_CP2102/PCB/UART_V10A.brd'

CmdLine: netrev -$ -i E:/GitHub/48_CP2102/SCH/allegro -y 1 -q netrev_constraint_report.xml E:/GitHub/48_CP2102/PCB/#Taaaaal03956.tmp

------ Preparing to read pst files ------

Starting to read E:/GitHub/48_CP2102/SCH/allegro/pstchip.dat 
   Finished reading E:/GitHub/48_CP2102/SCH/allegro/pstchip.dat (00:00:00.03)
Starting to read E:/GitHub/48_CP2102/SCH/allegro/pstxprt.dat 
   Finished reading E:/GitHub/48_CP2102/SCH/allegro/pstxprt.dat (00:00:00.00)
Starting to read E:/GitHub/48_CP2102/SCH/allegro/pstxnet.dat 
   Finished reading E:/GitHub/48_CP2102/SCH/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           D:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  E:/CadenceLib/System_Footprint/sys_pcb/ 
           E:/CadenceLib/allegro/ 
           E:/CadenceLib/pad/ 
           . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/SPB_16.6/share/local/pcb/symbols 
           D:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           D:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           G:/HUIYUAN COMMUNICATION/06微气象/wind(PCB已完成)/LIBRARY/ 
           E:/CadenceLib/LibraryBuilder/package/ 
           G:/HUIYUAN COMMUNICATION/02弧垂/CADENCE_PROJECT/Library/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           D:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           D:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           E:/CadenceLib/System_Footprint/sys_pad/ 
           E:/CadenceLib/pad/ 
           G:/HUIYUAN COMMUNICATION/02弧垂/CADENCE_PROJECT/Library/ 
           C:/Users/HUIYUANLZJ/Desktop/wind(PCB已完成)/LIBRARY/ 


------ Summary Statistics ------


netrev run on Aug 19 11:21:18 2016
   DESIGN NAME : 'UART_V10A'
   PACKAGING ON Feb 15 2016 19:53:59

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:30
elapsed time  0:00:01

