# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.ddr_phy_1x32 
# Start time: 19:32:54 on Apr 24,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../rtl/ibex/ibex_controller.sv(91): (vopt-13314) Defaulting port 'irqs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/ibex/ibex_id_stage.sv(92): (vopt-13314) Defaulting port 'imd_val_d_ex_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/ibex/ibex_id_stage.sv(144): (vopt-13314) Defaulting port 'irqs_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/ibex/ibex_alu.sv(40): (vopt-13314) Defaulting port 'imd_val_q_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/ibex/ibex_multdiv_slow.sv(51): (vopt-13314) Defaulting port 'imd_val_q_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../rtl/ibex/ibex_ex_block.sv(62): (vopt-13314) Defaulting port 'imd_val_q_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading sv_std.std
# Loading work.ddr_global_pkg(fast)
# Loading work.ddr_dfich_csr_sv_unit(fast)
# Loading work.ddr_dfich_ahb_csr_sv_unit(fast)
# Loading work.ddr_dfi_csr_sv_unit(fast)
# Loading work.ddr_dfi_ahb_csr_sv_unit(fast)
# Loading work.wav_ahb_pkg(fast)
# Loading work.ddr_dfi_sv_unit(fast)
# Loading work.ibex_pkg(fast)
# Loading work.wav_mcu_pkg(fast)
# Loading work.wav_mcu_ibex_sv_unit(fast)
# Loading work.ddr_snoop_sv_unit(fast)
# Loading work.ddr_ctrl_csr_sv_unit(fast)
# Loading work.ddr_ctrl_ahb_csr_sv_unit(fast)
# Loading work.ddr_ctrl_plane_sv_unit(fast)
# Loading work.ddr_fsw_csr_sv_unit(fast)
# Loading work.ddr_fsw_ahb_csr_sv_unit(fast)
# Loading work.ddr_cmn_csr_sv_unit(fast)
# Loading work.ddr_cmn_ahb_csr_sv_unit(fast)
# Loading work.ddr_custom_lib_sv_unit(fast)
# Loading work.ddr_cmn_wrapper_sv_unit(fast)
# Loading work.ddr_cmn_sv_unit(fast)
# Loading work.ddr_component_lib_sv_unit(fast)
# Loading work.ddr_fifo_sv_unit(fast)
# Loading work.wav_ahb_sv_unit(fast)
# Loading work.ddr_ahb_sv_unit(fast)
# Loading work.ddr_phy_sv_unit(fast)
# Loading work.ddr_stdcell_lib_sv_unit(fast)
# Loading work.ddr_phy_1x32_sv_unit(fast)
# Loading work.ddr_phy_1x32(fast)
# Loading work.wphy_lp4x5_cmn_cdm(fast)
# Loading work.ddr_dfi_dp_dq(fast)
# Loading work.ddr_cke_drvr_lpbk_wrapper_sv_unit(fast)
# Loading work.ddr_dqs_drvr_lpbk_wrapper_sv_unit(fast)
# Loading work.ddr_2to1_wrapper_sv_unit(fast)
# Loading work.ddr_prog_dly_se_wrapper_sv_unit(fast)
# Loading work.ddr_clkmux_3to1_diff_wrapper_sv_unit(fast)
# Loading work.ddr_pi_match_wrapper_sv_unit(fast)
# Loading work.ddr_pi_wrapper_sv_unit(fast)
# Loading work.ddr_tx_sv_unit(fast)
# Loading work.ddr_rx_sv_unit(fast)
# Loading work.ddr_ca_csr_sv_unit(fast)
# Loading work.ddr_ca_ahb_csr_sv_unit(fast)
# Loading work.ddr_ca_csr_wrapper_sv_unit(fast)
# Loading work.ddr_dp_sv_unit(fast)
# Loading work.ddr_phy_ch(fast)
# Loading work.ddr_dqs_rcvr_no_esd_wrapper_sv_unit(fast)
# Loading work.ddr_dq_csr_sv_unit(fast)
# Loading work.ddr_dq_ahb_csr_sv_unit(fast)
# Loading work.ddr_dq_csr_wrapper_sv_unit(fast)
# Loading work.ddr_phy_dq(fast)
# Loading work.ddr_dq_drvr_lpbk_wrapper_sv_unit(fast)
# Loading work.ddr_dp_txrx(fast__3)
# Loading work.ddr_dp_txrx(fast__6)
run 10us
add wave -position end  sim:/ddr_phy_1x32/i_phy_rst
add wave -position end  sim:/ddr_phy_1x32/i_dfi_clk_on
add wave -position end  sim:/ddr_phy_1x32/o_dfi_clk
add wave -position end  sim:/ddr_phy_1x32/i_ana_refclk
add wave -position end  sim:/ddr_phy_1x32/i_refclk
add wave -position end  sim:/ddr_phy_1x32/o_refclk_on
add wave -position end  sim:/ddr_phy_1x32/i_refclk_alt
add wave -position end  sim:/ddr_phy_1x32/i_irq
add wave -position end  sim:/ddr_phy_1x32/o_irq
add wave -position end  sim:/ddr_phy_1x32/i_gpb
add wave -position end  sim:/ddr_phy_1x32/o_gpb
add wave -position end  sim:/ddr_phy_1x32/i_scan_mode
add wave -position end  sim:/ddr_phy_1x32/i_scan_clk
add wave -position end  sim:/ddr_phy_1x32/i_scan_en
add wave -position end  sim:/ddr_phy_1x32/i_scan_freq_en
add wave -position end  sim:/ddr_phy_1x32/i_scan_cgc_ctrl
add wave -position end  sim:/ddr_phy_1x32/i_scan_rst_ctrl
add wave -position end  sim:/ddr_phy_1x32/i_scan_set_ctrl
add wave -position end  sim:/ddr_phy_1x32/i_scan
add wave -position end  sim:/ddr_phy_1x32/o_scan
add wave -position end  sim:/ddr_phy_1x32/i_freeze_n
add wave -position end  sim:/ddr_phy_1x32/i_hiz_n
add wave -position end  sim:/ddr_phy_1x32/i_iddq_mode
add wave -position end  sim:/ddr_phy_1x32/o_dtst
add wave -position end  sim:/ddr_phy_1x32/i_jtag_tck
add wave -position end  sim:/ddr_phy_1x32/i_jtag_trst_n
add wave -position end  sim:/ddr_phy_1x32/i_jtag_tms
add wave -position end  sim:/ddr_phy_1x32/i_jtag_tdi
add wave -position end  sim:/ddr_phy_1x32/o_jtag_tdo
add wave -position end  sim:/ddr_phy_1x32/i_ahb_clk
add wave -position end  sim:/ddr_phy_1x32/o_ahb_clk_on
add wave -position end  sim:/ddr_phy_1x32/i_ahb_rst
add wave -position end  sim:/ddr_phy_1x32/i_ahb_csr_rst
add wave -position end  sim:/ddr_phy_1x32/i_ahb_haddr
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hwrite
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hsel
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hwdata
add wave -position end  sim:/ddr_phy_1x32/i_ahb_htrans
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hsize
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hburst
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hreadyin
add wave -position end  sim:/ddr_phy_1x32/o_ahb_hready
add wave -position end  sim:/ddr_phy_1x32/o_ahb_hrdata
add wave -position end  sim:/ddr_phy_1x32/o_ahb_hresp
add wave -position end  sim:/ddr_phy_1x32/o_ahb_haddr
add wave -position end  sim:/ddr_phy_1x32/o_ahb_hwrite
add wave -position end  sim:/ddr_phy_1x32/o_ahb_hwdata
add wave -position end  sim:/ddr_phy_1x32/o_ahb_htrans
add wave -position end  sim:/ddr_phy_1x32/o_ahb_hsize
add wave -position end  sim:/ddr_phy_1x32/o_ahb_hburst
add wave -position end  sim:/ddr_phy_1x32/o_ahb_hbusreq
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hgrant
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hready
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hrdata
add wave -position end  sim:/ddr_phy_1x32/i_ahb_hresp
add wave -position end  sim:/ddr_phy_1x32/o_dfi_ctrlupd_ack
add wave -position end  sim:/ddr_phy_1x32/i_dfi_ctrlupd_req
add wave -position end  sim:/ddr_phy_1x32/i_dfi_phyupd_ack
add wave -position end  sim:/ddr_phy_1x32/o_dfi_phyupd_req
add wave -position end  sim:/ddr_phy_1x32/o_dfi_phyupd_type
add wave -position end  sim:/ddr_phy_1x32/i_dfi_freq_fsp
add wave -position end  sim:/ddr_phy_1x32/i_dfi_freq_ratio
add wave -position end  sim:/ddr_phy_1x32/i_dfi_frequency
add wave -position end  sim:/ddr_phy_1x32/o_dfi_init_complete
add wave -position end  sim:/ddr_phy_1x32/i_dfi_init_start
add wave -position end  sim:/ddr_phy_1x32/i_dfi_phymstr_ack
add wave -position end  sim:/ddr_phy_1x32/o_dfi_phymstr_cs_state
add wave -position end  sim:/ddr_phy_1x32/o_dfi_phymstr_req
add wave -position end  sim:/ddr_phy_1x32/o_dfi_phymstr_state_sel
add wave -position end  sim:/ddr_phy_1x32/o_dfi_phymstr_type
add wave -position end  sim:/ddr_phy_1x32/o_dfi_lp_ctrl_ack
add wave -position end  sim:/ddr_phy_1x32/i_dfi_lp_ctrl_req
add wave -position end  sim:/ddr_phy_1x32/i_dfi_lp_ctrl_wakeup
add wave -position end  sim:/ddr_phy_1x32/o_dfi_lp_data_ack
add wave -position end  sim:/ddr_phy_1x32/i_dfi_lp_data_req
add wave -position end  sim:/ddr_phy_1x32/i_dfi_lp_data_wakeup
add wave -position end  sim:/ddr_phy_1x32/i_dfi_reset_n_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_reset_n_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_reset_n_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_reset_n_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_address_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_address_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_address_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_address_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_cke_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_cke_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_cke_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_cke_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_cs_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_cs_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_cs_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_cs_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_dram_clk_disable_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_dram_clk_disable_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_dram_clk_disable_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_dram_clk_disable_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_parity_in_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_parity_in_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_parity_in_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_parity_in_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_cs_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_cs_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_cs_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_cs_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_mask_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_mask_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_mask_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_mask_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_en_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_en_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_en_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wrdata_en_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_cs_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_cs_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_cs_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_cs_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_en_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_en_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_en_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_en_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_toggle_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_toggle_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_toggle_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_wck_toggle_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_rddata_cs_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_rddata_cs_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_rddata_cs_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_rddata_cs_p3
add wave -position end  sim:/ddr_phy_1x32/i_dfi_rddata_en_p0
add wave -position end  sim:/ddr_phy_1x32/i_dfi_rddata_en_p1
add wave -position end  sim:/ddr_phy_1x32/i_dfi_rddata_en_p2
add wave -position end  sim:/ddr_phy_1x32/i_dfi_rddata_en_p3
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_dbi_w0
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_dbi_w1
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_dbi_w2
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_dbi_w3
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_w0
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_w1
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_w2
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_w3
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_valid_w0
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_valid_w1
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_valid_w2
add wave -position end  sim:/ddr_phy_1x32/o_dfi_rddata_valid_w3
add wave -position end  sim:/ddr_phy_1x32/pad_ddr_rext
add wave -position end  sim:/ddr_phy_1x32/pad_ddr_test
add wave -position end  sim:/ddr_phy_1x32/pad_ddr_reset_n
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_ca0
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_ca1
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_ca2
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_ca3
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_ca4
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_ca5
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_ca6
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_cs0
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_cs1
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_cke0
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_cke1
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_ck_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_ca_ck_t
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dbim
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dq0
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dq1
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dq2
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dq3
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dq4
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dq5
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dq6
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dq7
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_wck_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_wck_t
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dqs_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq0_dqs_t
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dbim
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dq0
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dq1
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dq2
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dq3
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dq4
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dq5
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dq6
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dq7
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_wck_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_wck_t
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dqs_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch0_ddr_dq1_dqs_t
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_ca0
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_ca1
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_ca2
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_ca3
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_ca4
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_ca5
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_ca6
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_cs0
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_cs1
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_cke0
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_cke1
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_ck_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_ca_ck_t
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dbim
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dq0
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dq1
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dq2
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dq3
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dq4
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dq5
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dq6
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dq7
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_wck_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_wck_t
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dqs_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq0_dqs_t
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dbim
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dq0
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dq1
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dq2
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dq3
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dq4
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dq5
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dq6
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dq7
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_wck_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_wck_t
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dqs_c
add wave -position end  sim:/ddr_phy_1x32/pad_ch1_ddr_dq1_dqs_t
add wave -position end  sim:/ddr_phy_1x32/o_debug
force -freeze sim:/ddr_phy_1x32/i_dfi_clk_on 1 0, 0 {500 fs} -r 1000
force -freeze sim:/ddr_phy_1x32/i_ana_refclk 1 0, 0 {500 fs} -r 1000
force -freeze sim:/ddr_phy_1x32/i_refclk_alt 1 0, 0 {500 fs} -r 1000
force -freeze sim:/ddr_phy_1x32/i_ahb_clk 1 0, 0 {500 fs} -r 1000
run 10us
force -freeze sim:/ddr_phy_1x32/i_phy_rst 1'h1 0 -cancel 2000
run 1us
force -freeze sim:/ddr_phy_1x32/i_phy_rst 1'h1 0
run 100ns
force -freeze sim:/ddr_phy_1x32/i_phy_rst 1'h0 0
run 100ns
force -freeze sim:/ddr_phy_1x32/i_phy_rst 1'h1 0
run 100ns
# End time: 19:49:16 on Apr 24,2022, Elapsed time: 0:16:22
# Errors: 0, Warnings: 6
