Here’s a minimal, synthesizable Verilog implementation of the sign‑extension circuit.  
The replication operator `{N{expr}}` is used to repeat the sign bit (`in[7]`) 24 times and then concatenate the original 8‑bit value.  

```verilog
`timescale 1ns / 1ps

module TopModule (
    input  wire [7:0]  in,   // 8‑bit signed input
    output wire [31:0] out   // 32‑bit sign‑extended output
);

    // Sign‑extend: replicate the MSB 24 times and append the 8‑bit value.
    assign out = {24{in[7]}, in};

endmodule
```

**Explanation**

* `in[7]` is the most‑significant bit (sign bit) of the 8‑bit input.  
* `{24{in[7]}}` creates a 24‑bit vector where every bit is equal to `in[7]`.  
* Concatenation `{24{in[7]}, in}` produces a 32‑bit vector with the 24‑bit sign extension followed by the original 8‑bit data.  

This combinational logic automatically handles both positive and negative numbers represented in two’s‑complement format.