Vivado Simulator v2024.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/nfox/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'reg_dest' [/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sim_1/new/testbench.sv:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mem_reg' [/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sim_1/new/testbench.sv:96]
WARNING: [VRFC 10-5021] port 'clock' is not connected on this instance [/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sim_1/new/testbench.sv:89]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
