---
title: "ch02-well"
layout: default-foundation-20210515
date: 2025-08-13
tags: [ch02-well]
---

- Chapter 2 The Well  
  - The Substrate (The Unprocessed Wafer)  
  - A Parasitic Diode  
  - Using the N-well as a Resistor  
  - 2.1 Patterning  
    - Oxide Growth and Consumption of Silicon  
    - Photoresist Application and Masking  
    - N-well Formation Process  
  - 2.2 Laying Out the N-well  
    - Layout Scaling and GDS/CIF Files  
    - 2.2.1 Design Rules for the N-well  
  - 2.3 Resistance Calculation  
    - Sheet Resistance and Resistance of Rectangular Blocks  
    - Layout of Corners in Resistors  
    - 2.3.1 The N-well Resistor Cross-Section  
  - 2.4 The N-well/Substrate Diode  
    - 2.4.1 A Brief Introduction to PN Junction Physics  
      - Carrier Concentrations  
      - Fermi Energy Level  
    - 2.4.2 Depletion Layer Capacitance  
    - 2.4.3 Storage or Diffusion Capacitance  
    - 2.4.4 SPICE Modeling  
  - 2.5 The RC Delay through an N-well  
    - RC Circuit Review  
    - Distributed RC Delay  
    - Distributed RC Rise Time  
  - 2.6 Twin Well Processes  
    - n-well Process vs. p-well Process  
    - Twin-well and Triple-well Processes  
    - Design Rules for the Well  
  - SEM Views of Wells  
  - Additional Reading  
  - Problems  
    - Problem 2.1 to 2.15
