#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec  9 09:10:08 2024
# Process ID: 6914
# Current directory: /home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_TAR_0_1_synth_1
# Command line: vivado -log adc_dma_bd_TAR_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_dma_bd_TAR_0_1.tcl
# Log file: /home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_TAR_0_1_synth_1/adc_dma_bd_TAR_0_1.vds
# Journal file: /home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_TAR_0_1_synth_1/vivado.jou
# Running On: sebasHAL, OS: Linux, CPU Frequency: 2400.000 MHz, CPU Physical cores: 2, Host memory: 3883 MB
#-----------------------------------------------------------
source adc_dma_bd_TAR_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.363 ; gain = 67.023 ; free physical = 122 ; free virtual = 1598
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sebas/Escritorio/proyecto/workspace/axi_stream_test/ip_repo/generator_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adc_dma_bd_TAR_0_1
Command: synth_design -top adc_dma_bd_TAR_0_1 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7017
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:06:15 . Memory (MB): peak = 2065.414 ; gain = 376.801 ; free physical = 106 ; free virtual = 1895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adc_dma_bd_TAR_0_1' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ip/adc_dma_bd_TAR_0_1/synth/adc_dma_bd_TAR_0_1.vhd:99]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter ADC_SAMPLE_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'TAR_v1_0' declared at '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0.vhd:5' bound to instance 'U0' of component 'TAR_v1_0' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ip/adc_dma_bd_TAR_0_1/synth/adc_dma_bd_TAR_0_1.vhd:201]
INFO: [Synth 8-638] synthesizing module 'TAR_v1_0' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0.vhd:72]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TAR_v1_0_S00_AXI' declared at '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0_S00_AXI.vhd:5' bound to instance 'TAR_v1_0_S00_AXI_inst' of component 'TAR_v1_0_S00_AXI' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'TAR_v1_0_S00_AXI' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-226] default block is never used [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0_S00_AXI.vhd:227]
INFO: [Synth 8-226] default block is never used [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0_S00_AXI.vhd:357]
INFO: [Synth 8-256] done synthesizing module 'TAR_v1_0_S00_AXI' (0#1) [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0_S00_AXI.vhd:89]
	Parameter IADC_SAMPLE_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'master_test' declared at '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/master_test.vhd:27' bound to instance 'master_test_inst' of component 'master_test' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0.vhd:193]
INFO: [Synth 8-638] synthesizing module 'master_test' [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/master_test.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'master_test' (0#1) [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/master_test.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'TAR_v1_0' (0#1) [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/TAR_v1_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'adc_dma_bd_TAR_0_1' (0#1) [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ip/adc_dma_bd_TAR_0_1/synth/adc_dma_bd_TAR_0_1.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element tlast_reg_reg was removed.  [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/master_test.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element INTR_reg was removed.  [/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/58c5/hdl/master_test.vhd:70]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port SysClk in module TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IRst_n in module TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[1] in module TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[0] in module TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[1] in module TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[0] in module TAR_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:06:18 . Memory (MB): peak = 2138.320 ; gain = 449.707 ; free physical = 115 ; free virtual = 1702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:06:19 . Memory (MB): peak = 2156.133 ; gain = 467.520 ; free physical = 110 ; free virtual = 1698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:06:19 . Memory (MB): peak = 2156.133 ; gain = 467.520 ; free physical = 110 ; free virtual = 1698
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2156.133 ; gain = 0.000 ; free physical = 119 ; free virtual = 1695
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.867 ; gain = 0.000 ; free physical = 120 ; free virtual = 1670
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2267.867 ; gain = 0.000 ; free physical = 114 ; free virtual = 1669
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:06:29 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 115 ; free virtual = 1654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:06:29 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 115 ; free virtual = 1654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:06:29 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 115 ; free virtual = 1654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:06:29 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 113 ; free virtual = 1654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               14 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design adc_dma_bd_TAR_0_1 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design adc_dma_bd_TAR_0_1 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design adc_dma_bd_TAR_0_1 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design adc_dma_bd_TAR_0_1 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port SysClk in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IRst_n in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[1] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[0] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[1] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[0] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module adc_dma_bd_TAR_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:06:31 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 119 ; free virtual = 1643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:06:38 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 129 ; free virtual = 1583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:06:38 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 129 ; free virtual = 1583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:06:38 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 129 ; free virtual = 1584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:06:43 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 114 ; free virtual = 1473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:06:43 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 114 ; free virtual = 1473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:06:43 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 114 ; free virtual = 1473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:06:43 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 114 ; free virtual = 1473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:06:43 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 114 ; free virtual = 1473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:06:43 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 114 ; free virtual = 1473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |    33|
|3     |LUT2   |     3|
|4     |LUT3   |     2|
|5     |LUT4   |    24|
|6     |LUT5   |     1|
|7     |LUT6   |    46|
|8     |FDRE   |   257|
|9     |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:06:43 . Memory (MB): peak = 2267.867 ; gain = 579.254 ; free physical = 114 ; free virtual = 1472
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:06:39 . Memory (MB): peak = 2267.867 ; gain = 467.520 ; free physical = 112 ; free virtual = 1469
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:06:43 . Memory (MB): peak = 2267.875 ; gain = 579.254 ; free physical = 112 ; free virtual = 1469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.875 ; gain = 0.000 ; free physical = 110 ; free virtual = 1480
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.875 ; gain = 0.000 ; free physical = 333 ; free virtual = 1722
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d7222b26
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:06:51 . Memory (MB): peak = 2267.875 ; gain = 921.824 ; free physical = 330 ; free virtual = 1728
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1443.979; main = 1141.201; forked = 310.692
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3246.664; main = 2267.871; forked = 978.793
INFO: [Common 17-1381] The checkpoint '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_TAR_0_1_synth_1/adc_dma_bd_TAR_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP adc_dma_bd_TAR_0_1, cache-ID = b8ee6675b1ce148a
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sebas/Escritorio/proyecto/workspace/adc_dma_test/adc_dma_test.runs/adc_dma_bd_TAR_0_1_synth_1/adc_dma_bd_TAR_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adc_dma_bd_TAR_0_1_utilization_synth.rpt -pb adc_dma_bd_TAR_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 09:17:24 2024...
