// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.3
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module icmp_server_check_icmp_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        validFifo_V_din,
        validFifo_V_full_n,
        validFifo_V_write,
        checksumStreams_V_V_0_din,
        checksumStreams_V_V_0_full_n,
        checksumStreams_V_V_0_write,
        dataIn_V_data_V_dout,
        dataIn_V_data_V_empty_n,
        dataIn_V_data_V_read,
        dataIn_V_keep_V_dout,
        dataIn_V_keep_V_empty_n,
        dataIn_V_keep_V_read,
        dataIn_V_last_V_dout,
        dataIn_V_last_V_empty_n,
        dataIn_V_last_V_read,
        packageBuffer1_V_din,
        packageBuffer1_V_full_n,
        packageBuffer1_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b0;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_2 = 16'b10;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv17_1FFFF = 17'b11111111111111111;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_8 = 8'b1000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv17_1FFF8 = 17'b11111111111111000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [0:0] validFifo_V_din;
input   validFifo_V_full_n;
output   validFifo_V_write;
output  [15:0] checksumStreams_V_V_0_din;
input   checksumStreams_V_V_0_full_n;
output   checksumStreams_V_V_0_write;
input  [63:0] dataIn_V_data_V_dout;
input   dataIn_V_data_V_empty_n;
output   dataIn_V_data_V_read;
input  [7:0] dataIn_V_keep_V_dout;
input   dataIn_V_keep_V_empty_n;
output   dataIn_V_keep_V_read;
input  [0:0] dataIn_V_last_V_dout;
input   dataIn_V_last_V_empty_n;
output   dataIn_V_last_V_read;
output  [72:0] packageBuffer1_V_din;
input   packageBuffer1_V_full_n;
output   packageBuffer1_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[0:0] validFifo_V_din;
reg validFifo_V_write;
reg checksumStreams_V_V_0_write;
reg[72:0] packageBuffer1_V_din;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "auto" *) reg   [0:0] ap_CS_fsm = 1'b0;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire    dataIn_V_data_V0_status;
wire   [0:0] tmp_nbreadreq_fu_198_p5;
reg    ap_sig_bdd_45;
wire    packageBuffer1_V1_status;
reg   [0:0] cics_writeLastOne_load_reg_1413;
reg   [0:0] cics_computeCs_load_reg_1417;
reg   [0:0] tmp_reg_1421;
reg   [15:0] t_V_reg_1445;
reg   [2:0] tmp_1_cast_reg_1481;
reg   [0:0] or_cond1_reg_1485;
reg    ap_sig_bdd_108;
reg   [0:0] cics_writeLastOne = 1'b0;
reg   [63:0] cics_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] cics_prevWord_keep_V = 8'b00000000;
reg   [0:0] cics_prevWord_last_V = 1'b0;
reg   [0:0] cics_computeCs = 1'b0;
reg   [15:0] cics_sums_V_2 = 16'b0000000000000000;
reg   [16:0] cics_sums_V_0 = 17'b00000000000000000;
reg   [15:0] cics_sums_V_3 = 16'b0000000000000000;
reg   [15:0] cics_sums_V_1 = 16'b0000000000000000;
reg   [16:0] icmpChecksum_V = 17'b00000000000000000;
reg   [7:0] icmpType_V = 8'b00000000;
reg   [7:0] icmpCode_V = 8'b00000000;
reg   [1:0] cics_state_V = 2'b00;
reg   [15:0] cics_wordCount_V = 16'b0000000000000000;
reg   [63:0] tmp_data_V_10_reg_1425;
reg   [7:0] tmp_keep_V_10_reg_1435;
wire   [0:0] tmp_last_V_10_fu_386_p1;
reg   [0:0] tmp_last_V_10_reg_1440;
wire   [15:0] t_V_load_fu_390_p1;
wire   [0:0] tmp_4_fu_526_p2;
wire   [0:0] tmp_58_fu_532_p1;
wire   [0:0] tmp_17_1_fu_664_p2;
wire   [0:0] tmp_68_fu_670_p3;
wire   [0:0] tmp_17_2_fu_790_p2;
wire   [0:0] tmp_77_fu_796_p3;
wire   [0:0] tmp_17_3_fu_906_p2;
wire   [0:0] tmp_86_fu_912_p3;
wire   [2:0] tmp_1_cast_fu_1041_p1;
wire   [0:0] or_cond1_fu_1073_p2;
wire   [15:0] ap_reg_phiprechg_cics_wordCount_V_new_reg_249pp0_it0;
reg   [15:0] cics_wordCount_V_new_phi_fu_252_p4;
wire   [15:0] tmp_18_fu_1012_p2;
wire   [63:0] p_Result_7_fu_1303_p5;
reg   [63:0] ap_reg_phiprechg_tmp_17_reg_259pp0_it1;
reg   [63:0] tmp_17_phi_fu_262_p8;
wire   [63:0] ap_reg_phiprechg_tmp_17_reg_259pp0_it0;
reg    dataIn_V_data_V0_update;
reg    packageBuffer1_V1_update;
wire   [72:0] tmp_229_fu_1272_p4;
wire   [72:0] tmp_122_fu_1315_p4;
wire   [72:0] tmp_337_fu_1328_p4;
wire   [72:0] tmp15_fu_1400_p4;
wire   [15:0] tmp_48_fu_440_p2;
wire   [15:0] tmp_81_fu_838_p2;
wire   [15:0] tmp_76_fu_884_p2;
wire   [16:0] p_9_cast_fu_580_p1;
wire   [16:0] p_8_cast_fu_644_p1;
wire   [16:0] p_5_fu_1085_p2;
wire   [16:0] p_3_cast_fu_1125_p1;
wire   [16:0] p_cast_fu_1163_p1;
wire   [15:0] tmp_52_fu_486_p2;
wire   [15:0] tmp_90_fu_954_p2;
wire   [15:0] tmp_85_fu_1000_p2;
wire   [15:0] tmp_72_fu_712_p2;
wire   [15:0] tmp_67_fu_768_p2;
wire   [15:0] tmp_31_fu_1195_p2;
wire   [16:0] p_Result_s_fu_1258_p3;
wire   [16:0] grp_fu_318_p2;
wire   [16:0] p_4_cast_fu_1390_p1;
wire   [7:0] grp_fu_273_p4;
wire   [7:0] grp_fu_282_p4;
wire   [1:0] tmp_13_fu_1207_p2;
wire   [15:0] p_Result_9_fu_406_p3;
wire   [16:0] extLd3_fu_341_p1;
wire   [16:0] tmp_5_fu_414_p1;
wire   [16:0] tmp_8_fu_418_p2;
wire   [0:0] tmp_45_fu_424_p3;
wire   [15:0] tmp_46_fu_432_p1;
wire   [15:0] tmp_47_fu_436_p1;
wire   [7:0] grp_fu_300_p4;
wire   [7:0] grp_fu_291_p4;
wire   [15:0] p_Result_42_1_fu_452_p3;
wire   [16:0] extLd6_fu_353_p1;
wire   [16:0] tmp_19_1_fu_460_p1;
wire   [16:0] tmp_20_1_fu_464_p2;
wire   [0:0] tmp_49_fu_470_p3;
wire   [15:0] tmp_50_fu_478_p1;
wire   [15:0] tmp_51_fu_482_p1;
wire   [1:0] tmp_42_fu_522_p1;
wire   [7:0] tmp_59_fu_536_p1;
wire   [15:0] p_Result_2_fu_540_p3;
wire   [16:0] tmp_14_fu_548_p1;
wire   [16:0] tmp_15_fu_552_p2;
wire   [0:0] tmp_60_fu_558_p3;
wire   [15:0] tmp_61_fu_566_p1;
wire   [15:0] tmp_62_fu_570_p1;
wire   [15:0] tmp_63_fu_574_p2;
wire   [7:0] tmp_53_fu_600_p1;
wire   [7:0] p_Result_s_181_fu_590_p4;
wire   [15:0] p_Result_1_fu_604_p3;
wire   [16:0] tmp_11_fu_612_p1;
wire   [16:0] tmp_12_fu_616_p2;
wire   [0:0] tmp_54_fu_622_p3;
wire   [15:0] tmp_55_fu_630_p1;
wire   [15:0] tmp_56_fu_634_p1;
wire   [15:0] tmp_57_fu_638_p2;
wire   [1:0] p_Result_46_1_fu_654_p4;
wire   [7:0] grp_fu_309_p4;
wire   [15:0] p_Result_53_1_fu_678_p3;
wire   [16:0] extLd_fu_361_p1;
wire   [16:0] tmp_33_1_fu_686_p1;
wire   [16:0] tmp_34_1_fu_690_p2;
wire   [0:0] tmp_69_fu_696_p3;
wire   [15:0] tmp_70_fu_704_p1;
wire   [15:0] tmp_71_fu_708_p1;
wire   [7:0] p_Result_47_1_fu_724_p4;
wire   [15:0] p_Result_50_1_fu_734_p3;
wire   [16:0] tmp_27_1_fu_742_p1;
wire   [16:0] tmp_28_1_fu_746_p2;
wire   [0:0] tmp_64_fu_752_p3;
wire   [15:0] tmp_65_fu_760_p1;
wire   [15:0] tmp_66_fu_764_p1;
wire   [1:0] p_Result_46_2_fu_780_p4;
wire   [15:0] p_Result_53_2_fu_804_p3;
wire   [16:0] tmp_33_2_fu_812_p1;
wire   [16:0] tmp_34_2_fu_816_p2;
wire   [0:0] tmp_78_fu_822_p3;
wire   [15:0] tmp_79_fu_830_p1;
wire   [15:0] tmp_80_fu_834_p1;
wire   [15:0] p_Result_50_2_fu_850_p3;
wire   [16:0] tmp_27_2_fu_858_p1;
wire   [16:0] tmp_28_2_fu_862_p2;
wire   [0:0] tmp_73_fu_868_p3;
wire   [15:0] tmp_74_fu_876_p1;
wire   [15:0] tmp_75_fu_880_p1;
wire   [1:0] p_Result_46_3_fu_896_p4;
wire   [15:0] p_Result_53_3_fu_920_p3;
wire   [16:0] tmp_33_3_fu_928_p1;
wire   [16:0] tmp_34_3_fu_932_p2;
wire   [0:0] tmp_87_fu_938_p3;
wire   [15:0] tmp_88_fu_946_p1;
wire   [15:0] tmp_89_fu_950_p1;
wire   [15:0] p_Result_50_3_fu_966_p3;
wire   [16:0] tmp_27_3_fu_974_p1;
wire   [16:0] tmp_28_3_fu_978_p2;
wire   [0:0] tmp_82_fu_984_p3;
wire   [15:0] tmp_83_fu_992_p1;
wire   [15:0] tmp_84_fu_996_p1;
wire   [15:0] tmp_40_fu_1045_p1;
wire   [0:0] tmp_1_fu_1055_p2;
wire   [0:0] tmp_s_fu_1061_p2;
wire   [0:0] tmp1_fu_1067_p2;
wire   [0:0] tmp_7_fu_1049_p2;
wire   [16:0] tmp_9_fu_1097_p2;
wire   [0:0] tmp_32_fu_1103_p3;
wire   [15:0] tmp_33_fu_1111_p1;
wire   [15:0] tmp_34_fu_1115_p1;
wire   [15:0] tmp_35_fu_1119_p2;
wire   [16:0] tmp_3_fu_1135_p2;
wire   [0:0] tmp_16_fu_1141_p3;
wire   [15:0] tmp_20_fu_1149_p1;
wire   [15:0] tmp_26_fu_1153_p1;
wire   [15:0] tmp_27_fu_1157_p2;
wire   [16:0] tmp_6_fu_1173_p2;
wire   [0:0] tmp_28_fu_1179_p3;
wire   [15:0] tmp_29_fu_1187_p1;
wire   [15:0] tmp_30_fu_1191_p1;
wire   [15:0] p_Result_5_fu_1249_p4;
wire   [31:0] tmp_44_fu_1246_p1;
wire   [31:0] tmp_43_fu_1242_p1;
wire   [31:0] p_Result_6_fu_1285_p4;
wire   [39:0] tmp_10_fu_1295_p3;
wire   [16:0] tmp_2_fu_1362_p2;
wire   [0:0] tmp_36_fu_1368_p3;
wire   [15:0] tmp_37_fu_1376_p1;
wire   [15:0] tmp_38_fu_1380_p1;
wire   [15:0] tmp_39_fu_1384_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_952;
reg    ap_sig_bdd_954;
reg    ap_sig_bdd_950;
reg    ap_sig_bdd_957;
reg    ap_sig_bdd_963;
reg    ap_sig_bdd_965;
reg    ap_sig_bdd_967;
reg    ap_sig_bdd_969;
reg    ap_sig_bdd_971;
reg    ap_sig_bdd_974;
reg    ap_sig_bdd_976;
reg    ap_sig_bdd_982;
reg    ap_sig_bdd_984;
reg    ap_sig_bdd_241;
reg    ap_sig_bdd_988;
reg    ap_sig_bdd_990;
reg    ap_sig_bdd_374;
reg    ap_sig_bdd_214;
reg    ap_sig_bdd_115;
reg    ap_sig_bdd_999;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv16_1 == t_V_load_fu_390_p1)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv16_0 == t_V_load_fu_390_p1)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv16_2 == t_V_load_fu_390_p1) & ~(ap_const_lv16_1 == t_V_load_fu_390_p1) & ~(ap_const_lv16_0 == t_V_load_fu_390_p1)))) begin
        ap_reg_phiprechg_tmp_17_reg_259pp0_it1 <= dataIn_V_data_V_dout;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_reg_phiprechg_tmp_17_reg_259pp0_it1 <= ap_reg_phiprechg_tmp_17_reg_259pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_950) begin
        if (ap_sig_bdd_954) begin
            cics_computeCs <= ap_const_lv1_0;
        end else if (ap_sig_bdd_952) begin
            cics_computeCs <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_950) begin
        if (ap_sig_bdd_971) begin
            cics_sums_V_0 <= p_cast_fu_1163_p1;
        end else if (ap_sig_bdd_969) begin
            cics_sums_V_0 <= p_3_cast_fu_1125_p1;
        end else if (ap_sig_bdd_967) begin
            cics_sums_V_0 <= p_5_fu_1085_p2;
        end else if (ap_sig_bdd_965) begin
            cics_sums_V_0 <= p_8_cast_fu_644_p1;
        end else if (ap_sig_bdd_963) begin
            cics_sums_V_0 <= p_9_cast_fu_580_p1;
        end else if (ap_sig_bdd_957) begin
            cics_sums_V_0 <= ap_const_lv17_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_950) begin
        if (ap_sig_bdd_971) begin
            cics_sums_V_1 <= tmp_31_fu_1195_p2;
        end else if (ap_sig_bdd_976) begin
            cics_sums_V_1 <= tmp_67_fu_768_p2;
        end else if (ap_sig_bdd_974) begin
            cics_sums_V_1 <= tmp_72_fu_712_p2;
        end else if (ap_sig_bdd_957) begin
            cics_sums_V_1 <= ap_const_lv16_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_241) begin
        if (ap_sig_bdd_984) begin
            cics_sums_V_2 <= tmp_76_fu_884_p2;
        end else if (ap_sig_bdd_982) begin
            cics_sums_V_2 <= tmp_81_fu_838_p2;
        end else if ((ap_const_lv16_0 == t_V_load_fu_390_p1)) begin
            cics_sums_V_2 <= ap_const_lv16_0;
        end else if ((ap_const_lv16_2 == t_V_load_fu_390_p1)) begin
            cics_sums_V_2 <= tmp_48_fu_440_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_241) begin
        if (ap_sig_bdd_990) begin
            cics_sums_V_3 <= tmp_85_fu_1000_p2;
        end else if (ap_sig_bdd_988) begin
            cics_sums_V_3 <= tmp_90_fu_954_p2;
        end else if ((ap_const_lv16_0 == t_V_load_fu_390_p1)) begin
            cics_sums_V_3 <= ap_const_lv16_0;
        end else if ((ap_const_lv16_2 == t_V_load_fu_390_p1)) begin
            cics_sums_V_3 <= tmp_52_fu_486_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_115) begin
        if (~(cics_writeLastOne == ap_const_lv1_0)) begin
            cics_writeLastOne <= ap_const_lv1_0;
        end else if (ap_sig_bdd_214) begin
            cics_writeLastOne <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_1_cast_reg_1481 == ap_const_lv3_1))) begin
        icmpChecksum_V <= p_4_cast_fu_1390_p1;
    end else if ((((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_1_cast_reg_1481 == ap_const_lv3_2)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (tmp_1_cast_reg_1481 == ap_const_lv3_0)))) begin
        icmpChecksum_V <= grp_fu_318_p2;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & (t_V_reg_1445 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        icmpChecksum_V <= p_Result_s_fu_1258_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_computeCs_load_reg_1417 <= cics_computeCs;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_prevWord_data_V <= tmp_17_phi_fu_262_p8;
        cics_prevWord_keep_V <= tmp_keep_V_10_reg_1435;
        cics_prevWord_last_V <= tmp_last_V_10_reg_1440;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cics_computeCs))) begin
        cics_state_V <= tmp_13_fu_1207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_wordCount_V <= cics_wordCount_V_new_phi_fu_252_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_writeLastOne_load_reg_1413 <= cics_writeLastOne;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv16_2 == t_V_load_fu_390_p1))) begin
        icmpCode_V <= {{dataIn_V_data_V_dout[ap_const_lv32_2F : ap_const_lv32_28]}};
        icmpType_V <= {{dataIn_V_data_V_dout[ap_const_lv32_27 : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cics_computeCs) & (ap_const_lv3_3 == tmp_1_cast_fu_1041_p1))) begin
        or_cond1_reg_1485 <= or_cond1_fu_1073_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        t_V_reg_1445 <= cics_wordCount_V;
        tmp_data_V_10_reg_1425 <= dataIn_V_data_V_dout;
        tmp_keep_V_10_reg_1435 <= dataIn_V_keep_V_dout;
        tmp_last_V_10_reg_1440 <= dataIn_V_last_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cics_computeCs))) begin
        tmp_1_cast_reg_1481[0] <= tmp_1_cast_fu_1041_p1[0];
tmp_1_cast_reg_1481[1] <= tmp_1_cast_fu_1041_p1[1];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_1421 <= tmp_nbreadreq_fu_198_p5;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or ap_sig_bdd_108)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or ap_sig_bdd_108)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// checksumStreams_V_V_0_write assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or cics_writeLastOne_load_reg_1413 or cics_computeCs_load_reg_1417 or tmp_1_cast_reg_1481 or or_cond1_reg_1485 or ap_sig_bdd_108)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (tmp_1_cast_reg_1481 == ap_const_lv3_3) & ~(ap_const_lv1_0 == or_cond1_reg_1485) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        checksumStreams_V_V_0_write = ap_const_logic_1;
    end else begin
        checksumStreams_V_V_0_write = ap_const_logic_0;
    end
end

/// cics_wordCount_V_new_phi_fu_252_p4 assign process. ///
always @ (tmp_last_V_10_fu_386_p1 or ap_reg_phiprechg_cics_wordCount_V_new_reg_249pp0_it0 or tmp_18_fu_1012_p2 or ap_sig_bdd_374)
begin
    if (ap_sig_bdd_374) begin
        if ((ap_const_lv1_0 == tmp_last_V_10_fu_386_p1)) begin
            cics_wordCount_V_new_phi_fu_252_p4 = tmp_18_fu_1012_p2;
        end else if (~(ap_const_lv1_0 == tmp_last_V_10_fu_386_p1)) begin
            cics_wordCount_V_new_phi_fu_252_p4 = ap_const_lv16_0;
        end else begin
            cics_wordCount_V_new_phi_fu_252_p4 = ap_reg_phiprechg_cics_wordCount_V_new_reg_249pp0_it0;
        end
    end else begin
        cics_wordCount_V_new_phi_fu_252_p4 = ap_reg_phiprechg_cics_wordCount_V_new_reg_249pp0_it0;
    end
end

/// dataIn_V_data_V0_update assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_198_p5 or ap_sig_bdd_45 or ap_sig_bdd_108 or cics_writeLastOne or cics_computeCs)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataIn_V_data_V0_update = ap_const_logic_1;
    end else begin
        dataIn_V_data_V0_update = ap_const_logic_0;
    end
end

/// packageBuffer1_V1_update assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or cics_writeLastOne_load_reg_1413 or cics_computeCs_load_reg_1417 or tmp_reg_1421 or t_V_reg_1445 or ap_sig_bdd_108)
begin
    if ((((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & (t_V_reg_1445 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & (t_V_reg_1445 == ap_const_lv16_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & ~(t_V_reg_1445 == ap_const_lv16_2) & ~(t_V_reg_1445 == ap_const_lv16_1) & ~(t_V_reg_1445 == ap_const_lv16_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~(ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        packageBuffer1_V1_update = ap_const_logic_1;
    end else begin
        packageBuffer1_V1_update = ap_const_logic_0;
    end
end

/// packageBuffer1_V_din assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or cics_writeLastOne_load_reg_1413 or cics_computeCs_load_reg_1417 or tmp_reg_1421 or t_V_reg_1445 or ap_sig_bdd_108 or tmp_229_fu_1272_p4 or tmp_122_fu_1315_p4 or tmp_337_fu_1328_p4 or tmp15_fu_1400_p4)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~(ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        packageBuffer1_V_din = tmp15_fu_1400_p4;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & ~(t_V_reg_1445 == ap_const_lv16_2) & ~(t_V_reg_1445 == ap_const_lv16_1) & ~(t_V_reg_1445 == ap_const_lv16_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        packageBuffer1_V_din = tmp_337_fu_1328_p4;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & (t_V_reg_1445 == ap_const_lv16_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        packageBuffer1_V_din = tmp_122_fu_1315_p4;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & (t_V_reg_1445 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        packageBuffer1_V_din = tmp_229_fu_1272_p4;
    end else begin
        packageBuffer1_V_din = 'bx;
    end
end

/// tmp_17_phi_fu_262_p8 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or cics_writeLastOne_load_reg_1413 or cics_computeCs_load_reg_1417 or tmp_reg_1421 or t_V_reg_1445 or p_Result_7_fu_1303_p5 or ap_reg_phiprechg_tmp_17_reg_259pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & (t_V_reg_1445 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        tmp_17_phi_fu_262_p8 = p_Result_7_fu_1303_p5;
    end else begin
        tmp_17_phi_fu_262_p8 = ap_reg_phiprechg_tmp_17_reg_259pp0_it1;
    end
end

/// validFifo_V_din assign process. ///
always @ (or_cond1_reg_1485 or ap_sig_bdd_999)
begin
    if (ap_sig_bdd_999) begin
        if (~(ap_const_lv1_0 == or_cond1_reg_1485)) begin
            validFifo_V_din = ap_const_lv1_1;
        end else if ((ap_const_lv1_0 == or_cond1_reg_1485)) begin
            validFifo_V_din = ap_const_lv1_0;
        end else begin
            validFifo_V_din = 'bx;
        end
    end else begin
        validFifo_V_din = 'bx;
    end
end

/// validFifo_V_write assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or cics_writeLastOne_load_reg_1413 or cics_computeCs_load_reg_1417 or tmp_1_cast_reg_1481 or or_cond1_reg_1485 or ap_sig_bdd_108)
begin
    if ((((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (tmp_1_cast_reg_1481 == ap_const_lv3_3) & (ap_const_lv1_0 == or_cond1_reg_1485) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (tmp_1_cast_reg_1481 == ap_const_lv3_3) & ~(ap_const_lv1_0 == or_cond1_reg_1485) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        validFifo_V_write = ap_const_logic_1;
    end else begin
        validFifo_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or ap_sig_bdd_108 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_cics_wordCount_V_new_reg_249pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_17_reg_259pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_108 assign process. ///
always @ (packageBuffer1_V1_status or cics_writeLastOne_load_reg_1413 or cics_computeCs_load_reg_1417 or tmp_reg_1421 or t_V_reg_1445 or validFifo_V_full_n or tmp_1_cast_reg_1481 or or_cond1_reg_1485 or checksumStreams_V_V_0_full_n)
begin
    ap_sig_bdd_108 = (((packageBuffer1_V1_status == ap_const_logic_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & (t_V_reg_1445 == ap_const_lv16_2)) | ((packageBuffer1_V1_status == ap_const_logic_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & (t_V_reg_1445 == ap_const_lv16_1)) | ((packageBuffer1_V1_status == ap_const_logic_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (ap_const_lv1_0 == cics_computeCs_load_reg_1417) & ~(ap_const_lv1_0 == tmp_reg_1421) & ~(t_V_reg_1445 == ap_const_lv16_2) & ~(t_V_reg_1445 == ap_const_lv16_1) & ~(t_V_reg_1445 == ap_const_lv16_0)) | ((ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (validFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (tmp_1_cast_reg_1481 == ap_const_lv3_3) & (ap_const_lv1_0 == or_cond1_reg_1485)) | ((ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & (validFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (tmp_1_cast_reg_1481 == ap_const_lv3_3) & ~(ap_const_lv1_0 == or_cond1_reg_1485)) | ((ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (tmp_1_cast_reg_1481 == ap_const_lv3_3) & ~(ap_const_lv1_0 == or_cond1_reg_1485) & (checksumStreams_V_V_0_full_n == ap_const_logic_0)) | ((packageBuffer1_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == cics_writeLastOne_load_reg_1413)));
end

/// ap_sig_bdd_115 assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or ap_sig_bdd_108)
begin
    ap_sig_bdd_115 = ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_214 assign process. ///
always @ (tmp_nbreadreq_fu_198_p5 or cics_writeLastOne or cics_computeCs or tmp_last_V_10_fu_386_p1)
begin
    ap_sig_bdd_214 = ((cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~(ap_const_lv1_0 == tmp_last_V_10_fu_386_p1));
end

/// ap_sig_bdd_241 assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_198_p5 or ap_sig_bdd_45 or ap_sig_bdd_108 or cics_writeLastOne or cics_computeCs)
begin
    ap_sig_bdd_241 = ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_374 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_198_p5 or cics_writeLastOne or cics_computeCs)
begin
    ap_sig_bdd_374 = ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5));
end

/// ap_sig_bdd_45 assign process. ///
always @ (ap_start or ap_done_reg or dataIn_V_data_V0_status or tmp_nbreadreq_fu_198_p5 or cics_writeLastOne or cics_computeCs)
begin
    ap_sig_bdd_45 = (((dataIn_V_data_V0_status == ap_const_logic_0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_950 assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or ap_sig_bdd_108 or cics_writeLastOne)
begin
    ap_sig_bdd_950 = ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_952 assign process. ///
always @ (tmp_nbreadreq_fu_198_p5 or cics_computeCs or tmp_last_V_10_fu_386_p1)
begin
    ap_sig_bdd_952 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~(ap_const_lv1_0 == tmp_last_V_10_fu_386_p1));
end

/// ap_sig_bdd_954 assign process. ///
always @ (cics_computeCs or tmp_1_cast_fu_1041_p1)
begin
    ap_sig_bdd_954 = (~(ap_const_lv1_0 == cics_computeCs) & (ap_const_lv3_3 == tmp_1_cast_fu_1041_p1));
end

/// ap_sig_bdd_957 assign process. ///
always @ (tmp_nbreadreq_fu_198_p5 or cics_computeCs or t_V_load_fu_390_p1)
begin
    ap_sig_bdd_957 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & (ap_const_lv16_0 == t_V_load_fu_390_p1));
end

/// ap_sig_bdd_963 assign process. ///
always @ (tmp_nbreadreq_fu_198_p5 or cics_computeCs or t_V_load_fu_390_p1 or tmp_4_fu_526_p2 or tmp_58_fu_532_p1)
begin
    ap_sig_bdd_963 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~(ap_const_lv16_2 == t_V_load_fu_390_p1) & ~(ap_const_lv16_1 == t_V_load_fu_390_p1) & ~(ap_const_lv16_0 == t_V_load_fu_390_p1) & (ap_const_lv1_0 == tmp_4_fu_526_p2) & ~(ap_const_lv1_0 == tmp_58_fu_532_p1));
end

/// ap_sig_bdd_965 assign process. ///
always @ (tmp_nbreadreq_fu_198_p5 or cics_computeCs or t_V_load_fu_390_p1 or tmp_4_fu_526_p2)
begin
    ap_sig_bdd_965 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~(ap_const_lv16_2 == t_V_load_fu_390_p1) & ~(ap_const_lv16_1 == t_V_load_fu_390_p1) & ~(ap_const_lv16_0 == t_V_load_fu_390_p1) & ~(ap_const_lv1_0 == tmp_4_fu_526_p2));
end

/// ap_sig_bdd_967 assign process. ///
always @ (cics_computeCs or tmp_1_cast_fu_1041_p1)
begin
    ap_sig_bdd_967 = (~(ap_const_lv1_0 == cics_computeCs) & (tmp_1_cast_fu_1041_p1 == ap_const_lv3_2));
end

/// ap_sig_bdd_969 assign process. ///
always @ (cics_computeCs or tmp_1_cast_fu_1041_p1)
begin
    ap_sig_bdd_969 = (~(ap_const_lv1_0 == cics_computeCs) & (tmp_1_cast_fu_1041_p1 == ap_const_lv3_1));
end

/// ap_sig_bdd_971 assign process. ///
always @ (cics_computeCs or tmp_1_cast_fu_1041_p1)
begin
    ap_sig_bdd_971 = (~(ap_const_lv1_0 == cics_computeCs) & (tmp_1_cast_fu_1041_p1 == ap_const_lv3_0));
end

/// ap_sig_bdd_974 assign process. ///
always @ (tmp_nbreadreq_fu_198_p5 or cics_computeCs or t_V_load_fu_390_p1 or tmp_17_1_fu_664_p2 or tmp_68_fu_670_p3)
begin
    ap_sig_bdd_974 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~(ap_const_lv16_2 == t_V_load_fu_390_p1) & ~(ap_const_lv16_1 == t_V_load_fu_390_p1) & ~(ap_const_lv16_0 == t_V_load_fu_390_p1) & (ap_const_lv1_0 == tmp_17_1_fu_664_p2) & ~(ap_const_lv1_0 == tmp_68_fu_670_p3));
end

/// ap_sig_bdd_976 assign process. ///
always @ (tmp_nbreadreq_fu_198_p5 or cics_computeCs or t_V_load_fu_390_p1 or tmp_17_1_fu_664_p2)
begin
    ap_sig_bdd_976 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_198_p5) & ~(ap_const_lv16_2 == t_V_load_fu_390_p1) & ~(ap_const_lv16_1 == t_V_load_fu_390_p1) & ~(ap_const_lv16_0 == t_V_load_fu_390_p1) & ~(ap_const_lv1_0 == tmp_17_1_fu_664_p2));
end

/// ap_sig_bdd_982 assign process. ///
always @ (t_V_load_fu_390_p1 or tmp_17_2_fu_790_p2 or tmp_77_fu_796_p3)
begin
    ap_sig_bdd_982 = (~(ap_const_lv16_2 == t_V_load_fu_390_p1) & ~(ap_const_lv16_1 == t_V_load_fu_390_p1) & ~(ap_const_lv16_0 == t_V_load_fu_390_p1) & (ap_const_lv1_0 == tmp_17_2_fu_790_p2) & ~(ap_const_lv1_0 == tmp_77_fu_796_p3));
end

/// ap_sig_bdd_984 assign process. ///
always @ (t_V_load_fu_390_p1 or tmp_17_2_fu_790_p2)
begin
    ap_sig_bdd_984 = (~(ap_const_lv16_2 == t_V_load_fu_390_p1) & ~(ap_const_lv16_1 == t_V_load_fu_390_p1) & ~(ap_const_lv16_0 == t_V_load_fu_390_p1) & ~(ap_const_lv1_0 == tmp_17_2_fu_790_p2));
end

/// ap_sig_bdd_988 assign process. ///
always @ (t_V_load_fu_390_p1 or tmp_17_3_fu_906_p2 or tmp_86_fu_912_p3)
begin
    ap_sig_bdd_988 = (~(ap_const_lv16_2 == t_V_load_fu_390_p1) & ~(ap_const_lv16_1 == t_V_load_fu_390_p1) & ~(ap_const_lv16_0 == t_V_load_fu_390_p1) & (ap_const_lv1_0 == tmp_17_3_fu_906_p2) & ~(ap_const_lv1_0 == tmp_86_fu_912_p3));
end

/// ap_sig_bdd_990 assign process. ///
always @ (t_V_load_fu_390_p1 or tmp_17_3_fu_906_p2)
begin
    ap_sig_bdd_990 = (~(ap_const_lv16_2 == t_V_load_fu_390_p1) & ~(ap_const_lv16_1 == t_V_load_fu_390_p1) & ~(ap_const_lv16_0 == t_V_load_fu_390_p1) & ~(ap_const_lv1_0 == tmp_17_3_fu_906_p2));
end

/// ap_sig_bdd_999 assign process. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_45 or cics_writeLastOne_load_reg_1413 or cics_computeCs_load_reg_1417 or tmp_1_cast_reg_1481 or ap_sig_bdd_108)
begin
    ap_sig_bdd_999 = ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1413) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1417) & (tmp_1_cast_reg_1481 == ap_const_lv3_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_45) | (ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end
assign checksumStreams_V_V_0_din = icmpChecksum_V[15:0];
assign dataIn_V_data_V0_status = (dataIn_V_data_V_empty_n & dataIn_V_keep_V_empty_n & dataIn_V_last_V_empty_n);
assign dataIn_V_data_V_read = dataIn_V_data_V0_update;
assign dataIn_V_keep_V_read = dataIn_V_data_V0_update;
assign dataIn_V_last_V_read = dataIn_V_data_V0_update;
assign extLd3_fu_341_p1 = $unsigned(cics_sums_V_2);
assign extLd6_fu_353_p1 = $unsigned(cics_sums_V_3);
assign extLd_fu_361_p1 = $unsigned(cics_sums_V_1);
assign grp_fu_273_p4 = {{dataIn_V_data_V_dout[ap_const_lv32_27 : ap_const_lv32_20]}};
assign grp_fu_282_p4 = {{dataIn_V_data_V_dout[ap_const_lv32_2F : ap_const_lv32_28]}};
assign grp_fu_291_p4 = {{dataIn_V_data_V_dout[ap_const_lv32_3F : ap_const_lv32_38]}};
assign grp_fu_300_p4 = {{dataIn_V_data_V_dout[ap_const_lv32_37 : ap_const_lv32_30]}};
assign grp_fu_309_p4 = {{dataIn_V_data_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_318_p2 = (icmpChecksum_V ^ ap_const_lv17_1FFFF);
assign or_cond1_fu_1073_p2 = (tmp1_fu_1067_p2 & tmp_7_fu_1049_p2);
assign p_3_cast_fu_1125_p1 = $unsigned(tmp_35_fu_1119_p2);
assign p_4_cast_fu_1390_p1 = $unsigned(tmp_39_fu_1384_p2);
assign p_5_fu_1085_p2 = (cics_sums_V_0 ^ ap_const_lv17_1FFFF);
assign p_8_cast_fu_644_p1 = $unsigned(tmp_57_fu_638_p2);
assign p_9_cast_fu_580_p1 = $unsigned(tmp_63_fu_574_p2);
assign p_Result_1_fu_604_p3 = {{tmp_53_fu_600_p1}, {p_Result_s_181_fu_590_p4}};
assign p_Result_2_fu_540_p3 = {{tmp_59_fu_536_p1}, {ap_const_lv8_0}};
assign p_Result_42_1_fu_452_p3 = {{grp_fu_300_p4}, {grp_fu_291_p4}};
assign p_Result_46_1_fu_654_p4 = {{dataIn_V_keep_V_dout[ap_const_lv32_3 : ap_const_lv32_2]}};
assign p_Result_46_2_fu_780_p4 = {{dataIn_V_keep_V_dout[ap_const_lv32_5 : ap_const_lv32_4]}};
assign p_Result_46_3_fu_896_p4 = {{dataIn_V_keep_V_dout[ap_const_lv32_7 : ap_const_lv32_6]}};
assign p_Result_47_1_fu_724_p4 = {{dataIn_V_data_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_50_1_fu_734_p3 = {{grp_fu_309_p4}, {p_Result_47_1_fu_724_p4}};
assign p_Result_50_2_fu_850_p3 = {{grp_fu_273_p4}, {grp_fu_282_p4}};
assign p_Result_50_3_fu_966_p3 = {{grp_fu_300_p4}, {grp_fu_291_p4}};
assign p_Result_53_1_fu_678_p3 = {{grp_fu_309_p4}, {ap_const_lv8_0}};
assign p_Result_53_2_fu_804_p3 = {{grp_fu_273_p4}, {ap_const_lv8_0}};
assign p_Result_53_3_fu_920_p3 = {{grp_fu_300_p4}, {ap_const_lv8_0}};
assign p_Result_5_fu_1249_p4 = {{tmp_data_V_10_reg_1425[ap_const_lv32_3F : ap_const_lv32_30]}};
assign p_Result_6_fu_1285_p4 = {{cics_prevWord_data_V[ap_const_lv32_3F : ap_const_lv32_20]}};
assign p_Result_7_fu_1303_p5 = {{tmp_data_V_10_reg_1425[32'd63 : 32'd40]}, {tmp_10_fu_1295_p3}};
assign p_Result_9_fu_406_p3 = {{grp_fu_273_p4}, {grp_fu_282_p4}};
assign p_Result_s_181_fu_590_p4 = {{dataIn_V_data_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_s_fu_1258_p3 = {{ap_const_lv1_1}, {p_Result_5_fu_1249_p4}};
assign p_cast_fu_1163_p1 = $unsigned(tmp_27_fu_1157_p2);
assign packageBuffer1_V1_status = packageBuffer1_V_full_n;
assign packageBuffer1_V_write = packageBuffer1_V1_update;
assign t_V_load_fu_390_p1 = cics_wordCount_V;
assign tmp15_fu_1400_p4 = {{{{cics_prevWord_last_V}, {cics_prevWord_keep_V}}}, {cics_prevWord_data_V}};
assign tmp1_fu_1067_p2 = (tmp_1_fu_1055_p2 & tmp_s_fu_1061_p2);
assign tmp_10_fu_1295_p3 = {{ap_const_lv8_0}, {p_Result_6_fu_1285_p4}};
assign tmp_11_fu_612_p1 = $unsigned(p_Result_1_fu_604_p3);
assign tmp_122_fu_1315_p4 = {{{{cics_prevWord_last_V}, {cics_prevWord_keep_V}}}, {cics_prevWord_data_V}};
assign tmp_12_fu_616_p2 = (cics_sums_V_0 + tmp_11_fu_612_p1);
assign tmp_13_fu_1207_p2 = (cics_state_V + ap_const_lv2_1);
assign tmp_14_fu_548_p1 = $unsigned(p_Result_2_fu_540_p3);
assign tmp_15_fu_552_p2 = (cics_sums_V_0 + tmp_14_fu_548_p1);
assign tmp_16_fu_1141_p3 = tmp_3_fu_1135_p2[ap_const_lv32_10];
assign tmp_17_1_fu_664_p2 = (p_Result_46_1_fu_654_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_17_2_fu_790_p2 = (p_Result_46_2_fu_780_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_17_3_fu_906_p2 = (p_Result_46_3_fu_896_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_18_fu_1012_p2 = (cics_wordCount_V + ap_const_lv16_1);
assign tmp_19_1_fu_460_p1 = $unsigned(p_Result_42_1_fu_452_p3);
assign tmp_1_cast_fu_1041_p1 = $unsigned(cics_state_V);
assign tmp_1_fu_1055_p2 = (icmpType_V == ap_const_lv8_8? 1'b1: 1'b0);
assign tmp_20_1_fu_464_p2 = (extLd6_fu_353_p1 + tmp_19_1_fu_460_p1);
assign tmp_20_fu_1149_p1 = tmp_3_fu_1135_p2[15:0];
assign tmp_229_fu_1272_p4 = {{{{ap_const_lv9_FF}, {tmp_44_fu_1246_p1}}}, {tmp_43_fu_1242_p1}};
assign tmp_26_fu_1153_p1 = $unsigned(tmp_16_fu_1141_p3);
assign tmp_27_1_fu_742_p1 = $unsigned(p_Result_50_1_fu_734_p3);
assign tmp_27_2_fu_858_p1 = $unsigned(p_Result_50_2_fu_850_p3);
assign tmp_27_3_fu_974_p1 = $unsigned(p_Result_50_3_fu_966_p3);
assign tmp_27_fu_1157_p2 = (tmp_20_fu_1149_p1 + tmp_26_fu_1153_p1);
assign tmp_28_1_fu_746_p2 = (extLd_fu_361_p1 + tmp_27_1_fu_742_p1);
assign tmp_28_2_fu_862_p2 = (extLd3_fu_341_p1 + tmp_27_2_fu_858_p1);
assign tmp_28_3_fu_978_p2 = (extLd6_fu_353_p1 + tmp_27_3_fu_974_p1);
assign tmp_28_fu_1179_p3 = tmp_6_fu_1173_p2[ap_const_lv32_10];
assign tmp_29_fu_1187_p1 = tmp_6_fu_1173_p2[15:0];
assign tmp_2_fu_1362_p2 = (icmpChecksum_V + ap_const_lv17_1FFF8);
assign tmp_30_fu_1191_p1 = $unsigned(tmp_28_fu_1179_p3);
assign tmp_31_fu_1195_p2 = (tmp_29_fu_1187_p1 + tmp_30_fu_1191_p1);
assign tmp_32_fu_1103_p3 = tmp_9_fu_1097_p2[ap_const_lv32_10];
assign tmp_337_fu_1328_p4 = {{{{cics_prevWord_last_V}, {cics_prevWord_keep_V}}}, {cics_prevWord_data_V}};
assign tmp_33_1_fu_686_p1 = $unsigned(p_Result_53_1_fu_678_p3);
assign tmp_33_2_fu_812_p1 = $unsigned(p_Result_53_2_fu_804_p3);
assign tmp_33_3_fu_928_p1 = $unsigned(p_Result_53_3_fu_920_p3);
assign tmp_33_fu_1111_p1 = tmp_9_fu_1097_p2[15:0];
assign tmp_34_1_fu_690_p2 = (extLd_fu_361_p1 + tmp_33_1_fu_686_p1);
assign tmp_34_2_fu_816_p2 = (extLd3_fu_341_p1 + tmp_33_2_fu_812_p1);
assign tmp_34_3_fu_932_p2 = (extLd6_fu_353_p1 + tmp_33_3_fu_928_p1);
assign tmp_34_fu_1115_p1 = $unsigned(tmp_32_fu_1103_p3);
assign tmp_35_fu_1119_p2 = (tmp_33_fu_1111_p1 + tmp_34_fu_1115_p1);
assign tmp_36_fu_1368_p3 = tmp_2_fu_1362_p2[ap_const_lv32_10];
assign tmp_37_fu_1376_p1 = tmp_2_fu_1362_p2[15:0];
assign tmp_38_fu_1380_p1 = $unsigned(tmp_36_fu_1368_p3);
assign tmp_39_fu_1384_p2 = (tmp_37_fu_1376_p1 - tmp_38_fu_1380_p1);
assign tmp_3_fu_1135_p2 = (cics_sums_V_0 + extLd3_fu_341_p1);
assign tmp_40_fu_1045_p1 = cics_sums_V_0[15:0];
assign tmp_42_fu_522_p1 = dataIn_V_keep_V_dout[1:0];
assign tmp_43_fu_1242_p1 = cics_prevWord_data_V[31:0];
assign tmp_44_fu_1246_p1 = tmp_data_V_10_reg_1425[31:0];
assign tmp_45_fu_424_p3 = tmp_8_fu_418_p2[ap_const_lv32_10];
assign tmp_46_fu_432_p1 = tmp_8_fu_418_p2[15:0];
assign tmp_47_fu_436_p1 = $unsigned(tmp_45_fu_424_p3);
assign tmp_48_fu_440_p2 = (tmp_46_fu_432_p1 + tmp_47_fu_436_p1);
assign tmp_49_fu_470_p3 = tmp_20_1_fu_464_p2[ap_const_lv32_10];
assign tmp_4_fu_526_p2 = (tmp_42_fu_522_p1 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_50_fu_478_p1 = tmp_20_1_fu_464_p2[15:0];
assign tmp_51_fu_482_p1 = $unsigned(tmp_49_fu_470_p3);
assign tmp_52_fu_486_p2 = (tmp_50_fu_478_p1 + tmp_51_fu_482_p1);
assign tmp_53_fu_600_p1 = dataIn_V_data_V_dout[7:0];
assign tmp_54_fu_622_p3 = tmp_12_fu_616_p2[ap_const_lv32_10];
assign tmp_55_fu_630_p1 = tmp_12_fu_616_p2[15:0];
assign tmp_56_fu_634_p1 = $unsigned(tmp_54_fu_622_p3);
assign tmp_57_fu_638_p2 = (tmp_55_fu_630_p1 + tmp_56_fu_634_p1);
assign tmp_58_fu_532_p1 = dataIn_V_keep_V_dout[0:0];
assign tmp_59_fu_536_p1 = dataIn_V_data_V_dout[7:0];
assign tmp_5_fu_414_p1 = $unsigned(p_Result_9_fu_406_p3);
assign tmp_60_fu_558_p3 = tmp_15_fu_552_p2[ap_const_lv32_10];
assign tmp_61_fu_566_p1 = tmp_15_fu_552_p2[15:0];
assign tmp_62_fu_570_p1 = $unsigned(tmp_60_fu_558_p3);
assign tmp_63_fu_574_p2 = (tmp_61_fu_566_p1 + tmp_62_fu_570_p1);
assign tmp_64_fu_752_p3 = tmp_28_1_fu_746_p2[ap_const_lv32_10];
assign tmp_65_fu_760_p1 = tmp_28_1_fu_746_p2[15:0];
assign tmp_66_fu_764_p1 = $unsigned(tmp_64_fu_752_p3);
assign tmp_67_fu_768_p2 = (tmp_65_fu_760_p1 + tmp_66_fu_764_p1);
assign tmp_68_fu_670_p3 = dataIn_V_keep_V_dout[ap_const_lv32_2];
assign tmp_69_fu_696_p3 = tmp_34_1_fu_690_p2[ap_const_lv32_10];
assign tmp_6_fu_1173_p2 = (extLd_fu_361_p1 + extLd6_fu_353_p1);
assign tmp_70_fu_704_p1 = tmp_34_1_fu_690_p2[15:0];
assign tmp_71_fu_708_p1 = $unsigned(tmp_69_fu_696_p3);
assign tmp_72_fu_712_p2 = (tmp_70_fu_704_p1 + tmp_71_fu_708_p1);
assign tmp_73_fu_868_p3 = tmp_28_2_fu_862_p2[ap_const_lv32_10];
assign tmp_74_fu_876_p1 = tmp_28_2_fu_862_p2[15:0];
assign tmp_75_fu_880_p1 = $unsigned(tmp_73_fu_868_p3);
assign tmp_76_fu_884_p2 = (tmp_74_fu_876_p1 + tmp_75_fu_880_p1);
assign tmp_77_fu_796_p3 = dataIn_V_keep_V_dout[ap_const_lv32_4];
assign tmp_78_fu_822_p3 = tmp_34_2_fu_816_p2[ap_const_lv32_10];
assign tmp_79_fu_830_p1 = tmp_34_2_fu_816_p2[15:0];
assign tmp_7_fu_1049_p2 = (tmp_40_fu_1045_p1 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_80_fu_834_p1 = $unsigned(tmp_78_fu_822_p3);
assign tmp_81_fu_838_p2 = (tmp_79_fu_830_p1 + tmp_80_fu_834_p1);
assign tmp_82_fu_984_p3 = tmp_28_3_fu_978_p2[ap_const_lv32_10];
assign tmp_83_fu_992_p1 = tmp_28_3_fu_978_p2[15:0];
assign tmp_84_fu_996_p1 = $unsigned(tmp_82_fu_984_p3);
assign tmp_85_fu_1000_p2 = (tmp_83_fu_992_p1 + tmp_84_fu_996_p1);
assign tmp_86_fu_912_p3 = dataIn_V_keep_V_dout[ap_const_lv32_6];
assign tmp_87_fu_938_p3 = tmp_34_3_fu_932_p2[ap_const_lv32_10];
assign tmp_88_fu_946_p1 = tmp_34_3_fu_932_p2[15:0];
assign tmp_89_fu_950_p1 = $unsigned(tmp_87_fu_938_p3);
assign tmp_8_fu_418_p2 = (extLd3_fu_341_p1 + tmp_5_fu_414_p1);
assign tmp_90_fu_954_p2 = (tmp_88_fu_946_p1 + tmp_89_fu_950_p1);
assign tmp_9_fu_1097_p2 = (cics_sums_V_0 + extLd_fu_361_p1);
assign tmp_last_V_10_fu_386_p1 = dataIn_V_last_V_dout;
assign tmp_nbreadreq_fu_198_p5 = (dataIn_V_data_V_empty_n & dataIn_V_keep_V_empty_n & dataIn_V_last_V_empty_n);
assign tmp_s_fu_1061_p2 = (icmpCode_V == ap_const_lv8_0? 1'b1: 1'b0);
always @ (posedge ap_clk)
begin
    tmp_1_cast_reg_1481[2] <= 1'b0;
end



endmodule //icmp_server_check_icmp_checksum

