

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_315_5_VITIS_LOOP_317_6'
================================================================
* Date:           Sun Feb  5 17:05:15 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  12.206 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_315_5_VITIS_LOOP_317_6  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    9346|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    49|        0|     176|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     143|    -|
|Register             |        -|     -|      329|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    49|      329|    9665|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_36ns_38ns_73_1_1_U4482   |mul_36ns_38ns_73_1_1   |        0|   4|  0|  26|    0|
    |mul_64ns_66ns_129_1_1_U4480  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    |mul_64ns_66ns_129_1_1_U4481  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    |mul_64ns_66ns_129_1_1_U4483  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  49|  0| 176|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln315_31_fu_259_p2    |         +|   0|  0|    41|          34|           1|
    |add_ln315_fu_268_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln317_fu_493_p2       |         +|   0|  0|     9|           2|           1|
    |add_ln319_1_fu_406_p2     |         +|   0|  0|    47|          40|          40|
    |add_ln319_2_fu_477_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln319_3_fu_547_p2     |         +|   0|  0|    25|          18|          18|
    |add_ln319_4_fu_557_p2     |         +|   0|  0|    46|          39|          39|
    |add_ln319_5_fu_674_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln319_6_fu_680_p2     |         +|   0|  0|    45|          38|          38|
    |add_ln319_7_fu_689_p2     |         +|   0|  0|    56|          56|          18|
    |add_ln319_8_fu_695_p2     |         +|   0|  0|    56|          56|          56|
    |add_ln319_fu_392_p2       |         +|   0|  0|    20|          13|          13|
    |add_ln320_1_fu_829_p2     |         +|   0|  0|    37|          37|          37|
    |add_ln320_2_fu_487_p2     |         +|   0|  0|    40|          33|          33|
    |add_ln320_3_fu_741_p2     |         +|   0|  0|    46|          39|          39|
    |add_ln320_4_fu_970_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln320_5_fu_727_p2     |         +|   0|  0|    24|          17|          17|
    |add_ln320_6_fu_976_p2     |         +|   0|  0|    56|          56|          18|
    |add_ln320_7_fu_982_p2     |         +|   0|  0|    56|          56|          56|
    |add_ln320_fu_754_p2       |         +|   0|  0|    43|          36|          18|
    |sub_ln319_1_fu_248_p2     |         -|   0|  0|    45|          38|          38|
    |sub_ln319_2_fu_471_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln319_3_fu_662_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln319_4_fu_668_p2     |         -|   0|  0|    63|          56|          56|
    |sub_ln319_5_fu_312_p2     |         -|   0|  0|    46|          39|          39|
    |sub_ln319_6_fu_354_p2     |         -|   0|  0|    45|          38|          38|
    |sub_ln319_fu_218_p2       |         -|   0|  0|    46|          39|          39|
    |sub_ln320_1_fu_958_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln320_2_fu_964_p2     |         -|   0|  0|    63|          56|          56|
    |sub_ln320_fu_823_p2       |         -|   0|  0|    37|          37|          37|
    |icmp_ln315_fu_254_p2      |      icmp|   0|  0|    20|          34|          34|
    |icmp_ln317_fu_274_p2      |      icmp|   0|  0|     8|           2|           2|
    |lshr_ln319_fu_534_p2      |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln320_fu_850_p2      |      lshr|   0|  0|  1865|         448|         448|
    |select_ln315_1_fu_318_p3  |    select|   0|  0|    39|           1|          39|
    |select_ln315_2_fu_360_p3  |    select|   0|  0|    38|           1|          38|
    |select_ln315_3_fu_368_p3  |    select|   0|  0|    32|           1|          32|
    |select_ln315_fu_280_p3    |    select|   0|  0|     2|           1|           1|
    |shl_ln319_2_fu_720_p2     |       shl|   0|  0|  1865|         448|         448|
    |shl_ln319_fu_701_p2       |       shl|   0|  0|   165|           8|          56|
    |shl_ln320_1_fu_1006_p2    |       shl|   0|  0|  1865|         448|         448|
    |shl_ln320_fu_987_p2       |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  9346|        3138|        3182|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |i_64_fu_124                  |   9|          2|   32|         64|
    |indvar_flatten59_fu_128      |   9|          2|   34|         68|
    |j_27_fu_120                  |   9|          2|    2|          4|
    |pnp_iter_address0            |  26|          5|   13|         65|
    |pnp_iter_d0                  |  14|          3|  448|       1344|
    |pnp_iter_we0                 |  14|          3|   56|        168|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 143|         30|  590|       1726|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln319_2_reg_1060         |  61|   0|   64|          3|
    |add_ln320_1_reg_1085         |  34|   0|   37|          3|
    |add_ln320_2_reg_1065         |  33|   0|   33|          0|
    |add_ln320_3_reg_1075         |  36|   0|   39|          3|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_64_fu_124                  |  32|   0|   32|          0|
    |indvar_flatten59_fu_128      |  34|   0|   34|          0|
    |j_27_fu_120                  |   2|   0|    2|          0|
    |select_ln315_2_reg_1042      |  35|   0|   38|          3|
    |sext_ln319_3_reg_1070        |  53|   0|   56|          3|
    |shl_ln319_8_reg_1048         |   2|   0|    5|          3|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 329|   0|  347|         18|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_315_5_VITIS_LOOP_317_6|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_315_5_VITIS_LOOP_317_6|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_315_5_VITIS_LOOP_317_6|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_315_5_VITIS_LOOP_317_6|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_315_5_VITIS_LOOP_317_6|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_315_5_VITIS_LOOP_317_6|  return value|
|bound57            |   in|   34|     ap_none|                                             bound57|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|                                            pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                                            pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                                            pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                                            pnp_iter|         array|
|pnp_iter_q0        |   in|  448|   ap_memory|                                            pnp_iter|         array|
+-------------------+-----+-----+------------+----------------------------------------------------+--------------+

