// Seed: 2087546377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1
);
  logic [7:0] id_3;
  assign id_3[1] = 1;
  assign module_3.id_15 = 0;
  wire id_4;
endmodule
module module_3 (
    input wor id_0,
    output uwire id_1,
    output supply1 id_2,
    input wor id_3,
    input wor id_4,
    output wire id_5,
    output tri id_6,
    output wor id_7,
    output wor id_8,
    input uwire id_9,
    output tri0 id_10,
    output wor id_11,
    output wand id_12,
    output logic id_13,
    input wand id_14,
    input supply0 id_15,
    input tri1 id_16,
    output wor id_17
);
  always_latch @(posedge id_9 or posedge 1) if (1'b0) id_13 <= 1;
  module_2 modCall_1 (
      id_4,
      id_16
  );
endmodule
