# Tiny Tapeout project information
project:
  title:        "Basys 3 Over UART Link"      # Project title
  author:       "Devin Atkin"      # Your name
  discord:      "devinatkin"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Run the main Basys 3 Peripherals over a 115200 Uart Link "      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_devinatkin_basys3_uart"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_devinatkin_basys3_uart.sv"
    - "uart_rx.sv"
    - "uart_tx.sv"
    - "uart.sv"
    - "uart_sr_input.sv"
    - "uart_tx_fifo.sv"
    - "input_value_check.sv"
    - "output_value_generator.sv"
    - "bcd_binary.sv"
    - "display_driver.sv"
    - "pwm_module.sv"
    - "segment_mux.sv"
    - "sevenseg4ddriver.sv"
    - "led_cycle.sv"
    - "circular_shift_register.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "uart_tx"         # UART TX (output)
  uio[1]: "uart_rx"         # UART RX (input)
  uio[2]: "uart_tx_ready"   # UART TX ready (output, indicates that the UART TX is ready to accept data)
  uio[3]: "uart_tx_valid"   # UART TX valid (input, indicates that the UART TX data input is valid)
  uio[4]: "uart_rx_valid"
  uio[5]: "uart_rx_ready"
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
