-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1/1033555 Production Release                   
-- Build Date:               Mon Feb 13 11:32:25 PST 2023                        
                                                                                 
-- Generated by:             m111061545@ws41                                     
-- Generated date:           Tue Mar 26 18:29:09 CST 2024                        

Solution Settings: fir.v2
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/fir.h
    $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/include/ac_channel.h
    $MGC_HOME/shared/include/mc_scverify.h
  $PROJECT_HOME/fir_tb.cpp

Processes/Blocks in Design
  Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
  ------------- ----------------------- ------- ---------- ------------ -- --------
  /fir/run                           19       1          1            1  0          
  Design Total:                      19       1          1            1  1          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising 10.000             20.00    0.000000 /fir/run                 
  
I/O Data Ranges
  Port             Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ---------------- ---- -------- --------- --------- ------- -------- --------
  clk              IN   Unsigned         1                                     
  rst              IN   Unsigned         1                                     
  input:rsc.dat    IN   Unsigned         8                                     
  input:rsc.vld    IN   Unsigned         1                                     
  coeffs:rsc.dat   IN   Unsigned        64                                     
  output:rsc.rdy   IN   Unsigned         1                                     
  input:rsc.rdy    OUT  Unsigned         1                                     
  coeffs.triosy.lz OUT  Unsigned         1                                     
  output:rsc.dat   OUT  Unsigned         8                                     
  output:rsc.vld   OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /fir/input:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable   Indices Phys Memory Address     
    ---------- ------- -----------------------
    /fir/input     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /fir/coeffs:rsc
    Memory Component: ccs_in                       Size:         1 x 64
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable    Indices Phys Memory Address     
    ----------- ------- -----------------------
    /fir/coeffs    0:63 00000000-00000000 (0-0) 
    
  Resource Name: /fir/output:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable    Indices Phys Memory Address     
    ----------- ------- -----------------------
    /fir/output     0:7 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  C++ Field      Interface Range      Range Expression                Expression Limits 
  -------------- -------------------- ------------------------------- -----------------
  /fir/coeffs[M] coeffs_rsc_dat[63:0] coeffs_rsc_dat[(M)*8+8-1:(M)*8] M<8               
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process  Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
  -------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
  /fir/run run:rlp            Infinite       1            3  30.00 ns                       
  /fir/run  main              Infinite       2            2  20.00 ns            1          
  
Loop Execution Profile
  Process  Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  -------- ---------------- ------------ -------------------------- ----------------- --------
  /fir/run run:rlp                    1                       33.33                1           
  /fir/run  main                      2                       66.67                1           
  
End of Report
