/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_min.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_min.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_min

Top level modules:
	counter_min

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_mon.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_mon.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_mon

Top level modules:
	counter_mon

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_sec.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_sec.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_sec

Top level modules:
	counter_sec

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_year.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_year.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_year

Top level modules:
	counter_year

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_mon.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_mon.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_mon

Top level modules:
	counter_mon

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_sec.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_sec.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_sec

Top level modules:
	counter_sec

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_day.v {0 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_day.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_day
** Error: /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_day.v(13): (vlog-13282) 'rst_numb_day' already declared in this scope.

} {4.0 5.0} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_hour.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_hour.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_hour

Top level modules:
	counter_hour

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/div_by_10.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/div_by_10.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module div_by_10

Top level modules:
	div_by_10

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_year.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_year.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_year

Top level modules:
	counter_year

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/testbench.v {0 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/testbench.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module tb_counter
** Error (suppressible): /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/testbench.v(26): (vlog-2388) 'rst_numb_day' already declared in this scope (tb_counter) at /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/testbench.v(19).

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/div_by_2.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/div_by_2.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module div_by_2

Top level modules:
	div_by_2

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/convert_freq.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/convert_freq.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module conv_freq

Top level modules:
	conv_freq

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_mon.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_mon.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_mon

Top level modules:
	counter_mon

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/div_by_10.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/div_by_10.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module div_by_10

Top level modules:
	div_by_10

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_hour.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_hour.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_hour

Top level modules:
	counter_hour

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_sec.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_sec.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_sec

Top level modules:
	counter_sec

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/div_by_2.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/div_by_2.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module div_by_2

Top level modules:
	div_by_2

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/convert_freq.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/convert_freq.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module conv_freq

Top level modules:
	conv_freq

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/tb_div.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/tb_div.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module tb_div

Top level modules:
	tb_div

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/div_by_5.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/div_by_5.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module div_by_5

Top level modules:
	div_by_5

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/tb_div.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/tb_div.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module tb_div

Top level modules:
	tb_div

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_hour.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_hour.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_hour

Top level modules:
	counter_hour

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/div_by_10.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/div_by_10.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module div_by_10

Top level modules:
	div_by_10

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_day.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/counter_day.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_day

Top level modules:
	counter_day

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_min.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_min.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_min

Top level modules:
	counter_min

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/convert_freq.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/convert_freq.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module conv_freq

Top level modules:
	conv_freq

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/div_by_2.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/div_by_2.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module div_by_2

Top level modules:
	div_by_2

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_min.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/sim_clock/counter_min.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_min

Top level modules:
	counter_min

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/dayofmon.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/dayofmon.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module day_of_mon

Top level modules:
	day_of_mon

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/tb_div.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/tb_div.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module tb_div

Top level modules:
	tb_div

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/div_by_5.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/sim_clock/div_by_5.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module div_by_5

Top level modules:
	div_by_5

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_year.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi3/btvn/sim_clock/counter_year.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module counter_year

Top level modules:
	counter_year

} {} {}}
