// Seed: 124411930
module module_0 #(
    parameter id_16 = 32'd0
) (
    input wand id_0,
    output tri0 id_1
    , id_15,
    input uwire id_2,
    input uwire id_3,
    output logic id_4,
    output wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wand id_9,
    output supply1 id_10,
    input wand id_11,
    output wire id_12,
    input tri id_13
);
  assign id_1 = id_3;
  parameter id_16 = 1;
  assign module_1.id_13 = 0;
  always id_4 <= -1 ? (1'b0) : 1'b0;
  if (1) begin : LABEL_0
    wire [-1 : id_16] id_17;
    assign id_5 = -1;
  end else begin : LABEL_1
    wire id_18;
  end
endmodule
module module_1 #(
    parameter id_1  = 32'd28,
    parameter id_16 = 32'd97,
    parameter id_5  = 32'd63
) (
    input wor id_0,
    input tri _id_1,
    input uwire id_2,
    output tri id_3,
    inout supply1 id_4,
    input supply1 _id_5,
    input wor id_6,
    input supply1 id_7,
    output uwire id_8,
    input tri0 id_9,
    output tri id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri id_13
    , id_28,
    inout supply1 id_14,
    input tri0 id_15,
    input wand _id_16,
    output uwire id_17,
    inout supply1 id_18,
    input wire id_19,
    output tri0 id_20,
    output logic id_21,
    output tri1 id_22,
    input wire id_23,
    input supply0 id_24,
    output tri id_25,
    input tri0 id_26
);
  wire id_29;
  assign id_28 = (-1);
  logic [1 : id_1] id_30;
  assign id_25 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_18,
      id_15,
      id_12,
      id_21,
      id_20,
      id_18,
      id_15,
      id_4,
      id_22,
      id_22,
      id_24,
      id_10,
      id_26
  );
  id_31(
      id_12 <-> id_19, 1
  );
  assign id_3 = 1 == 1;
  always
    if (-1)
      @("") begin : LABEL_0
        id_21 = id_30;
      end
  integer [id_5 : id_16] id_32, id_33;
endmodule
