{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 31 16:37:25 2026 " "Info: Processing started: Sat Jan 31 16:37:25 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off the_snake_game -c the_snake_game " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off the_snake_game -c the_snake_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/debouncer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behavioral " "Info: Found design unit 1: debouncer-behavioral" {  } { { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Info: Found entity 1: debouncer" {  } { { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/peripherals/button_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/peripherals/button_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_controller-behavioral " "Info: Found design unit 1: button_controller-behavioral" {  } { { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 button_controller " "Info: Found entity 1: button_controller" {  } { { "vhdl_files/peripherals/button_controller.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/logic/gui/stages.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/logic/gui/stages.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stages-arch " "Info: Found design unit 1: stages-arch" {  } { { "vhdl_files/logic/gui/stages.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/stages.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stages " "Info: Found entity 1: stages" {  } { { "vhdl_files/logic/gui/stages.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/stages.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/logic/gui/texts.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/logic/gui/texts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 texts-arch " "Info: Found design unit 1: texts-arch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 texts " "Info: Found entity 1: texts" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/logic/gui/snake.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/logic/gui/snake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snake-arch " "Info: Found design unit 1: snake-arch" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 snake " "Info: Found entity 1: snake" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/logic/items.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/logic/items.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 items-arch " "Info: Found design unit 1: items-arch" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 items " "Info: Found entity 1: items" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/logic/lives.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/logic/lives.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lives-arch " "Info: Found design unit 1: lives-arch" {  } { { "vhdl_files/logic/lives.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/lives.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lives " "Info: Found entity 1: lives" {  } { { "vhdl_files/logic/lives.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/lives.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/logic/finite_state_machine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/logic/finite_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finite_state_machine-arch " "Info: Found design unit 1: finite_state_machine-arch" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 finite_state_machine " "Info: Found entity 1: finite_state_machine" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/utils/four_digit_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/utils/four_digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_digit_counter-arch " "Info: Found design unit 1: four_digit_counter-arch" {  } { { "vhdl_files/utils/four_digit_counter.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/four_digit_counter.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 four_digit_counter " "Info: Found entity 1: four_digit_counter" {  } { { "vhdl_files/utils/four_digit_counter.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/four_digit_counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/libs/the_snake_game_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file vhdl_files/libs/the_snake_game_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 the_snake_game_package (libs) " "Info: Found design unit 1: the_snake_game_package (libs)" {  } { { "vhdl_files/libs/the_snake_game_package.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/libs/the_snake_game_package.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/utils/timer2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/utils/timer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer2-arch " "Info: Found design unit 1: timer2-arch" {  } { { "vhdl_files/utils/timer2.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/timer2.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer2 " "Info: Found entity 1: timer2" {  } { { "vhdl_files/utils/timer2.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/timer2.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/utils/timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/utils/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-arch " "Info: Found design unit 1: timer-arch" {  } { { "vhdl_files/utils/timer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/timer.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "vhdl_files/utils/timer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/timer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/utils/score.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/utils/score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-arch " "Info: Found design unit 1: score-arch" {  } { { "vhdl_files/utils/score.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/score.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 score " "Info: Found entity 1: score" {  } { { "vhdl_files/utils/score.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/score.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/utils/level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/utils/level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 level-arch " "Info: Found design unit 1: level-arch" {  } { { "vhdl_files/utils/level.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/level.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 level " "Info: Found entity 1: level" {  } { { "vhdl_files/utils/level.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/level.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/roms/font_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/roms/font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Info: Found design unit 1: font_rom-arch" {  } { { "vhdl_files/roms/font_rom.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/roms/font_rom.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Info: Found entity 1: font_rom" {  } { { "vhdl_files/roms/font_rom.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/roms/font_rom.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/peripherals/vga_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/peripherals/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Info: Found design unit 1: vga_sync-arch" {  } { { "vhdl_files/peripherals/vga_sync.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/vga_sync.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Info: Found entity 1: vga_sync" {  } { { "vhdl_files/peripherals/vga_sync.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/vga_sync.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/applLogic/the_snake_game.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/applLogic/the_snake_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 the_snake_game-arch " "Info: Found design unit 1: the_snake_game-arch" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 the_snake_game " "Info: Found entity 1: the_snake_game" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/utils/difficulty.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl_files/utils/difficulty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 difficulty-arch " "Info: Found design unit 1: difficulty-arch" {  } { { "vhdl_files/utils/difficulty.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/difficulty.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 difficulty " "Info: Found entity 1: difficulty" {  } { { "vhdl_files/utils/difficulty.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/difficulty.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "the_snake_game " "Info: Elaborating entity \"the_snake_game\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_controller button_controller:button_controller_u0 " "Info: Elaborating entity \"button_controller\" for hierarchy \"button_controller:button_controller_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "button_controller_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer button_controller:button_controller_u0\|debouncer:\\gen_debouncers:0:debouncer_inst " "Info: Elaborating entity \"debouncer\" for hierarchy \"button_controller:button_controller_u0\|debouncer:\\gen_debouncers:0:debouncer_inst\"" {  } { { "vhdl_files/peripherals/button_controller.vhd" "\\gen_debouncers:0:debouncer_inst" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/peripherals/button_controller.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_sync_u0 " "Info: Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_sync_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "vga_sync_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finite_state_machine finite_state_machine:finite_state_machine_u0 " "Info: Elaborating entity \"finite_state_machine\" for hierarchy \"finite_state_machine:finite_state_machine_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "finite_state_machine_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stages stages:stages_u0 " "Info: Elaborating entity \"stages\" for hierarchy \"stages:stages_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "stages_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "items items:items_u0 " "Info: Elaborating entity \"items\" for hierarchy \"items:items_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "items_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake snake:snake_u0 " "Info: Elaborating entity \"snake\" for hierarchy \"snake:snake_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "snake_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "texts texts:texts_u0 " "Info: Elaborating entity \"texts\" for hierarchy \"texts:texts_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "texts_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[0\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[0\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[1\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[1\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[2\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[2\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[3\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[3\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[4\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[4\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[5\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[5\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[6\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[6\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[7\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[7\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[8\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[8\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bar_x\[9\] texts.vhd(177) " "Info (10041): Inferred latch for \"bar_x\[9\]\" at texts.vhd(177)" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom texts:texts_u0\|font_rom:font_unit " "Info: Elaborating entity \"font_rom\" for hierarchy \"texts:texts_u0\|font_rom:font_unit\"" {  } { { "vhdl_files/logic/gui/texts.vhd" "font_unit" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:score_u0 " "Info: Elaborating entity \"score\" for hierarchy \"score:score_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "score_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 215 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_digit_counter score:score_u0\|four_digit_counter:four_digit_counter_u0 " "Info: Elaborating entity \"four_digit_counter\" for hierarchy \"score:score_u0\|four_digit_counter:four_digit_counter_u0\"" {  } { { "vhdl_files/utils/score.vhd" "four_digit_counter_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/score.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level level:level_u0 " "Info: Elaborating entity \"level\" for hierarchy \"level:level_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "level_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty difficulty:difficulty_u0 " "Info: Elaborating entity \"difficulty\" for hierarchy \"difficulty:difficulty_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "difficulty_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lives lives:lives_u0 " "Info: Elaborating entity \"lives\" for hierarchy \"lives:lives_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "lives_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_u0 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:timer_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "timer_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer2 timer2:timer2_u0 " "Info: Elaborating entity \"timer2\" for hierarchy \"timer2:timer2_u0\"" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "timer2_u0" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 294 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vhdl_files/utils/timer2.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/timer2.vhd" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11090 " "Info: Implemented 11090 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Info: Implemented 53 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11032 " "Info: Implemented 11032 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 31 16:38:21 2026 " "Info: Processing ended: Sat Jan 31 16:38:21 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Info: Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Info: Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 31 16:38:22 2026 " "Info: Processing started: Sat Jan 31 16:38:22 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "the_snake_game EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"the_snake_game\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_y_register\[3\] " "Info: Destination node items:items_u0\|item_y_register\[3\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_y_register[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_x_register\[3\] " "Info: Destination node items:items_u0\|item_x_register\[3\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_x_register[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_y_register\[9\] " "Info: Destination node items:items_u0\|item_y_register\[9\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_y_register[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_y_register\[8\] " "Info: Destination node items:items_u0\|item_y_register\[8\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_y_register[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_y_register\[7\] " "Info: Destination node items:items_u0\|item_y_register\[7\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_y_register[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_y_register\[6\] " "Info: Destination node items:items_u0\|item_y_register\[6\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_y_register[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_y_register\[5\] " "Info: Destination node items:items_u0\|item_y_register\[5\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_y_register[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_y_register\[4\] " "Info: Destination node items:items_u0\|item_y_register\[4\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_y_register[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_x_register\[9\] " "Info: Destination node items:items_u0\|item_x_register\[9\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_x_register[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_x_register\[8\] " "Info: Destination node items:items_u0\|item_x_register\[8\]" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_x_register[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "snake:snake_u0\|ITEM_ATE  " "Info: Automatically promoted node snake:snake_u0\|ITEM_ATE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "level:level_u0\|level_up_temp~3 " "Info: Destination node level:level_u0\|level_up_temp~3" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { level:level_u0|level_up_temp~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score_u0\|add~2 " "Info: Destination node score:score_u0\|add~2" {  } { { "vhdl_files/utils/score.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/score.vhd" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { score:score_u0|add~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lives:lives_u0\|process_0~2 " "Info: Destination node lives:lives_u0\|process_0~2" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lives:lives_u0|process_0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "level:level_u0\|counter_next_level\[0\]~39 " "Info: Destination node level:level_u0\|counter_next_level\[0\]~39" {  } { { "vhdl_files/utils/level.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/level.vhd" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { level:level_u0|counter_next_level[0]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|state_register~98 " "Info: Destination node items:items_u0\|state_register~98" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 46 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|state_register~98 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score:score_u0\|add~3 " "Info: Destination node score:score_u0\|add~3" {  } { { "vhdl_files/utils/score.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/score.vhd" 48 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { score:score_u0|add~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|ITEM_ATE } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finite_state_machine:finite_state_machine_u0\|RESTART\[1\]  " "Info: Automatically promoted node finite_state_machine:finite_state_machine_u0\|RESTART\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "level:level_u0\|LEVEL_UP " "Info: Destination node level:level_u0\|LEVEL_UP" {  } { { "vhdl_files/utils/level.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/level.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { level:level_u0|LEVEL_UP } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "level:level_u0\|STAGE_CLEAR " "Info: Destination node level:level_u0\|STAGE_CLEAR" {  } { { "vhdl_files/utils/level.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/level.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { level:level_u0|STAGE_CLEAR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lives:lives_u0\|LIVES\[2\] " "Info: Destination node lives:lives_u0\|LIVES\[2\]" {  } { { "vhdl_files/logic/lives.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/lives.vhd" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lives:lives_u0|LIVES[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lives:lives_u0\|LIVES\[1\] " "Info: Destination node lives:lives_u0\|LIVES\[1\]" {  } { { "vhdl_files/logic/lives.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/lives.vhd" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lives:lives_u0|LIVES[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lives:lives_u0\|LIVES\[0\] " "Info: Destination node lives:lives_u0\|LIVES\[0\]" {  } { { "vhdl_files/logic/lives.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/lives.vhd" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lives:lives_u0|LIVES[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "level:level_u0\|stage_select_tmp~18 " "Info: Destination node level:level_u0\|stage_select_tmp~18" {  } { { "vhdl_files/utils/level.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/level.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { level:level_u0|stage_select_tmp~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "level:level_u0\|stage_select_tmp~20 " "Info: Destination node level:level_u0\|stage_select_tmp~20" {  } { { "vhdl_files/utils/level.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/level.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { level:level_u0|stage_select_tmp~20 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake:snake_u0\|head_x_register~10 " "Info: Destination node snake:snake_u0\|head_x_register~10" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|head_x_register~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake:snake_u0\|head_x_register~11 " "Info: Destination node snake:snake_u0\|head_x_register~11" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|head_x_register~11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake:snake_u0\|head_x_register~12 " "Info: Destination node snake:snake_u0\|head_x_register~12" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 33 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|head_x_register~12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { finite_state_machine:finite_state_machine_u0|RESTART[1] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "items:items_u0\|state_register  " "Info: Automatically promoted node items:items_u0\|state_register " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_type_register~6 " "Info: Destination node items:items_u0\|item_type_register~6" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_type_register~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|item_y_register\[4\]~20 " "Info: Destination node items:items_u0\|item_y_register\[4\]~20" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|item_y_register[4]~20 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "items:items_u0\|state_register~101 " "Info: Destination node items:items_u0\|state_register~101" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 46 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|state_register~101 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer2:timer2_u0\|timer2_register\[2\]~1 " "Info: Destination node timer2:timer2_u0\|timer2_register\[2\]~1" {  } { { "vhdl_files/utils/timer2.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/utils/timer2.vhd" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer2:timer2_u0|timer2_register[2]~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 46 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { items:items_u0|state_register } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Warning: Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Warning: Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Warning: Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Warning: Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Warning: Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[3\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[3\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[4\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[4\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[5\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[5\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[6\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[6\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[7\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[7\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[8\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[8\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[9\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[9\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Warning: Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Warning: Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[0\] " "Warning: Ignored I/O standard assignment to node \"SW\[0\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Warning: Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning: Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning: Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning: Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning: Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning: Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning: Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Warning: Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Warning: Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Warning: Ignored I/O standard assignment to node \"TCK\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Warning: Ignored I/O standard assignment to node \"TCS\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Warning: Ignored I/O standard assignment to node \"TDI\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Warning: Ignored I/O standard assignment to node \"TDO\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning: Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Warning: Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Warning: Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Warning: Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Warning: Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning: Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning: Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning: Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning: Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning: Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Info: Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register snake:snake_u0\|body_e\[71\] register finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] -19.176 ns " "Info: Slack time is -19.176 ns between source register \"snake:snake_u0\|body_e\[71\]\" and destination register \"finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-6.472 ns + Largest register register " "Info: + Largest register to register requirement is -6.472 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"CLOCK_50\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLOCK_50 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLOCK_50~clkctrl 2 COMB Unassigned 1844 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 3 REG Unassigned 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.608 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK_50\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLOCK_50 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns CLOCK_50~clkctrl 2 COMB Unassigned 1844 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 3 REG Unassigned 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.950 ns   Shortest register " "Info:   Shortest clock path from clock \"CLOCK_50\" to source register is 7.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLOCK_50 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.879 ns) 2.981 ns items:items_u0\|item_x_register\[6\] 2 REG Unassigned 136 " "Info: 2: + IC(1.319 ns) + CELL(0.879 ns) = 2.981 ns; Loc. = Unassigned; Fanout = 136; REG Node = 'items:items_u0\|item_x_register\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { CLOCK_50 items:items_u0|item_x_register[6] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.516 ns) 3.713 ns snake:snake_u0\|ITEM_ATE~3 3 COMB Unassigned 1 " "Info: 3: + IC(0.216 ns) + CELL(0.516 ns) = 3.713 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { items:items_u0|item_x_register[6] snake:snake_u0|ITEM_ATE~3 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.491 ns) 4.358 ns snake:snake_u0\|ITEM_ATE 4 COMB Unassigned 7 " "Info: 4: + IC(0.154 ns) + CELL(0.491 ns) = 4.358 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.002 ns) + CELL(0.000 ns) 6.360 ns snake:snake_u0\|ITEM_ATE~clkctrl 5 COMB Unassigned 126 " "Info: 5: + IC(2.002 ns) + CELL(0.000 ns) = 6.360 ns; Loc. = Unassigned; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 7.950 ns snake:snake_u0\|body_e\[71\] 6 REG Unassigned 4 " "Info: 6: + IC(0.988 ns) + CELL(0.602 ns) = 7.950 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[71\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[71] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 41.14 % ) " "Info: Total cell delay = 3.271 ns ( 41.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.679 ns ( 58.86 % ) " "Info: Total interconnect delay = 4.679 ns ( 58.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 9.841 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK_50\" to source register is 9.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns CLOCK_50 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.879 ns) 2.963 ns items:items_u0\|item_y_register\[3\] 2 REG Unassigned 92 " "Info: 2: + IC(1.301 ns) + CELL(0.879 ns) = 2.963 ns; Loc. = Unassigned; Fanout = 92; REG Node = 'items:items_u0\|item_y_register\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { CLOCK_50 items:items_u0|item_y_register[3] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.322 ns) 3.701 ns snake:snake_u0\|ITEM_ATE~0 3 COMB Unassigned 66 " "Info: 3: + IC(0.416 ns) + CELL(0.322 ns) = 3.701 ns; Loc. = Unassigned; Fanout = 66; COMB Node = 'snake:snake_u0\|ITEM_ATE~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.541 ns) 5.606 ns snake:snake_u0\|ITEM_ATE~2 4 COMB Unassigned 1 " "Info: 4: + IC(1.364 ns) + CELL(0.541 ns) = 5.606 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.512 ns) 6.249 ns snake:snake_u0\|ITEM_ATE 5 COMB Unassigned 7 " "Info: 5: + IC(0.131 ns) + CELL(0.512 ns) = 6.249 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.002 ns) + CELL(0.000 ns) 8.251 ns snake:snake_u0\|ITEM_ATE~clkctrl 6 COMB Unassigned 126 " "Info: 6: + IC(2.002 ns) + CELL(0.000 ns) = 8.251 ns; Loc. = Unassigned; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 9.841 ns snake:snake_u0\|body_e\[71\] 7 REG Unassigned 4 " "Info: 7: + IC(0.988 ns) + CELL(0.602 ns) = 9.841 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[71\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[71] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 36.98 % ) " "Info: Total cell delay = 3.639 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.202 ns ( 63.02 % ) " "Info: Total interconnect delay = 6.202 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.704 ns - Longest register register " "Info: - Longest register to register delay is 12.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[71\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[71\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[71] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.512 ns) 1.904 ns snake:snake_u0\|SNAKE_ON~113 2 COMB Unassigned 1 " "Info: 2: + IC(1.392 ns) + CELL(0.512 ns) = 1.904 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~113'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { snake:snake_u0|body_e[71] snake:snake_u0|SNAKE_ON~113 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 2.579 ns snake:snake_u0\|SNAKE_ON~115 3 COMB Unassigned 1 " "Info: 3: + IC(0.131 ns) + CELL(0.544 ns) = 2.579 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { snake:snake_u0|SNAKE_ON~113 snake:snake_u0|SNAKE_ON~115 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.278 ns) 4.758 ns snake:snake_u0\|SNAKE_ON~119 4 COMB Unassigned 1 " "Info: 4: + IC(1.901 ns) + CELL(0.278 ns) = 4.758 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~119'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { snake:snake_u0|SNAKE_ON~115 snake:snake_u0|SNAKE_ON~119 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.545 ns) 6.337 ns snake:snake_u0\|SNAKE_ON~159 5 COMB Unassigned 1 " "Info: 5: + IC(1.034 ns) + CELL(0.545 ns) = 6.337 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~159'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { snake:snake_u0|SNAKE_ON~119 snake:snake_u0|SNAKE_ON~159 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.278 ns) 8.425 ns snake:snake_u0\|SNAKE_ON~214 6 COMB Unassigned 1 " "Info: 6: + IC(1.810 ns) + CELL(0.278 ns) = 8.425 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~214'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { snake:snake_u0|SNAKE_ON~159 snake:snake_u0|SNAKE_ON~214 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 9.100 ns snake:snake_u0\|SNAKE_ON~215 7 COMB Unassigned 2 " "Info: 7: + IC(0.154 ns) + CELL(0.521 ns) = 9.100 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'snake:snake_u0\|SNAKE_ON~215'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.521 ns) 10.670 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~25 8 COMB Unassigned 1 " "Info: 8: + IC(1.049 ns) + CELL(0.521 ns) = 10.670 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 11.346 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~26 9 COMB Unassigned 1 " "Info: 9: + IC(0.131 ns) + CELL(0.545 ns) = 11.346 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.322 ns) 12.608 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~27 10 COMB Unassigned 1 " "Info: 10: + IC(0.940 ns) + CELL(0.322 ns) = 12.608 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.704 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 11 REG Unassigned 4 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 12.704 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.162 ns ( 32.76 % ) " "Info: Total cell delay = 4.162 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.542 ns ( 67.24 % ) " "Info: Total interconnect delay = 8.542 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.704 ns" { snake:snake_u0|body_e[71] snake:snake_u0|SNAKE_ON~113 snake:snake_u0|SNAKE_ON~115 snake:snake_u0|SNAKE_ON~119 snake:snake_u0|SNAKE_ON~159 snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.704 ns" { snake:snake_u0|body_e[71] snake:snake_u0|SNAKE_ON~113 snake:snake_u0|SNAKE_ON~115 snake:snake_u0|SNAKE_ON~119 snake:snake_u0|SNAKE_ON~159 snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.704 ns register register " "Info: Estimated most critical path is register to register delay of 12.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[71\] 1 REG LAB_X34_Y6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y6; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[71\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[71] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.512 ns) 1.904 ns snake:snake_u0\|SNAKE_ON~113 2 COMB LAB_X27_Y7 1 " "Info: 2: + IC(1.392 ns) + CELL(0.512 ns) = 1.904 ns; Loc. = LAB_X27_Y7; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~113'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { snake:snake_u0|body_e[71] snake:snake_u0|SNAKE_ON~113 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 2.579 ns snake:snake_u0\|SNAKE_ON~115 3 COMB LAB_X27_Y7 1 " "Info: 3: + IC(0.131 ns) + CELL(0.544 ns) = 2.579 ns; Loc. = LAB_X27_Y7; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { snake:snake_u0|SNAKE_ON~113 snake:snake_u0|SNAKE_ON~115 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.278 ns) 4.758 ns snake:snake_u0\|SNAKE_ON~119 4 COMB LAB_X19_Y18 1 " "Info: 4: + IC(1.901 ns) + CELL(0.278 ns) = 4.758 ns; Loc. = LAB_X19_Y18; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~119'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { snake:snake_u0|SNAKE_ON~115 snake:snake_u0|SNAKE_ON~119 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.545 ns) 6.337 ns snake:snake_u0\|SNAKE_ON~159 5 COMB LAB_X23_Y15 1 " "Info: 5: + IC(1.034 ns) + CELL(0.545 ns) = 6.337 ns; Loc. = LAB_X23_Y15; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~159'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { snake:snake_u0|SNAKE_ON~119 snake:snake_u0|SNAKE_ON~159 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.278 ns) 8.425 ns snake:snake_u0\|SNAKE_ON~214 6 COMB LAB_X12_Y11 1 " "Info: 6: + IC(1.810 ns) + CELL(0.278 ns) = 8.425 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~214'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { snake:snake_u0|SNAKE_ON~159 snake:snake_u0|SNAKE_ON~214 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 9.100 ns snake:snake_u0\|SNAKE_ON~215 7 COMB LAB_X12_Y11 2 " "Info: 7: + IC(0.154 ns) + CELL(0.521 ns) = 9.100 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'snake:snake_u0\|SNAKE_ON~215'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.521 ns) 10.670 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~25 8 COMB LAB_X9_Y13 1 " "Info: 8: + IC(1.049 ns) + CELL(0.521 ns) = 10.670 ns; Loc. = LAB_X9_Y13; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 11.346 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~26 9 COMB LAB_X9_Y13 1 " "Info: 9: + IC(0.131 ns) + CELL(0.545 ns) = 11.346 ns; Loc. = LAB_X9_Y13; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.322 ns) 12.608 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~27 10 COMB LAB_X8_Y11 1 " "Info: 10: + IC(0.940 ns) + CELL(0.322 ns) = 12.608 ns; Loc. = LAB_X8_Y11; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.704 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 11 REG LAB_X8_Y11 4 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 12.704 ns; Loc. = LAB_X8_Y11; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.162 ns ( 32.76 % ) " "Info: Total cell delay = 4.162 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.542 ns ( 67.24 % ) " "Info: Total interconnect delay = 8.542 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.704 ns" { snake:snake_u0|body_e[71] snake:snake_u0|SNAKE_ON~113 snake:snake_u0|SNAKE_ON~115 snake:snake_u0|SNAKE_ON~119 snake:snake_u0|SNAKE_ON~159 snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Info: Average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 40% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Info: Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "53 " "Warning: Found 53 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 332 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 332 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Info: Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 31 16:39:27 2026 " "Info: Processing ended: Sat Jan 31 16:39:27 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Info: Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Info: Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 31 16:39:29 2026 " "Info: Processing started: Sat Jan 31 16:39:29 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 31 16:39:31 2026 " "Info: Processing ended: Sat Jan 31 16:39:31 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 31 16:39:31 2026 " "Info: Processing started: Sat Jan 31 16:39:31 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off the_snake_game -c the_snake_game --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[5\] " "Warning: Node \"texts:texts_u0\|bar_x\[5\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[6\] " "Warning: Node \"texts:texts_u0\|bar_x\[6\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "texts:texts_u0\|bar_x\[8\] " "Warning: Node \"texts:texts_u0\|bar_x\[8\]\" is a latch" {  } { { "vhdl_files/logic/gui/texts.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/texts.vhd" 161 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[9\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[4\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[8\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[5\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[4\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[7\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[3\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[3\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[3\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[3\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[6\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[6\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~5 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~5\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~6 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~6\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[9\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~1 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~1\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~0 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~0\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[7\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_y_register\[8\] " "Info: Detected ripple clock \"items:items_u0\|item_y_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_y_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "items:items_u0\|item_x_register\[5\] " "Info: Detected ripple clock \"items:items_u0\|item_x_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "items:items_u0\|item_x_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[5\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[7\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[6\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[8\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~3 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~3\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~7 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~7\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~2 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~2\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "snake:snake_u0\|ITEM_ATE~4 " "Info: Detected gated clock \"snake:snake_u0\|ITEM_ATE~4\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|ITEM_ATE~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[9\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_x_register\[4\] " "Info: Detected ripple clock \"snake:snake_u0\|head_x_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_x_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[8\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[8\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[6\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[6\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[7\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[7\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[4\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[4\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[9\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[9\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "snake:snake_u0\|head_y_register\[5\] " "Info: Detected ripple clock \"snake:snake_u0\|head_y_register\[5\]\" as buffer" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 59 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "snake:snake_u0\|head_y_register\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register snake:snake_u0\|body_e\[105\] register finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 53.01 MHz 18.864 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 53.01 MHz between source register \"snake:snake_u0\|body_e\[105\]\" and destination register \"finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]\" (period= 18.864 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.275 ns + Longest register register " "Info: + Longest register to register delay is 11.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[105\] 1 REG LCFF_X24_Y16_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y16_N25; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[105\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[105] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.512 ns) 0.917 ns snake:snake_u0\|SNAKE_ON~33 2 COMB LCCOMB_X24_Y16_N10 1 " "Info: 2: + IC(0.405 ns) + CELL(0.512 ns) = 0.917 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { snake:snake_u0|body_e[105] snake:snake_u0|SNAKE_ON~33 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.322 ns) 2.508 ns snake:snake_u0\|SNAKE_ON~35 3 COMB LCCOMB_X23_Y24_N14 1 " "Info: 3: + IC(1.269 ns) + CELL(0.322 ns) = 2.508 ns; Loc. = LCCOMB_X23_Y24_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { snake:snake_u0|SNAKE_ON~33 snake:snake_u0|SNAKE_ON~35 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.278 ns) 5.093 ns snake:snake_u0\|SNAKE_ON~39 4 COMB LCCOMB_X36_Y11_N14 1 " "Info: 4: + IC(2.307 ns) + CELL(0.278 ns) = 5.093 ns; Loc. = LCCOMB_X36_Y11_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { snake:snake_u0|SNAKE_ON~35 snake:snake_u0|SNAKE_ON~39 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 5.909 ns snake:snake_u0\|SNAKE_ON~53 5 COMB LCCOMB_X36_Y11_N18 1 " "Info: 5: + IC(0.295 ns) + CELL(0.521 ns) = 5.909 ns; Loc. = LCCOMB_X36_Y11_N18; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { snake:snake_u0|SNAKE_ON~39 snake:snake_u0|SNAKE_ON~53 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.278 ns) 7.841 ns snake:snake_u0\|SNAKE_ON~214 6 COMB LCCOMB_X12_Y11_N0 1 " "Info: 6: + IC(1.654 ns) + CELL(0.278 ns) = 7.841 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 1; COMB Node = 'snake:snake_u0\|SNAKE_ON~214'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { snake:snake_u0|SNAKE_ON~53 snake:snake_u0|SNAKE_ON~214 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 8.311 ns snake:snake_u0\|SNAKE_ON~215 7 COMB LCCOMB_X12_Y11_N22 2 " "Info: 7: + IC(0.292 ns) + CELL(0.178 ns) = 8.311 ns; Loc. = LCCOMB_X12_Y11_N22; Fanout = 2; COMB Node = 'snake:snake_u0\|SNAKE_ON~215'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.178 ns) 9.651 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~25 8 COMB LCCOMB_X9_Y13_N22 1 " "Info: 8: + IC(1.162 ns) + CELL(0.178 ns) = 9.651 ns; Loc. = LCCOMB_X9_Y13_N22; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 10.121 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~26 9 COMB LCCOMB_X9_Y13_N0 1 " "Info: 9: + IC(0.292 ns) + CELL(0.178 ns) = 10.121 ns; Loc. = LCCOMB_X9_Y13_N0; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.178 ns) 11.179 ns finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~27 10 COMB LCCOMB_X8_Y11_N2 1 " "Info: 10: + IC(0.880 ns) + CELL(0.178 ns) = 11.179 ns; Loc. = LCCOMB_X8_Y11_N2; Fanout = 1; COMB Node = 'finite_state_machine:finite_state_machine_u0\|rgb_next_tmp\[1\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.275 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 11 REG LCFF_X8_Y11_N3 4 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 11.275 ns; Loc. = LCFF_X8_Y11_N3; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.719 ns ( 24.12 % ) " "Info: Total cell delay = 2.719 ns ( 24.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.556 ns ( 75.88 % ) " "Info: Total interconnect delay = 8.556 ns ( 75.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.275 ns" { snake:snake_u0|body_e[105] snake:snake_u0|SNAKE_ON~33 snake:snake_u0|SNAKE_ON~35 snake:snake_u0|SNAKE_ON~39 snake:snake_u0|SNAKE_ON~53 snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.275 ns" { snake:snake_u0|body_e[105] {} snake:snake_u0|SNAKE_ON~33 {} snake:snake_u0|SNAKE_ON~35 {} snake:snake_u0|SNAKE_ON~39 {} snake:snake_u0|SNAKE_ON~53 {} snake:snake_u0|SNAKE_ON~214 {} snake:snake_u0|SNAKE_ON~215 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.405ns 1.269ns 2.307ns 0.295ns 1.654ns 0.292ns 1.162ns 0.292ns 0.880ns 0.000ns } { 0.000ns 0.512ns 0.322ns 0.278ns 0.521ns 0.278ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.350 ns - Smallest " "Info: - Smallest clock skew is -7.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.865 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1844 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns finite_state_machine:finite_state_machine_u0\|rgb_register\[1\] 3 REG LCFF_X8_Y11_N3 4 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X8_Y11_N3; Fanout = 4; REG Node = 'finite_state_machine:finite_state_machine_u0\|rgb_register\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 10.215 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 10.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.879 ns) 3.087 ns items:items_u0\|item_y_register\[3\] 2 REG LCFF_X12_Y15_N1 92 " "Info: 2: + IC(1.182 ns) + CELL(0.879 ns) = 3.087 ns; Loc. = LCFF_X12_Y15_N1; Fanout = 92; REG Node = 'items:items_u0\|item_y_register\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { CLOCK_50 items:items_u0|item_y_register[3] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.177 ns) 4.158 ns snake:snake_u0\|ITEM_ATE~0 3 COMB LCCOMB_X12_Y15_N26 66 " "Info: 3: + IC(0.894 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X12_Y15_N26; Fanout = 66; COMB Node = 'snake:snake_u0\|ITEM_ATE~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.322 ns) 6.002 ns snake:snake_u0\|ITEM_ATE~2 4 COMB LCCOMB_X20_Y11_N14 1 " "Info: 4: + IC(1.522 ns) + CELL(0.322 ns) = 6.002 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.491 ns) 6.793 ns snake:snake_u0\|ITEM_ATE 5 COMB LCCOMB_X20_Y11_N18 7 " "Info: 5: + IC(0.300 ns) + CELL(0.491 ns) = 6.793 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 8.620 ns snake:snake_u0\|ITEM_ATE~clkctrl 6 COMB CLKCTRL_G1 126 " "Info: 6: + IC(1.827 ns) + CELL(0.000 ns) = 8.620 ns; Loc. = CLKCTRL_G1; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 10.215 ns snake:snake_u0\|body_e\[105\] 7 REG LCFF_X24_Y16_N25 4 " "Info: 7: + IC(0.993 ns) + CELL(0.602 ns) = 10.215 ns; Loc. = LCFF_X24_Y16_N25; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[105\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[105] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.497 ns ( 34.23 % ) " "Info: Total cell delay = 3.497 ns ( 34.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.718 ns ( 65.77 % ) " "Info: Total interconnect delay = 6.718 ns ( 65.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.215 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[105] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.215 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[105] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.215 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[105] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.215 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[105] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.275 ns" { snake:snake_u0|body_e[105] snake:snake_u0|SNAKE_ON~33 snake:snake_u0|SNAKE_ON~35 snake:snake_u0|SNAKE_ON~39 snake:snake_u0|SNAKE_ON~53 snake:snake_u0|SNAKE_ON~214 snake:snake_u0|SNAKE_ON~215 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.275 ns" { snake:snake_u0|body_e[105] {} snake:snake_u0|SNAKE_ON~33 {} snake:snake_u0|SNAKE_ON~35 {} snake:snake_u0|SNAKE_ON~39 {} snake:snake_u0|SNAKE_ON~53 {} snake:snake_u0|SNAKE_ON~214 {} snake:snake_u0|SNAKE_ON~215 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~25 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~26 {} finite_state_machine:finite_state_machine_u0|rgb_next_tmp[1]~27 {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.405ns 1.269ns 2.307ns 0.295ns 1.654ns 0.292ns 1.162ns 0.292ns 0.880ns 0.000ns } { 0.000ns 0.512ns 0.322ns 0.278ns 0.521ns 0.278ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|rgb_register[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|rgb_register[1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.215 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[105] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.215 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[105] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 99 " "Warning: Circuit may not operate. Detected 99 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "snake:snake_u0\|body_e\[63\] snake:snake_u0\|body_e\[64\] CLOCK_50 1.933 ns " "Info: Found hold time violation between source  pin or register \"snake:snake_u0\|body_e\[63\]\" and destination pin or register \"snake:snake_u0\|body_e\[64\]\" for clock \"CLOCK_50\" (Hold time is 1.933 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.575 ns + Largest " "Info: + Largest clock skew is 2.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 10.193 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 10.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.879 ns) 3.087 ns items:items_u0\|item_y_register\[3\] 2 REG LCFF_X12_Y15_N1 92 " "Info: 2: + IC(1.182 ns) + CELL(0.879 ns) = 3.087 ns; Loc. = LCFF_X12_Y15_N1; Fanout = 92; REG Node = 'items:items_u0\|item_y_register\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { CLOCK_50 items:items_u0|item_y_register[3] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.177 ns) 4.158 ns snake:snake_u0\|ITEM_ATE~0 3 COMB LCCOMB_X12_Y15_N26 66 " "Info: 3: + IC(0.894 ns) + CELL(0.177 ns) = 4.158 ns; Loc. = LCCOMB_X12_Y15_N26; Fanout = 66; COMB Node = 'snake:snake_u0\|ITEM_ATE~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.522 ns) + CELL(0.322 ns) 6.002 ns snake:snake_u0\|ITEM_ATE~2 4 COMB LCCOMB_X20_Y11_N14 1 " "Info: 4: + IC(1.522 ns) + CELL(0.322 ns) = 6.002 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.491 ns) 6.793 ns snake:snake_u0\|ITEM_ATE 5 COMB LCCOMB_X20_Y11_N18 7 " "Info: 5: + IC(0.300 ns) + CELL(0.491 ns) = 6.793 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 8.620 ns snake:snake_u0\|ITEM_ATE~clkctrl 6 COMB CLKCTRL_G1 126 " "Info: 6: + IC(1.827 ns) + CELL(0.000 ns) = 8.620 ns; Loc. = CLKCTRL_G1; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 10.193 ns snake:snake_u0\|body_e\[64\] 7 REG LCFF_X19_Y7_N21 4 " "Info: 7: + IC(0.971 ns) + CELL(0.602 ns) = 10.193 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[64\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[64] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.497 ns ( 34.31 % ) " "Info: Total cell delay = 3.497 ns ( 34.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.696 ns ( 65.69 % ) " "Info: Total interconnect delay = 6.696 ns ( 65.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.193 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.193 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.618 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 7.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.879 ns) 3.202 ns items:items_u0\|item_x_register\[6\] 2 REG LCFF_X20_Y11_N7 136 " "Info: 2: + IC(1.297 ns) + CELL(0.879 ns) = 3.202 ns; Loc. = LCFF_X20_Y11_N7; Fanout = 136; REG Node = 'items:items_u0\|item_x_register\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { CLOCK_50 items:items_u0|item_x_register[6] } "NODE_NAME" } } { "vhdl_files/logic/items.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/items.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.178 ns) 3.745 ns snake:snake_u0\|ITEM_ATE~3 3 COMB LCCOMB_X20_Y11_N12 1 " "Info: 3: + IC(0.365 ns) + CELL(0.178 ns) = 3.745 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 1; COMB Node = 'snake:snake_u0\|ITEM_ATE~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { items:items_u0|item_x_register[6] snake:snake_u0|ITEM_ATE~3 } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.218 ns snake:snake_u0\|ITEM_ATE 4 COMB LCCOMB_X20_Y11_N18 7 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.218 ns; Loc. = LCCOMB_X20_Y11_N18; Fanout = 7; COMB Node = 'snake:snake_u0\|ITEM_ATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.000 ns) 6.045 ns snake:snake_u0\|ITEM_ATE~clkctrl 5 COMB CLKCTRL_G1 126 " "Info: 5: + IC(1.827 ns) + CELL(0.000 ns) = 6.045 ns; Loc. = CLKCTRL_G1; Fanout = 126; COMB Node = 'snake:snake_u0\|ITEM_ATE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 7.618 ns snake:snake_u0\|body_e\[63\] 6 REG LCFF_X19_Y7_N1 4 " "Info: 6: + IC(0.971 ns) + CELL(0.602 ns) = 7.618 ns; Loc. = LCFF_X19_Y7_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[63\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[63] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 37.58 % ) " "Info: Total cell delay = 2.863 ns ( 37.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 62.42 % ) " "Info: Total interconnect delay = 4.755 ns ( 62.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.618 ns" { CLOCK_50 items:items_u0|item_x_register[6] snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[63] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.618 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_x_register[6] {} snake:snake_u0|ITEM_ATE~3 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[63] {} } { 0.000ns 0.000ns 1.297ns 0.365ns 0.295ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.193 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.193 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.618 ns" { CLOCK_50 items:items_u0|item_x_register[6] snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[63] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.618 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_x_register[6] {} snake:snake_u0|ITEM_ATE~3 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[63] {} } { 0.000ns 0.000ns 1.297ns 0.365ns 0.295ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.651 ns - Shortest register register " "Info: - Shortest register to register delay is 0.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake:snake_u0\|body_e\[63\] 1 REG LCFF_X19_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N1; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[63\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake:snake_u0|body_e[63] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.178 ns) 0.555 ns snake:snake_u0\|body_e\[64\]~feeder 2 COMB LCCOMB_X19_Y7_N20 1 " "Info: 2: + IC(0.377 ns) + CELL(0.178 ns) = 0.555 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 1; COMB Node = 'snake:snake_u0\|body_e\[64\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { snake:snake_u0|body_e[63] snake:snake_u0|body_e[64]~feeder } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.651 ns snake:snake_u0\|body_e\[64\] 3 REG LCFF_X19_Y7_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.651 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 4; REG Node = 'snake:snake_u0\|body_e\[64\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { snake:snake_u0|body_e[64]~feeder snake:snake_u0|body_e[64] } "NODE_NAME" } } { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 42.09 % ) " "Info: Total cell delay = 0.274 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.377 ns ( 57.91 % ) " "Info: Total interconnect delay = 0.377 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { snake:snake_u0|body_e[63] snake:snake_u0|body_e[64]~feeder snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.651 ns" { snake:snake_u0|body_e[63] {} snake:snake_u0|body_e[64]~feeder {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.377ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "vhdl_files/logic/gui/snake.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/gui/snake.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.193 ns" { CLOCK_50 items:items_u0|item_y_register[3] snake:snake_u0|ITEM_ATE~0 snake:snake_u0|ITEM_ATE~2 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.193 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_y_register[3] {} snake:snake_u0|ITEM_ATE~0 {} snake:snake_u0|ITEM_ATE~2 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.000ns 1.182ns 0.894ns 1.522ns 0.300ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.177ns 0.322ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.618 ns" { CLOCK_50 items:items_u0|item_x_register[6] snake:snake_u0|ITEM_ATE~3 snake:snake_u0|ITEM_ATE snake:snake_u0|ITEM_ATE~clkctrl snake:snake_u0|body_e[63] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.618 ns" { CLOCK_50 {} CLOCK_50~combout {} items:items_u0|item_x_register[6] {} snake:snake_u0|ITEM_ATE~3 {} snake:snake_u0|ITEM_ATE {} snake:snake_u0|ITEM_ATE~clkctrl {} snake:snake_u0|body_e[63] {} } { 0.000ns 0.000ns 1.297ns 0.365ns 0.295ns 1.827ns 0.971ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { snake:snake_u0|body_e[63] snake:snake_u0|body_e[64]~feeder snake:snake_u0|body_e[64] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.651 ns" { snake:snake_u0|body_e[63] {} snake:snake_u0|body_e[64]~feeder {} snake:snake_u0|body_e[64] {} } { 0.000ns 0.377ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\] KEY\[2\] CLOCK_50 4.204 ns register " "Info: tsu for register \"button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\]\" (data pin = \"KEY\[2\]\", clock pin = \"CLOCK_50\") is 4.204 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.113 ns + Longest pin register " "Info: + Longest pin to register delay is 7.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[2\] 1 PIN PIN_T22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.826 ns) + CELL(0.413 ns) 7.113 ns button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\] 2 REG LCFF_X47_Y1_N5 4 " "Info: 2: + IC(5.826 ns) + CELL(0.413 ns) = 7.113 ns; Loc. = LCFF_X47_Y1_N5; Fanout = 4; REG Node = 'button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.239 ns" { KEY[2] button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 18.09 % ) " "Info: Total cell delay = 1.287 ns ( 18.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.826 ns ( 81.91 % ) " "Info: Total interconnect delay = 5.826 ns ( 81.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { KEY[2] button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.113 ns" { KEY[2] {} KEY[2]~combout {} button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 5.826ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.871 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1844 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.602 ns) 2.871 ns button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\] 3 REG LCFF_X47_Y1_N5 4 " "Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X47_Y1_N5; Fanout = 4; REG Node = 'button_controller:button_controller_u0\|debouncer:\\gen_debouncers:2:debouncer_inst\|flipflops\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.70 % ) " "Info: Total cell delay = 1.628 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.243 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.243 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.113 ns" { KEY[2] button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.113 ns" { KEY[2] {} KEY[2]~combout {} button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 5.826ns } { 0.000ns 0.874ns 0.413ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|debouncer:\gen_debouncers:2:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 0.238ns 1.005ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[2\] finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\] 10.745 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[2\]\" through register \"finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\]\" is 10.745 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.867 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1844 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\] 3 REG LCFF_X9_Y12_N19 1 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X9_Y12_N19; Fanout = 1; REG Node = 'finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.601 ns + Longest register pin " "Info: + Longest register to pin delay is 7.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\] 1 REG LCFF_X9_Y12_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N19; Fanout = 1; REG Node = 'finite_state_machine:finite_state_machine_u0\|STATE_INDICATOR\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] } "NODE_NAME" } } { "vhdl_files/logic/finite_state_machine.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/logic/finite_state_machine.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.751 ns) + CELL(2.850 ns) 7.601 ns LEDG\[2\] 2 PIN PIN_V22 0 " "Info: 2: + IC(4.751 ns) + CELL(2.850 ns) = 7.601 ns; Loc. = PIN_V22; Fanout = 0; PIN Node = 'LEDG\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] LEDG[2] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 37.50 % ) " "Info: Total cell delay = 2.850 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.751 ns ( 62.50 % ) " "Info: Total interconnect delay = 4.751 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] LEDG[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] {} LEDG[2] {} } { 0.000ns 4.751ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLOCK_50 CLOCK_50~clkctrl finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] LEDG[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.601 ns" { finite_state_machine:finite_state_machine_u0|STATE_INDICATOR[2] {} LEDG[2] {} } { 0.000ns 4.751ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\] KEY\[3\] CLOCK_50 -3.253 ns register " "Info: th for register \"button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is -3.253 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.859 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 27 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 27; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1844 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 1844; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\] 3 REG LCFF_X47_Y9_N5 4 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X47_Y9_N5; Fanout = 4; REG Node = 'button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.398 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 1; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "vhdl_files/applLogic/the_snake_game.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/applLogic/the_snake_game.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.111 ns) + CELL(0.413 ns) 6.398 ns button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\] 2 REG LCFF_X47_Y9_N5 4 " "Info: 2: + IC(5.111 ns) + CELL(0.413 ns) = 6.398 ns; Loc. = LCFF_X47_Y9_N5; Fanout = 4; REG Node = 'button_controller:button_controller_u0\|debouncer:\\gen_debouncers:3:debouncer_inst\|flipflops\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { KEY[3] button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "vhdl_files/debouncer.vhd" "" { Text "C:/Users/cicer/Downloads/\[PLANEJAMENTO\] UFCA/\[UFCA\] 2025.2/Arquitetura de Alto Desempenho/Projeto Final/the_snake_game-master/the_snake_game-master/vhdl_files/debouncer.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 20.12 % ) " "Info: Total cell delay = 1.287 ns ( 20.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.111 ns ( 79.88 % ) " "Info: Total interconnect delay = 5.111 ns ( 79.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { KEY[3] button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.398 ns" { KEY[3] {} KEY[3]~combout {} button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 5.111ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK_50 CLOCK_50~clkctrl button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { KEY[3] button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.398 ns" { KEY[3] {} KEY[3]~combout {} button_controller:button_controller_u0|debouncer:\gen_debouncers:3:debouncer_inst|flipflops[0] {} } { 0.000ns 0.000ns 5.111ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 31 16:39:33 2026 " "Info: Processing ended: Sat Jan 31 16:39:33 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 339 s " "Info: Quartus II Full Compilation was successful. 0 errors, 339 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
