

================================================================
== Vitis HLS Report for 'matrix_mult_3x3'
================================================================
* Date:           Tue Dec  2 08:22:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trabalho2SD
* Solution:       solucao (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcau25p-sfvb784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- linha_loop_coluna_loop  |       12|       12|         5|          1|          1|     9|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|      55|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     124|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     293|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     293|     315|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      600|  1200|  282000|  141000|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U7  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mux_32_8_1_1_U1        |mux_32_8_1_1        |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U2        |mux_32_8_1_1        |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U3        |mux_32_8_1_1        |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U4        |mux_32_8_1_1        |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U5        |mux_32_8_1_1        |        0|   0|  0|  14|    0|
    |mux_32_8_1_1_U6        |mux_32_8_1_1        |        0|   0|  0|  14|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0| 124|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_16_4_1_U8  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_16_4_1_U9  |mac_muladd_8ns_8ns_16ns_16_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_337_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln32_fu_311_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln34_fu_383_p2       |         +|   0|  0|   9|           2|           1|
    |ap_condition_175         |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_305_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln34_fu_323_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln32_1_fu_343_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln32_fu_329_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  55|          18|          15|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |i_fu_108                              |   9|          2|    2|          4|
    |indvar_flatten_fu_112                 |   9|          2|    4|          8|
    |j_fu_104                              |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   18|         36|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_0_0_read_reg_504                |   8|   0|    8|          0|
    |A_0_0_read_reg_504_pp0_iter1_reg  |   8|   0|    8|          0|
    |A_0_1_read_reg_509                |   8|   0|    8|          0|
    |A_1_0_read_reg_514                |   8|   0|    8|          0|
    |A_1_0_read_reg_514_pp0_iter1_reg  |   8|   0|    8|          0|
    |A_1_1_read_reg_519                |   8|   0|    8|          0|
    |A_2_0_read_reg_524                |   8|   0|    8|          0|
    |A_2_0_read_reg_524_pp0_iter1_reg  |   8|   0|    8|          0|
    |A_2_1_read_reg_529                |   8|   0|    8|          0|
    |B_0_0_read_reg_534                |   8|   0|    8|          0|
    |B_0_0_read_reg_534_pp0_iter1_reg  |   8|   0|    8|          0|
    |B_0_1_read_reg_539                |   8|   0|    8|          0|
    |B_0_1_read_reg_539_pp0_iter1_reg  |   8|   0|    8|          0|
    |B_0_2_read_reg_544                |   8|   0|    8|          0|
    |B_0_2_read_reg_544_pp0_iter1_reg  |   8|   0|    8|          0|
    |B_1_0_read_reg_549                |   8|   0|    8|          0|
    |B_1_1_read_reg_554                |   8|   0|    8|          0|
    |B_1_2_read_reg_559                |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_108                          |   2|   0|    2|          0|
    |indvar_flatten_fu_112             |   4|   0|    4|          0|
    |j_fu_104                          |   2|   0|    2|          0|
    |select_ln32_1_reg_574             |   2|   0|    2|          0|
    |select_ln32_reg_568               |   2|   0|    2|          0|
    |select_ln32_1_reg_574             |  64|  32|    2|          0|
    |select_ln32_reg_568               |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 293|  64|  169|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------+-----+-----+------------+-----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  matrix_mult_3x3|  return value|
|A_0_0         |   in|    8|     ap_none|            A_0_0|       pointer|
|A_0_1         |   in|    8|     ap_none|            A_0_1|       pointer|
|A_0_2         |   in|    8|     ap_none|            A_0_2|       pointer|
|A_1_0         |   in|    8|     ap_none|            A_1_0|       pointer|
|A_1_1         |   in|    8|     ap_none|            A_1_1|       pointer|
|A_1_2         |   in|    8|     ap_none|            A_1_2|       pointer|
|A_2_0         |   in|    8|     ap_none|            A_2_0|       pointer|
|A_2_1         |   in|    8|     ap_none|            A_2_1|       pointer|
|A_2_2         |   in|    8|     ap_none|            A_2_2|       pointer|
|B_0_0         |   in|    8|     ap_none|            B_0_0|       pointer|
|B_0_1         |   in|    8|     ap_none|            B_0_1|       pointer|
|B_0_2         |   in|    8|     ap_none|            B_0_2|       pointer|
|B_1_0         |   in|    8|     ap_none|            B_1_0|       pointer|
|B_1_1         |   in|    8|     ap_none|            B_1_1|       pointer|
|B_1_2         |   in|    8|     ap_none|            B_1_2|       pointer|
|B_2_0         |   in|    8|     ap_none|            B_2_0|       pointer|
|B_2_1         |   in|    8|     ap_none|            B_2_1|       pointer|
|B_2_2         |   in|    8|     ap_none|            B_2_2|       pointer|
|R_0_0         |  out|   16|      ap_vld|            R_0_0|       pointer|
|R_0_0_ap_vld  |  out|    1|      ap_vld|            R_0_0|       pointer|
|R_0_1         |  out|   16|      ap_vld|            R_0_1|       pointer|
|R_0_1_ap_vld  |  out|    1|      ap_vld|            R_0_1|       pointer|
|R_0_2         |  out|   16|      ap_vld|            R_0_2|       pointer|
|R_0_2_ap_vld  |  out|    1|      ap_vld|            R_0_2|       pointer|
|R_1_0         |  out|   16|      ap_vld|            R_1_0|       pointer|
|R_1_0_ap_vld  |  out|    1|      ap_vld|            R_1_0|       pointer|
|R_1_1         |  out|   16|      ap_vld|            R_1_1|       pointer|
|R_1_1_ap_vld  |  out|    1|      ap_vld|            R_1_1|       pointer|
|R_1_2         |  out|   16|      ap_vld|            R_1_2|       pointer|
|R_1_2_ap_vld  |  out|    1|      ap_vld|            R_1_2|       pointer|
|R_2_0         |  out|   16|      ap_vld|            R_2_0|       pointer|
|R_2_0_ap_vld  |  out|    1|      ap_vld|            R_2_0|       pointer|
|R_2_1         |  out|   16|      ap_vld|            R_2_1|       pointer|
|R_2_1_ap_vld  |  out|    1|      ap_vld|            R_2_1|       pointer|
|R_2_2         |  out|   16|      ap_vld|            R_2_2|       pointer|
|R_2_2_ap_vld  |  out|    1|      ap_vld|            R_2_2|       pointer|
+--------------+-----+-----+------------+-----------------+--------------+

