{
	"author": [
		"M. R. Karthikeyan",
		"Soumitra Kumar Nandy"
	],
	"booktitle": "Proceedings of the Second European Design and Test Conference",
	"booktitleshort": "ED&TC",
	"crossref": "conf/date/1997",
	"dblpkey": "conf/date/KarthikeyanN97",
	"doi": "10.1109/EDTC.1997.582428",
	"ee": "http://dx.doi.org/10.1109/EDTC.1997.582428",
	"pages": "615",
	"publisher": "IEEE",
	"stemmed": [
		"an",
		"asynchron",
		"architectur",
		"for",
		"digit",
		"signal",
		"processor"
	],
	"tag": [
		"architecture"
	],
	"title": "An asynchronous architecture for digital signal processors",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1997
}