Features, planned for 1.0 release:
    * Full Verilog 1995 and 2001 support
