<dec f='master/lib/librte_sched/rte_sched.h' l='421' type='int rte_sched_port_enqueue(struct rte_sched_port * port, struct rte_mbuf ** pkts, uint32_t n_pkts)'/>
<doc f='master/lib/librte_sched/rte_sched.h' l='402'>/**
 * Hierarchical scheduler port enqueue. Writes up to n_pkts to port
 * scheduler and returns the number of packets actually written. For
 * each packet, the port scheduler queue to write the packet to is
 * identified by reading the hierarchy path from the packet
 * descriptor; if the queue is full or congested and the packet is not
 * written to the queue, then the packet is automatically dropped
 * without any action required from the caller.
 *
 * @param port
 *   Handle to port scheduler instance
 * @param pkts
 *   Array storing the packet descriptor handles
 * @param n_pkts
 *   Number of packets to enqueue from the pkts array into the port scheduler
 * @return
 *   Number of packets successfully enqueued
 */</doc>
<use f='master/lib/librte_port/rte_port_sched.c' l='174' u='c' c='rte_port_sched_writer_tx'/>
<use f='master/lib/librte_port/rte_port_sched.c' l='198' u='c' c='rte_port_sched_writer_tx_bulk'/>
<use f='master/lib/librte_port/rte_port_sched.c' l='204' u='c' c='rte_port_sched_writer_tx_bulk'/>
<use f='master/lib/librte_port/rte_port_sched.c' l='221' u='c' c='rte_port_sched_writer_tx_bulk'/>
<use f='master/lib/librte_port/rte_port_sched.c' l='239' u='c' c='rte_port_sched_writer_flush'/>
<def f='master/lib/librte_sched/rte_sched.c' l='1360' ll='1515' type='int rte_sched_port_enqueue(struct rte_sched_port * port, struct rte_mbuf ** pkts, uint32_t n_pkts)'/>
<doc f='master/lib/librte_sched/rte_sched.c' l='1347'>/*
 * The enqueue function implements a 4-level pipeline with each stage
 * processing two different packets. The purpose of using a pipeline
 * is to hide the latency of prefetching the data structures. The
 * naming convention is presented in the diagram below:
 *
 *   p00  _______   p10  _______   p20  _______   p30  _______
 * -----&gt;|       |-----&gt;|       |-----&gt;|       |-----&gt;|       |-----&gt;
 *       |   0   |      |   1   |      |   2   |      |   3   |
 * -----&gt;|_______|-----&gt;|_______|-----&gt;|_______|-----&gt;|_______|-----&gt;
 *   p01            p11            p21            p31
 *
 */</doc>
