<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Oct 22 19:51:53 2024" VIVADOVERSION="2024.1.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="7" NAME="I" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PIPO_0" PORT="I"/>
        <CONNECTION INSTANCE="MUX_0" PORT="I0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O" RIGHT="0" SIGIS="undef" SIGNAME="MUX_0_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MUX_0" PORT="O"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PIPO_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PIPO_0" PORT="load"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="External_Ports_sel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="MUX_0" PORT="SEL"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/MUX_0" HWVERSION="1.0" INSTANCE="MUX_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MUX" VLNV="xilinx.com:module_ref:MUX:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_MUX_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="I0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I1" RIGHT="0" SIGIS="undef" SIGNAME="PIPO_0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PIPO_0" PORT="O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O" RIGHT="0" SIGIS="undef" SIGNAME="MUX_0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SEL" SIGIS="undef" SIGNAME="External_Ports_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PIPO_0" HWVERSION="1.0" INSTANCE="PIPO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PIPO" VLNV="xilinx.com:module_ref:PIPO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_PIPO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="I" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O" RIGHT="0" SIGIS="undef" SIGNAME="PIPO_0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_0" PORT="I1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="External_Ports_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="load"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
