verilog work "half_adder.v"
verilog work "full_adder.v"
verilog work "adder_4bit.v"
verilog work "adder_4bit_tb.v"
verilog work "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
