###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Tue Mar  4 10:50:50 2014
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                   3.000
= Required Time                 2.653
- Arrival Time                  2.764
= Slack Time                   -0.112
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.005 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.182 | 0.185 |   1.933 |    1.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.083 | 0.207 |   2.141 |    2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.207 | 0.231 |   2.372 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC65_n57      | A v -> Y v     | BUFX2    | 0.141 | 0.265 |   2.636 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | A v -> Y ^     | MUX2X1   | 0.134 | 0.128 |   2.764 |    2.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   2.764 |    2.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.112 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                   3.000
= Required Time                 2.653
- Arrival Time                  2.764
= Slack Time                   -0.111
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.006 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.182 | 0.185 |   1.933 |    1.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.083 | 0.207 |   2.141 |    2.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.207 | 0.231 |   2.372 |    2.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC65_n57      | A v -> Y v     | BUFX2    | 0.141 | 0.265 |   2.636 |    2.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | A v -> Y ^     | MUX2X1   | 0.133 | 0.127 |   2.763 |    2.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   2.764 |    2.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.111 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.111 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.346
+ Phase Shift                   3.000
= Required Time                 2.654
- Arrival Time                  2.763
= Slack Time                   -0.109
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.007 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.182 | 0.185 |   1.933 |    1.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.083 | 0.207 |   2.141 |    2.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.207 | 0.231 |   2.372 |    2.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC66_n57      | A v -> Y v     | BUFX2    | 0.137 | 0.261 |   2.633 |    2.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95                | A v -> Y ^     | MUX2X1   | 0.131 | 0.130 |   2.763 |    2.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   2.763 |    2.654 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.109 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                   3.000
= Required Time                 2.655
- Arrival Time                  2.761
= Slack Time                   -0.106
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.010 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.182 | 0.185 |   1.933 |    1.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n14      | A ^ -> Y ^     | BUFX2    | 0.083 | 0.207 |   2.141 |    2.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43                | S ^ -> Y v     | MUX2X1   | 0.207 | 0.231 |   2.372 |    2.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC66_n57      | A v -> Y v     | BUFX2    | 0.137 | 0.261 |   2.633 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | A v -> Y ^     | MUX2X1   | 0.129 | 0.128 |   2.761 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   2.761 |    2.655 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.106 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.718
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.033 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.262 | 0.269 |   2.018 |    1.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.126 | 0.086 |   2.104 |    2.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.311 |    2.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.553 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A v -> Y ^     | MUX2X1   | 0.168 | 0.165 |   2.718 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.168 | 0.000 |   2.718 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.084 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.084 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.713
= Slack Time                   -0.078
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.038 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.262 | 0.269 |   2.018 |    1.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.126 | 0.086 |   2.104 |    2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.311 |    2.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.553 |    2.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B v -> Y ^     | MUX2X1   | 0.167 | 0.160 |   2.713 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D ^            | DFFPOSX1 | 0.167 | 0.000 |   2.713 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.078 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                     (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                   3.000
= Required Time                 2.831
- Arrival Time                  2.906
= Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | write_enable v |         | 0.162 |       |   1.116 |    1.041 | 
     | U18                                                | YPAD v -> DI v | PADINC  | 0.047 | 0.148 |   1.264 |    1.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_123_0              | B v -> Y ^     | NAND2X1 | 0.239 | 0.181 |   1.445 |    1.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_124_0              | A ^ -> Y v     | INVX4   | 0.161 | 0.157 |   1.602 |    1.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC88_n25    | A v -> Y v     | BUFX4   | 0.127 | 0.266 |   1.867 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U36                 | A v -> Y ^     | NOR2X1  | 0.165 | 0.132 |   1.999 |    1.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U37                 | C ^ -> Y v     | AOI22X1 | 0.181 | 0.098 |   2.097 |    2.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U38                 | C v -> Y ^     | OAI21X1 | 0.357 | 0.302 |   2.399 |    2.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPC27_wptr_nxt_2_    | A ^ -> Y ^     | BUFX2   | 0.178 | 0.311 |   2.710 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCPC28_wptr_nxt_ | A ^ -> Y ^     | BUFX2   | 0.069 | 0.195 |   2.905 |    2.831 | 
     | 2_                                                 |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2]      | D ^            | DFFSR   | 0.069 | 0.000 |   2.906 |    2.831 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.000 |       |   0.000 |    0.075 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.075 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   3.000
= Required Time                 2.636
- Arrival Time                  2.710
= Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.042 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.262 | 0.269 |   2.018 |    1.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.126 | 0.086 |   2.104 |    2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.311 |    2.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.553 |    2.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A v -> Y ^     | MUX2X1   | 0.166 | 0.157 |   2.710 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.166 | 0.000 |   2.710 |    2.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.075 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.075 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.711
= Slack Time                   -0.074
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.042 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.262 | 0.269 |   2.018 |    1.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.126 | 0.086 |   2.104 |    2.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.311 |    2.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.553 |    2.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y ^     | MUX2X1   | 0.164 | 0.158 |   2.711 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D ^            | DFFPOSX1 | 0.164 | 0.000 |   2.711 |    2.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.074 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.074 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                   3.000
= Required Time                 2.817
- Arrival Time                  2.891
= Slack Time                   -0.074
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    1.042 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.047 | 0.148 |   1.264 |    1.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_123_0           | B v -> Y ^     | NAND2X1 | 0.239 | 0.181 |   1.445 |    1.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_124_0           | A ^ -> Y v     | INVX4   | 0.161 | 0.157 |   1.602 |    1.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC88_n25 | A v -> Y v     | BUFX4   | 0.127 | 0.266 |   1.867 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC87_n25 | A v -> Y v     | BUFX2   | 0.067 | 0.181 |   2.049 |    1.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U32              | B v -> Y ^     | NAND2X1 | 0.150 | 0.122 |   2.171 |    2.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U38              | B ^ -> Y v     | OAI21X1 | 0.312 | 0.230 |   2.401 |    2.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OCPC27_wptr_nxt_2_ | A v -> Y v     | BUFX2   | 0.175 | 0.317 |   2.718 |    2.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U29                   | A v -> Y ^     | XOR2X1  | 0.135 | 0.173 |   2.891 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]         | D ^            | DFFSR   | 0.135 | 0.000 |   2.891 |    2.817 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |    0.074 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.074 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.707
= Slack Time                   -0.070
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.046 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.262 | 0.269 |   2.018 |    1.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.126 | 0.086 |   2.104 |    2.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.311 |    2.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.553 |    2.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A v -> Y ^     | MUX2X1   | 0.164 | 0.153 |   2.706 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D ^            | DFFPOSX1 | 0.164 | 0.000 |   2.707 |    2.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.070 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.070 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.708
= Slack Time                   -0.068
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.048 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.262 | 0.269 |   2.018 |    1.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.126 | 0.086 |   2.104 |    2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.311 |    2.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.553 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | MUX2X1   | 0.157 | 0.155 |   2.708 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D ^            | DFFPOSX1 | 0.157 | 0.000 |   2.708 |    2.640 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.068 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.068 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.707
= Slack Time                   -0.067
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.050 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.262 | 0.269 |   2.018 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.126 | 0.086 |   2.104 |    2.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.311 |    2.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.553 |    2.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A v -> Y ^     | MUX2X1   | 0.157 | 0.154 |   2.707 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D ^            | DFFPOSX1 | 0.157 | 0.000 |   2.707 |    2.640 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.067 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.067 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                   3.000
= Required Time                 2.881
- Arrival Time                  2.947
= Slack Time                   -0.066
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    1.050 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.047 | 0.148 |   1.264 |    1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_123_0           | B v -> Y ^     | NAND2X1 | 0.239 | 0.181 |   1.445 |    1.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_124_0           | A ^ -> Y v     | INVX4   | 0.161 | 0.157 |   1.602 |    1.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OCP_RBC88_n25 | A v -> Y v     | BUFX4   | 0.127 | 0.266 |   1.867 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U19              | A v -> Y ^     | XNOR2X1 | 0.261 | 0.251 |   2.118 |    2.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18              | A ^ -> Y v     | XNOR2X1 | 0.248 | 0.284 |   2.402 |    2.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U25                   | A v -> Y v     | XNOR2X1 | 0.188 | 0.242 |   2.644 |    2.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_238_0           | C v -> Y ^     | NAND3X1 | 0.181 | 0.153 |   2.797 |    2.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U27                   | B ^ -> Y v     | NOR2X1  | 0.166 | 0.150 |   2.947 |    2.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg       | D v            | DFFSR   | 0.166 | 0.000 |   2.947 |    2.881 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |    0.066 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.066 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.701
= Slack Time                   -0.063
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.053 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21                | A v -> Y ^     | INVX1    | 0.262 | 0.269 |   2.018 |    1.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0         | B ^ -> Y v     | NAND2X1  | 0.126 | 0.086 |   2.104 |    2.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0         | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.311 |    2.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0         | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.553 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | A v -> Y ^     | MUX2X1   | 0.161 | 0.148 |   2.701 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D ^            | DFFPOSX1 | 0.161 | 0.000 |   2.701 |    2.639 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.063 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.063 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.353
+ Phase Shift                   3.000
= Required Time                 2.647
- Arrival Time                  2.680
= Slack Time                   -0.033
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.083 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.209 |   2.182 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.320 |    2.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.232 | 0.213 |   2.533 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_486_0        | B ^ -> Y v     | AOI21X1  | 0.155 | 0.147 |   2.680 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.155 | 0.000 |   2.680 |    2.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.033 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.033 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   3.000
= Required Time                 2.649
- Arrival Time                  2.677
= Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.088 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.209 |   2.182 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.320 |    2.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.232 | 0.213 |   2.533 |    2.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0        | B ^ -> Y v     | AOI21X1  | 0.152 | 0.143 |   2.676 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.152 | 0.000 |   2.677 |    2.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.028 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.028 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.563
+ Phase Shift                   3.000
= Required Time                 2.437
- Arrival Time                  2.462
= Slack Time                   -0.025
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.091 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.182 | 0.185 |   1.933 |    1.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_449_0        | A ^ -> Y v     | INVX4    | 0.071 | 0.069 |   2.003 |    1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | B v -> Y ^     | AOI22X1  | 0.451 | 0.334 |   2.337 |    2.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | MUX2X1   | 0.213 | 0.125 |   2.462 |    2.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.213 | 0.000 |   2.462 |    2.437 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.025 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.025 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.661
= Slack Time                   -0.023
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.093 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.098 | 0.208 |   2.182 |    2.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.138 |   2.320 |    2.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.232 | 0.210 |   2.529 |    2.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A ^ -> Y v     | MUX2X1   | 0.167 | 0.131 |   2.660 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.167 | 0.000 |   2.661 |    2.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.023 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.023 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   3.000
= Required Time                 2.645
- Arrival Time                  2.659
= Slack Time                   -0.014
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.102 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.093 | 0.213 |   2.186 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.171 | 0.136 |   2.322 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.228 | 0.206 |   2.529 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | B ^ -> Y v     | MUX2X1   | 0.157 | 0.130 |   2.659 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.157 | 0.000 |   2.659 |    2.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.014 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.014 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   3.000
= Required Time                 2.645
- Arrival Time                  2.650
= Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.111 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.968 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.098 | 0.208 |   2.182 |    2.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.138 |   2.320 |    2.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.232 | 0.210 |   2.529 |    2.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A ^ -> Y v     | MUX2X1   | 0.157 | 0.121 |   2.650 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.157 | 0.000 |   2.650 |    2.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.006 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.651
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.111 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.209 |   2.182 |    2.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.320 |    2.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.232 | 0.213 |   2.533 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A ^ -> Y v     | MUX2X1   | 0.156 | 0.118 |   2.651 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.156 | 0.000 |   2.651 |    2.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.651
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.111 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.209 |   2.182 |    2.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.320 |    2.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.232 | 0.213 |   2.533 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A ^ -> Y v     | MUX2X1   | 0.156 | 0.117 |   2.650 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.156 | 0.000 |   2.651 |    2.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.353
+ Phase Shift                   3.000
= Required Time                 2.647
- Arrival Time                  2.649
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.115 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.209 |   2.182 |    2.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.320 |    2.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.232 | 0.213 |   2.533 |    2.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | MUX2X1   | 0.154 | 0.116 |   2.649 |    2.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.154 | 0.000 |   2.649 |    2.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.002 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.647
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.116 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.093 | 0.213 |   2.186 |    2.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.171 | 0.136 |   2.322 |    2.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.228 | 0.206 |   2.529 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | MUX2X1   | 0.155 | 0.118 |   2.647 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.155 | 0.000 |   2.647 |    2.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.001 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.353
+ Phase Shift                   3.000
= Required Time                 2.647
- Arrival Time                  2.647
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.116 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.098 | 0.208 |   2.182 |    2.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.138 |   2.320 |    2.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.232 | 0.210 |   2.529 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290               | A ^ -> Y v     | MUX2X1   | 0.154 | 0.118 |   2.647 |    2.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.154 | 0.000 |   2.647 |    2.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.000 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.000 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   3.000
= Required Time                 2.649
- Arrival Time                  2.646
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.119 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.093 | 0.213 |   2.186 |    2.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.171 | 0.136 |   2.322 |    2.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.228 | 0.206 |   2.529 |    2.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A ^ -> Y v     | MUX2X1   | 0.152 | 0.117 |   2.646 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.152 | 0.000 |   2.646 |    2.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.003 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.540
+ Phase Shift                   3.000
= Required Time                 2.460
- Arrival Time                  2.458
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.119 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U42                | A v -> Y ^     | INVX4    | 0.182 | 0.185 |   1.933 |    1.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_449_0        | A ^ -> Y v     | INVX4    | 0.071 | 0.069 |   2.003 |    2.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0        | B v -> Y ^     | AOI22X1  | 0.451 | 0.334 |   2.337 |    2.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | MUX2X1   | 0.209 | 0.120 |   2.457 |    2.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.209 | 0.000 |   2.458 |    2.460 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.003 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   3.000
= Required Time                 2.649
- Arrival Time                  2.646
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.120 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.093 | 0.213 |   2.186 |    2.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.171 | 0.136 |   2.322 |    2.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.228 | 0.206 |   2.529 |    2.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | MUX2X1   | 0.151 | 0.117 |   2.645 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.151 | 0.000 |   2.646 |    2.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.004 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.631
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.120 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A ^ -> Y v     | NAND2X1  | 0.116 | 0.081 |   2.055 |    2.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.239 | 0.196 |   2.251 |    2.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.473 |    2.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | A v -> Y ^     | MUX2X1   | 0.167 | 0.158 |   2.631 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D ^            | DFFPOSX1 | 0.167 | 0.000 |   2.631 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.004 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                   3.000
= Required Time                 2.653
- Arrival Time                  2.648
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.121 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.098 | 0.208 |   2.182 |    2.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.138 |   2.320 |    2.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.232 | 0.210 |   2.529 |    2.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | B ^ -> Y v     | MUX2X1   | 0.146 | 0.119 |   2.648 |    2.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.146 | 0.000 |   2.648 |    2.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.350
+ Phase Shift                   3.000
= Required Time                 2.650
- Arrival Time                  2.645
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.121 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.209 |   2.182 |    2.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.320 |    2.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.232 | 0.213 |   2.533 |    2.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A ^ -> Y v     | MUX2X1   | 0.150 | 0.112 |   2.645 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.150 | 0.000 |   2.645 |    2.650 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.628
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.121 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A ^ -> Y v     | NAND2X1  | 0.116 | 0.081 |   2.055 |    2.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.239 | 0.196 |   2.251 |    2.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.473 |    2.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | D v -> Y ^     | AOI22X1  | 0.170 | 0.155 |   2.628 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D ^            | DFFPOSX1 | 0.170 | 0.000 |   2.628 |    2.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   3.000
= Required Time                 2.649
- Arrival Time                  2.644
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.121 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.093 | 0.213 |   2.186 |    2.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.171 | 0.136 |   2.322 |    2.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.228 | 0.206 |   2.529 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | MUX2X1   | 0.152 | 0.115 |   2.643 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.152 | 0.000 |   2.644 |    2.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                   3.000
= Required Time                 2.653
- Arrival Time                  2.647
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.122 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.098 | 0.208 |   2.182 |    2.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.138 |   2.320 |    2.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.232 | 0.210 |   2.529 |    2.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | B ^ -> Y v     | MUX2X1   | 0.146 | 0.118 |   2.647 |    2.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.146 | 0.000 |   2.647 |    2.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.006 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                   3.000
= Required Time                 2.653
- Arrival Time                  2.647
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.122 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.098 | 0.208 |   2.182 |    2.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.138 |   2.320 |    2.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.232 | 0.210 |   2.529 |    2.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B ^ -> Y v     | MUX2X1   | 0.145 | 0.118 |   2.647 |    2.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.145 | 0.000 |   2.647 |    2.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.006 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   3.000
= Required Time                 2.649
- Arrival Time                  2.643
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.123 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.093 | 0.213 |   2.186 |    2.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.171 | 0.136 |   2.322 |    2.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.228 | 0.206 |   2.529 |    2.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A ^ -> Y v     | MUX2X1   | 0.151 | 0.114 |   2.643 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.151 | 0.000 |   2.643 |    2.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.007 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                   3.000
= Required Time                 2.651
- Arrival Time                  2.644
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.123 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.209 |   2.182 |    2.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.320 |    2.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.232 | 0.213 |   2.533 |    2.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A ^ -> Y v     | MUX2X1   | 0.148 | 0.111 |   2.644 |    2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.148 | 0.000 |   2.644 |    2.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.007 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                   3.000
= Required Time                 2.651
- Arrival Time                  2.643
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.124 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_57_0         | A ^ -> Y ^     | OR2X1    | 0.093 | 0.209 |   2.182 |    2.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y v     | NAND2X1  | 0.170 | 0.137 |   2.320 |    2.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.232 | 0.213 |   2.533 |    2.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A ^ -> Y v     | MUX2X1   | 0.148 | 0.110 |   2.643 |    2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.148 | 0.000 |   2.643 |    2.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.008 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.350
+ Phase Shift                   3.000
= Required Time                 2.650
- Arrival Time                  2.642
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.124 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.093 | 0.213 |   2.186 |    2.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.171 | 0.136 |   2.322 |    2.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.228 | 0.206 |   2.529 |    2.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A ^ -> Y v     | MUX2X1   | 0.150 | 0.114 |   2.642 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.150 | 0.000 |   2.642 |    2.650 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.008 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   3.000
= Required Time                 2.646
- Arrival Time                  2.638
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.124 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.094 | 0.201 |   2.174 |    2.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.174 | 0.139 |   2.313 |    2.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.228 | 0.208 |   2.521 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | A ^ -> Y v     | MUX2X1   | 0.155 | 0.117 |   2.638 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.155 | 0.000 |   2.638 |    2.646 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.008 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.620
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.125 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A ^ -> Y v     | NAND2X1  | 0.116 | 0.081 |   2.055 |    2.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.239 | 0.196 |   2.251 |    2.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.473 |    2.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_105_0        | D v -> Y ^     | AOI22X1  | 0.183 | 0.147 |   2.619 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D ^            | DFFPOSX1 | 0.183 | 0.000 |   2.620 |    2.628 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.009 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.353
+ Phase Shift                   3.000
= Required Time                 2.647
- Arrival Time                  2.638
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.125 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.094 | 0.201 |   2.174 |    2.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.174 | 0.139 |   2.313 |    2.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.228 | 0.208 |   2.521 |    2.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155               | A ^ -> Y v     | MUX2X1   | 0.154 | 0.116 |   2.637 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.154 | 0.000 |   2.638 |    2.647 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.009 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                   3.000
= Required Time                 2.651
- Arrival Time                  2.641
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.125 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_452_0        | A ^ -> Y ^     | OR2X1    | 0.093 | 0.213 |   2.186 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0        | A ^ -> Y v     | NAND2X1  | 0.171 | 0.136 |   2.322 |    2.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0         | A v -> Y ^     | INVX4    | 0.228 | 0.206 |   2.529 |    2.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | MUX2X1   | 0.149 | 0.112 |   2.641 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.149 | 0.000 |   2.641 |    2.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.009 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.009 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.350
+ Phase Shift                   3.000
= Required Time                 2.650
- Arrival Time                  2.641
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.126 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.098 | 0.208 |   2.182 |    2.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.138 |   2.320 |    2.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.232 | 0.210 |   2.529 |    2.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A ^ -> Y v     | MUX2X1   | 0.150 | 0.111 |   2.640 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.150 | 0.000 |   2.641 |    2.650 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.010 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.352
+ Phase Shift                   3.000
= Required Time                 2.648
- Arrival Time                  2.638
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.126 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.094 | 0.201 |   2.174 |    2.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.174 | 0.139 |   2.313 |    2.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.228 | 0.208 |   2.521 |    2.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | MUX2X1   | 0.153 | 0.117 |   2.638 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.153 | 0.000 |   2.638 |    2.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.010 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                   3.000
= Required Time                 2.653
- Arrival Time                  2.643
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.126 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.094 | 0.201 |   2.174 |    2.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.174 | 0.139 |   2.313 |    2.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.228 | 0.208 |   2.521 |    2.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19                | B ^ -> Y v     | MUX2X1   | 0.146 | 0.121 |   2.642 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.146 | 0.000 |   2.643 |    2.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.010 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.626
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.127 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | A ^ -> Y v     | NAND2X1  | 0.116 | 0.081 |   2.055 |    2.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0        | C v -> Y ^     | OAI21X1  | 0.239 | 0.196 |   2.251 |    2.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.473 |    2.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U11                | B v -> Y ^     | MUX2X1   | 0.164 | 0.153 |   2.626 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D ^            | DFFPOSX1 | 0.164 | 0.001 |   2.626 |    2.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.010 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                   3.000
= Required Time                 2.651
- Arrival Time                  2.641
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.127 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_454_0        | A ^ -> Y ^     | OR2X1    | 0.098 | 0.208 |   2.182 |    2.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0        | A ^ -> Y v     | NAND2X1  | 0.170 | 0.138 |   2.320 |    2.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A v -> Y ^     | INVX4    | 0.232 | 0.210 |   2.529 |    2.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A ^ -> Y v     | MUX2X1   | 0.148 | 0.112 |   2.641 |    2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.148 | 0.000 |   2.641 |    2.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.010 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.010 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   3.000
= Required Time                 2.649
- Arrival Time                  2.638
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.127 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.456 | 0.485 |   1.748 |    1.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15                | A v -> Y ^     | INVX8    | 0.220 | 0.225 |   1.974 |    1.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_605_0        | A ^ -> Y ^     | OR2X1    | 0.094 | 0.201 |   2.174 |    2.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0        | A ^ -> Y v     | NAND2X1  | 0.174 | 0.139 |   2.313 |    2.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0         | A v -> Y ^     | INVX4    | 0.228 | 0.208 |   2.521 |    2.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | A ^ -> Y v     | MUX2X1   | 0.152 | 0.117 |   2.638 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.152 | 0.000 |   2.638 |    2.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.011 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.011 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

