# VITA 49.2 iiod Translation Mapping for PlutoSDR
#
# Format:
# stream_id,cif0_bit,device_name,channel_name,is_output,attr_name
#
# This file provides a mapping for standard VITA 49 context fields
# to corresponding libiio attributes for the ADALM-PLUTO.

# ==============================================================================
# ad9361-phy - RF Transceiver
# ==============================================================================

# --- Mapped Standard CIF Fields ---

# Sample Rate (Standard CIF0 Bit 21 typically used for Sample Rate)
# RX Sample Rate
0x12345678,21,ad9361-phy,voltage0,false,sampling_frequency
# TX Sample Rate
0x12345678,21,ad9361-phy,voltage0,true,sampling_frequency

# Bandwidth (Standard CIF0 Bit 29 typically used for Bandwidth)
# RX RF Bandwidth
0x12345678,29,ad9361-phy,voltage0,false,rf_bandwidth
# TX RF Bandwidth
0x12345678,29,ad9361-phy,voltage0,true,rf_bandwidth

# RF Reference Frequency (Standard CIF0 Bit 27 typically used for RF Frequency)
# RX LO Frequency (Mapped to altvoltage0 which is RX_LO)
0x12345678,27,ad9361-phy,altvoltage0,true,frequency
# TX LO Frequency (Mapped to altvoltage1 which is TX_LO)
0x12345678,27,ad9361-phy,altvoltage1,true,frequency

# Actual Gain (Standard CIF0 Bit 20 typically used for Gain/Reference Level)
# RX Hardware Gain
0x12345678,20,ad9361-phy,voltage0,false,hardwaregain
# TX Hardware Gain
0x12345678,20,ad9361-phy,voltage0,true,hardwaregain

# --- Unmapped Properties (Do not map to standard VITA 49 CIF context fields easily) ---
# The following ad9361-phy attributes are highly device-specific and do not have
# direct standard VITA 49 CIF equivalents:
#
# RX Settings:
# - gain_control_mode (e.g. slow_attack, manual)
# - rf_port_select (A_BALANCED, etc)
# - bb_dc_offset_tracking_en
# - rf_dc_offset_tracking_en
# - quadrature_tracking_en
# - filter_fir_en
# - rssi
#
# TX Settings:
# - rf_port_select
# - filter_fir_en
# - rssi
# 
# LO Settings (fastlock profiles, baseband PLL sync):
# - fastlock_load, fastlock_recall, fastlock_save, fastlock_store
# - powerdown, external
#
# Core Device Attributes:
# - ensm_mode, calib_mode, trx_rate_governor, xo_correction
#


# ==============================================================================
# xadc - Xilinx System Monitor
# ==============================================================================
# 
# Contains system voltages (vccint, vccaux) and FPGA temperature (temp0).
# While VITA 49 supports environmentally-sensed values (like temperature),
# its application is typically isolated and libiio handles these out-of-band.
# 
# - temp0 (input, raw/offset/scale)
# - voltage0...voltage8
# - sampling_frequency (Does not relate to RF sample rate)


# ==============================================================================
# cf-ad9361-lpc / cf-ad9361-dds-core-lpc - HDL Cores
# ==============================================================================
# 
# The HDL data paths contain digital tuning and DDS parameters. 
# 
# Mapped Attributes:
# - sampling_frequency (redundant to the physical PHY sample rate above, but mapped if needed)
# 
# Unmapped Attributes:
# - calibphase, calibscale, calibbias: I/Q correction matrix elements.
# - TX DDS altvoltage attributes (frequency, phase, scale) for generating test tones.
