// Seed: 417195759
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input logic id_7
);
  logic id_8;
  reg   id_9;
  assign id_8 = id_7;
  always @(id_2) id_9 <= #1 1;
  assign id_8 = id_3;
endmodule
