{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544135482944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544135482950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 17:31:22 2018 " "Processing started: Thu Dec 06 17:31:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544135482950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135482950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135482950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544135483523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544135483523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "capture CAPTURE project.v(92) " "Verilog HDL Declaration information at project.v(92): object \"capture\" differs only in case from object \"CAPTURE\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544135495440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incre INCRE project.v(113) " "Verilog HDL Declaration information at project.v(113): object \"incre\" differs only in case from object \"INCRE\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 113 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544135495441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW project.v(95) " "Verilog HDL Declaration information at project.v(95): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544135495441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "project.v 37 37 " "Using design file project.v, which is not specified as a design file for the current project, but contains definitions for 37 design units and 37 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "4 register_blk " "Found entity 4: register_blk" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter_ld " "Found entity 5: counter_ld" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_ld_blk " "Found entity 6: mux_ld_blk" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter_coord " "Found entity 7: counter_coord" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "8 blk_counter " "Found entity 8: blk_counter" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "9 random_generator " "Found entity 9: random_generator" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "10 random " "Found entity 10: random" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "11 random_piece_dif " "Found entity 11: random_piece_dif" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "12 random_piece " "Found entity 12: random_piece" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "13 reg_rand " "Found entity 13: reg_rand" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "14 filter " "Found entity 14: filter" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "15 rand_coord_mux " "Found entity 15: rand_coord_mux" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "16 counter_x " "Found entity 16: counter_x" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "17 counter_y " "Found entity 17: counter_y" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "18 draw " "Found entity 18: draw" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "19 counter_map_x " "Found entity 19: counter_map_x" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 852 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "20 counter_map_y " "Found entity 20: counter_map_y" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 895 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "21 counter_draw_x " "Found entity 21: counter_draw_x" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "22 counter_draw_y " "Found entity 22: counter_draw_y" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 958 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "23 rate_divider_draw " "Found entity 23: rate_divider_draw" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "24 delay_counter " "Found entity 24: delay_counter" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "25 block_frame_counter " "Found entity 25: block_frame_counter" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1032 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "26 count_sec " "Found entity 26: count_sec" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1057 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "27 rate_divider_second " "Found entity 27: rate_divider_second" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1078 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "28 count_second " "Found entity 28: count_second" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "29 hex_second " "Found entity 29: hex_second" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "30 hex_decoder " "Found entity 30: hex_decoder" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "31 count_direction " "Found entity 31: count_direction" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "32 count_three " "Found entity 32: count_three" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "33 count_capture " "Found entity 33: count_capture" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "34 player_move " "Found entity 34: player_move" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "35 player_move_x " "Found entity 35: player_move_x" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "36 player_move_y " "Found entity 36: player_move_y" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""} { "Info" "ISGN_ENTITY_NAME" "37 keyboard_dir " "Found entity 37: keyboard_dir" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544135495446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_rd project.v(70) " "Verilog HDL Implicit Net warning at project.v(70): created implicit net for \"reset_rd\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count_dir project.v(72) " "Verilog HDL Implicit Net warning at project.v(72): created implicit net for \"count_dir\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_player project.v(74) " "Verilog HDL Implicit Net warning at project.v(74): created implicit net for \"ld_player\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetn project.v(74) " "Verilog HDL Implicit Net warning at project.v(74): created implicit net for \"resetn\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495448 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cap_random project.v(74) " "Verilog HDL Implicit Net warning at project.v(74): created implicit net for \"cap_random\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "store_random project.v(74) " "Verilog HDL Implicit Net warning at project.v(74): created implicit net for \"store_random\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_d_capture project.v(139) " "Verilog HDL Implicit Net warning at project.v(139): created implicit net for \"r_d_capture\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd project.v(140) " "Verilog HDL Implicit Net warning at project.v(140): created implicit net for \"rd\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q project.v(141) " "Verilog HDL Implicit Net warning at project.v(141): created implicit net for \"q\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_d project.v(306) " "Verilog HDL Implicit Net warning at project.v(306): created implicit net for \"r_d\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 306 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_d project.v(311) " "Verilog HDL Implicit Net warning at project.v(311): created implicit net for \"left_d\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_d project.v(311) " "Verilog HDL Implicit Net warning at project.v(311): created implicit net for \"right_d\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "up_d project.v(311) " "Verilog HDL Implicit Net warning at project.v(311): created implicit net for \"up_d\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "down_d project.v(311) " "Verilog HDL Implicit Net warning at project.v(311): created implicit net for \"down_d\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "map project.v(313) " "Verilog HDL Implicit Net warning at project.v(313): created implicit net for \"map\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ran_en0 project.v(552) " "Verilog HDL Implicit Net warning at project.v(552): created implicit net for \"ran_en0\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 552 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ran_en1 project.v(553) " "Verilog HDL Implicit Net warning at project.v(553): created implicit net for \"ran_en1\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 553 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ran_en2 project.v(554) " "Verilog HDL Implicit Net warning at project.v(554): created implicit net for \"ran_en2\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 554 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ran_en3 project.v(555) " "Verilog HDL Implicit Net warning at project.v(555): created implicit net for \"ran_en3\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 555 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd project.v(824) " "Verilog HDL Implicit Net warning at project.v(824): created implicit net for \"rd\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 824 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rotation project.v(1069) " "Verilog HDL Implicit Net warning at project.v(1069): created implicit net for \"rotation\"" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1069 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544135495466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544135495509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "project.v" "VGA" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544135495533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135495685 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544135495685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135495748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135495803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135495854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135495904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135495925 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544135495925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135495926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544135496013 ""}  } { { "vga_pll.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544135496013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135496072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135496072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544135496092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544135496092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_sec count_sec:s0 " "Elaborating entity \"count_sec\" for hierarchy \"count_sec:s0\"" {  } { { "project.v" "s0" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1072) " "Verilog HDL assignment warning at project.v(1072): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496096 "|project|count_sec:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider_second count_sec:s0\|rate_divider_second:s3 " "Elaborating entity \"rate_divider_second\" for hierarchy \"count_sec:s0\|rate_divider_second:s3\"" {  } { { "project.v" "s3" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1100) " "Verilog HDL assignment warning at project.v(1100): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496103 "|project|count_sec:s0|rate_divider_second:s3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_second count_sec:s0\|count_second:s4 " "Elaborating entity \"count_second\" for hierarchy \"count_sec:s0\|count_second:s4\"" {  } { { "project.v" "s4" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_second count_sec:s0\|hex_second:s5 " "Elaborating entity \"hex_second\" for hierarchy \"count_sec:s0\|hex_second:s5\"" {  } { { "project.v" "s5" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder count_sec:s0\|hex_decoder:s7 " "Elaborating entity \"hex_decoder\" for hierarchy \"count_sec:s0\|hex_decoder:s7\"" {  } { { "project.v" "s7" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_direction count_direction:s1 " "Elaborating entity \"count_direction\" for hierarchy \"count_direction:s1\"" {  } { { "project.v" "s1" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "project.v" "c0" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(119) " "Verilog HDL assignment warning at project.v(119): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496136 "|project|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(142) " "Verilog HDL assignment warning at project.v(142): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496137 "|project|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project.v(193) " "Verilog HDL Case Statement warning at project.v(193): incomplete case statement has no default case item" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 193 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1544135496137 "|project|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "project.v(193) " "Verilog HDL Case Statement information at project.v(193): all case item expressions in this case statement are onehot" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 193 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1544135496137 "|project|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_three control:c0\|count_three:p0 " "Elaborating entity \"count_three\" for hierarchy \"control:c0\|count_three:p0\"" {  } { { "project.v" "p0" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1213) " "Verilog HDL assignment warning at project.v(1213): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496147 "|project|control:c0|count_three:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1214) " "Verilog HDL assignment warning at project.v(1214): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496148 "|project|control:c0|count_three:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1215) " "Verilog HDL assignment warning at project.v(1215): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496148 "|project|control:c0|count_three:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_capture control:c0\|count_capture:p1 " "Elaborating entity \"count_capture\" for hierarchy \"control:c0\|count_capture:p1\"" {  } { { "project.v" "p1" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1242) " "Verilog HDL assignment warning at project.v(1242): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496154 "|project|control:c0|count_capture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1243) " "Verilog HDL assignment warning at project.v(1243): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496154 "|project|control:c0|count_capture:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1244) " "Verilog HDL assignment warning at project.v(1244): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496154 "|project|control:c0|count_capture:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_counter control:c0\|delay_counter:c1 " "Elaborating entity \"delay_counter\" for hierarchy \"control:c0\|delay_counter:c1\"" {  } { { "project.v" "c1" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1028) " "Verilog HDL assignment warning at project.v(1028): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496162 "|project|control:c0|delay_counter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_frame_counter control:c0\|block_frame_counter:c2 " "Elaborating entity \"block_frame_counter\" for hierarchy \"control:c0\|block_frame_counter:c2\"" {  } { { "project.v" "c2" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(1053) " "Verilog HDL assignment warning at project.v(1053): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496171 "|project|control:c0|block_frame_counter:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_ld control:c0\|counter_ld:c3 " "Elaborating entity \"counter_ld\" for hierarchy \"control:c0\|counter_ld:c3\"" {  } { { "project.v" "c3" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ld_blk control:c0\|mux_ld_blk:c4 " "Elaborating entity \"mux_ld_blk\" for hierarchy \"control:c0\|mux_ld_blk:c4\"" {  } { { "project.v" "c4" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "project.v" "d0" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(308) " "Verilog HDL assignment warning at project.v(308): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496198 "|project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(310) " "Verilog HDL assignment warning at project.v(310): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544135496198 "|project|datapath:d0"}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "d8 15 draw 14 project.v(313) " "Verilog HDL Module Instantiation error at project.v(313): instance \"d8\" specifies 15 actual port connections but module \"draw\" only expects 14" {  } { { "project.v" "" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 313 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Analysis & Synthesis" 0 -1 1544135496199 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:d0 " "Can't elaborate user hierarchy \"datapath:d0\"" {  } { { "project.v" "d0" { Text "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v" 76 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544135496199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135496229 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544135496278 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 06 17:31:36 2018 " "Processing ended: Thu Dec 06 17:31:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544135496278 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544135496278 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544135496278 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135496278 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 42 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 42 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544135496939 ""}
