{"vcs1":{"timestamp_begin":1680986118.426376229, "rt":1.91, "ut":0.15, "st":0.14}}
{"vcselab":{"timestamp_begin":1680986120.396196557, "rt":3.40, "ut":0.25, "st":0.18}}
{"link":{"timestamp_begin":1680986123.851428507, "rt":0.43, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680986118.079321410}
{"VCS_COMP_START_TIME": 1680986118.079321410}
{"VCS_COMP_END_TIME": 1680986124.356114569}
{"VCS_USER_OPTIONS": "+lint=all -sverilog datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337064}}
{"stitch_vcselab": {"peak_mem": 222604}}
