
Encoders_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a28  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003bf8  08003bf8  00004bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c64  08003c64  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003c64  08003c64  00004c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c6c  08003c6c  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c6c  08003c6c  00004c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c70  08003c70  00004c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003c74  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  20000068  08003cdc  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08003cdc  000052f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cce8  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cdb  00000000  00000000  00011d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd0  00000000  00000000  00013a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a06  00000000  00000000  00014730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002297f  00000000  00000000  00015136  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f1b6  00000000  00000000  00037ab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d28c5  00000000  00000000  00046c6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119530  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d60  00000000  00000000  00119574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0011d2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003be0 	.word	0x08003be0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08003be0 	.word	0x08003be0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b086      	sub	sp, #24
 80005a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a6:	f000 fc6f 	bl	8000e88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005aa:	f000 f83b 	bl	8000624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ae:	f000 f9d1 	bl	8000954 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005b2:	f000 f9a5 	bl	8000900 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80005b6:	f000 f8a3 	bl	8000700 <MX_TIM1_Init>
  MX_TIM2_Init();
 80005ba:	f000 f8f9 	bl	80007b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005be:	f000 f94b 	bl	8000858 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80005c2:	213c      	movs	r1, #60	@ 0x3c
 80005c4:	4813      	ldr	r0, [pc, #76]	@ (8000614 <main+0x74>)
 80005c6:	f001 fdf3 	bl	80021b0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80005ca:	213c      	movs	r1, #60	@ 0x3c
 80005cc:	4812      	ldr	r0, [pc, #72]	@ (8000618 <main+0x78>)
 80005ce:	f001 fdef 	bl	80021b0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80005d2:	213c      	movs	r1, #60	@ 0x3c
 80005d4:	4811      	ldr	r0, [pc, #68]	@ (800061c <main+0x7c>)
 80005d6:	f001 fdeb 	bl	80021b0 <HAL_TIM_Encoder_Start>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//		printf("Encoder position: %u %u %u\r\n", __HAL_TIM_GET_COUNTER(&htim1), __HAL_TIM_GET_COUNTER(&htim2), __HAL_TIM_GET_COUNTER(&htim3));
		uint16_t raw_counter1 = __HAL_TIM_GET_COUNTER(&htim1);
 80005da:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <main+0x74>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005e0:	82fb      	strh	r3, [r7, #22]
		  uint32_t raw_counter2 = __HAL_TIM_GET_COUNTER(&htim2);
 80005e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000618 <main+0x78>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005e8:	613b      	str	r3, [r7, #16]
		  uint16_t raw_counter3 = __HAL_TIM_GET_COUNTER(&htim3);
 80005ea:	4b0c      	ldr	r3, [pc, #48]	@ (800061c <main+0x7c>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005f0:	81fb      	strh	r3, [r7, #14]

		  // Convert to signed values
		  int16_t signed_counter1 = (raw_counter1 < 32768) ? (int16_t)raw_counter1 : (int16_t)(raw_counter1 - 65536);
 80005f2:	8afb      	ldrh	r3, [r7, #22]
 80005f4:	81bb      	strh	r3, [r7, #12]
		  int32_t signed_counter2 = (raw_counter2 < 2147483648) ? (int32_t)raw_counter2 : (int32_t)(raw_counter2 - 4294967296);
 80005f6:	693b      	ldr	r3, [r7, #16]
 80005f8:	60bb      	str	r3, [r7, #8]
		  int16_t signed_counter3 = (raw_counter3 < 32768) ? (int16_t)raw_counter3 : (int16_t)(raw_counter3 - 65536);
 80005fa:	89fb      	ldrh	r3, [r7, #14]
 80005fc:	80fb      	strh	r3, [r7, #6]

		  printf("Encoder position: %d %d %d\r\n", signed_counter1, signed_counter2, signed_counter3);
 80005fe:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8000602:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	4805      	ldr	r0, [pc, #20]	@ (8000620 <main+0x80>)
 800060a:	f002 fc7b 	bl	8002f04 <iprintf>
	while (1) {
 800060e:	bf00      	nop
 8000610:	e7e3      	b.n	80005da <main+0x3a>
 8000612:	bf00      	nop
 8000614:	20000084 	.word	0x20000084
 8000618:	200000cc 	.word	0x200000cc
 800061c:	20000114 	.word	0x20000114
 8000620:	08003bf8 	.word	0x08003bf8

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b094      	sub	sp, #80	@ 0x50
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 031c 	add.w	r3, r7, #28
 800062e:	2234      	movs	r2, #52	@ 0x34
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f002 fcbb 	bl	8002fae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	f107 0308 	add.w	r3, r7, #8
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	609a      	str	r2, [r3, #8]
 8000644:	60da      	str	r2, [r3, #12]
 8000646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000648:	2300      	movs	r3, #0
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	4b2a      	ldr	r3, [pc, #168]	@ (80006f8 <SystemClock_Config+0xd4>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000650:	4a29      	ldr	r2, [pc, #164]	@ (80006f8 <SystemClock_Config+0xd4>)
 8000652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000656:	6413      	str	r3, [r2, #64]	@ 0x40
 8000658:	4b27      	ldr	r3, [pc, #156]	@ (80006f8 <SystemClock_Config+0xd4>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000660:	607b      	str	r3, [r7, #4]
 8000662:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000664:	2300      	movs	r3, #0
 8000666:	603b      	str	r3, [r7, #0]
 8000668:	4b24      	ldr	r3, [pc, #144]	@ (80006fc <SystemClock_Config+0xd8>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000670:	4a22      	ldr	r2, [pc, #136]	@ (80006fc <SystemClock_Config+0xd8>)
 8000672:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000676:	6013      	str	r3, [r2, #0]
 8000678:	4b20      	ldr	r3, [pc, #128]	@ (80006fc <SystemClock_Config+0xd8>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000680:	603b      	str	r3, [r7, #0]
 8000682:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000684:	2302      	movs	r3, #2
 8000686:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000688:	2301      	movs	r3, #1
 800068a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068c:	2310      	movs	r3, #16
 800068e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000690:	2302      	movs	r3, #2
 8000692:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000694:	2300      	movs	r3, #0
 8000696:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000698:	2310      	movs	r3, #16
 800069a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800069c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006a2:	2304      	movs	r3, #4
 80006a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ae:	f107 031c 	add.w	r3, r7, #28
 80006b2:	4618      	mov	r0, r3
 80006b4:	f001 fa38 	bl	8001b28 <HAL_RCC_OscConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006be:	f000 f9cd 	bl	8000a5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c2:	230f      	movs	r3, #15
 80006c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c6:	2302      	movs	r3, #2
 80006c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006d8:	f107 0308 	add.w	r3, r7, #8
 80006dc:	2102      	movs	r1, #2
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 fed8 	bl	8001494 <HAL_RCC_ClockConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006ea:	f000 f9b7 	bl	8000a5c <Error_Handler>
  }
}
 80006ee:	bf00      	nop
 80006f0:	3750      	adds	r7, #80	@ 0x50
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40007000 	.word	0x40007000

08000700 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b08c      	sub	sp, #48	@ 0x30
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000706:	f107 030c 	add.w	r3, r7, #12
 800070a:	2224      	movs	r2, #36	@ 0x24
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f002 fc4d 	bl	8002fae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800071c:	4b22      	ldr	r3, [pc, #136]	@ (80007a8 <MX_TIM1_Init+0xa8>)
 800071e:	4a23      	ldr	r2, [pc, #140]	@ (80007ac <MX_TIM1_Init+0xac>)
 8000720:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000722:	4b21      	ldr	r3, [pc, #132]	@ (80007a8 <MX_TIM1_Init+0xa8>)
 8000724:	2200      	movs	r2, #0
 8000726:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000728:	4b1f      	ldr	r3, [pc, #124]	@ (80007a8 <MX_TIM1_Init+0xa8>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800072e:	4b1e      	ldr	r3, [pc, #120]	@ (80007a8 <MX_TIM1_Init+0xa8>)
 8000730:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000734:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000736:	4b1c      	ldr	r3, [pc, #112]	@ (80007a8 <MX_TIM1_Init+0xa8>)
 8000738:	2200      	movs	r2, #0
 800073a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800073c:	4b1a      	ldr	r3, [pc, #104]	@ (80007a8 <MX_TIM1_Init+0xa8>)
 800073e:	2200      	movs	r2, #0
 8000740:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000742:	4b19      	ldr	r3, [pc, #100]	@ (80007a8 <MX_TIM1_Init+0xa8>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000748:	2301      	movs	r3, #1
 800074a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000750:	2301      	movs	r3, #1
 8000752:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8000758:	2305      	movs	r3, #5
 800075a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800075c:	2300      	movs	r3, #0
 800075e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000760:	2301      	movs	r3, #1
 8000762:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000764:	2300      	movs	r3, #0
 8000766:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8000768:	2305      	movs	r3, #5
 800076a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800076c:	f107 030c 	add.w	r3, r7, #12
 8000770:	4619      	mov	r1, r3
 8000772:	480d      	ldr	r0, [pc, #52]	@ (80007a8 <MX_TIM1_Init+0xa8>)
 8000774:	f001 fc76 	bl	8002064 <HAL_TIM_Encoder_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800077e:	f000 f96d 	bl	8000a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000786:	2300      	movs	r3, #0
 8000788:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	4619      	mov	r1, r3
 800078e:	4806      	ldr	r0, [pc, #24]	@ (80007a8 <MX_TIM1_Init+0xa8>)
 8000790:	f001 fe6e 	bl	8002470 <HAL_TIMEx_MasterConfigSynchronization>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800079a:	f000 f95f 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	3730      	adds	r7, #48	@ 0x30
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000084 	.word	0x20000084
 80007ac:	40010000 	.word	0x40010000

080007b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08c      	sub	sp, #48	@ 0x30
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80007b6:	f107 030c 	add.w	r3, r7, #12
 80007ba:	2224      	movs	r2, #36	@ 0x24
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f002 fbf5 	bl	8002fae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007cc:	4b21      	ldr	r3, [pc, #132]	@ (8000854 <MX_TIM2_Init+0xa4>)
 80007ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80007d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000854 <MX_TIM2_Init+0xa4>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007da:	4b1e      	ldr	r3, [pc, #120]	@ (8000854 <MX_TIM2_Init+0xa4>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80007e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000854 <MX_TIM2_Init+0xa4>)
 80007e2:	f04f 32ff 	mov.w	r2, #4294967295
 80007e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000854 <MX_TIM2_Init+0xa4>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007ee:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <MX_TIM2_Init+0xa4>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80007f4:	2301      	movs	r3, #1
 80007f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80007f8:	2300      	movs	r3, #0
 80007fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80007fc:	2301      	movs	r3, #1
 80007fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000800:	2300      	movs	r3, #0
 8000802:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8000804:	2305      	movs	r3, #5
 8000806:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000808:	2300      	movs	r3, #0
 800080a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800080c:	2301      	movs	r3, #1
 800080e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000810:	2300      	movs	r3, #0
 8000812:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8000814:	2305      	movs	r3, #5
 8000816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000818:	f107 030c 	add.w	r3, r7, #12
 800081c:	4619      	mov	r1, r3
 800081e:	480d      	ldr	r0, [pc, #52]	@ (8000854 <MX_TIM2_Init+0xa4>)
 8000820:	f001 fc20 	bl	8002064 <HAL_TIM_Encoder_Init>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800082a:	f000 f917 	bl	8000a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800082e:	2300      	movs	r3, #0
 8000830:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000832:	2300      	movs	r3, #0
 8000834:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	4619      	mov	r1, r3
 800083a:	4806      	ldr	r0, [pc, #24]	@ (8000854 <MX_TIM2_Init+0xa4>)
 800083c:	f001 fe18 	bl	8002470 <HAL_TIMEx_MasterConfigSynchronization>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000846:	f000 f909 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800084a:	bf00      	nop
 800084c:	3730      	adds	r7, #48	@ 0x30
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	200000cc 	.word	0x200000cc

08000858 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08c      	sub	sp, #48	@ 0x30
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	2224      	movs	r2, #36	@ 0x24
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f002 fba1 	bl	8002fae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000874:	4b20      	ldr	r3, [pc, #128]	@ (80008f8 <MX_TIM3_Init+0xa0>)
 8000876:	4a21      	ldr	r2, [pc, #132]	@ (80008fc <MX_TIM3_Init+0xa4>)
 8000878:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800087a:	4b1f      	ldr	r3, [pc, #124]	@ (80008f8 <MX_TIM3_Init+0xa0>)
 800087c:	2200      	movs	r2, #0
 800087e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000880:	4b1d      	ldr	r3, [pc, #116]	@ (80008f8 <MX_TIM3_Init+0xa0>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000886:	4b1c      	ldr	r3, [pc, #112]	@ (80008f8 <MX_TIM3_Init+0xa0>)
 8000888:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800088c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800088e:	4b1a      	ldr	r3, [pc, #104]	@ (80008f8 <MX_TIM3_Init+0xa0>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000894:	4b18      	ldr	r3, [pc, #96]	@ (80008f8 <MX_TIM3_Init+0xa0>)
 8000896:	2200      	movs	r2, #0
 8000898:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800089a:	2301      	movs	r3, #1
 800089c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800089e:	2300      	movs	r3, #0
 80008a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80008a2:	2301      	movs	r3, #1
 80008a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80008aa:	2305      	movs	r3, #5
 80008ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80008ae:	2300      	movs	r3, #0
 80008b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80008b2:	2301      	movs	r3, #1
 80008b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80008b6:	2300      	movs	r3, #0
 80008b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80008ba:	2305      	movs	r3, #5
 80008bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80008be:	f107 030c 	add.w	r3, r7, #12
 80008c2:	4619      	mov	r1, r3
 80008c4:	480c      	ldr	r0, [pc, #48]	@ (80008f8 <MX_TIM3_Init+0xa0>)
 80008c6:	f001 fbcd 	bl	8002064 <HAL_TIM_Encoder_Init>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80008d0:	f000 f8c4 	bl	8000a5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008d4:	2300      	movs	r3, #0
 80008d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008d8:	2300      	movs	r3, #0
 80008da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	4619      	mov	r1, r3
 80008e0:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <MX_TIM3_Init+0xa0>)
 80008e2:	f001 fdc5 	bl	8002470 <HAL_TIMEx_MasterConfigSynchronization>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80008ec:	f000 f8b6 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	3730      	adds	r7, #48	@ 0x30
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	20000114 	.word	0x20000114
 80008fc:	40000400 	.word	0x40000400

08000900 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000904:	4b11      	ldr	r3, [pc, #68]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000906:	4a12      	ldr	r2, [pc, #72]	@ (8000950 <MX_USART2_UART_Init+0x50>)
 8000908:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800090a:	4b10      	ldr	r3, [pc, #64]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 800090c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000910:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000912:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000924:	4b09      	ldr	r3, [pc, #36]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000926:	220c      	movs	r2, #12
 8000928:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092a:	4b08      	ldr	r3, [pc, #32]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000936:	4805      	ldr	r0, [pc, #20]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000938:	f001 fe16 	bl	8002568 <HAL_UART_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000942:	f000 f88b 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	2000015c 	.word	0x2000015c
 8000950:	40004400 	.word	0x40004400

08000954 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08a      	sub	sp, #40	@ 0x28
 8000958:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095a:	f107 0314 	add.w	r3, r7, #20
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
 8000962:	605a      	str	r2, [r3, #4]
 8000964:	609a      	str	r2, [r3, #8]
 8000966:	60da      	str	r2, [r3, #12]
 8000968:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	613b      	str	r3, [r7, #16]
 800096e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000972:	4a2c      	ldr	r2, [pc, #176]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 8000974:	f043 0304 	orr.w	r3, r3, #4
 8000978:	6313      	str	r3, [r2, #48]	@ 0x30
 800097a:	4b2a      	ldr	r3, [pc, #168]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	f003 0304 	and.w	r3, r3, #4
 8000982:	613b      	str	r3, [r7, #16]
 8000984:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	60fb      	str	r3, [r7, #12]
 800098a:	4b26      	ldr	r3, [pc, #152]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098e:	4a25      	ldr	r2, [pc, #148]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 8000990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000994:	6313      	str	r3, [r2, #48]	@ 0x30
 8000996:	4b23      	ldr	r3, [pc, #140]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a2:	2300      	movs	r3, #0
 80009a4:	60bb      	str	r3, [r7, #8]
 80009a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009aa:	4a1e      	ldr	r2, [pc, #120]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	60bb      	str	r3, [r7, #8]
 80009bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009be:	2300      	movs	r3, #0
 80009c0:	607b      	str	r3, [r7, #4]
 80009c2:	4b18      	ldr	r3, [pc, #96]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a17      	ldr	r2, [pc, #92]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 80009c8:	f043 0302 	orr.w	r3, r3, #2
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <MX_GPIO_Init+0xd0>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0302 	and.w	r3, r3, #2
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	2120      	movs	r1, #32
 80009de:	4812      	ldr	r0, [pc, #72]	@ (8000a28 <MX_GPIO_Init+0xd4>)
 80009e0:	f000 fd3e 	bl	8001460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ea:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009f4:	f107 0314 	add.w	r3, r7, #20
 80009f8:	4619      	mov	r1, r3
 80009fa:	480c      	ldr	r0, [pc, #48]	@ (8000a2c <MX_GPIO_Init+0xd8>)
 80009fc:	f000 fb9c 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a00:	2320      	movs	r3, #32
 8000a02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a04:	2301      	movs	r3, #1
 8000a06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4619      	mov	r1, r3
 8000a16:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <MX_GPIO_Init+0xd4>)
 8000a18:	f000 fb8e 	bl	8001138 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a1c:	bf00      	nop
 8000a1e:	3728      	adds	r7, #40	@ 0x28
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40020000 	.word	0x40020000
 8000a2c:	40020800 	.word	0x40020800

08000a30 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	b29a      	uxth	r2, r3
 8000a40:	f04f 33ff 	mov.w	r3, #4294967295
 8000a44:	68b9      	ldr	r1, [r7, #8]
 8000a46:	4804      	ldr	r0, [pc, #16]	@ (8000a58 <_write+0x28>)
 8000a48:	f001 fdde 	bl	8002608 <HAL_UART_Transmit>
	return len;
 8000a4c:	687b      	ldr	r3, [r7, #4]
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3710      	adds	r7, #16
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	2000015c 	.word	0x2000015c

08000a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a60:	b672      	cpsid	i
}
 8000a62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <Error_Handler+0x8>

08000a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	4b10      	ldr	r3, [pc, #64]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a76:	4a0f      	ldr	r2, [pc, #60]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	603b      	str	r3, [r7, #0]
 8000a8e:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a92:	4a08      	ldr	r2, [pc, #32]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a9a:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000aa6:	2007      	movs	r0, #7
 8000aa8:	f000 fb12 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aac:	bf00      	nop
 8000aae:	3708      	adds	r7, #8
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	40023800 	.word	0x40023800

08000ab8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08e      	sub	sp, #56	@ 0x38
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
 8000aca:	609a      	str	r2, [r3, #8]
 8000acc:	60da      	str	r2, [r3, #12]
 8000ace:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a4b      	ldr	r2, [pc, #300]	@ (8000c04 <HAL_TIM_Encoder_MspInit+0x14c>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d12d      	bne.n	8000b36 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
 8000ade:	4b4a      	ldr	r3, [pc, #296]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae2:	4a49      	ldr	r2, [pc, #292]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aea:	4b47      	ldr	r3, [pc, #284]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	623b      	str	r3, [r7, #32]
 8000af4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	61fb      	str	r3, [r7, #28]
 8000afa:	4b43      	ldr	r3, [pc, #268]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	4a42      	ldr	r2, [pc, #264]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b06:	4b40      	ldr	r3, [pc, #256]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	61fb      	str	r3, [r7, #28]
 8000b10:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b12:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	2300      	movs	r3, #0
 8000b22:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000b24:	2301      	movs	r3, #1
 8000b26:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4837      	ldr	r0, [pc, #220]	@ (8000c0c <HAL_TIM_Encoder_MspInit+0x154>)
 8000b30:	f000 fb02 	bl	8001138 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000b34:	e062      	b.n	8000bfc <HAL_TIM_Encoder_MspInit+0x144>
  else if(htim_encoder->Instance==TIM2)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b3e:	d12c      	bne.n	8000b9a <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b40:	2300      	movs	r3, #0
 8000b42:	61bb      	str	r3, [r7, #24]
 8000b44:	4b30      	ldr	r3, [pc, #192]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b48:	4a2f      	ldr	r2, [pc, #188]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000b4a:	f043 0301 	orr.w	r3, r3, #1
 8000b4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b50:	4b2d      	ldr	r3, [pc, #180]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b54:	f003 0301 	and.w	r3, r3, #1
 8000b58:	61bb      	str	r3, [r7, #24]
 8000b5a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]
 8000b60:	4b29      	ldr	r3, [pc, #164]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b64:	4a28      	ldr	r2, [pc, #160]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000b66:	f043 0301 	orr.w	r3, r3, #1
 8000b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6c:	4b26      	ldr	r3, [pc, #152]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b70:	f003 0301 	and.w	r3, r3, #1
 8000b74:	617b      	str	r3, [r7, #20]
 8000b76:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b78:	2303      	movs	r3, #3
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b80:	2301      	movs	r3, #1
 8000b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b84:	2300      	movs	r3, #0
 8000b86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b90:	4619      	mov	r1, r3
 8000b92:	481e      	ldr	r0, [pc, #120]	@ (8000c0c <HAL_TIM_Encoder_MspInit+0x154>)
 8000b94:	f000 fad0 	bl	8001138 <HAL_GPIO_Init>
}
 8000b98:	e030      	b.n	8000bfc <HAL_TIM_Encoder_MspInit+0x144>
  else if(htim_encoder->Instance==TIM3)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000c10 <HAL_TIM_Encoder_MspInit+0x158>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d12b      	bne.n	8000bfc <HAL_TIM_Encoder_MspInit+0x144>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	613b      	str	r3, [r7, #16]
 8000ba8:	4b17      	ldr	r3, [pc, #92]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bac:	4a16      	ldr	r2, [pc, #88]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000bae:	f043 0302 	orr.w	r3, r3, #2
 8000bb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bb4:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb8:	f003 0302 	and.w	r3, r3, #2
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	4b10      	ldr	r3, [pc, #64]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc8:	4a0f      	ldr	r2, [pc, #60]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000bca:	f043 0301 	orr.w	r3, r3, #1
 8000bce:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8000c08 <HAL_TIM_Encoder_MspInit+0x150>)
 8000bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bdc:	23c0      	movs	r3, #192	@ 0xc0
 8000bde:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be0:	2302      	movs	r3, #2
 8000be2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bec:	2302      	movs	r3, #2
 8000bee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4805      	ldr	r0, [pc, #20]	@ (8000c0c <HAL_TIM_Encoder_MspInit+0x154>)
 8000bf8:	f000 fa9e 	bl	8001138 <HAL_GPIO_Init>
}
 8000bfc:	bf00      	nop
 8000bfe:	3738      	adds	r7, #56	@ 0x38
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	40010000 	.word	0x40010000
 8000c08:	40023800 	.word	0x40023800
 8000c0c:	40020000 	.word	0x40020000
 8000c10:	40000400 	.word	0x40000400

08000c14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08a      	sub	sp, #40	@ 0x28
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a19      	ldr	r2, [pc, #100]	@ (8000c98 <HAL_UART_MspInit+0x84>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d12b      	bne.n	8000c8e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	613b      	str	r3, [r7, #16]
 8000c3a:	4b18      	ldr	r3, [pc, #96]	@ (8000c9c <HAL_UART_MspInit+0x88>)
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c3e:	4a17      	ldr	r2, [pc, #92]	@ (8000c9c <HAL_UART_MspInit+0x88>)
 8000c40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c44:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c46:	4b15      	ldr	r3, [pc, #84]	@ (8000c9c <HAL_UART_MspInit+0x88>)
 8000c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <HAL_UART_MspInit+0x88>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	4a10      	ldr	r2, [pc, #64]	@ (8000c9c <HAL_UART_MspInit+0x88>)
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c62:	4b0e      	ldr	r3, [pc, #56]	@ (8000c9c <HAL_UART_MspInit+0x88>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	f003 0301 	and.w	r3, r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c6e:	230c      	movs	r3, #12
 8000c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c7e:	2307      	movs	r3, #7
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c82:	f107 0314 	add.w	r3, r7, #20
 8000c86:	4619      	mov	r1, r3
 8000c88:	4805      	ldr	r0, [pc, #20]	@ (8000ca0 <HAL_UART_MspInit+0x8c>)
 8000c8a:	f000 fa55 	bl	8001138 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c8e:	bf00      	nop
 8000c90:	3728      	adds	r7, #40	@ 0x28
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40004400 	.word	0x40004400
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40020000 	.word	0x40020000

08000ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca8:	bf00      	nop
 8000caa:	e7fd      	b.n	8000ca8 <NMI_Handler+0x4>

08000cac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <HardFault_Handler+0x4>

08000cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <MemManage_Handler+0x4>

08000cbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <BusFault_Handler+0x4>

08000cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <UsageFault_Handler+0x4>

08000ccc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cfa:	f000 f917 	bl	8000f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b086      	sub	sp, #24
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	60f8      	str	r0, [r7, #12]
 8000d0a:	60b9      	str	r1, [r7, #8]
 8000d0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0e:	2300      	movs	r3, #0
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	e00a      	b.n	8000d2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d14:	f3af 8000 	nop.w
 8000d18:	4601      	mov	r1, r0
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	1c5a      	adds	r2, r3, #1
 8000d1e:	60ba      	str	r2, [r7, #8]
 8000d20:	b2ca      	uxtb	r2, r1
 8000d22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	3301      	adds	r3, #1
 8000d28:	617b      	str	r3, [r7, #20]
 8000d2a:	697a      	ldr	r2, [r7, #20]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	dbf0      	blt.n	8000d14 <_read+0x12>
  }

  return len;
 8000d32:	687b      	ldr	r3, [r7, #4]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d64:	605a      	str	r2, [r3, #4]
  return 0;
 8000d66:	2300      	movs	r3, #0
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <_isatty>:

int _isatty(int file)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d7c:	2301      	movs	r3, #1
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b085      	sub	sp, #20
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	60f8      	str	r0, [r7, #12]
 8000d92:	60b9      	str	r1, [r7, #8]
 8000d94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d96:	2300      	movs	r3, #0
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b086      	sub	sp, #24
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dac:	4a14      	ldr	r2, [pc, #80]	@ (8000e00 <_sbrk+0x5c>)
 8000dae:	4b15      	ldr	r3, [pc, #84]	@ (8000e04 <_sbrk+0x60>)
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000db8:	4b13      	ldr	r3, [pc, #76]	@ (8000e08 <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d102      	bne.n	8000dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dc0:	4b11      	ldr	r3, [pc, #68]	@ (8000e08 <_sbrk+0x64>)
 8000dc2:	4a12      	ldr	r2, [pc, #72]	@ (8000e0c <_sbrk+0x68>)
 8000dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dc6:	4b10      	ldr	r3, [pc, #64]	@ (8000e08 <_sbrk+0x64>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4413      	add	r3, r2
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d207      	bcs.n	8000de4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dd4:	f002 f93a 	bl	800304c <__errno>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	220c      	movs	r2, #12
 8000ddc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dde:	f04f 33ff 	mov.w	r3, #4294967295
 8000de2:	e009      	b.n	8000df8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000de4:	4b08      	ldr	r3, [pc, #32]	@ (8000e08 <_sbrk+0x64>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dea:	4b07      	ldr	r3, [pc, #28]	@ (8000e08 <_sbrk+0x64>)
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4413      	add	r3, r2
 8000df2:	4a05      	ldr	r2, [pc, #20]	@ (8000e08 <_sbrk+0x64>)
 8000df4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000df6:	68fb      	ldr	r3, [r7, #12]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3718      	adds	r7, #24
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20020000 	.word	0x20020000
 8000e04:	00000400 	.word	0x00000400
 8000e08:	200001a4 	.word	0x200001a4
 8000e0c:	200002f8 	.word	0x200002f8

08000e10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e14:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <SystemInit+0x20>)
 8000e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e1a:	4a05      	ldr	r2, [pc, #20]	@ (8000e30 <SystemInit+0x20>)
 8000e1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e6c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e38:	f7ff ffea 	bl	8000e10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e3c:	480c      	ldr	r0, [pc, #48]	@ (8000e70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e3e:	490d      	ldr	r1, [pc, #52]	@ (8000e74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e40:	4a0d      	ldr	r2, [pc, #52]	@ (8000e78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e44:	e002      	b.n	8000e4c <LoopCopyDataInit>

08000e46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e4a:	3304      	adds	r3, #4

08000e4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e50:	d3f9      	bcc.n	8000e46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e52:	4a0a      	ldr	r2, [pc, #40]	@ (8000e7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e54:	4c0a      	ldr	r4, [pc, #40]	@ (8000e80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e58:	e001      	b.n	8000e5e <LoopFillZerobss>

08000e5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e5c:	3204      	adds	r2, #4

08000e5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e60:	d3fb      	bcc.n	8000e5a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e62:	f002 f8f9 	bl	8003058 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e66:	f7ff fb9b 	bl	80005a0 <main>
  bx  lr    
 8000e6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e74:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e78:	08003c74 	.word	0x08003c74
  ldr r2, =_sbss
 8000e7c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e80:	200002f8 	.word	0x200002f8

08000e84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e84:	e7fe      	b.n	8000e84 <ADC_IRQHandler>
	...

08000e88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <HAL_Init+0x40>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a0d      	ldr	r2, [pc, #52]	@ (8000ec8 <HAL_Init+0x40>)
 8000e92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e98:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec8 <HAL_Init+0x40>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec8 <HAL_Init+0x40>)
 8000e9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ea2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ea4:	4b08      	ldr	r3, [pc, #32]	@ (8000ec8 <HAL_Init+0x40>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a07      	ldr	r2, [pc, #28]	@ (8000ec8 <HAL_Init+0x40>)
 8000eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eb0:	2003      	movs	r0, #3
 8000eb2:	f000 f90d 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f000 f808 	bl	8000ecc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ebc:	f7ff fdd4 	bl	8000a68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40023c00 	.word	0x40023c00

08000ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ed4:	4b12      	ldr	r3, [pc, #72]	@ (8000f20 <HAL_InitTick+0x54>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <HAL_InitTick+0x58>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	4619      	mov	r1, r3
 8000ede:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 f917 	bl	800111e <HAL_SYSTICK_Config>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e00e      	b.n	8000f18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b0f      	cmp	r3, #15
 8000efe:	d80a      	bhi.n	8000f16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f00:	2200      	movs	r2, #0
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	f04f 30ff 	mov.w	r0, #4294967295
 8000f08:	f000 f8ed 	bl	80010e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f0c:	4a06      	ldr	r2, [pc, #24]	@ (8000f28 <HAL_InitTick+0x5c>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f12:	2300      	movs	r3, #0
 8000f14:	e000      	b.n	8000f18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000000 	.word	0x20000000
 8000f24:	20000008 	.word	0x20000008
 8000f28:	20000004 	.word	0x20000004

08000f2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <HAL_IncTick+0x20>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	461a      	mov	r2, r3
 8000f36:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <HAL_IncTick+0x24>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	4a04      	ldr	r2, [pc, #16]	@ (8000f50 <HAL_IncTick+0x24>)
 8000f3e:	6013      	str	r3, [r2, #0]
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	20000008 	.word	0x20000008
 8000f50:	200001a8 	.word	0x200001a8

08000f54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return uwTick;
 8000f58:	4b03      	ldr	r3, [pc, #12]	@ (8000f68 <HAL_GetTick+0x14>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	200001a8 	.word	0x200001a8

08000f6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	f003 0307 	and.w	r3, r3, #7
 8000f7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f82:	68ba      	ldr	r2, [r7, #8]
 8000f84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f88:	4013      	ands	r3, r2
 8000f8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f9e:	4a04      	ldr	r2, [pc, #16]	@ (8000fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	60d3      	str	r3, [r2, #12]
}
 8000fa4:	bf00      	nop
 8000fa6:	3714      	adds	r7, #20
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb8:	4b04      	ldr	r3, [pc, #16]	@ (8000fcc <__NVIC_GetPriorityGrouping+0x18>)
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	0a1b      	lsrs	r3, r3, #8
 8000fbe:	f003 0307 	and.w	r3, r3, #7
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	6039      	str	r1, [r7, #0]
 8000fda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	db0a      	blt.n	8000ffa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	490c      	ldr	r1, [pc, #48]	@ (800101c <__NVIC_SetPriority+0x4c>)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	0112      	lsls	r2, r2, #4
 8000ff0:	b2d2      	uxtb	r2, r2
 8000ff2:	440b      	add	r3, r1
 8000ff4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff8:	e00a      	b.n	8001010 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	b2da      	uxtb	r2, r3
 8000ffe:	4908      	ldr	r1, [pc, #32]	@ (8001020 <__NVIC_SetPriority+0x50>)
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	f003 030f 	and.w	r3, r3, #15
 8001006:	3b04      	subs	r3, #4
 8001008:	0112      	lsls	r2, r2, #4
 800100a:	b2d2      	uxtb	r2, r2
 800100c:	440b      	add	r3, r1
 800100e:	761a      	strb	r2, [r3, #24]
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	e000e100 	.word	0xe000e100
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001024:	b480      	push	{r7}
 8001026:	b089      	sub	sp, #36	@ 0x24
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	f1c3 0307 	rsb	r3, r3, #7
 800103e:	2b04      	cmp	r3, #4
 8001040:	bf28      	it	cs
 8001042:	2304      	movcs	r3, #4
 8001044:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	3304      	adds	r3, #4
 800104a:	2b06      	cmp	r3, #6
 800104c:	d902      	bls.n	8001054 <NVIC_EncodePriority+0x30>
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	3b03      	subs	r3, #3
 8001052:	e000      	b.n	8001056 <NVIC_EncodePriority+0x32>
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001058:	f04f 32ff 	mov.w	r2, #4294967295
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43da      	mvns	r2, r3
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	401a      	ands	r2, r3
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800106c:	f04f 31ff 	mov.w	r1, #4294967295
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	fa01 f303 	lsl.w	r3, r1, r3
 8001076:	43d9      	mvns	r1, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800107c:	4313      	orrs	r3, r2
         );
}
 800107e:	4618      	mov	r0, r3
 8001080:	3724      	adds	r7, #36	@ 0x24
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3b01      	subs	r3, #1
 8001098:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800109c:	d301      	bcc.n	80010a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800109e:	2301      	movs	r3, #1
 80010a0:	e00f      	b.n	80010c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a2:	4a0a      	ldr	r2, [pc, #40]	@ (80010cc <SysTick_Config+0x40>)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010aa:	210f      	movs	r1, #15
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295
 80010b0:	f7ff ff8e 	bl	8000fd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <SysTick_Config+0x40>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ba:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <SysTick_Config+0x40>)
 80010bc:	2207      	movs	r2, #7
 80010be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	e000e010 	.word	0xe000e010

080010d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff47 	bl	8000f6c <__NVIC_SetPriorityGrouping>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010f8:	f7ff ff5c 	bl	8000fb4 <__NVIC_GetPriorityGrouping>
 80010fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	6978      	ldr	r0, [r7, #20]
 8001104:	f7ff ff8e 	bl	8001024 <NVIC_EncodePriority>
 8001108:	4602      	mov	r2, r0
 800110a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff5d 	bl	8000fd0 <__NVIC_SetPriority>
}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff ffb0 	bl	800108c <SysTick_Config>
 800112c:	4603      	mov	r3, r0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001138:	b480      	push	{r7}
 800113a:	b089      	sub	sp, #36	@ 0x24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001146:	2300      	movs	r3, #0
 8001148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800114a:	2300      	movs	r3, #0
 800114c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
 8001152:	e165      	b.n	8001420 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001154:	2201      	movs	r2, #1
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	4013      	ands	r3, r2
 8001166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	429a      	cmp	r2, r3
 800116e:	f040 8154 	bne.w	800141a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 0303 	and.w	r3, r3, #3
 800117a:	2b01      	cmp	r3, #1
 800117c:	d005      	beq.n	800118a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001186:	2b02      	cmp	r3, #2
 8001188:	d130      	bne.n	80011ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	2203      	movs	r2, #3
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	4013      	ands	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	68da      	ldr	r2, [r3, #12]
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011c0:	2201      	movs	r2, #1
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	091b      	lsrs	r3, r3, #4
 80011d6:	f003 0201 	and.w	r2, r3, #1
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 0303 	and.w	r3, r3, #3
 80011f4:	2b03      	cmp	r3, #3
 80011f6:	d017      	beq.n	8001228 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	2203      	movs	r2, #3
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	43db      	mvns	r3, r3
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	4013      	ands	r3, r2
 800120e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	689a      	ldr	r2, [r3, #8]
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f003 0303 	and.w	r3, r3, #3
 8001230:	2b02      	cmp	r3, #2
 8001232:	d123      	bne.n	800127c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	08da      	lsrs	r2, r3, #3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3208      	adds	r2, #8
 800123c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	f003 0307 	and.w	r3, r3, #7
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	220f      	movs	r2, #15
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4013      	ands	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	691a      	ldr	r2, [r3, #16]
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	08da      	lsrs	r2, r3, #3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3208      	adds	r2, #8
 8001276:	69b9      	ldr	r1, [r7, #24]
 8001278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	2203      	movs	r2, #3
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f003 0203 	and.w	r2, r3, #3
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	f000 80ae 	beq.w	800141a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	4b5d      	ldr	r3, [pc, #372]	@ (8001438 <HAL_GPIO_Init+0x300>)
 80012c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012c6:	4a5c      	ldr	r2, [pc, #368]	@ (8001438 <HAL_GPIO_Init+0x300>)
 80012c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80012ce:	4b5a      	ldr	r3, [pc, #360]	@ (8001438 <HAL_GPIO_Init+0x300>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012da:	4a58      	ldr	r2, [pc, #352]	@ (800143c <HAL_GPIO_Init+0x304>)
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	089b      	lsrs	r3, r3, #2
 80012e0:	3302      	adds	r3, #2
 80012e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	f003 0303 	and.w	r3, r3, #3
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	220f      	movs	r2, #15
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	43db      	mvns	r3, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4013      	ands	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a4f      	ldr	r2, [pc, #316]	@ (8001440 <HAL_GPIO_Init+0x308>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d025      	beq.n	8001352 <HAL_GPIO_Init+0x21a>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a4e      	ldr	r2, [pc, #312]	@ (8001444 <HAL_GPIO_Init+0x30c>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d01f      	beq.n	800134e <HAL_GPIO_Init+0x216>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a4d      	ldr	r2, [pc, #308]	@ (8001448 <HAL_GPIO_Init+0x310>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d019      	beq.n	800134a <HAL_GPIO_Init+0x212>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a4c      	ldr	r2, [pc, #304]	@ (800144c <HAL_GPIO_Init+0x314>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d013      	beq.n	8001346 <HAL_GPIO_Init+0x20e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4b      	ldr	r2, [pc, #300]	@ (8001450 <HAL_GPIO_Init+0x318>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d00d      	beq.n	8001342 <HAL_GPIO_Init+0x20a>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a4a      	ldr	r2, [pc, #296]	@ (8001454 <HAL_GPIO_Init+0x31c>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d007      	beq.n	800133e <HAL_GPIO_Init+0x206>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a49      	ldr	r2, [pc, #292]	@ (8001458 <HAL_GPIO_Init+0x320>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d101      	bne.n	800133a <HAL_GPIO_Init+0x202>
 8001336:	2306      	movs	r3, #6
 8001338:	e00c      	b.n	8001354 <HAL_GPIO_Init+0x21c>
 800133a:	2307      	movs	r3, #7
 800133c:	e00a      	b.n	8001354 <HAL_GPIO_Init+0x21c>
 800133e:	2305      	movs	r3, #5
 8001340:	e008      	b.n	8001354 <HAL_GPIO_Init+0x21c>
 8001342:	2304      	movs	r3, #4
 8001344:	e006      	b.n	8001354 <HAL_GPIO_Init+0x21c>
 8001346:	2303      	movs	r3, #3
 8001348:	e004      	b.n	8001354 <HAL_GPIO_Init+0x21c>
 800134a:	2302      	movs	r3, #2
 800134c:	e002      	b.n	8001354 <HAL_GPIO_Init+0x21c>
 800134e:	2301      	movs	r3, #1
 8001350:	e000      	b.n	8001354 <HAL_GPIO_Init+0x21c>
 8001352:	2300      	movs	r3, #0
 8001354:	69fa      	ldr	r2, [r7, #28]
 8001356:	f002 0203 	and.w	r2, r2, #3
 800135a:	0092      	lsls	r2, r2, #2
 800135c:	4093      	lsls	r3, r2
 800135e:	69ba      	ldr	r2, [r7, #24]
 8001360:	4313      	orrs	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001364:	4935      	ldr	r1, [pc, #212]	@ (800143c <HAL_GPIO_Init+0x304>)
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	089b      	lsrs	r3, r3, #2
 800136a:	3302      	adds	r3, #2
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001372:	4b3a      	ldr	r3, [pc, #232]	@ (800145c <HAL_GPIO_Init+0x324>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	43db      	mvns	r3, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4013      	ands	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001396:	4a31      	ldr	r2, [pc, #196]	@ (800145c <HAL_GPIO_Init+0x324>)
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800139c:	4b2f      	ldr	r3, [pc, #188]	@ (800145c <HAL_GPIO_Init+0x324>)
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013c0:	4a26      	ldr	r2, [pc, #152]	@ (800145c <HAL_GPIO_Init+0x324>)
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013c6:	4b25      	ldr	r3, [pc, #148]	@ (800145c <HAL_GPIO_Init+0x324>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	43db      	mvns	r3, r3
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	4013      	ands	r3, r2
 80013d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d003      	beq.n	80013ea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013ea:	4a1c      	ldr	r2, [pc, #112]	@ (800145c <HAL_GPIO_Init+0x324>)
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013f0:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <HAL_GPIO_Init+0x324>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	43db      	mvns	r3, r3
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	4013      	ands	r3, r2
 80013fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d003      	beq.n	8001414 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	4313      	orrs	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001414:	4a11      	ldr	r2, [pc, #68]	@ (800145c <HAL_GPIO_Init+0x324>)
 8001416:	69bb      	ldr	r3, [r7, #24]
 8001418:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	3301      	adds	r3, #1
 800141e:	61fb      	str	r3, [r7, #28]
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	2b0f      	cmp	r3, #15
 8001424:	f67f ae96 	bls.w	8001154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001428:	bf00      	nop
 800142a:	bf00      	nop
 800142c:	3724      	adds	r7, #36	@ 0x24
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	40023800 	.word	0x40023800
 800143c:	40013800 	.word	0x40013800
 8001440:	40020000 	.word	0x40020000
 8001444:	40020400 	.word	0x40020400
 8001448:	40020800 	.word	0x40020800
 800144c:	40020c00 	.word	0x40020c00
 8001450:	40021000 	.word	0x40021000
 8001454:	40021400 	.word	0x40021400
 8001458:	40021800 	.word	0x40021800
 800145c:	40013c00 	.word	0x40013c00

08001460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	460b      	mov	r3, r1
 800146a:	807b      	strh	r3, [r7, #2]
 800146c:	4613      	mov	r3, r2
 800146e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001470:	787b      	ldrb	r3, [r7, #1]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001476:	887a      	ldrh	r2, [r7, #2]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800147c:	e003      	b.n	8001486 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800147e:	887b      	ldrh	r3, [r7, #2]
 8001480:	041a      	lsls	r2, r3, #16
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	619a      	str	r2, [r3, #24]
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
	...

08001494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d101      	bne.n	80014a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e0cc      	b.n	8001642 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014a8:	4b68      	ldr	r3, [pc, #416]	@ (800164c <HAL_RCC_ClockConfig+0x1b8>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 030f 	and.w	r3, r3, #15
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d90c      	bls.n	80014d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014b6:	4b65      	ldr	r3, [pc, #404]	@ (800164c <HAL_RCC_ClockConfig+0x1b8>)
 80014b8:	683a      	ldr	r2, [r7, #0]
 80014ba:	b2d2      	uxtb	r2, r2
 80014bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014be:	4b63      	ldr	r3, [pc, #396]	@ (800164c <HAL_RCC_ClockConfig+0x1b8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	683a      	ldr	r2, [r7, #0]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d001      	beq.n	80014d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e0b8      	b.n	8001642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0302 	and.w	r3, r3, #2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d020      	beq.n	800151e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d005      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014e8:	4b59      	ldr	r3, [pc, #356]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	4a58      	ldr	r2, [pc, #352]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 80014ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80014f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0308 	and.w	r3, r3, #8
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d005      	beq.n	800150c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001500:	4b53      	ldr	r3, [pc, #332]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	4a52      	ldr	r2, [pc, #328]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001506:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800150a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800150c:	4b50      	ldr	r3, [pc, #320]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	494d      	ldr	r1, [pc, #308]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 800151a:	4313      	orrs	r3, r2
 800151c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	2b00      	cmp	r3, #0
 8001528:	d044      	beq.n	80015b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b01      	cmp	r3, #1
 8001530:	d107      	bne.n	8001542 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001532:	4b47      	ldr	r3, [pc, #284]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800153a:	2b00      	cmp	r3, #0
 800153c:	d119      	bne.n	8001572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e07f      	b.n	8001642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	2b02      	cmp	r3, #2
 8001548:	d003      	beq.n	8001552 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800154e:	2b03      	cmp	r3, #3
 8001550:	d107      	bne.n	8001562 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001552:	4b3f      	ldr	r3, [pc, #252]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d109      	bne.n	8001572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e06f      	b.n	8001642 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001562:	4b3b      	ldr	r3, [pc, #236]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	2b00      	cmp	r3, #0
 800156c:	d101      	bne.n	8001572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e067      	b.n	8001642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001572:	4b37      	ldr	r3, [pc, #220]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f023 0203 	bic.w	r2, r3, #3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	4934      	ldr	r1, [pc, #208]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001580:	4313      	orrs	r3, r2
 8001582:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001584:	f7ff fce6 	bl	8000f54 <HAL_GetTick>
 8001588:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800158a:	e00a      	b.n	80015a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800158c:	f7ff fce2 	bl	8000f54 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800159a:	4293      	cmp	r3, r2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e04f      	b.n	8001642 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f003 020c 	and.w	r2, r3, #12
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d1eb      	bne.n	800158c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015b4:	4b25      	ldr	r3, [pc, #148]	@ (800164c <HAL_RCC_ClockConfig+0x1b8>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 030f 	and.w	r3, r3, #15
 80015bc:	683a      	ldr	r2, [r7, #0]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d20c      	bcs.n	80015dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015c2:	4b22      	ldr	r3, [pc, #136]	@ (800164c <HAL_RCC_ClockConfig+0x1b8>)
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	b2d2      	uxtb	r2, r2
 80015c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ca:	4b20      	ldr	r3, [pc, #128]	@ (800164c <HAL_RCC_ClockConfig+0x1b8>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 030f 	and.w	r3, r3, #15
 80015d2:	683a      	ldr	r2, [r7, #0]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d001      	beq.n	80015dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e032      	b.n	8001642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0304 	and.w	r3, r3, #4
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d008      	beq.n	80015fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015e8:	4b19      	ldr	r3, [pc, #100]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	4916      	ldr	r1, [pc, #88]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 80015f6:	4313      	orrs	r3, r2
 80015f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0308 	and.w	r3, r3, #8
 8001602:	2b00      	cmp	r3, #0
 8001604:	d009      	beq.n	800161a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001606:	4b12      	ldr	r3, [pc, #72]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	691b      	ldr	r3, [r3, #16]
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	490e      	ldr	r1, [pc, #56]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001616:	4313      	orrs	r3, r2
 8001618:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800161a:	f000 f855 	bl	80016c8 <HAL_RCC_GetSysClockFreq>
 800161e:	4602      	mov	r2, r0
 8001620:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <HAL_RCC_ClockConfig+0x1bc>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	091b      	lsrs	r3, r3, #4
 8001626:	f003 030f 	and.w	r3, r3, #15
 800162a:	490a      	ldr	r1, [pc, #40]	@ (8001654 <HAL_RCC_ClockConfig+0x1c0>)
 800162c:	5ccb      	ldrb	r3, [r1, r3]
 800162e:	fa22 f303 	lsr.w	r3, r2, r3
 8001632:	4a09      	ldr	r2, [pc, #36]	@ (8001658 <HAL_RCC_ClockConfig+0x1c4>)
 8001634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001636:	4b09      	ldr	r3, [pc, #36]	@ (800165c <HAL_RCC_ClockConfig+0x1c8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff fc46 	bl	8000ecc <HAL_InitTick>

  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40023c00 	.word	0x40023c00
 8001650:	40023800 	.word	0x40023800
 8001654:	08003c18 	.word	0x08003c18
 8001658:	20000000 	.word	0x20000000
 800165c:	20000004 	.word	0x20000004

08001660 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001664:	4b03      	ldr	r3, [pc, #12]	@ (8001674 <HAL_RCC_GetHCLKFreq+0x14>)
 8001666:	681b      	ldr	r3, [r3, #0]
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	20000000 	.word	0x20000000

08001678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800167c:	f7ff fff0 	bl	8001660 <HAL_RCC_GetHCLKFreq>
 8001680:	4602      	mov	r2, r0
 8001682:	4b05      	ldr	r3, [pc, #20]	@ (8001698 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	0a9b      	lsrs	r3, r3, #10
 8001688:	f003 0307 	and.w	r3, r3, #7
 800168c:	4903      	ldr	r1, [pc, #12]	@ (800169c <HAL_RCC_GetPCLK1Freq+0x24>)
 800168e:	5ccb      	ldrb	r3, [r1, r3]
 8001690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001694:	4618      	mov	r0, r3
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40023800 	.word	0x40023800
 800169c:	08003c28 	.word	0x08003c28

080016a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80016a4:	f7ff ffdc 	bl	8001660 <HAL_RCC_GetHCLKFreq>
 80016a8:	4602      	mov	r2, r0
 80016aa:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	0b5b      	lsrs	r3, r3, #13
 80016b0:	f003 0307 	and.w	r3, r3, #7
 80016b4:	4903      	ldr	r1, [pc, #12]	@ (80016c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016b6:	5ccb      	ldrb	r3, [r1, r3]
 80016b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016bc:	4618      	mov	r0, r3
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40023800 	.word	0x40023800
 80016c4:	08003c28 	.word	0x08003c28

080016c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016cc:	b0ae      	sub	sp, #184	@ 0xb8
 80016ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80016d0:	2300      	movs	r3, #0
 80016d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80016d6:	2300      	movs	r3, #0
 80016d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80016dc:	2300      	movs	r3, #0
 80016de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80016e2:	2300      	movs	r3, #0
 80016e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80016e8:	2300      	movs	r3, #0
 80016ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016ee:	4bcb      	ldr	r3, [pc, #812]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x354>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f003 030c 	and.w	r3, r3, #12
 80016f6:	2b0c      	cmp	r3, #12
 80016f8:	f200 8206 	bhi.w	8001b08 <HAL_RCC_GetSysClockFreq+0x440>
 80016fc:	a201      	add	r2, pc, #4	@ (adr r2, 8001704 <HAL_RCC_GetSysClockFreq+0x3c>)
 80016fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001702:	bf00      	nop
 8001704:	08001739 	.word	0x08001739
 8001708:	08001b09 	.word	0x08001b09
 800170c:	08001b09 	.word	0x08001b09
 8001710:	08001b09 	.word	0x08001b09
 8001714:	08001741 	.word	0x08001741
 8001718:	08001b09 	.word	0x08001b09
 800171c:	08001b09 	.word	0x08001b09
 8001720:	08001b09 	.word	0x08001b09
 8001724:	08001749 	.word	0x08001749
 8001728:	08001b09 	.word	0x08001b09
 800172c:	08001b09 	.word	0x08001b09
 8001730:	08001b09 	.word	0x08001b09
 8001734:	08001939 	.word	0x08001939
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001738:	4bb9      	ldr	r3, [pc, #740]	@ (8001a20 <HAL_RCC_GetSysClockFreq+0x358>)
 800173a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800173e:	e1e7      	b.n	8001b10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001740:	4bb8      	ldr	r3, [pc, #736]	@ (8001a24 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001742:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001746:	e1e3      	b.n	8001b10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001748:	4bb4      	ldr	r3, [pc, #720]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x354>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001750:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001754:	4bb1      	ldr	r3, [pc, #708]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d071      	beq.n	8001844 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001760:	4bae      	ldr	r3, [pc, #696]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	099b      	lsrs	r3, r3, #6
 8001766:	2200      	movs	r2, #0
 8001768:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800176c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001770:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001778:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800177c:	2300      	movs	r3, #0
 800177e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001782:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001786:	4622      	mov	r2, r4
 8001788:	462b      	mov	r3, r5
 800178a:	f04f 0000 	mov.w	r0, #0
 800178e:	f04f 0100 	mov.w	r1, #0
 8001792:	0159      	lsls	r1, r3, #5
 8001794:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001798:	0150      	lsls	r0, r2, #5
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	4621      	mov	r1, r4
 80017a0:	1a51      	subs	r1, r2, r1
 80017a2:	6439      	str	r1, [r7, #64]	@ 0x40
 80017a4:	4629      	mov	r1, r5
 80017a6:	eb63 0301 	sbc.w	r3, r3, r1
 80017aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80017ac:	f04f 0200 	mov.w	r2, #0
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80017b8:	4649      	mov	r1, r9
 80017ba:	018b      	lsls	r3, r1, #6
 80017bc:	4641      	mov	r1, r8
 80017be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017c2:	4641      	mov	r1, r8
 80017c4:	018a      	lsls	r2, r1, #6
 80017c6:	4641      	mov	r1, r8
 80017c8:	1a51      	subs	r1, r2, r1
 80017ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80017cc:	4649      	mov	r1, r9
 80017ce:	eb63 0301 	sbc.w	r3, r3, r1
 80017d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	f04f 0300 	mov.w	r3, #0
 80017dc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80017e0:	4649      	mov	r1, r9
 80017e2:	00cb      	lsls	r3, r1, #3
 80017e4:	4641      	mov	r1, r8
 80017e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80017ea:	4641      	mov	r1, r8
 80017ec:	00ca      	lsls	r2, r1, #3
 80017ee:	4610      	mov	r0, r2
 80017f0:	4619      	mov	r1, r3
 80017f2:	4603      	mov	r3, r0
 80017f4:	4622      	mov	r2, r4
 80017f6:	189b      	adds	r3, r3, r2
 80017f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80017fa:	462b      	mov	r3, r5
 80017fc:	460a      	mov	r2, r1
 80017fe:	eb42 0303 	adc.w	r3, r2, r3
 8001802:	637b      	str	r3, [r7, #52]	@ 0x34
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001810:	4629      	mov	r1, r5
 8001812:	024b      	lsls	r3, r1, #9
 8001814:	4621      	mov	r1, r4
 8001816:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800181a:	4621      	mov	r1, r4
 800181c:	024a      	lsls	r2, r1, #9
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001826:	2200      	movs	r2, #0
 8001828:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800182c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001830:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001834:	f7fe fd3c 	bl	80002b0 <__aeabi_uldivmod>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	4613      	mov	r3, r2
 800183e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001842:	e067      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001844:	4b75      	ldr	r3, [pc, #468]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	099b      	lsrs	r3, r3, #6
 800184a:	2200      	movs	r2, #0
 800184c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001850:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001854:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001858:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800185c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800185e:	2300      	movs	r3, #0
 8001860:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001862:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001866:	4622      	mov	r2, r4
 8001868:	462b      	mov	r3, r5
 800186a:	f04f 0000 	mov.w	r0, #0
 800186e:	f04f 0100 	mov.w	r1, #0
 8001872:	0159      	lsls	r1, r3, #5
 8001874:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001878:	0150      	lsls	r0, r2, #5
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	4621      	mov	r1, r4
 8001880:	1a51      	subs	r1, r2, r1
 8001882:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001884:	4629      	mov	r1, r5
 8001886:	eb63 0301 	sbc.w	r3, r3, r1
 800188a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800188c:	f04f 0200 	mov.w	r2, #0
 8001890:	f04f 0300 	mov.w	r3, #0
 8001894:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001898:	4649      	mov	r1, r9
 800189a:	018b      	lsls	r3, r1, #6
 800189c:	4641      	mov	r1, r8
 800189e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018a2:	4641      	mov	r1, r8
 80018a4:	018a      	lsls	r2, r1, #6
 80018a6:	4641      	mov	r1, r8
 80018a8:	ebb2 0a01 	subs.w	sl, r2, r1
 80018ac:	4649      	mov	r1, r9
 80018ae:	eb63 0b01 	sbc.w	fp, r3, r1
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	f04f 0300 	mov.w	r3, #0
 80018ba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80018be:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80018c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80018c6:	4692      	mov	sl, r2
 80018c8:	469b      	mov	fp, r3
 80018ca:	4623      	mov	r3, r4
 80018cc:	eb1a 0303 	adds.w	r3, sl, r3
 80018d0:	623b      	str	r3, [r7, #32]
 80018d2:	462b      	mov	r3, r5
 80018d4:	eb4b 0303 	adc.w	r3, fp, r3
 80018d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80018da:	f04f 0200 	mov.w	r2, #0
 80018de:	f04f 0300 	mov.w	r3, #0
 80018e2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80018e6:	4629      	mov	r1, r5
 80018e8:	028b      	lsls	r3, r1, #10
 80018ea:	4621      	mov	r1, r4
 80018ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018f0:	4621      	mov	r1, r4
 80018f2:	028a      	lsls	r2, r1, #10
 80018f4:	4610      	mov	r0, r2
 80018f6:	4619      	mov	r1, r3
 80018f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018fc:	2200      	movs	r2, #0
 80018fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8001900:	677a      	str	r2, [r7, #116]	@ 0x74
 8001902:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001906:	f7fe fcd3 	bl	80002b0 <__aeabi_uldivmod>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	4613      	mov	r3, r2
 8001910:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001914:	4b41      	ldr	r3, [pc, #260]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	0c1b      	lsrs	r3, r3, #16
 800191a:	f003 0303 	and.w	r3, r3, #3
 800191e:	3301      	adds	r3, #1
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001926:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800192a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800192e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001932:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001936:	e0eb      	b.n	8001b10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001938:	4b38      	ldr	r3, [pc, #224]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x354>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001940:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001944:	4b35      	ldr	r3, [pc, #212]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d06b      	beq.n	8001a28 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001950:	4b32      	ldr	r3, [pc, #200]	@ (8001a1c <HAL_RCC_GetSysClockFreq+0x354>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	099b      	lsrs	r3, r3, #6
 8001956:	2200      	movs	r2, #0
 8001958:	66bb      	str	r3, [r7, #104]	@ 0x68
 800195a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800195c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800195e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001962:	663b      	str	r3, [r7, #96]	@ 0x60
 8001964:	2300      	movs	r3, #0
 8001966:	667b      	str	r3, [r7, #100]	@ 0x64
 8001968:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800196c:	4622      	mov	r2, r4
 800196e:	462b      	mov	r3, r5
 8001970:	f04f 0000 	mov.w	r0, #0
 8001974:	f04f 0100 	mov.w	r1, #0
 8001978:	0159      	lsls	r1, r3, #5
 800197a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800197e:	0150      	lsls	r0, r2, #5
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4621      	mov	r1, r4
 8001986:	1a51      	subs	r1, r2, r1
 8001988:	61b9      	str	r1, [r7, #24]
 800198a:	4629      	mov	r1, r5
 800198c:	eb63 0301 	sbc.w	r3, r3, r1
 8001990:	61fb      	str	r3, [r7, #28]
 8001992:	f04f 0200 	mov.w	r2, #0
 8001996:	f04f 0300 	mov.w	r3, #0
 800199a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800199e:	4659      	mov	r1, fp
 80019a0:	018b      	lsls	r3, r1, #6
 80019a2:	4651      	mov	r1, sl
 80019a4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019a8:	4651      	mov	r1, sl
 80019aa:	018a      	lsls	r2, r1, #6
 80019ac:	4651      	mov	r1, sl
 80019ae:	ebb2 0801 	subs.w	r8, r2, r1
 80019b2:	4659      	mov	r1, fp
 80019b4:	eb63 0901 	sbc.w	r9, r3, r1
 80019b8:	f04f 0200 	mov.w	r2, #0
 80019bc:	f04f 0300 	mov.w	r3, #0
 80019c0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019c4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019c8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019cc:	4690      	mov	r8, r2
 80019ce:	4699      	mov	r9, r3
 80019d0:	4623      	mov	r3, r4
 80019d2:	eb18 0303 	adds.w	r3, r8, r3
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	462b      	mov	r3, r5
 80019da:	eb49 0303 	adc.w	r3, r9, r3
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	f04f 0200 	mov.w	r2, #0
 80019e4:	f04f 0300 	mov.w	r3, #0
 80019e8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80019ec:	4629      	mov	r1, r5
 80019ee:	024b      	lsls	r3, r1, #9
 80019f0:	4621      	mov	r1, r4
 80019f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019f6:	4621      	mov	r1, r4
 80019f8:	024a      	lsls	r2, r1, #9
 80019fa:	4610      	mov	r0, r2
 80019fc:	4619      	mov	r1, r3
 80019fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a02:	2200      	movs	r2, #0
 8001a04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001a06:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001a08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001a0c:	f7fe fc50 	bl	80002b0 <__aeabi_uldivmod>
 8001a10:	4602      	mov	r2, r0
 8001a12:	460b      	mov	r3, r1
 8001a14:	4613      	mov	r3, r2
 8001a16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001a1a:	e065      	b.n	8001ae8 <HAL_RCC_GetSysClockFreq+0x420>
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	00f42400 	.word	0x00f42400
 8001a24:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a28:	4b3d      	ldr	r3, [pc, #244]	@ (8001b20 <HAL_RCC_GetSysClockFreq+0x458>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	099b      	lsrs	r3, r3, #6
 8001a2e:	2200      	movs	r2, #0
 8001a30:	4618      	mov	r0, r3
 8001a32:	4611      	mov	r1, r2
 8001a34:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a38:	653b      	str	r3, [r7, #80]	@ 0x50
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8001a3e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001a42:	4642      	mov	r2, r8
 8001a44:	464b      	mov	r3, r9
 8001a46:	f04f 0000 	mov.w	r0, #0
 8001a4a:	f04f 0100 	mov.w	r1, #0
 8001a4e:	0159      	lsls	r1, r3, #5
 8001a50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a54:	0150      	lsls	r0, r2, #5
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4641      	mov	r1, r8
 8001a5c:	1a51      	subs	r1, r2, r1
 8001a5e:	60b9      	str	r1, [r7, #8]
 8001a60:	4649      	mov	r1, r9
 8001a62:	eb63 0301 	sbc.w	r3, r3, r1
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	f04f 0300 	mov.w	r3, #0
 8001a70:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001a74:	4659      	mov	r1, fp
 8001a76:	018b      	lsls	r3, r1, #6
 8001a78:	4651      	mov	r1, sl
 8001a7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a7e:	4651      	mov	r1, sl
 8001a80:	018a      	lsls	r2, r1, #6
 8001a82:	4651      	mov	r1, sl
 8001a84:	1a54      	subs	r4, r2, r1
 8001a86:	4659      	mov	r1, fp
 8001a88:	eb63 0501 	sbc.w	r5, r3, r1
 8001a8c:	f04f 0200 	mov.w	r2, #0
 8001a90:	f04f 0300 	mov.w	r3, #0
 8001a94:	00eb      	lsls	r3, r5, #3
 8001a96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a9a:	00e2      	lsls	r2, r4, #3
 8001a9c:	4614      	mov	r4, r2
 8001a9e:	461d      	mov	r5, r3
 8001aa0:	4643      	mov	r3, r8
 8001aa2:	18e3      	adds	r3, r4, r3
 8001aa4:	603b      	str	r3, [r7, #0]
 8001aa6:	464b      	mov	r3, r9
 8001aa8:	eb45 0303 	adc.w	r3, r5, r3
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	f04f 0200 	mov.w	r2, #0
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001aba:	4629      	mov	r1, r5
 8001abc:	028b      	lsls	r3, r1, #10
 8001abe:	4621      	mov	r1, r4
 8001ac0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ac4:	4621      	mov	r1, r4
 8001ac6:	028a      	lsls	r2, r1, #10
 8001ac8:	4610      	mov	r0, r2
 8001aca:	4619      	mov	r1, r3
 8001acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ad4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001ad6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001ada:	f7fe fbe9 	bl	80002b0 <__aeabi_uldivmod>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8001b20 <HAL_RCC_GetSysClockFreq+0x458>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	0f1b      	lsrs	r3, r3, #28
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001af6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001afa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001b06:	e003      	b.n	8001b10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001b0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001b0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	37b8      	adds	r7, #184	@ 0xb8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b1e:	bf00      	nop
 8001b20:	40023800 	.word	0x40023800
 8001b24:	00f42400 	.word	0x00f42400

08001b28 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d101      	bne.n	8001b3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e28d      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f000 8083 	beq.w	8001c4e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001b48:	4b94      	ldr	r3, [pc, #592]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 030c 	and.w	r3, r3, #12
 8001b50:	2b04      	cmp	r3, #4
 8001b52:	d019      	beq.n	8001b88 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b54:	4b91      	ldr	r3, [pc, #580]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 030c 	and.w	r3, r3, #12
        || \
 8001b5c:	2b08      	cmp	r3, #8
 8001b5e:	d106      	bne.n	8001b6e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b60:	4b8e      	ldr	r3, [pc, #568]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b6c:	d00c      	beq.n	8001b88 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b6e:	4b8b      	ldr	r3, [pc, #556]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b76:	2b0c      	cmp	r3, #12
 8001b78:	d112      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b7a:	4b88      	ldr	r3, [pc, #544]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b86:	d10b      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b88:	4b84      	ldr	r3, [pc, #528]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d05b      	beq.n	8001c4c <HAL_RCC_OscConfig+0x124>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d157      	bne.n	8001c4c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e25a      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ba8:	d106      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x90>
 8001baa:	4b7c      	ldr	r3, [pc, #496]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a7b      	ldr	r2, [pc, #492]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	e01d      	b.n	8001bf4 <HAL_RCC_OscConfig+0xcc>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bc0:	d10c      	bne.n	8001bdc <HAL_RCC_OscConfig+0xb4>
 8001bc2:	4b76      	ldr	r3, [pc, #472]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a75      	ldr	r2, [pc, #468]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bcc:	6013      	str	r3, [r2, #0]
 8001bce:	4b73      	ldr	r3, [pc, #460]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a72      	ldr	r2, [pc, #456]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bd8:	6013      	str	r3, [r2, #0]
 8001bda:	e00b      	b.n	8001bf4 <HAL_RCC_OscConfig+0xcc>
 8001bdc:	4b6f      	ldr	r3, [pc, #444]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a6e      	ldr	r2, [pc, #440]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001be2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001be6:	6013      	str	r3, [r2, #0]
 8001be8:	4b6c      	ldr	r3, [pc, #432]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a6b      	ldr	r2, [pc, #428]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001bee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d013      	beq.n	8001c24 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfc:	f7ff f9aa 	bl	8000f54 <HAL_GetTick>
 8001c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c02:	e008      	b.n	8001c16 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c04:	f7ff f9a6 	bl	8000f54 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b64      	cmp	r3, #100	@ 0x64
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e21f      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c16:	4b61      	ldr	r3, [pc, #388]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d0f0      	beq.n	8001c04 <HAL_RCC_OscConfig+0xdc>
 8001c22:	e014      	b.n	8001c4e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c24:	f7ff f996 	bl	8000f54 <HAL_GetTick>
 8001c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c2c:	f7ff f992 	bl	8000f54 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b64      	cmp	r3, #100	@ 0x64
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e20b      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c3e:	4b57      	ldr	r3, [pc, #348]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d1f0      	bne.n	8001c2c <HAL_RCC_OscConfig+0x104>
 8001c4a:	e000      	b.n	8001c4e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d06f      	beq.n	8001d3a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001c5a:	4b50      	ldr	r3, [pc, #320]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 030c 	and.w	r3, r3, #12
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d017      	beq.n	8001c96 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c66:	4b4d      	ldr	r3, [pc, #308]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
        || \
 8001c6e:	2b08      	cmp	r3, #8
 8001c70:	d105      	bne.n	8001c7e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c72:	4b4a      	ldr	r3, [pc, #296]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00b      	beq.n	8001c96 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c7e:	4b47      	ldr	r3, [pc, #284]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c86:	2b0c      	cmp	r3, #12
 8001c88:	d11c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c8a:	4b44      	ldr	r3, [pc, #272]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d116      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c96:	4b41      	ldr	r3, [pc, #260]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d005      	beq.n	8001cae <HAL_RCC_OscConfig+0x186>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d001      	beq.n	8001cae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e1d3      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cae:	4b3b      	ldr	r3, [pc, #236]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	00db      	lsls	r3, r3, #3
 8001cbc:	4937      	ldr	r1, [pc, #220]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cc2:	e03a      	b.n	8001d3a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d020      	beq.n	8001d0e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ccc:	4b34      	ldr	r3, [pc, #208]	@ (8001da0 <HAL_RCC_OscConfig+0x278>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd2:	f7ff f93f 	bl	8000f54 <HAL_GetTick>
 8001cd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd8:	e008      	b.n	8001cec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cda:	f7ff f93b 	bl	8000f54 <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e1b4      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cec:	4b2b      	ldr	r3, [pc, #172]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d0f0      	beq.n	8001cda <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf8:	4b28      	ldr	r3, [pc, #160]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	4925      	ldr	r1, [pc, #148]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	600b      	str	r3, [r1, #0]
 8001d0c:	e015      	b.n	8001d3a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d0e:	4b24      	ldr	r3, [pc, #144]	@ (8001da0 <HAL_RCC_OscConfig+0x278>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d14:	f7ff f91e 	bl	8000f54 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d1c:	f7ff f91a 	bl	8000f54 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e193      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1f0      	bne.n	8001d1c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0308 	and.w	r3, r3, #8
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d036      	beq.n	8001db4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d016      	beq.n	8001d7c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d4e:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <HAL_RCC_OscConfig+0x27c>)
 8001d50:	2201      	movs	r2, #1
 8001d52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d54:	f7ff f8fe 	bl	8000f54 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d5c:	f7ff f8fa 	bl	8000f54 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e173      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d9c <HAL_RCC_OscConfig+0x274>)
 8001d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d0f0      	beq.n	8001d5c <HAL_RCC_OscConfig+0x234>
 8001d7a:	e01b      	b.n	8001db4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d7c:	4b09      	ldr	r3, [pc, #36]	@ (8001da4 <HAL_RCC_OscConfig+0x27c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d82:	f7ff f8e7 	bl	8000f54 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d88:	e00e      	b.n	8001da8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d8a:	f7ff f8e3 	bl	8000f54 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d907      	bls.n	8001da8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e15c      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	42470000 	.word	0x42470000
 8001da4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da8:	4b8a      	ldr	r3, [pc, #552]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001daa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d1ea      	bne.n	8001d8a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0304 	and.w	r3, r3, #4
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	f000 8097 	beq.w	8001ef0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dc6:	4b83      	ldr	r3, [pc, #524]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d10f      	bne.n	8001df2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	4b7f      	ldr	r3, [pc, #508]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dda:	4a7e      	ldr	r2, [pc, #504]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001de2:	4b7c      	ldr	r3, [pc, #496]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dea:	60bb      	str	r3, [r7, #8]
 8001dec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dee:	2301      	movs	r3, #1
 8001df0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df2:	4b79      	ldr	r3, [pc, #484]	@ (8001fd8 <HAL_RCC_OscConfig+0x4b0>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d118      	bne.n	8001e30 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dfe:	4b76      	ldr	r3, [pc, #472]	@ (8001fd8 <HAL_RCC_OscConfig+0x4b0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a75      	ldr	r2, [pc, #468]	@ (8001fd8 <HAL_RCC_OscConfig+0x4b0>)
 8001e04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e0a:	f7ff f8a3 	bl	8000f54 <HAL_GetTick>
 8001e0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e10:	e008      	b.n	8001e24 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e12:	f7ff f89f 	bl	8000f54 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d901      	bls.n	8001e24 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e118      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e24:	4b6c      	ldr	r3, [pc, #432]	@ (8001fd8 <HAL_RCC_OscConfig+0x4b0>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d0f0      	beq.n	8001e12 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d106      	bne.n	8001e46 <HAL_RCC_OscConfig+0x31e>
 8001e38:	4b66      	ldr	r3, [pc, #408]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e3c:	4a65      	ldr	r2, [pc, #404]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e44:	e01c      	b.n	8001e80 <HAL_RCC_OscConfig+0x358>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	2b05      	cmp	r3, #5
 8001e4c:	d10c      	bne.n	8001e68 <HAL_RCC_OscConfig+0x340>
 8001e4e:	4b61      	ldr	r3, [pc, #388]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e52:	4a60      	ldr	r2, [pc, #384]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e54:	f043 0304 	orr.w	r3, r3, #4
 8001e58:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e5a:	4b5e      	ldr	r3, [pc, #376]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5e:	4a5d      	ldr	r2, [pc, #372]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e60:	f043 0301 	orr.w	r3, r3, #1
 8001e64:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e66:	e00b      	b.n	8001e80 <HAL_RCC_OscConfig+0x358>
 8001e68:	4b5a      	ldr	r3, [pc, #360]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e6c:	4a59      	ldr	r2, [pc, #356]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e6e:	f023 0301 	bic.w	r3, r3, #1
 8001e72:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e74:	4b57      	ldr	r3, [pc, #348]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e78:	4a56      	ldr	r2, [pc, #344]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001e7a:	f023 0304 	bic.w	r3, r3, #4
 8001e7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d015      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e88:	f7ff f864 	bl	8000f54 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8e:	e00a      	b.n	8001ea6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e90:	f7ff f860 	bl	8000f54 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e0d7      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea6:	4b4b      	ldr	r3, [pc, #300]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d0ee      	beq.n	8001e90 <HAL_RCC_OscConfig+0x368>
 8001eb2:	e014      	b.n	8001ede <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb4:	f7ff f84e 	bl	8000f54 <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eba:	e00a      	b.n	8001ed2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebc:	f7ff f84a 	bl	8000f54 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e0c1      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed2:	4b40      	ldr	r3, [pc, #256]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1ee      	bne.n	8001ebc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ede:	7dfb      	ldrb	r3, [r7, #23]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d105      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001eea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001eee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	f000 80ad 	beq.w	8002054 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001efa:	4b36      	ldr	r3, [pc, #216]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 030c 	and.w	r3, r3, #12
 8001f02:	2b08      	cmp	r3, #8
 8001f04:	d060      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d145      	bne.n	8001f9a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f0e:	4b33      	ldr	r3, [pc, #204]	@ (8001fdc <HAL_RCC_OscConfig+0x4b4>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f14:	f7ff f81e 	bl	8000f54 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f1c:	f7ff f81a 	bl	8000f54 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e093      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f2e:	4b29      	ldr	r3, [pc, #164]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	69da      	ldr	r2, [r3, #28]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a1b      	ldr	r3, [r3, #32]
 8001f42:	431a      	orrs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f48:	019b      	lsls	r3, r3, #6
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f50:	085b      	lsrs	r3, r3, #1
 8001f52:	3b01      	subs	r3, #1
 8001f54:	041b      	lsls	r3, r3, #16
 8001f56:	431a      	orrs	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5c:	061b      	lsls	r3, r3, #24
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f64:	071b      	lsls	r3, r3, #28
 8001f66:	491b      	ldr	r1, [pc, #108]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fdc <HAL_RCC_OscConfig+0x4b4>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f72:	f7fe ffef 	bl	8000f54 <HAL_GetTick>
 8001f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f7a:	f7fe ffeb 	bl	8000f54 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e064      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f8c:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d0f0      	beq.n	8001f7a <HAL_RCC_OscConfig+0x452>
 8001f98:	e05c      	b.n	8002054 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9a:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <HAL_RCC_OscConfig+0x4b4>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa0:	f7fe ffd8 	bl	8000f54 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa8:	f7fe ffd4 	bl	8000f54 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e04d      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fba:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <HAL_RCC_OscConfig+0x4ac>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1f0      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x480>
 8001fc6:	e045      	b.n	8002054 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d107      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e040      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40007000 	.word	0x40007000
 8001fdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8002060 <HAL_RCC_OscConfig+0x538>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d030      	beq.n	8002050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d129      	bne.n	8002050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	429a      	cmp	r2, r3
 8002008:	d122      	bne.n	8002050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002010:	4013      	ands	r3, r2
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002016:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002018:	4293      	cmp	r3, r2
 800201a:	d119      	bne.n	8002050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002026:	085b      	lsrs	r3, r3, #1
 8002028:	3b01      	subs	r3, #1
 800202a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800202c:	429a      	cmp	r2, r3
 800202e:	d10f      	bne.n	8002050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800203c:	429a      	cmp	r2, r3
 800203e:	d107      	bne.n	8002050 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3718      	adds	r7, #24
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40023800 	.word	0x40023800

08002064 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e097      	b.n	80021a8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	d106      	bne.n	8002092 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7fe fd13 	bl	8000ab8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2202      	movs	r2, #2
 8002096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020a8:	f023 0307 	bic.w	r3, r3, #7
 80020ac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	3304      	adds	r3, #4
 80020b6:	4619      	mov	r1, r3
 80020b8:	4610      	mov	r0, r2
 80020ba:	f000 f907 	bl	80022cc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	4313      	orrs	r3, r2
 80020de:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020e6:	f023 0303 	bic.w	r3, r3, #3
 80020ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	689a      	ldr	r2, [r3, #8]
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	021b      	lsls	r3, r3, #8
 80020f6:	4313      	orrs	r3, r2
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002104:	f023 030c 	bic.w	r3, r3, #12
 8002108:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002110:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002114:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	021b      	lsls	r3, r3, #8
 8002120:	4313      	orrs	r3, r2
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	4313      	orrs	r3, r2
 8002126:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	011a      	lsls	r2, r3, #4
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	031b      	lsls	r3, r3, #12
 8002134:	4313      	orrs	r3, r2
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4313      	orrs	r3, r2
 800213a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002142:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800214a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	695b      	ldr	r3, [r3, #20]
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	4313      	orrs	r3, r2
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	4313      	orrs	r3, r2
 800215c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2201      	movs	r2, #1
 8002182:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2201      	movs	r2, #1
 800218a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2201      	movs	r2, #1
 80021a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3718      	adds	r7, #24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80021c0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80021c8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80021d0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80021d8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d110      	bne.n	8002202 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d102      	bne.n	80021ec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80021e6:	7b7b      	ldrb	r3, [r7, #13]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d001      	beq.n	80021f0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e069      	b.n	80022c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2202      	movs	r2, #2
 80021f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2202      	movs	r2, #2
 80021fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002200:	e031      	b.n	8002266 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	2b04      	cmp	r3, #4
 8002206:	d110      	bne.n	800222a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002208:	7bbb      	ldrb	r3, [r7, #14]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d102      	bne.n	8002214 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800220e:	7b3b      	ldrb	r3, [r7, #12]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d001      	beq.n	8002218 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e055      	b.n	80022c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2202      	movs	r2, #2
 800221c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2202      	movs	r2, #2
 8002224:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002228:	e01d      	b.n	8002266 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d108      	bne.n	8002242 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002230:	7bbb      	ldrb	r3, [r7, #14]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d105      	bne.n	8002242 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002236:	7b7b      	ldrb	r3, [r7, #13]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d102      	bne.n	8002242 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800223c:	7b3b      	ldrb	r3, [r7, #12]
 800223e:	2b01      	cmp	r3, #1
 8002240:	d001      	beq.n	8002246 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e03e      	b.n	80022c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2202      	movs	r2, #2
 800224a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2202      	movs	r2, #2
 8002252:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2202      	movs	r2, #2
 800225a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2202      	movs	r2, #2
 8002262:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <HAL_TIM_Encoder_Start+0xc4>
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	2b04      	cmp	r3, #4
 8002270:	d008      	beq.n	8002284 <HAL_TIM_Encoder_Start+0xd4>
 8002272:	e00f      	b.n	8002294 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2201      	movs	r2, #1
 800227a:	2100      	movs	r1, #0
 800227c:	4618      	mov	r0, r3
 800227e:	f000 f8d1 	bl	8002424 <TIM_CCxChannelCmd>
      break;
 8002282:	e016      	b.n	80022b2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2201      	movs	r2, #1
 800228a:	2104      	movs	r1, #4
 800228c:	4618      	mov	r0, r3
 800228e:	f000 f8c9 	bl	8002424 <TIM_CCxChannelCmd>
      break;
 8002292:	e00e      	b.n	80022b2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2201      	movs	r2, #1
 800229a:	2100      	movs	r1, #0
 800229c:	4618      	mov	r0, r3
 800229e:	f000 f8c1 	bl	8002424 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2201      	movs	r2, #1
 80022a8:	2104      	movs	r1, #4
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 f8ba 	bl	8002424 <TIM_CCxChannelCmd>
      break;
 80022b0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f042 0201 	orr.w	r2, r2, #1
 80022c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3710      	adds	r7, #16
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a46      	ldr	r2, [pc, #280]	@ (80023f8 <TIM_Base_SetConfig+0x12c>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d013      	beq.n	800230c <TIM_Base_SetConfig+0x40>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022ea:	d00f      	beq.n	800230c <TIM_Base_SetConfig+0x40>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a43      	ldr	r2, [pc, #268]	@ (80023fc <TIM_Base_SetConfig+0x130>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d00b      	beq.n	800230c <TIM_Base_SetConfig+0x40>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a42      	ldr	r2, [pc, #264]	@ (8002400 <TIM_Base_SetConfig+0x134>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d007      	beq.n	800230c <TIM_Base_SetConfig+0x40>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a41      	ldr	r2, [pc, #260]	@ (8002404 <TIM_Base_SetConfig+0x138>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d003      	beq.n	800230c <TIM_Base_SetConfig+0x40>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a40      	ldr	r2, [pc, #256]	@ (8002408 <TIM_Base_SetConfig+0x13c>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d108      	bne.n	800231e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002312:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	4313      	orrs	r3, r2
 800231c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a35      	ldr	r2, [pc, #212]	@ (80023f8 <TIM_Base_SetConfig+0x12c>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d02b      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800232c:	d027      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a32      	ldr	r2, [pc, #200]	@ (80023fc <TIM_Base_SetConfig+0x130>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d023      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a31      	ldr	r2, [pc, #196]	@ (8002400 <TIM_Base_SetConfig+0x134>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d01f      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a30      	ldr	r2, [pc, #192]	@ (8002404 <TIM_Base_SetConfig+0x138>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d01b      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a2f      	ldr	r2, [pc, #188]	@ (8002408 <TIM_Base_SetConfig+0x13c>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d017      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a2e      	ldr	r2, [pc, #184]	@ (800240c <TIM_Base_SetConfig+0x140>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d013      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a2d      	ldr	r2, [pc, #180]	@ (8002410 <TIM_Base_SetConfig+0x144>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d00f      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a2c      	ldr	r2, [pc, #176]	@ (8002414 <TIM_Base_SetConfig+0x148>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d00b      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a2b      	ldr	r2, [pc, #172]	@ (8002418 <TIM_Base_SetConfig+0x14c>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d007      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a2a      	ldr	r2, [pc, #168]	@ (800241c <TIM_Base_SetConfig+0x150>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d003      	beq.n	800237e <TIM_Base_SetConfig+0xb2>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a29      	ldr	r2, [pc, #164]	@ (8002420 <TIM_Base_SetConfig+0x154>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d108      	bne.n	8002390 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	4313      	orrs	r3, r2
 800238e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	4313      	orrs	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	4a10      	ldr	r2, [pc, #64]	@ (80023f8 <TIM_Base_SetConfig+0x12c>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d003      	beq.n	80023c4 <TIM_Base_SetConfig+0xf8>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a12      	ldr	r2, [pc, #72]	@ (8002408 <TIM_Base_SetConfig+0x13c>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d103      	bne.n	80023cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	691b      	ldr	r3, [r3, #16]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d105      	bne.n	80023ea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	f023 0201 	bic.w	r2, r3, #1
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	611a      	str	r2, [r3, #16]
  }
}
 80023ea:	bf00      	nop
 80023ec:	3714      	adds	r7, #20
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40010000 	.word	0x40010000
 80023fc:	40000400 	.word	0x40000400
 8002400:	40000800 	.word	0x40000800
 8002404:	40000c00 	.word	0x40000c00
 8002408:	40010400 	.word	0x40010400
 800240c:	40014000 	.word	0x40014000
 8002410:	40014400 	.word	0x40014400
 8002414:	40014800 	.word	0x40014800
 8002418:	40001800 	.word	0x40001800
 800241c:	40001c00 	.word	0x40001c00
 8002420:	40002000 	.word	0x40002000

08002424 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002424:	b480      	push	{r7}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	f003 031f 	and.w	r3, r3, #31
 8002436:	2201      	movs	r2, #1
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6a1a      	ldr	r2, [r3, #32]
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	43db      	mvns	r3, r3
 8002446:	401a      	ands	r2, r3
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	6a1a      	ldr	r2, [r3, #32]
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	f003 031f 	and.w	r3, r3, #31
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	fa01 f303 	lsl.w	r3, r1, r3
 800245c:	431a      	orrs	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	621a      	str	r2, [r3, #32]
}
 8002462:	bf00      	nop
 8002464:	371c      	adds	r7, #28
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
	...

08002470 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002480:	2b01      	cmp	r3, #1
 8002482:	d101      	bne.n	8002488 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002484:	2302      	movs	r3, #2
 8002486:	e05a      	b.n	800253e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2202      	movs	r2, #2
 8002494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68fa      	ldr	r2, [r7, #12]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a21      	ldr	r2, [pc, #132]	@ (800254c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d022      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024d4:	d01d      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a1d      	ldr	r2, [pc, #116]	@ (8002550 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d018      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a1b      	ldr	r2, [pc, #108]	@ (8002554 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d013      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002558 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d00e      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a18      	ldr	r2, [pc, #96]	@ (800255c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d009      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a17      	ldr	r2, [pc, #92]	@ (8002560 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d004      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a15      	ldr	r2, [pc, #84]	@ (8002564 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d10c      	bne.n	800252c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002518:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	4313      	orrs	r3, r2
 8002522:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	40010000 	.word	0x40010000
 8002550:	40000400 	.word	0x40000400
 8002554:	40000800 	.word	0x40000800
 8002558:	40000c00 	.word	0x40000c00
 800255c:	40010400 	.word	0x40010400
 8002560:	40014000 	.word	0x40014000
 8002564:	40001800 	.word	0x40001800

08002568 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d101      	bne.n	800257a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e042      	b.n	8002600 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	d106      	bne.n	8002594 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f7fe fb40 	bl	8000c14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2224      	movs	r2, #36	@ 0x24
 8002598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68da      	ldr	r2, [r3, #12]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80025aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f000 f973 	bl	8002898 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	691a      	ldr	r2, [r3, #16]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	695a      	ldr	r2, [r3, #20]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68da      	ldr	r2, [r3, #12]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2220      	movs	r2, #32
 80025ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2220      	movs	r2, #32
 80025f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	@ 0x28
 800260c:	af02      	add	r7, sp, #8
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	4613      	mov	r3, r2
 8002616:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b20      	cmp	r3, #32
 8002626:	d175      	bne.n	8002714 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d002      	beq.n	8002634 <HAL_UART_Transmit+0x2c>
 800262e:	88fb      	ldrh	r3, [r7, #6]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e06e      	b.n	8002716 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2200      	movs	r2, #0
 800263c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2221      	movs	r2, #33	@ 0x21
 8002642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002646:	f7fe fc85 	bl	8000f54 <HAL_GetTick>
 800264a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	88fa      	ldrh	r2, [r7, #6]
 8002650:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	88fa      	ldrh	r2, [r7, #6]
 8002656:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002660:	d108      	bne.n	8002674 <HAL_UART_Transmit+0x6c>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d104      	bne.n	8002674 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800266a:	2300      	movs	r3, #0
 800266c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	61bb      	str	r3, [r7, #24]
 8002672:	e003      	b.n	800267c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002678:	2300      	movs	r3, #0
 800267a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800267c:	e02e      	b.n	80026dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2200      	movs	r2, #0
 8002686:	2180      	movs	r1, #128	@ 0x80
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 f848 	bl	800271e <UART_WaitOnFlagUntilTimeout>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d005      	beq.n	80026a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2220      	movs	r2, #32
 8002698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e03a      	b.n	8002716 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10b      	bne.n	80026be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	461a      	mov	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	3302      	adds	r3, #2
 80026ba:	61bb      	str	r3, [r7, #24]
 80026bc:	e007      	b.n	80026ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	781a      	ldrb	r2, [r3, #0]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	3301      	adds	r3, #1
 80026cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	3b01      	subs	r3, #1
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1cb      	bne.n	800267e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	2200      	movs	r2, #0
 80026ee:	2140      	movs	r1, #64	@ 0x40
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f000 f814 	bl	800271e <UART_WaitOnFlagUntilTimeout>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d005      	beq.n	8002708 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e006      	b.n	8002716 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2220      	movs	r2, #32
 800270c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002710:	2300      	movs	r3, #0
 8002712:	e000      	b.n	8002716 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002714:	2302      	movs	r3, #2
  }
}
 8002716:	4618      	mov	r0, r3
 8002718:	3720      	adds	r7, #32
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b086      	sub	sp, #24
 8002722:	af00      	add	r7, sp, #0
 8002724:	60f8      	str	r0, [r7, #12]
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	603b      	str	r3, [r7, #0]
 800272a:	4613      	mov	r3, r2
 800272c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800272e:	e03b      	b.n	80027a8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002730:	6a3b      	ldr	r3, [r7, #32]
 8002732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002736:	d037      	beq.n	80027a8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002738:	f7fe fc0c 	bl	8000f54 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	6a3a      	ldr	r2, [r7, #32]
 8002744:	429a      	cmp	r2, r3
 8002746:	d302      	bcc.n	800274e <UART_WaitOnFlagUntilTimeout+0x30>
 8002748:	6a3b      	ldr	r3, [r7, #32]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e03a      	b.n	80027c8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d023      	beq.n	80027a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	2b80      	cmp	r3, #128	@ 0x80
 8002764:	d020      	beq.n	80027a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	2b40      	cmp	r3, #64	@ 0x40
 800276a:	d01d      	beq.n	80027a8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0308 	and.w	r3, r3, #8
 8002776:	2b08      	cmp	r3, #8
 8002778:	d116      	bne.n	80027a8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800277a:	2300      	movs	r3, #0
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	617b      	str	r3, [r7, #20]
 800278e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002790:	68f8      	ldr	r0, [r7, #12]
 8002792:	f000 f81d 	bl	80027d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2208      	movs	r2, #8
 800279a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e00f      	b.n	80027c8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	4013      	ands	r3, r2
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	bf0c      	ite	eq
 80027b8:	2301      	moveq	r3, #1
 80027ba:	2300      	movne	r3, #0
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	461a      	mov	r2, r3
 80027c0:	79fb      	ldrb	r3, [r7, #7]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d0b4      	beq.n	8002730 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3718      	adds	r7, #24
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b095      	sub	sp, #84	@ 0x54
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	330c      	adds	r3, #12
 80027de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027e2:	e853 3f00 	ldrex	r3, [r3]
 80027e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80027e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80027ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	330c      	adds	r3, #12
 80027f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80027f8:	643a      	str	r2, [r7, #64]	@ 0x40
 80027fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80027fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002800:	e841 2300 	strex	r3, r2, [r1]
 8002804:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002808:	2b00      	cmp	r3, #0
 800280a:	d1e5      	bne.n	80027d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	3314      	adds	r3, #20
 8002812:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002814:	6a3b      	ldr	r3, [r7, #32]
 8002816:	e853 3f00 	ldrex	r3, [r3]
 800281a:	61fb      	str	r3, [r7, #28]
   return(result);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f023 0301 	bic.w	r3, r3, #1
 8002822:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	3314      	adds	r3, #20
 800282a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800282c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800282e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002830:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002832:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002834:	e841 2300 	strex	r3, r2, [r1]
 8002838:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800283a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1e5      	bne.n	800280c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002844:	2b01      	cmp	r3, #1
 8002846:	d119      	bne.n	800287c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	330c      	adds	r3, #12
 800284e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	e853 3f00 	ldrex	r3, [r3]
 8002856:	60bb      	str	r3, [r7, #8]
   return(result);
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f023 0310 	bic.w	r3, r3, #16
 800285e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	330c      	adds	r3, #12
 8002866:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002868:	61ba      	str	r2, [r7, #24]
 800286a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800286c:	6979      	ldr	r1, [r7, #20]
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	e841 2300 	strex	r3, r2, [r1]
 8002874:	613b      	str	r3, [r7, #16]
   return(result);
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1e5      	bne.n	8002848 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2220      	movs	r2, #32
 8002880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800288a:	bf00      	nop
 800288c:	3754      	adds	r7, #84	@ 0x54
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
	...

08002898 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002898:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800289c:	b0c0      	sub	sp, #256	@ 0x100
 800289e:	af00      	add	r7, sp, #0
 80028a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80028b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b4:	68d9      	ldr	r1, [r3, #12]
 80028b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	ea40 0301 	orr.w	r3, r0, r1
 80028c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80028c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	431a      	orrs	r2, r3
 80028d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	431a      	orrs	r2, r3
 80028d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	4313      	orrs	r3, r2
 80028e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80028e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80028f0:	f021 010c 	bic.w	r1, r1, #12
 80028f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80028fe:	430b      	orrs	r3, r1
 8002900:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800290e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002912:	6999      	ldr	r1, [r3, #24]
 8002914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	ea40 0301 	orr.w	r3, r0, r1
 800291e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	4b8f      	ldr	r3, [pc, #572]	@ (8002b64 <UART_SetConfig+0x2cc>)
 8002928:	429a      	cmp	r2, r3
 800292a:	d005      	beq.n	8002938 <UART_SetConfig+0xa0>
 800292c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	4b8d      	ldr	r3, [pc, #564]	@ (8002b68 <UART_SetConfig+0x2d0>)
 8002934:	429a      	cmp	r2, r3
 8002936:	d104      	bne.n	8002942 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002938:	f7fe feb2 	bl	80016a0 <HAL_RCC_GetPCLK2Freq>
 800293c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002940:	e003      	b.n	800294a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002942:	f7fe fe99 	bl	8001678 <HAL_RCC_GetPCLK1Freq>
 8002946:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800294a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800294e:	69db      	ldr	r3, [r3, #28]
 8002950:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002954:	f040 810c 	bne.w	8002b70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002958:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800295c:	2200      	movs	r2, #0
 800295e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002962:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002966:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800296a:	4622      	mov	r2, r4
 800296c:	462b      	mov	r3, r5
 800296e:	1891      	adds	r1, r2, r2
 8002970:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002972:	415b      	adcs	r3, r3
 8002974:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002976:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800297a:	4621      	mov	r1, r4
 800297c:	eb12 0801 	adds.w	r8, r2, r1
 8002980:	4629      	mov	r1, r5
 8002982:	eb43 0901 	adc.w	r9, r3, r1
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	f04f 0300 	mov.w	r3, #0
 800298e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002992:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002996:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800299a:	4690      	mov	r8, r2
 800299c:	4699      	mov	r9, r3
 800299e:	4623      	mov	r3, r4
 80029a0:	eb18 0303 	adds.w	r3, r8, r3
 80029a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80029a8:	462b      	mov	r3, r5
 80029aa:	eb49 0303 	adc.w	r3, r9, r3
 80029ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80029b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80029be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80029c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80029c6:	460b      	mov	r3, r1
 80029c8:	18db      	adds	r3, r3, r3
 80029ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80029cc:	4613      	mov	r3, r2
 80029ce:	eb42 0303 	adc.w	r3, r2, r3
 80029d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80029d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80029d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80029dc:	f7fd fc68 	bl	80002b0 <__aeabi_uldivmod>
 80029e0:	4602      	mov	r2, r0
 80029e2:	460b      	mov	r3, r1
 80029e4:	4b61      	ldr	r3, [pc, #388]	@ (8002b6c <UART_SetConfig+0x2d4>)
 80029e6:	fba3 2302 	umull	r2, r3, r3, r2
 80029ea:	095b      	lsrs	r3, r3, #5
 80029ec:	011c      	lsls	r4, r3, #4
 80029ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029f2:	2200      	movs	r2, #0
 80029f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80029f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80029fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002a00:	4642      	mov	r2, r8
 8002a02:	464b      	mov	r3, r9
 8002a04:	1891      	adds	r1, r2, r2
 8002a06:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002a08:	415b      	adcs	r3, r3
 8002a0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a10:	4641      	mov	r1, r8
 8002a12:	eb12 0a01 	adds.w	sl, r2, r1
 8002a16:	4649      	mov	r1, r9
 8002a18:	eb43 0b01 	adc.w	fp, r3, r1
 8002a1c:	f04f 0200 	mov.w	r2, #0
 8002a20:	f04f 0300 	mov.w	r3, #0
 8002a24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a30:	4692      	mov	sl, r2
 8002a32:	469b      	mov	fp, r3
 8002a34:	4643      	mov	r3, r8
 8002a36:	eb1a 0303 	adds.w	r3, sl, r3
 8002a3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a3e:	464b      	mov	r3, r9
 8002a40:	eb4b 0303 	adc.w	r3, fp, r3
 8002a44:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a54:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002a58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	18db      	adds	r3, r3, r3
 8002a60:	643b      	str	r3, [r7, #64]	@ 0x40
 8002a62:	4613      	mov	r3, r2
 8002a64:	eb42 0303 	adc.w	r3, r2, r3
 8002a68:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002a6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002a72:	f7fd fc1d 	bl	80002b0 <__aeabi_uldivmod>
 8002a76:	4602      	mov	r2, r0
 8002a78:	460b      	mov	r3, r1
 8002a7a:	4611      	mov	r1, r2
 8002a7c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b6c <UART_SetConfig+0x2d4>)
 8002a7e:	fba3 2301 	umull	r2, r3, r3, r1
 8002a82:	095b      	lsrs	r3, r3, #5
 8002a84:	2264      	movs	r2, #100	@ 0x64
 8002a86:	fb02 f303 	mul.w	r3, r2, r3
 8002a8a:	1acb      	subs	r3, r1, r3
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002a92:	4b36      	ldr	r3, [pc, #216]	@ (8002b6c <UART_SetConfig+0x2d4>)
 8002a94:	fba3 2302 	umull	r2, r3, r3, r2
 8002a98:	095b      	lsrs	r3, r3, #5
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002aa0:	441c      	add	r4, r3
 8002aa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002aac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002ab0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002ab4:	4642      	mov	r2, r8
 8002ab6:	464b      	mov	r3, r9
 8002ab8:	1891      	adds	r1, r2, r2
 8002aba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002abc:	415b      	adcs	r3, r3
 8002abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ac0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002ac4:	4641      	mov	r1, r8
 8002ac6:	1851      	adds	r1, r2, r1
 8002ac8:	6339      	str	r1, [r7, #48]	@ 0x30
 8002aca:	4649      	mov	r1, r9
 8002acc:	414b      	adcs	r3, r1
 8002ace:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ad0:	f04f 0200 	mov.w	r2, #0
 8002ad4:	f04f 0300 	mov.w	r3, #0
 8002ad8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002adc:	4659      	mov	r1, fp
 8002ade:	00cb      	lsls	r3, r1, #3
 8002ae0:	4651      	mov	r1, sl
 8002ae2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ae6:	4651      	mov	r1, sl
 8002ae8:	00ca      	lsls	r2, r1, #3
 8002aea:	4610      	mov	r0, r2
 8002aec:	4619      	mov	r1, r3
 8002aee:	4603      	mov	r3, r0
 8002af0:	4642      	mov	r2, r8
 8002af2:	189b      	adds	r3, r3, r2
 8002af4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002af8:	464b      	mov	r3, r9
 8002afa:	460a      	mov	r2, r1
 8002afc:	eb42 0303 	adc.w	r3, r2, r3
 8002b00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002b10:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002b14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002b18:	460b      	mov	r3, r1
 8002b1a:	18db      	adds	r3, r3, r3
 8002b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b1e:	4613      	mov	r3, r2
 8002b20:	eb42 0303 	adc.w	r3, r2, r3
 8002b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002b2e:	f7fd fbbf 	bl	80002b0 <__aeabi_uldivmod>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	4b0d      	ldr	r3, [pc, #52]	@ (8002b6c <UART_SetConfig+0x2d4>)
 8002b38:	fba3 1302 	umull	r1, r3, r3, r2
 8002b3c:	095b      	lsrs	r3, r3, #5
 8002b3e:	2164      	movs	r1, #100	@ 0x64
 8002b40:	fb01 f303 	mul.w	r3, r1, r3
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	00db      	lsls	r3, r3, #3
 8002b48:	3332      	adds	r3, #50	@ 0x32
 8002b4a:	4a08      	ldr	r2, [pc, #32]	@ (8002b6c <UART_SetConfig+0x2d4>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	095b      	lsrs	r3, r3, #5
 8002b52:	f003 0207 	and.w	r2, r3, #7
 8002b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4422      	add	r2, r4
 8002b5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002b60:	e106      	b.n	8002d70 <UART_SetConfig+0x4d8>
 8002b62:	bf00      	nop
 8002b64:	40011000 	.word	0x40011000
 8002b68:	40011400 	.word	0x40011400
 8002b6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b74:	2200      	movs	r2, #0
 8002b76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b7a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002b7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002b82:	4642      	mov	r2, r8
 8002b84:	464b      	mov	r3, r9
 8002b86:	1891      	adds	r1, r2, r2
 8002b88:	6239      	str	r1, [r7, #32]
 8002b8a:	415b      	adcs	r3, r3
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b92:	4641      	mov	r1, r8
 8002b94:	1854      	adds	r4, r2, r1
 8002b96:	4649      	mov	r1, r9
 8002b98:	eb43 0501 	adc.w	r5, r3, r1
 8002b9c:	f04f 0200 	mov.w	r2, #0
 8002ba0:	f04f 0300 	mov.w	r3, #0
 8002ba4:	00eb      	lsls	r3, r5, #3
 8002ba6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002baa:	00e2      	lsls	r2, r4, #3
 8002bac:	4614      	mov	r4, r2
 8002bae:	461d      	mov	r5, r3
 8002bb0:	4643      	mov	r3, r8
 8002bb2:	18e3      	adds	r3, r4, r3
 8002bb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002bb8:	464b      	mov	r3, r9
 8002bba:	eb45 0303 	adc.w	r3, r5, r3
 8002bbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002bce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002bd2:	f04f 0200 	mov.w	r2, #0
 8002bd6:	f04f 0300 	mov.w	r3, #0
 8002bda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002bde:	4629      	mov	r1, r5
 8002be0:	008b      	lsls	r3, r1, #2
 8002be2:	4621      	mov	r1, r4
 8002be4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002be8:	4621      	mov	r1, r4
 8002bea:	008a      	lsls	r2, r1, #2
 8002bec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002bf0:	f7fd fb5e 	bl	80002b0 <__aeabi_uldivmod>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	4b60      	ldr	r3, [pc, #384]	@ (8002d7c <UART_SetConfig+0x4e4>)
 8002bfa:	fba3 2302 	umull	r2, r3, r3, r2
 8002bfe:	095b      	lsrs	r3, r3, #5
 8002c00:	011c      	lsls	r4, r3, #4
 8002c02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c06:	2200      	movs	r2, #0
 8002c08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002c0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002c10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002c14:	4642      	mov	r2, r8
 8002c16:	464b      	mov	r3, r9
 8002c18:	1891      	adds	r1, r2, r2
 8002c1a:	61b9      	str	r1, [r7, #24]
 8002c1c:	415b      	adcs	r3, r3
 8002c1e:	61fb      	str	r3, [r7, #28]
 8002c20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c24:	4641      	mov	r1, r8
 8002c26:	1851      	adds	r1, r2, r1
 8002c28:	6139      	str	r1, [r7, #16]
 8002c2a:	4649      	mov	r1, r9
 8002c2c:	414b      	adcs	r3, r1
 8002c2e:	617b      	str	r3, [r7, #20]
 8002c30:	f04f 0200 	mov.w	r2, #0
 8002c34:	f04f 0300 	mov.w	r3, #0
 8002c38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c3c:	4659      	mov	r1, fp
 8002c3e:	00cb      	lsls	r3, r1, #3
 8002c40:	4651      	mov	r1, sl
 8002c42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c46:	4651      	mov	r1, sl
 8002c48:	00ca      	lsls	r2, r1, #3
 8002c4a:	4610      	mov	r0, r2
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4603      	mov	r3, r0
 8002c50:	4642      	mov	r2, r8
 8002c52:	189b      	adds	r3, r3, r2
 8002c54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002c58:	464b      	mov	r3, r9
 8002c5a:	460a      	mov	r2, r1
 8002c5c:	eb42 0303 	adc.w	r3, r2, r3
 8002c60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	f04f 0300 	mov.w	r3, #0
 8002c78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002c7c:	4649      	mov	r1, r9
 8002c7e:	008b      	lsls	r3, r1, #2
 8002c80:	4641      	mov	r1, r8
 8002c82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c86:	4641      	mov	r1, r8
 8002c88:	008a      	lsls	r2, r1, #2
 8002c8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002c8e:	f7fd fb0f 	bl	80002b0 <__aeabi_uldivmod>
 8002c92:	4602      	mov	r2, r0
 8002c94:	460b      	mov	r3, r1
 8002c96:	4611      	mov	r1, r2
 8002c98:	4b38      	ldr	r3, [pc, #224]	@ (8002d7c <UART_SetConfig+0x4e4>)
 8002c9a:	fba3 2301 	umull	r2, r3, r3, r1
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	2264      	movs	r2, #100	@ 0x64
 8002ca2:	fb02 f303 	mul.w	r3, r2, r3
 8002ca6:	1acb      	subs	r3, r1, r3
 8002ca8:	011b      	lsls	r3, r3, #4
 8002caa:	3332      	adds	r3, #50	@ 0x32
 8002cac:	4a33      	ldr	r2, [pc, #204]	@ (8002d7c <UART_SetConfig+0x4e4>)
 8002cae:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb2:	095b      	lsrs	r3, r3, #5
 8002cb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cb8:	441c      	add	r4, r3
 8002cba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cc2:	677a      	str	r2, [r7, #116]	@ 0x74
 8002cc4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002cc8:	4642      	mov	r2, r8
 8002cca:	464b      	mov	r3, r9
 8002ccc:	1891      	adds	r1, r2, r2
 8002cce:	60b9      	str	r1, [r7, #8]
 8002cd0:	415b      	adcs	r3, r3
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002cd8:	4641      	mov	r1, r8
 8002cda:	1851      	adds	r1, r2, r1
 8002cdc:	6039      	str	r1, [r7, #0]
 8002cde:	4649      	mov	r1, r9
 8002ce0:	414b      	adcs	r3, r1
 8002ce2:	607b      	str	r3, [r7, #4]
 8002ce4:	f04f 0200 	mov.w	r2, #0
 8002ce8:	f04f 0300 	mov.w	r3, #0
 8002cec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002cf0:	4659      	mov	r1, fp
 8002cf2:	00cb      	lsls	r3, r1, #3
 8002cf4:	4651      	mov	r1, sl
 8002cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cfa:	4651      	mov	r1, sl
 8002cfc:	00ca      	lsls	r2, r1, #3
 8002cfe:	4610      	mov	r0, r2
 8002d00:	4619      	mov	r1, r3
 8002d02:	4603      	mov	r3, r0
 8002d04:	4642      	mov	r2, r8
 8002d06:	189b      	adds	r3, r3, r2
 8002d08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d0a:	464b      	mov	r3, r9
 8002d0c:	460a      	mov	r2, r1
 8002d0e:	eb42 0303 	adc.w	r3, r2, r3
 8002d12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d1e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	f04f 0300 	mov.w	r3, #0
 8002d28:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002d2c:	4649      	mov	r1, r9
 8002d2e:	008b      	lsls	r3, r1, #2
 8002d30:	4641      	mov	r1, r8
 8002d32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d36:	4641      	mov	r1, r8
 8002d38:	008a      	lsls	r2, r1, #2
 8002d3a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002d3e:	f7fd fab7 	bl	80002b0 <__aeabi_uldivmod>
 8002d42:	4602      	mov	r2, r0
 8002d44:	460b      	mov	r3, r1
 8002d46:	4b0d      	ldr	r3, [pc, #52]	@ (8002d7c <UART_SetConfig+0x4e4>)
 8002d48:	fba3 1302 	umull	r1, r3, r3, r2
 8002d4c:	095b      	lsrs	r3, r3, #5
 8002d4e:	2164      	movs	r1, #100	@ 0x64
 8002d50:	fb01 f303 	mul.w	r3, r1, r3
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	011b      	lsls	r3, r3, #4
 8002d58:	3332      	adds	r3, #50	@ 0x32
 8002d5a:	4a08      	ldr	r2, [pc, #32]	@ (8002d7c <UART_SetConfig+0x4e4>)
 8002d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d60:	095b      	lsrs	r3, r3, #5
 8002d62:	f003 020f 	and.w	r2, r3, #15
 8002d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4422      	add	r2, r4
 8002d6e:	609a      	str	r2, [r3, #8]
}
 8002d70:	bf00      	nop
 8002d72:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002d76:	46bd      	mov	sp, r7
 8002d78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d7c:	51eb851f 	.word	0x51eb851f

08002d80 <std>:
 8002d80:	2300      	movs	r3, #0
 8002d82:	b510      	push	{r4, lr}
 8002d84:	4604      	mov	r4, r0
 8002d86:	e9c0 3300 	strd	r3, r3, [r0]
 8002d8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d8e:	6083      	str	r3, [r0, #8]
 8002d90:	8181      	strh	r1, [r0, #12]
 8002d92:	6643      	str	r3, [r0, #100]	@ 0x64
 8002d94:	81c2      	strh	r2, [r0, #14]
 8002d96:	6183      	str	r3, [r0, #24]
 8002d98:	4619      	mov	r1, r3
 8002d9a:	2208      	movs	r2, #8
 8002d9c:	305c      	adds	r0, #92	@ 0x5c
 8002d9e:	f000 f906 	bl	8002fae <memset>
 8002da2:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd8 <std+0x58>)
 8002da4:	6263      	str	r3, [r4, #36]	@ 0x24
 8002da6:	4b0d      	ldr	r3, [pc, #52]	@ (8002ddc <std+0x5c>)
 8002da8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002daa:	4b0d      	ldr	r3, [pc, #52]	@ (8002de0 <std+0x60>)
 8002dac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002dae:	4b0d      	ldr	r3, [pc, #52]	@ (8002de4 <std+0x64>)
 8002db0:	6323      	str	r3, [r4, #48]	@ 0x30
 8002db2:	4b0d      	ldr	r3, [pc, #52]	@ (8002de8 <std+0x68>)
 8002db4:	6224      	str	r4, [r4, #32]
 8002db6:	429c      	cmp	r4, r3
 8002db8:	d006      	beq.n	8002dc8 <std+0x48>
 8002dba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002dbe:	4294      	cmp	r4, r2
 8002dc0:	d002      	beq.n	8002dc8 <std+0x48>
 8002dc2:	33d0      	adds	r3, #208	@ 0xd0
 8002dc4:	429c      	cmp	r4, r3
 8002dc6:	d105      	bne.n	8002dd4 <std+0x54>
 8002dc8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dd0:	f000 b966 	b.w	80030a0 <__retarget_lock_init_recursive>
 8002dd4:	bd10      	pop	{r4, pc}
 8002dd6:	bf00      	nop
 8002dd8:	08002f29 	.word	0x08002f29
 8002ddc:	08002f4b 	.word	0x08002f4b
 8002de0:	08002f83 	.word	0x08002f83
 8002de4:	08002fa7 	.word	0x08002fa7
 8002de8:	200001ac 	.word	0x200001ac

08002dec <stdio_exit_handler>:
 8002dec:	4a02      	ldr	r2, [pc, #8]	@ (8002df8 <stdio_exit_handler+0xc>)
 8002dee:	4903      	ldr	r1, [pc, #12]	@ (8002dfc <stdio_exit_handler+0x10>)
 8002df0:	4803      	ldr	r0, [pc, #12]	@ (8002e00 <stdio_exit_handler+0x14>)
 8002df2:	f000 b869 	b.w	8002ec8 <_fwalk_sglue>
 8002df6:	bf00      	nop
 8002df8:	2000000c 	.word	0x2000000c
 8002dfc:	08003941 	.word	0x08003941
 8002e00:	2000001c 	.word	0x2000001c

08002e04 <cleanup_stdio>:
 8002e04:	6841      	ldr	r1, [r0, #4]
 8002e06:	4b0c      	ldr	r3, [pc, #48]	@ (8002e38 <cleanup_stdio+0x34>)
 8002e08:	4299      	cmp	r1, r3
 8002e0a:	b510      	push	{r4, lr}
 8002e0c:	4604      	mov	r4, r0
 8002e0e:	d001      	beq.n	8002e14 <cleanup_stdio+0x10>
 8002e10:	f000 fd96 	bl	8003940 <_fflush_r>
 8002e14:	68a1      	ldr	r1, [r4, #8]
 8002e16:	4b09      	ldr	r3, [pc, #36]	@ (8002e3c <cleanup_stdio+0x38>)
 8002e18:	4299      	cmp	r1, r3
 8002e1a:	d002      	beq.n	8002e22 <cleanup_stdio+0x1e>
 8002e1c:	4620      	mov	r0, r4
 8002e1e:	f000 fd8f 	bl	8003940 <_fflush_r>
 8002e22:	68e1      	ldr	r1, [r4, #12]
 8002e24:	4b06      	ldr	r3, [pc, #24]	@ (8002e40 <cleanup_stdio+0x3c>)
 8002e26:	4299      	cmp	r1, r3
 8002e28:	d004      	beq.n	8002e34 <cleanup_stdio+0x30>
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e30:	f000 bd86 	b.w	8003940 <_fflush_r>
 8002e34:	bd10      	pop	{r4, pc}
 8002e36:	bf00      	nop
 8002e38:	200001ac 	.word	0x200001ac
 8002e3c:	20000214 	.word	0x20000214
 8002e40:	2000027c 	.word	0x2000027c

08002e44 <global_stdio_init.part.0>:
 8002e44:	b510      	push	{r4, lr}
 8002e46:	4b0b      	ldr	r3, [pc, #44]	@ (8002e74 <global_stdio_init.part.0+0x30>)
 8002e48:	4c0b      	ldr	r4, [pc, #44]	@ (8002e78 <global_stdio_init.part.0+0x34>)
 8002e4a:	4a0c      	ldr	r2, [pc, #48]	@ (8002e7c <global_stdio_init.part.0+0x38>)
 8002e4c:	601a      	str	r2, [r3, #0]
 8002e4e:	4620      	mov	r0, r4
 8002e50:	2200      	movs	r2, #0
 8002e52:	2104      	movs	r1, #4
 8002e54:	f7ff ff94 	bl	8002d80 <std>
 8002e58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	2109      	movs	r1, #9
 8002e60:	f7ff ff8e 	bl	8002d80 <std>
 8002e64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002e68:	2202      	movs	r2, #2
 8002e6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e6e:	2112      	movs	r1, #18
 8002e70:	f7ff bf86 	b.w	8002d80 <std>
 8002e74:	200002e4 	.word	0x200002e4
 8002e78:	200001ac 	.word	0x200001ac
 8002e7c:	08002ded 	.word	0x08002ded

08002e80 <__sfp_lock_acquire>:
 8002e80:	4801      	ldr	r0, [pc, #4]	@ (8002e88 <__sfp_lock_acquire+0x8>)
 8002e82:	f000 b90e 	b.w	80030a2 <__retarget_lock_acquire_recursive>
 8002e86:	bf00      	nop
 8002e88:	200002ed 	.word	0x200002ed

08002e8c <__sfp_lock_release>:
 8002e8c:	4801      	ldr	r0, [pc, #4]	@ (8002e94 <__sfp_lock_release+0x8>)
 8002e8e:	f000 b909 	b.w	80030a4 <__retarget_lock_release_recursive>
 8002e92:	bf00      	nop
 8002e94:	200002ed 	.word	0x200002ed

08002e98 <__sinit>:
 8002e98:	b510      	push	{r4, lr}
 8002e9a:	4604      	mov	r4, r0
 8002e9c:	f7ff fff0 	bl	8002e80 <__sfp_lock_acquire>
 8002ea0:	6a23      	ldr	r3, [r4, #32]
 8002ea2:	b11b      	cbz	r3, 8002eac <__sinit+0x14>
 8002ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ea8:	f7ff bff0 	b.w	8002e8c <__sfp_lock_release>
 8002eac:	4b04      	ldr	r3, [pc, #16]	@ (8002ec0 <__sinit+0x28>)
 8002eae:	6223      	str	r3, [r4, #32]
 8002eb0:	4b04      	ldr	r3, [pc, #16]	@ (8002ec4 <__sinit+0x2c>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1f5      	bne.n	8002ea4 <__sinit+0xc>
 8002eb8:	f7ff ffc4 	bl	8002e44 <global_stdio_init.part.0>
 8002ebc:	e7f2      	b.n	8002ea4 <__sinit+0xc>
 8002ebe:	bf00      	nop
 8002ec0:	08002e05 	.word	0x08002e05
 8002ec4:	200002e4 	.word	0x200002e4

08002ec8 <_fwalk_sglue>:
 8002ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ecc:	4607      	mov	r7, r0
 8002ece:	4688      	mov	r8, r1
 8002ed0:	4614      	mov	r4, r2
 8002ed2:	2600      	movs	r6, #0
 8002ed4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ed8:	f1b9 0901 	subs.w	r9, r9, #1
 8002edc:	d505      	bpl.n	8002eea <_fwalk_sglue+0x22>
 8002ede:	6824      	ldr	r4, [r4, #0]
 8002ee0:	2c00      	cmp	r4, #0
 8002ee2:	d1f7      	bne.n	8002ed4 <_fwalk_sglue+0xc>
 8002ee4:	4630      	mov	r0, r6
 8002ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002eea:	89ab      	ldrh	r3, [r5, #12]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d907      	bls.n	8002f00 <_fwalk_sglue+0x38>
 8002ef0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	d003      	beq.n	8002f00 <_fwalk_sglue+0x38>
 8002ef8:	4629      	mov	r1, r5
 8002efa:	4638      	mov	r0, r7
 8002efc:	47c0      	blx	r8
 8002efe:	4306      	orrs	r6, r0
 8002f00:	3568      	adds	r5, #104	@ 0x68
 8002f02:	e7e9      	b.n	8002ed8 <_fwalk_sglue+0x10>

08002f04 <iprintf>:
 8002f04:	b40f      	push	{r0, r1, r2, r3}
 8002f06:	b507      	push	{r0, r1, r2, lr}
 8002f08:	4906      	ldr	r1, [pc, #24]	@ (8002f24 <iprintf+0x20>)
 8002f0a:	ab04      	add	r3, sp, #16
 8002f0c:	6808      	ldr	r0, [r1, #0]
 8002f0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f12:	6881      	ldr	r1, [r0, #8]
 8002f14:	9301      	str	r3, [sp, #4]
 8002f16:	f000 f9e9 	bl	80032ec <_vfiprintf_r>
 8002f1a:	b003      	add	sp, #12
 8002f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f20:	b004      	add	sp, #16
 8002f22:	4770      	bx	lr
 8002f24:	20000018 	.word	0x20000018

08002f28 <__sread>:
 8002f28:	b510      	push	{r4, lr}
 8002f2a:	460c      	mov	r4, r1
 8002f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f30:	f000 f868 	bl	8003004 <_read_r>
 8002f34:	2800      	cmp	r0, #0
 8002f36:	bfab      	itete	ge
 8002f38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002f3a:	89a3      	ldrhlt	r3, [r4, #12]
 8002f3c:	181b      	addge	r3, r3, r0
 8002f3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002f42:	bfac      	ite	ge
 8002f44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002f46:	81a3      	strhlt	r3, [r4, #12]
 8002f48:	bd10      	pop	{r4, pc}

08002f4a <__swrite>:
 8002f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f4e:	461f      	mov	r7, r3
 8002f50:	898b      	ldrh	r3, [r1, #12]
 8002f52:	05db      	lsls	r3, r3, #23
 8002f54:	4605      	mov	r5, r0
 8002f56:	460c      	mov	r4, r1
 8002f58:	4616      	mov	r6, r2
 8002f5a:	d505      	bpl.n	8002f68 <__swrite+0x1e>
 8002f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f60:	2302      	movs	r3, #2
 8002f62:	2200      	movs	r2, #0
 8002f64:	f000 f83c 	bl	8002fe0 <_lseek_r>
 8002f68:	89a3      	ldrh	r3, [r4, #12]
 8002f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f72:	81a3      	strh	r3, [r4, #12]
 8002f74:	4632      	mov	r2, r6
 8002f76:	463b      	mov	r3, r7
 8002f78:	4628      	mov	r0, r5
 8002f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f7e:	f000 b853 	b.w	8003028 <_write_r>

08002f82 <__sseek>:
 8002f82:	b510      	push	{r4, lr}
 8002f84:	460c      	mov	r4, r1
 8002f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f8a:	f000 f829 	bl	8002fe0 <_lseek_r>
 8002f8e:	1c43      	adds	r3, r0, #1
 8002f90:	89a3      	ldrh	r3, [r4, #12]
 8002f92:	bf15      	itete	ne
 8002f94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002f96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002f9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002f9e:	81a3      	strheq	r3, [r4, #12]
 8002fa0:	bf18      	it	ne
 8002fa2:	81a3      	strhne	r3, [r4, #12]
 8002fa4:	bd10      	pop	{r4, pc}

08002fa6 <__sclose>:
 8002fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002faa:	f000 b809 	b.w	8002fc0 <_close_r>

08002fae <memset>:
 8002fae:	4402      	add	r2, r0
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d100      	bne.n	8002fb8 <memset+0xa>
 8002fb6:	4770      	bx	lr
 8002fb8:	f803 1b01 	strb.w	r1, [r3], #1
 8002fbc:	e7f9      	b.n	8002fb2 <memset+0x4>
	...

08002fc0 <_close_r>:
 8002fc0:	b538      	push	{r3, r4, r5, lr}
 8002fc2:	4d06      	ldr	r5, [pc, #24]	@ (8002fdc <_close_r+0x1c>)
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	4604      	mov	r4, r0
 8002fc8:	4608      	mov	r0, r1
 8002fca:	602b      	str	r3, [r5, #0]
 8002fcc:	f7fd feb6 	bl	8000d3c <_close>
 8002fd0:	1c43      	adds	r3, r0, #1
 8002fd2:	d102      	bne.n	8002fda <_close_r+0x1a>
 8002fd4:	682b      	ldr	r3, [r5, #0]
 8002fd6:	b103      	cbz	r3, 8002fda <_close_r+0x1a>
 8002fd8:	6023      	str	r3, [r4, #0]
 8002fda:	bd38      	pop	{r3, r4, r5, pc}
 8002fdc:	200002e8 	.word	0x200002e8

08002fe0 <_lseek_r>:
 8002fe0:	b538      	push	{r3, r4, r5, lr}
 8002fe2:	4d07      	ldr	r5, [pc, #28]	@ (8003000 <_lseek_r+0x20>)
 8002fe4:	4604      	mov	r4, r0
 8002fe6:	4608      	mov	r0, r1
 8002fe8:	4611      	mov	r1, r2
 8002fea:	2200      	movs	r2, #0
 8002fec:	602a      	str	r2, [r5, #0]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	f7fd fecb 	bl	8000d8a <_lseek>
 8002ff4:	1c43      	adds	r3, r0, #1
 8002ff6:	d102      	bne.n	8002ffe <_lseek_r+0x1e>
 8002ff8:	682b      	ldr	r3, [r5, #0]
 8002ffa:	b103      	cbz	r3, 8002ffe <_lseek_r+0x1e>
 8002ffc:	6023      	str	r3, [r4, #0]
 8002ffe:	bd38      	pop	{r3, r4, r5, pc}
 8003000:	200002e8 	.word	0x200002e8

08003004 <_read_r>:
 8003004:	b538      	push	{r3, r4, r5, lr}
 8003006:	4d07      	ldr	r5, [pc, #28]	@ (8003024 <_read_r+0x20>)
 8003008:	4604      	mov	r4, r0
 800300a:	4608      	mov	r0, r1
 800300c:	4611      	mov	r1, r2
 800300e:	2200      	movs	r2, #0
 8003010:	602a      	str	r2, [r5, #0]
 8003012:	461a      	mov	r2, r3
 8003014:	f7fd fe75 	bl	8000d02 <_read>
 8003018:	1c43      	adds	r3, r0, #1
 800301a:	d102      	bne.n	8003022 <_read_r+0x1e>
 800301c:	682b      	ldr	r3, [r5, #0]
 800301e:	b103      	cbz	r3, 8003022 <_read_r+0x1e>
 8003020:	6023      	str	r3, [r4, #0]
 8003022:	bd38      	pop	{r3, r4, r5, pc}
 8003024:	200002e8 	.word	0x200002e8

08003028 <_write_r>:
 8003028:	b538      	push	{r3, r4, r5, lr}
 800302a:	4d07      	ldr	r5, [pc, #28]	@ (8003048 <_write_r+0x20>)
 800302c:	4604      	mov	r4, r0
 800302e:	4608      	mov	r0, r1
 8003030:	4611      	mov	r1, r2
 8003032:	2200      	movs	r2, #0
 8003034:	602a      	str	r2, [r5, #0]
 8003036:	461a      	mov	r2, r3
 8003038:	f7fd fcfa 	bl	8000a30 <_write>
 800303c:	1c43      	adds	r3, r0, #1
 800303e:	d102      	bne.n	8003046 <_write_r+0x1e>
 8003040:	682b      	ldr	r3, [r5, #0]
 8003042:	b103      	cbz	r3, 8003046 <_write_r+0x1e>
 8003044:	6023      	str	r3, [r4, #0]
 8003046:	bd38      	pop	{r3, r4, r5, pc}
 8003048:	200002e8 	.word	0x200002e8

0800304c <__errno>:
 800304c:	4b01      	ldr	r3, [pc, #4]	@ (8003054 <__errno+0x8>)
 800304e:	6818      	ldr	r0, [r3, #0]
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	20000018 	.word	0x20000018

08003058 <__libc_init_array>:
 8003058:	b570      	push	{r4, r5, r6, lr}
 800305a:	4d0d      	ldr	r5, [pc, #52]	@ (8003090 <__libc_init_array+0x38>)
 800305c:	4c0d      	ldr	r4, [pc, #52]	@ (8003094 <__libc_init_array+0x3c>)
 800305e:	1b64      	subs	r4, r4, r5
 8003060:	10a4      	asrs	r4, r4, #2
 8003062:	2600      	movs	r6, #0
 8003064:	42a6      	cmp	r6, r4
 8003066:	d109      	bne.n	800307c <__libc_init_array+0x24>
 8003068:	4d0b      	ldr	r5, [pc, #44]	@ (8003098 <__libc_init_array+0x40>)
 800306a:	4c0c      	ldr	r4, [pc, #48]	@ (800309c <__libc_init_array+0x44>)
 800306c:	f000 fdb8 	bl	8003be0 <_init>
 8003070:	1b64      	subs	r4, r4, r5
 8003072:	10a4      	asrs	r4, r4, #2
 8003074:	2600      	movs	r6, #0
 8003076:	42a6      	cmp	r6, r4
 8003078:	d105      	bne.n	8003086 <__libc_init_array+0x2e>
 800307a:	bd70      	pop	{r4, r5, r6, pc}
 800307c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003080:	4798      	blx	r3
 8003082:	3601      	adds	r6, #1
 8003084:	e7ee      	b.n	8003064 <__libc_init_array+0xc>
 8003086:	f855 3b04 	ldr.w	r3, [r5], #4
 800308a:	4798      	blx	r3
 800308c:	3601      	adds	r6, #1
 800308e:	e7f2      	b.n	8003076 <__libc_init_array+0x1e>
 8003090:	08003c6c 	.word	0x08003c6c
 8003094:	08003c6c 	.word	0x08003c6c
 8003098:	08003c6c 	.word	0x08003c6c
 800309c:	08003c70 	.word	0x08003c70

080030a0 <__retarget_lock_init_recursive>:
 80030a0:	4770      	bx	lr

080030a2 <__retarget_lock_acquire_recursive>:
 80030a2:	4770      	bx	lr

080030a4 <__retarget_lock_release_recursive>:
 80030a4:	4770      	bx	lr
	...

080030a8 <_free_r>:
 80030a8:	b538      	push	{r3, r4, r5, lr}
 80030aa:	4605      	mov	r5, r0
 80030ac:	2900      	cmp	r1, #0
 80030ae:	d041      	beq.n	8003134 <_free_r+0x8c>
 80030b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030b4:	1f0c      	subs	r4, r1, #4
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	bfb8      	it	lt
 80030ba:	18e4      	addlt	r4, r4, r3
 80030bc:	f000 f8e0 	bl	8003280 <__malloc_lock>
 80030c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003138 <_free_r+0x90>)
 80030c2:	6813      	ldr	r3, [r2, #0]
 80030c4:	b933      	cbnz	r3, 80030d4 <_free_r+0x2c>
 80030c6:	6063      	str	r3, [r4, #4]
 80030c8:	6014      	str	r4, [r2, #0]
 80030ca:	4628      	mov	r0, r5
 80030cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030d0:	f000 b8dc 	b.w	800328c <__malloc_unlock>
 80030d4:	42a3      	cmp	r3, r4
 80030d6:	d908      	bls.n	80030ea <_free_r+0x42>
 80030d8:	6820      	ldr	r0, [r4, #0]
 80030da:	1821      	adds	r1, r4, r0
 80030dc:	428b      	cmp	r3, r1
 80030de:	bf01      	itttt	eq
 80030e0:	6819      	ldreq	r1, [r3, #0]
 80030e2:	685b      	ldreq	r3, [r3, #4]
 80030e4:	1809      	addeq	r1, r1, r0
 80030e6:	6021      	streq	r1, [r4, #0]
 80030e8:	e7ed      	b.n	80030c6 <_free_r+0x1e>
 80030ea:	461a      	mov	r2, r3
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	b10b      	cbz	r3, 80030f4 <_free_r+0x4c>
 80030f0:	42a3      	cmp	r3, r4
 80030f2:	d9fa      	bls.n	80030ea <_free_r+0x42>
 80030f4:	6811      	ldr	r1, [r2, #0]
 80030f6:	1850      	adds	r0, r2, r1
 80030f8:	42a0      	cmp	r0, r4
 80030fa:	d10b      	bne.n	8003114 <_free_r+0x6c>
 80030fc:	6820      	ldr	r0, [r4, #0]
 80030fe:	4401      	add	r1, r0
 8003100:	1850      	adds	r0, r2, r1
 8003102:	4283      	cmp	r3, r0
 8003104:	6011      	str	r1, [r2, #0]
 8003106:	d1e0      	bne.n	80030ca <_free_r+0x22>
 8003108:	6818      	ldr	r0, [r3, #0]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	6053      	str	r3, [r2, #4]
 800310e:	4408      	add	r0, r1
 8003110:	6010      	str	r0, [r2, #0]
 8003112:	e7da      	b.n	80030ca <_free_r+0x22>
 8003114:	d902      	bls.n	800311c <_free_r+0x74>
 8003116:	230c      	movs	r3, #12
 8003118:	602b      	str	r3, [r5, #0]
 800311a:	e7d6      	b.n	80030ca <_free_r+0x22>
 800311c:	6820      	ldr	r0, [r4, #0]
 800311e:	1821      	adds	r1, r4, r0
 8003120:	428b      	cmp	r3, r1
 8003122:	bf04      	itt	eq
 8003124:	6819      	ldreq	r1, [r3, #0]
 8003126:	685b      	ldreq	r3, [r3, #4]
 8003128:	6063      	str	r3, [r4, #4]
 800312a:	bf04      	itt	eq
 800312c:	1809      	addeq	r1, r1, r0
 800312e:	6021      	streq	r1, [r4, #0]
 8003130:	6054      	str	r4, [r2, #4]
 8003132:	e7ca      	b.n	80030ca <_free_r+0x22>
 8003134:	bd38      	pop	{r3, r4, r5, pc}
 8003136:	bf00      	nop
 8003138:	200002f4 	.word	0x200002f4

0800313c <sbrk_aligned>:
 800313c:	b570      	push	{r4, r5, r6, lr}
 800313e:	4e0f      	ldr	r6, [pc, #60]	@ (800317c <sbrk_aligned+0x40>)
 8003140:	460c      	mov	r4, r1
 8003142:	6831      	ldr	r1, [r6, #0]
 8003144:	4605      	mov	r5, r0
 8003146:	b911      	cbnz	r1, 800314e <sbrk_aligned+0x12>
 8003148:	f000 fcb6 	bl	8003ab8 <_sbrk_r>
 800314c:	6030      	str	r0, [r6, #0]
 800314e:	4621      	mov	r1, r4
 8003150:	4628      	mov	r0, r5
 8003152:	f000 fcb1 	bl	8003ab8 <_sbrk_r>
 8003156:	1c43      	adds	r3, r0, #1
 8003158:	d103      	bne.n	8003162 <sbrk_aligned+0x26>
 800315a:	f04f 34ff 	mov.w	r4, #4294967295
 800315e:	4620      	mov	r0, r4
 8003160:	bd70      	pop	{r4, r5, r6, pc}
 8003162:	1cc4      	adds	r4, r0, #3
 8003164:	f024 0403 	bic.w	r4, r4, #3
 8003168:	42a0      	cmp	r0, r4
 800316a:	d0f8      	beq.n	800315e <sbrk_aligned+0x22>
 800316c:	1a21      	subs	r1, r4, r0
 800316e:	4628      	mov	r0, r5
 8003170:	f000 fca2 	bl	8003ab8 <_sbrk_r>
 8003174:	3001      	adds	r0, #1
 8003176:	d1f2      	bne.n	800315e <sbrk_aligned+0x22>
 8003178:	e7ef      	b.n	800315a <sbrk_aligned+0x1e>
 800317a:	bf00      	nop
 800317c:	200002f0 	.word	0x200002f0

08003180 <_malloc_r>:
 8003180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003184:	1ccd      	adds	r5, r1, #3
 8003186:	f025 0503 	bic.w	r5, r5, #3
 800318a:	3508      	adds	r5, #8
 800318c:	2d0c      	cmp	r5, #12
 800318e:	bf38      	it	cc
 8003190:	250c      	movcc	r5, #12
 8003192:	2d00      	cmp	r5, #0
 8003194:	4606      	mov	r6, r0
 8003196:	db01      	blt.n	800319c <_malloc_r+0x1c>
 8003198:	42a9      	cmp	r1, r5
 800319a:	d904      	bls.n	80031a6 <_malloc_r+0x26>
 800319c:	230c      	movs	r3, #12
 800319e:	6033      	str	r3, [r6, #0]
 80031a0:	2000      	movs	r0, #0
 80031a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800327c <_malloc_r+0xfc>
 80031aa:	f000 f869 	bl	8003280 <__malloc_lock>
 80031ae:	f8d8 3000 	ldr.w	r3, [r8]
 80031b2:	461c      	mov	r4, r3
 80031b4:	bb44      	cbnz	r4, 8003208 <_malloc_r+0x88>
 80031b6:	4629      	mov	r1, r5
 80031b8:	4630      	mov	r0, r6
 80031ba:	f7ff ffbf 	bl	800313c <sbrk_aligned>
 80031be:	1c43      	adds	r3, r0, #1
 80031c0:	4604      	mov	r4, r0
 80031c2:	d158      	bne.n	8003276 <_malloc_r+0xf6>
 80031c4:	f8d8 4000 	ldr.w	r4, [r8]
 80031c8:	4627      	mov	r7, r4
 80031ca:	2f00      	cmp	r7, #0
 80031cc:	d143      	bne.n	8003256 <_malloc_r+0xd6>
 80031ce:	2c00      	cmp	r4, #0
 80031d0:	d04b      	beq.n	800326a <_malloc_r+0xea>
 80031d2:	6823      	ldr	r3, [r4, #0]
 80031d4:	4639      	mov	r1, r7
 80031d6:	4630      	mov	r0, r6
 80031d8:	eb04 0903 	add.w	r9, r4, r3
 80031dc:	f000 fc6c 	bl	8003ab8 <_sbrk_r>
 80031e0:	4581      	cmp	r9, r0
 80031e2:	d142      	bne.n	800326a <_malloc_r+0xea>
 80031e4:	6821      	ldr	r1, [r4, #0]
 80031e6:	1a6d      	subs	r5, r5, r1
 80031e8:	4629      	mov	r1, r5
 80031ea:	4630      	mov	r0, r6
 80031ec:	f7ff ffa6 	bl	800313c <sbrk_aligned>
 80031f0:	3001      	adds	r0, #1
 80031f2:	d03a      	beq.n	800326a <_malloc_r+0xea>
 80031f4:	6823      	ldr	r3, [r4, #0]
 80031f6:	442b      	add	r3, r5
 80031f8:	6023      	str	r3, [r4, #0]
 80031fa:	f8d8 3000 	ldr.w	r3, [r8]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	bb62      	cbnz	r2, 800325c <_malloc_r+0xdc>
 8003202:	f8c8 7000 	str.w	r7, [r8]
 8003206:	e00f      	b.n	8003228 <_malloc_r+0xa8>
 8003208:	6822      	ldr	r2, [r4, #0]
 800320a:	1b52      	subs	r2, r2, r5
 800320c:	d420      	bmi.n	8003250 <_malloc_r+0xd0>
 800320e:	2a0b      	cmp	r2, #11
 8003210:	d917      	bls.n	8003242 <_malloc_r+0xc2>
 8003212:	1961      	adds	r1, r4, r5
 8003214:	42a3      	cmp	r3, r4
 8003216:	6025      	str	r5, [r4, #0]
 8003218:	bf18      	it	ne
 800321a:	6059      	strne	r1, [r3, #4]
 800321c:	6863      	ldr	r3, [r4, #4]
 800321e:	bf08      	it	eq
 8003220:	f8c8 1000 	streq.w	r1, [r8]
 8003224:	5162      	str	r2, [r4, r5]
 8003226:	604b      	str	r3, [r1, #4]
 8003228:	4630      	mov	r0, r6
 800322a:	f000 f82f 	bl	800328c <__malloc_unlock>
 800322e:	f104 000b 	add.w	r0, r4, #11
 8003232:	1d23      	adds	r3, r4, #4
 8003234:	f020 0007 	bic.w	r0, r0, #7
 8003238:	1ac2      	subs	r2, r0, r3
 800323a:	bf1c      	itt	ne
 800323c:	1a1b      	subne	r3, r3, r0
 800323e:	50a3      	strne	r3, [r4, r2]
 8003240:	e7af      	b.n	80031a2 <_malloc_r+0x22>
 8003242:	6862      	ldr	r2, [r4, #4]
 8003244:	42a3      	cmp	r3, r4
 8003246:	bf0c      	ite	eq
 8003248:	f8c8 2000 	streq.w	r2, [r8]
 800324c:	605a      	strne	r2, [r3, #4]
 800324e:	e7eb      	b.n	8003228 <_malloc_r+0xa8>
 8003250:	4623      	mov	r3, r4
 8003252:	6864      	ldr	r4, [r4, #4]
 8003254:	e7ae      	b.n	80031b4 <_malloc_r+0x34>
 8003256:	463c      	mov	r4, r7
 8003258:	687f      	ldr	r7, [r7, #4]
 800325a:	e7b6      	b.n	80031ca <_malloc_r+0x4a>
 800325c:	461a      	mov	r2, r3
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	42a3      	cmp	r3, r4
 8003262:	d1fb      	bne.n	800325c <_malloc_r+0xdc>
 8003264:	2300      	movs	r3, #0
 8003266:	6053      	str	r3, [r2, #4]
 8003268:	e7de      	b.n	8003228 <_malloc_r+0xa8>
 800326a:	230c      	movs	r3, #12
 800326c:	6033      	str	r3, [r6, #0]
 800326e:	4630      	mov	r0, r6
 8003270:	f000 f80c 	bl	800328c <__malloc_unlock>
 8003274:	e794      	b.n	80031a0 <_malloc_r+0x20>
 8003276:	6005      	str	r5, [r0, #0]
 8003278:	e7d6      	b.n	8003228 <_malloc_r+0xa8>
 800327a:	bf00      	nop
 800327c:	200002f4 	.word	0x200002f4

08003280 <__malloc_lock>:
 8003280:	4801      	ldr	r0, [pc, #4]	@ (8003288 <__malloc_lock+0x8>)
 8003282:	f7ff bf0e 	b.w	80030a2 <__retarget_lock_acquire_recursive>
 8003286:	bf00      	nop
 8003288:	200002ec 	.word	0x200002ec

0800328c <__malloc_unlock>:
 800328c:	4801      	ldr	r0, [pc, #4]	@ (8003294 <__malloc_unlock+0x8>)
 800328e:	f7ff bf09 	b.w	80030a4 <__retarget_lock_release_recursive>
 8003292:	bf00      	nop
 8003294:	200002ec 	.word	0x200002ec

08003298 <__sfputc_r>:
 8003298:	6893      	ldr	r3, [r2, #8]
 800329a:	3b01      	subs	r3, #1
 800329c:	2b00      	cmp	r3, #0
 800329e:	b410      	push	{r4}
 80032a0:	6093      	str	r3, [r2, #8]
 80032a2:	da08      	bge.n	80032b6 <__sfputc_r+0x1e>
 80032a4:	6994      	ldr	r4, [r2, #24]
 80032a6:	42a3      	cmp	r3, r4
 80032a8:	db01      	blt.n	80032ae <__sfputc_r+0x16>
 80032aa:	290a      	cmp	r1, #10
 80032ac:	d103      	bne.n	80032b6 <__sfputc_r+0x1e>
 80032ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032b2:	f000 bb6d 	b.w	8003990 <__swbuf_r>
 80032b6:	6813      	ldr	r3, [r2, #0]
 80032b8:	1c58      	adds	r0, r3, #1
 80032ba:	6010      	str	r0, [r2, #0]
 80032bc:	7019      	strb	r1, [r3, #0]
 80032be:	4608      	mov	r0, r1
 80032c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <__sfputs_r>:
 80032c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032c8:	4606      	mov	r6, r0
 80032ca:	460f      	mov	r7, r1
 80032cc:	4614      	mov	r4, r2
 80032ce:	18d5      	adds	r5, r2, r3
 80032d0:	42ac      	cmp	r4, r5
 80032d2:	d101      	bne.n	80032d8 <__sfputs_r+0x12>
 80032d4:	2000      	movs	r0, #0
 80032d6:	e007      	b.n	80032e8 <__sfputs_r+0x22>
 80032d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032dc:	463a      	mov	r2, r7
 80032de:	4630      	mov	r0, r6
 80032e0:	f7ff ffda 	bl	8003298 <__sfputc_r>
 80032e4:	1c43      	adds	r3, r0, #1
 80032e6:	d1f3      	bne.n	80032d0 <__sfputs_r+0xa>
 80032e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080032ec <_vfiprintf_r>:
 80032ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032f0:	460d      	mov	r5, r1
 80032f2:	b09d      	sub	sp, #116	@ 0x74
 80032f4:	4614      	mov	r4, r2
 80032f6:	4698      	mov	r8, r3
 80032f8:	4606      	mov	r6, r0
 80032fa:	b118      	cbz	r0, 8003304 <_vfiprintf_r+0x18>
 80032fc:	6a03      	ldr	r3, [r0, #32]
 80032fe:	b90b      	cbnz	r3, 8003304 <_vfiprintf_r+0x18>
 8003300:	f7ff fdca 	bl	8002e98 <__sinit>
 8003304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003306:	07d9      	lsls	r1, r3, #31
 8003308:	d405      	bmi.n	8003316 <_vfiprintf_r+0x2a>
 800330a:	89ab      	ldrh	r3, [r5, #12]
 800330c:	059a      	lsls	r2, r3, #22
 800330e:	d402      	bmi.n	8003316 <_vfiprintf_r+0x2a>
 8003310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003312:	f7ff fec6 	bl	80030a2 <__retarget_lock_acquire_recursive>
 8003316:	89ab      	ldrh	r3, [r5, #12]
 8003318:	071b      	lsls	r3, r3, #28
 800331a:	d501      	bpl.n	8003320 <_vfiprintf_r+0x34>
 800331c:	692b      	ldr	r3, [r5, #16]
 800331e:	b99b      	cbnz	r3, 8003348 <_vfiprintf_r+0x5c>
 8003320:	4629      	mov	r1, r5
 8003322:	4630      	mov	r0, r6
 8003324:	f000 fb72 	bl	8003a0c <__swsetup_r>
 8003328:	b170      	cbz	r0, 8003348 <_vfiprintf_r+0x5c>
 800332a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800332c:	07dc      	lsls	r4, r3, #31
 800332e:	d504      	bpl.n	800333a <_vfiprintf_r+0x4e>
 8003330:	f04f 30ff 	mov.w	r0, #4294967295
 8003334:	b01d      	add	sp, #116	@ 0x74
 8003336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800333a:	89ab      	ldrh	r3, [r5, #12]
 800333c:	0598      	lsls	r0, r3, #22
 800333e:	d4f7      	bmi.n	8003330 <_vfiprintf_r+0x44>
 8003340:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003342:	f7ff feaf 	bl	80030a4 <__retarget_lock_release_recursive>
 8003346:	e7f3      	b.n	8003330 <_vfiprintf_r+0x44>
 8003348:	2300      	movs	r3, #0
 800334a:	9309      	str	r3, [sp, #36]	@ 0x24
 800334c:	2320      	movs	r3, #32
 800334e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003352:	f8cd 800c 	str.w	r8, [sp, #12]
 8003356:	2330      	movs	r3, #48	@ 0x30
 8003358:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003508 <_vfiprintf_r+0x21c>
 800335c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003360:	f04f 0901 	mov.w	r9, #1
 8003364:	4623      	mov	r3, r4
 8003366:	469a      	mov	sl, r3
 8003368:	f813 2b01 	ldrb.w	r2, [r3], #1
 800336c:	b10a      	cbz	r2, 8003372 <_vfiprintf_r+0x86>
 800336e:	2a25      	cmp	r2, #37	@ 0x25
 8003370:	d1f9      	bne.n	8003366 <_vfiprintf_r+0x7a>
 8003372:	ebba 0b04 	subs.w	fp, sl, r4
 8003376:	d00b      	beq.n	8003390 <_vfiprintf_r+0xa4>
 8003378:	465b      	mov	r3, fp
 800337a:	4622      	mov	r2, r4
 800337c:	4629      	mov	r1, r5
 800337e:	4630      	mov	r0, r6
 8003380:	f7ff ffa1 	bl	80032c6 <__sfputs_r>
 8003384:	3001      	adds	r0, #1
 8003386:	f000 80a7 	beq.w	80034d8 <_vfiprintf_r+0x1ec>
 800338a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800338c:	445a      	add	r2, fp
 800338e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003390:	f89a 3000 	ldrb.w	r3, [sl]
 8003394:	2b00      	cmp	r3, #0
 8003396:	f000 809f 	beq.w	80034d8 <_vfiprintf_r+0x1ec>
 800339a:	2300      	movs	r3, #0
 800339c:	f04f 32ff 	mov.w	r2, #4294967295
 80033a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033a4:	f10a 0a01 	add.w	sl, sl, #1
 80033a8:	9304      	str	r3, [sp, #16]
 80033aa:	9307      	str	r3, [sp, #28]
 80033ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80033b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80033b2:	4654      	mov	r4, sl
 80033b4:	2205      	movs	r2, #5
 80033b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033ba:	4853      	ldr	r0, [pc, #332]	@ (8003508 <_vfiprintf_r+0x21c>)
 80033bc:	f7fc ff28 	bl	8000210 <memchr>
 80033c0:	9a04      	ldr	r2, [sp, #16]
 80033c2:	b9d8      	cbnz	r0, 80033fc <_vfiprintf_r+0x110>
 80033c4:	06d1      	lsls	r1, r2, #27
 80033c6:	bf44      	itt	mi
 80033c8:	2320      	movmi	r3, #32
 80033ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033ce:	0713      	lsls	r3, r2, #28
 80033d0:	bf44      	itt	mi
 80033d2:	232b      	movmi	r3, #43	@ 0x2b
 80033d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033d8:	f89a 3000 	ldrb.w	r3, [sl]
 80033dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80033de:	d015      	beq.n	800340c <_vfiprintf_r+0x120>
 80033e0:	9a07      	ldr	r2, [sp, #28]
 80033e2:	4654      	mov	r4, sl
 80033e4:	2000      	movs	r0, #0
 80033e6:	f04f 0c0a 	mov.w	ip, #10
 80033ea:	4621      	mov	r1, r4
 80033ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80033f0:	3b30      	subs	r3, #48	@ 0x30
 80033f2:	2b09      	cmp	r3, #9
 80033f4:	d94b      	bls.n	800348e <_vfiprintf_r+0x1a2>
 80033f6:	b1b0      	cbz	r0, 8003426 <_vfiprintf_r+0x13a>
 80033f8:	9207      	str	r2, [sp, #28]
 80033fa:	e014      	b.n	8003426 <_vfiprintf_r+0x13a>
 80033fc:	eba0 0308 	sub.w	r3, r0, r8
 8003400:	fa09 f303 	lsl.w	r3, r9, r3
 8003404:	4313      	orrs	r3, r2
 8003406:	9304      	str	r3, [sp, #16]
 8003408:	46a2      	mov	sl, r4
 800340a:	e7d2      	b.n	80033b2 <_vfiprintf_r+0xc6>
 800340c:	9b03      	ldr	r3, [sp, #12]
 800340e:	1d19      	adds	r1, r3, #4
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	9103      	str	r1, [sp, #12]
 8003414:	2b00      	cmp	r3, #0
 8003416:	bfbb      	ittet	lt
 8003418:	425b      	neglt	r3, r3
 800341a:	f042 0202 	orrlt.w	r2, r2, #2
 800341e:	9307      	strge	r3, [sp, #28]
 8003420:	9307      	strlt	r3, [sp, #28]
 8003422:	bfb8      	it	lt
 8003424:	9204      	strlt	r2, [sp, #16]
 8003426:	7823      	ldrb	r3, [r4, #0]
 8003428:	2b2e      	cmp	r3, #46	@ 0x2e
 800342a:	d10a      	bne.n	8003442 <_vfiprintf_r+0x156>
 800342c:	7863      	ldrb	r3, [r4, #1]
 800342e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003430:	d132      	bne.n	8003498 <_vfiprintf_r+0x1ac>
 8003432:	9b03      	ldr	r3, [sp, #12]
 8003434:	1d1a      	adds	r2, r3, #4
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	9203      	str	r2, [sp, #12]
 800343a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800343e:	3402      	adds	r4, #2
 8003440:	9305      	str	r3, [sp, #20]
 8003442:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003518 <_vfiprintf_r+0x22c>
 8003446:	7821      	ldrb	r1, [r4, #0]
 8003448:	2203      	movs	r2, #3
 800344a:	4650      	mov	r0, sl
 800344c:	f7fc fee0 	bl	8000210 <memchr>
 8003450:	b138      	cbz	r0, 8003462 <_vfiprintf_r+0x176>
 8003452:	9b04      	ldr	r3, [sp, #16]
 8003454:	eba0 000a 	sub.w	r0, r0, sl
 8003458:	2240      	movs	r2, #64	@ 0x40
 800345a:	4082      	lsls	r2, r0
 800345c:	4313      	orrs	r3, r2
 800345e:	3401      	adds	r4, #1
 8003460:	9304      	str	r3, [sp, #16]
 8003462:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003466:	4829      	ldr	r0, [pc, #164]	@ (800350c <_vfiprintf_r+0x220>)
 8003468:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800346c:	2206      	movs	r2, #6
 800346e:	f7fc fecf 	bl	8000210 <memchr>
 8003472:	2800      	cmp	r0, #0
 8003474:	d03f      	beq.n	80034f6 <_vfiprintf_r+0x20a>
 8003476:	4b26      	ldr	r3, [pc, #152]	@ (8003510 <_vfiprintf_r+0x224>)
 8003478:	bb1b      	cbnz	r3, 80034c2 <_vfiprintf_r+0x1d6>
 800347a:	9b03      	ldr	r3, [sp, #12]
 800347c:	3307      	adds	r3, #7
 800347e:	f023 0307 	bic.w	r3, r3, #7
 8003482:	3308      	adds	r3, #8
 8003484:	9303      	str	r3, [sp, #12]
 8003486:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003488:	443b      	add	r3, r7
 800348a:	9309      	str	r3, [sp, #36]	@ 0x24
 800348c:	e76a      	b.n	8003364 <_vfiprintf_r+0x78>
 800348e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003492:	460c      	mov	r4, r1
 8003494:	2001      	movs	r0, #1
 8003496:	e7a8      	b.n	80033ea <_vfiprintf_r+0xfe>
 8003498:	2300      	movs	r3, #0
 800349a:	3401      	adds	r4, #1
 800349c:	9305      	str	r3, [sp, #20]
 800349e:	4619      	mov	r1, r3
 80034a0:	f04f 0c0a 	mov.w	ip, #10
 80034a4:	4620      	mov	r0, r4
 80034a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034aa:	3a30      	subs	r2, #48	@ 0x30
 80034ac:	2a09      	cmp	r2, #9
 80034ae:	d903      	bls.n	80034b8 <_vfiprintf_r+0x1cc>
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d0c6      	beq.n	8003442 <_vfiprintf_r+0x156>
 80034b4:	9105      	str	r1, [sp, #20]
 80034b6:	e7c4      	b.n	8003442 <_vfiprintf_r+0x156>
 80034b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80034bc:	4604      	mov	r4, r0
 80034be:	2301      	movs	r3, #1
 80034c0:	e7f0      	b.n	80034a4 <_vfiprintf_r+0x1b8>
 80034c2:	ab03      	add	r3, sp, #12
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	462a      	mov	r2, r5
 80034c8:	4b12      	ldr	r3, [pc, #72]	@ (8003514 <_vfiprintf_r+0x228>)
 80034ca:	a904      	add	r1, sp, #16
 80034cc:	4630      	mov	r0, r6
 80034ce:	f3af 8000 	nop.w
 80034d2:	4607      	mov	r7, r0
 80034d4:	1c78      	adds	r0, r7, #1
 80034d6:	d1d6      	bne.n	8003486 <_vfiprintf_r+0x19a>
 80034d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80034da:	07d9      	lsls	r1, r3, #31
 80034dc:	d405      	bmi.n	80034ea <_vfiprintf_r+0x1fe>
 80034de:	89ab      	ldrh	r3, [r5, #12]
 80034e0:	059a      	lsls	r2, r3, #22
 80034e2:	d402      	bmi.n	80034ea <_vfiprintf_r+0x1fe>
 80034e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80034e6:	f7ff fddd 	bl	80030a4 <__retarget_lock_release_recursive>
 80034ea:	89ab      	ldrh	r3, [r5, #12]
 80034ec:	065b      	lsls	r3, r3, #25
 80034ee:	f53f af1f 	bmi.w	8003330 <_vfiprintf_r+0x44>
 80034f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80034f4:	e71e      	b.n	8003334 <_vfiprintf_r+0x48>
 80034f6:	ab03      	add	r3, sp, #12
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	462a      	mov	r2, r5
 80034fc:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <_vfiprintf_r+0x228>)
 80034fe:	a904      	add	r1, sp, #16
 8003500:	4630      	mov	r0, r6
 8003502:	f000 f879 	bl	80035f8 <_printf_i>
 8003506:	e7e4      	b.n	80034d2 <_vfiprintf_r+0x1e6>
 8003508:	08003c30 	.word	0x08003c30
 800350c:	08003c3a 	.word	0x08003c3a
 8003510:	00000000 	.word	0x00000000
 8003514:	080032c7 	.word	0x080032c7
 8003518:	08003c36 	.word	0x08003c36

0800351c <_printf_common>:
 800351c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003520:	4616      	mov	r6, r2
 8003522:	4698      	mov	r8, r3
 8003524:	688a      	ldr	r2, [r1, #8]
 8003526:	690b      	ldr	r3, [r1, #16]
 8003528:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800352c:	4293      	cmp	r3, r2
 800352e:	bfb8      	it	lt
 8003530:	4613      	movlt	r3, r2
 8003532:	6033      	str	r3, [r6, #0]
 8003534:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003538:	4607      	mov	r7, r0
 800353a:	460c      	mov	r4, r1
 800353c:	b10a      	cbz	r2, 8003542 <_printf_common+0x26>
 800353e:	3301      	adds	r3, #1
 8003540:	6033      	str	r3, [r6, #0]
 8003542:	6823      	ldr	r3, [r4, #0]
 8003544:	0699      	lsls	r1, r3, #26
 8003546:	bf42      	ittt	mi
 8003548:	6833      	ldrmi	r3, [r6, #0]
 800354a:	3302      	addmi	r3, #2
 800354c:	6033      	strmi	r3, [r6, #0]
 800354e:	6825      	ldr	r5, [r4, #0]
 8003550:	f015 0506 	ands.w	r5, r5, #6
 8003554:	d106      	bne.n	8003564 <_printf_common+0x48>
 8003556:	f104 0a19 	add.w	sl, r4, #25
 800355a:	68e3      	ldr	r3, [r4, #12]
 800355c:	6832      	ldr	r2, [r6, #0]
 800355e:	1a9b      	subs	r3, r3, r2
 8003560:	42ab      	cmp	r3, r5
 8003562:	dc26      	bgt.n	80035b2 <_printf_common+0x96>
 8003564:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003568:	6822      	ldr	r2, [r4, #0]
 800356a:	3b00      	subs	r3, #0
 800356c:	bf18      	it	ne
 800356e:	2301      	movne	r3, #1
 8003570:	0692      	lsls	r2, r2, #26
 8003572:	d42b      	bmi.n	80035cc <_printf_common+0xb0>
 8003574:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003578:	4641      	mov	r1, r8
 800357a:	4638      	mov	r0, r7
 800357c:	47c8      	blx	r9
 800357e:	3001      	adds	r0, #1
 8003580:	d01e      	beq.n	80035c0 <_printf_common+0xa4>
 8003582:	6823      	ldr	r3, [r4, #0]
 8003584:	6922      	ldr	r2, [r4, #16]
 8003586:	f003 0306 	and.w	r3, r3, #6
 800358a:	2b04      	cmp	r3, #4
 800358c:	bf02      	ittt	eq
 800358e:	68e5      	ldreq	r5, [r4, #12]
 8003590:	6833      	ldreq	r3, [r6, #0]
 8003592:	1aed      	subeq	r5, r5, r3
 8003594:	68a3      	ldr	r3, [r4, #8]
 8003596:	bf0c      	ite	eq
 8003598:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800359c:	2500      	movne	r5, #0
 800359e:	4293      	cmp	r3, r2
 80035a0:	bfc4      	itt	gt
 80035a2:	1a9b      	subgt	r3, r3, r2
 80035a4:	18ed      	addgt	r5, r5, r3
 80035a6:	2600      	movs	r6, #0
 80035a8:	341a      	adds	r4, #26
 80035aa:	42b5      	cmp	r5, r6
 80035ac:	d11a      	bne.n	80035e4 <_printf_common+0xc8>
 80035ae:	2000      	movs	r0, #0
 80035b0:	e008      	b.n	80035c4 <_printf_common+0xa8>
 80035b2:	2301      	movs	r3, #1
 80035b4:	4652      	mov	r2, sl
 80035b6:	4641      	mov	r1, r8
 80035b8:	4638      	mov	r0, r7
 80035ba:	47c8      	blx	r9
 80035bc:	3001      	adds	r0, #1
 80035be:	d103      	bne.n	80035c8 <_printf_common+0xac>
 80035c0:	f04f 30ff 	mov.w	r0, #4294967295
 80035c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035c8:	3501      	adds	r5, #1
 80035ca:	e7c6      	b.n	800355a <_printf_common+0x3e>
 80035cc:	18e1      	adds	r1, r4, r3
 80035ce:	1c5a      	adds	r2, r3, #1
 80035d0:	2030      	movs	r0, #48	@ 0x30
 80035d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80035d6:	4422      	add	r2, r4
 80035d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80035dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80035e0:	3302      	adds	r3, #2
 80035e2:	e7c7      	b.n	8003574 <_printf_common+0x58>
 80035e4:	2301      	movs	r3, #1
 80035e6:	4622      	mov	r2, r4
 80035e8:	4641      	mov	r1, r8
 80035ea:	4638      	mov	r0, r7
 80035ec:	47c8      	blx	r9
 80035ee:	3001      	adds	r0, #1
 80035f0:	d0e6      	beq.n	80035c0 <_printf_common+0xa4>
 80035f2:	3601      	adds	r6, #1
 80035f4:	e7d9      	b.n	80035aa <_printf_common+0x8e>
	...

080035f8 <_printf_i>:
 80035f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035fc:	7e0f      	ldrb	r7, [r1, #24]
 80035fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003600:	2f78      	cmp	r7, #120	@ 0x78
 8003602:	4691      	mov	r9, r2
 8003604:	4680      	mov	r8, r0
 8003606:	460c      	mov	r4, r1
 8003608:	469a      	mov	sl, r3
 800360a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800360e:	d807      	bhi.n	8003620 <_printf_i+0x28>
 8003610:	2f62      	cmp	r7, #98	@ 0x62
 8003612:	d80a      	bhi.n	800362a <_printf_i+0x32>
 8003614:	2f00      	cmp	r7, #0
 8003616:	f000 80d2 	beq.w	80037be <_printf_i+0x1c6>
 800361a:	2f58      	cmp	r7, #88	@ 0x58
 800361c:	f000 80b9 	beq.w	8003792 <_printf_i+0x19a>
 8003620:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003624:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003628:	e03a      	b.n	80036a0 <_printf_i+0xa8>
 800362a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800362e:	2b15      	cmp	r3, #21
 8003630:	d8f6      	bhi.n	8003620 <_printf_i+0x28>
 8003632:	a101      	add	r1, pc, #4	@ (adr r1, 8003638 <_printf_i+0x40>)
 8003634:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003638:	08003691 	.word	0x08003691
 800363c:	080036a5 	.word	0x080036a5
 8003640:	08003621 	.word	0x08003621
 8003644:	08003621 	.word	0x08003621
 8003648:	08003621 	.word	0x08003621
 800364c:	08003621 	.word	0x08003621
 8003650:	080036a5 	.word	0x080036a5
 8003654:	08003621 	.word	0x08003621
 8003658:	08003621 	.word	0x08003621
 800365c:	08003621 	.word	0x08003621
 8003660:	08003621 	.word	0x08003621
 8003664:	080037a5 	.word	0x080037a5
 8003668:	080036cf 	.word	0x080036cf
 800366c:	0800375f 	.word	0x0800375f
 8003670:	08003621 	.word	0x08003621
 8003674:	08003621 	.word	0x08003621
 8003678:	080037c7 	.word	0x080037c7
 800367c:	08003621 	.word	0x08003621
 8003680:	080036cf 	.word	0x080036cf
 8003684:	08003621 	.word	0x08003621
 8003688:	08003621 	.word	0x08003621
 800368c:	08003767 	.word	0x08003767
 8003690:	6833      	ldr	r3, [r6, #0]
 8003692:	1d1a      	adds	r2, r3, #4
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	6032      	str	r2, [r6, #0]
 8003698:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800369c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80036a0:	2301      	movs	r3, #1
 80036a2:	e09d      	b.n	80037e0 <_printf_i+0x1e8>
 80036a4:	6833      	ldr	r3, [r6, #0]
 80036a6:	6820      	ldr	r0, [r4, #0]
 80036a8:	1d19      	adds	r1, r3, #4
 80036aa:	6031      	str	r1, [r6, #0]
 80036ac:	0606      	lsls	r6, r0, #24
 80036ae:	d501      	bpl.n	80036b4 <_printf_i+0xbc>
 80036b0:	681d      	ldr	r5, [r3, #0]
 80036b2:	e003      	b.n	80036bc <_printf_i+0xc4>
 80036b4:	0645      	lsls	r5, r0, #25
 80036b6:	d5fb      	bpl.n	80036b0 <_printf_i+0xb8>
 80036b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80036bc:	2d00      	cmp	r5, #0
 80036be:	da03      	bge.n	80036c8 <_printf_i+0xd0>
 80036c0:	232d      	movs	r3, #45	@ 0x2d
 80036c2:	426d      	negs	r5, r5
 80036c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036c8:	4859      	ldr	r0, [pc, #356]	@ (8003830 <_printf_i+0x238>)
 80036ca:	230a      	movs	r3, #10
 80036cc:	e011      	b.n	80036f2 <_printf_i+0xfa>
 80036ce:	6821      	ldr	r1, [r4, #0]
 80036d0:	6833      	ldr	r3, [r6, #0]
 80036d2:	0608      	lsls	r0, r1, #24
 80036d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80036d8:	d402      	bmi.n	80036e0 <_printf_i+0xe8>
 80036da:	0649      	lsls	r1, r1, #25
 80036dc:	bf48      	it	mi
 80036de:	b2ad      	uxthmi	r5, r5
 80036e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80036e2:	4853      	ldr	r0, [pc, #332]	@ (8003830 <_printf_i+0x238>)
 80036e4:	6033      	str	r3, [r6, #0]
 80036e6:	bf14      	ite	ne
 80036e8:	230a      	movne	r3, #10
 80036ea:	2308      	moveq	r3, #8
 80036ec:	2100      	movs	r1, #0
 80036ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80036f2:	6866      	ldr	r6, [r4, #4]
 80036f4:	60a6      	str	r6, [r4, #8]
 80036f6:	2e00      	cmp	r6, #0
 80036f8:	bfa2      	ittt	ge
 80036fa:	6821      	ldrge	r1, [r4, #0]
 80036fc:	f021 0104 	bicge.w	r1, r1, #4
 8003700:	6021      	strge	r1, [r4, #0]
 8003702:	b90d      	cbnz	r5, 8003708 <_printf_i+0x110>
 8003704:	2e00      	cmp	r6, #0
 8003706:	d04b      	beq.n	80037a0 <_printf_i+0x1a8>
 8003708:	4616      	mov	r6, r2
 800370a:	fbb5 f1f3 	udiv	r1, r5, r3
 800370e:	fb03 5711 	mls	r7, r3, r1, r5
 8003712:	5dc7      	ldrb	r7, [r0, r7]
 8003714:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003718:	462f      	mov	r7, r5
 800371a:	42bb      	cmp	r3, r7
 800371c:	460d      	mov	r5, r1
 800371e:	d9f4      	bls.n	800370a <_printf_i+0x112>
 8003720:	2b08      	cmp	r3, #8
 8003722:	d10b      	bne.n	800373c <_printf_i+0x144>
 8003724:	6823      	ldr	r3, [r4, #0]
 8003726:	07df      	lsls	r7, r3, #31
 8003728:	d508      	bpl.n	800373c <_printf_i+0x144>
 800372a:	6923      	ldr	r3, [r4, #16]
 800372c:	6861      	ldr	r1, [r4, #4]
 800372e:	4299      	cmp	r1, r3
 8003730:	bfde      	ittt	le
 8003732:	2330      	movle	r3, #48	@ 0x30
 8003734:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003738:	f106 36ff 	addle.w	r6, r6, #4294967295
 800373c:	1b92      	subs	r2, r2, r6
 800373e:	6122      	str	r2, [r4, #16]
 8003740:	f8cd a000 	str.w	sl, [sp]
 8003744:	464b      	mov	r3, r9
 8003746:	aa03      	add	r2, sp, #12
 8003748:	4621      	mov	r1, r4
 800374a:	4640      	mov	r0, r8
 800374c:	f7ff fee6 	bl	800351c <_printf_common>
 8003750:	3001      	adds	r0, #1
 8003752:	d14a      	bne.n	80037ea <_printf_i+0x1f2>
 8003754:	f04f 30ff 	mov.w	r0, #4294967295
 8003758:	b004      	add	sp, #16
 800375a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800375e:	6823      	ldr	r3, [r4, #0]
 8003760:	f043 0320 	orr.w	r3, r3, #32
 8003764:	6023      	str	r3, [r4, #0]
 8003766:	4833      	ldr	r0, [pc, #204]	@ (8003834 <_printf_i+0x23c>)
 8003768:	2778      	movs	r7, #120	@ 0x78
 800376a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800376e:	6823      	ldr	r3, [r4, #0]
 8003770:	6831      	ldr	r1, [r6, #0]
 8003772:	061f      	lsls	r7, r3, #24
 8003774:	f851 5b04 	ldr.w	r5, [r1], #4
 8003778:	d402      	bmi.n	8003780 <_printf_i+0x188>
 800377a:	065f      	lsls	r7, r3, #25
 800377c:	bf48      	it	mi
 800377e:	b2ad      	uxthmi	r5, r5
 8003780:	6031      	str	r1, [r6, #0]
 8003782:	07d9      	lsls	r1, r3, #31
 8003784:	bf44      	itt	mi
 8003786:	f043 0320 	orrmi.w	r3, r3, #32
 800378a:	6023      	strmi	r3, [r4, #0]
 800378c:	b11d      	cbz	r5, 8003796 <_printf_i+0x19e>
 800378e:	2310      	movs	r3, #16
 8003790:	e7ac      	b.n	80036ec <_printf_i+0xf4>
 8003792:	4827      	ldr	r0, [pc, #156]	@ (8003830 <_printf_i+0x238>)
 8003794:	e7e9      	b.n	800376a <_printf_i+0x172>
 8003796:	6823      	ldr	r3, [r4, #0]
 8003798:	f023 0320 	bic.w	r3, r3, #32
 800379c:	6023      	str	r3, [r4, #0]
 800379e:	e7f6      	b.n	800378e <_printf_i+0x196>
 80037a0:	4616      	mov	r6, r2
 80037a2:	e7bd      	b.n	8003720 <_printf_i+0x128>
 80037a4:	6833      	ldr	r3, [r6, #0]
 80037a6:	6825      	ldr	r5, [r4, #0]
 80037a8:	6961      	ldr	r1, [r4, #20]
 80037aa:	1d18      	adds	r0, r3, #4
 80037ac:	6030      	str	r0, [r6, #0]
 80037ae:	062e      	lsls	r6, r5, #24
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	d501      	bpl.n	80037b8 <_printf_i+0x1c0>
 80037b4:	6019      	str	r1, [r3, #0]
 80037b6:	e002      	b.n	80037be <_printf_i+0x1c6>
 80037b8:	0668      	lsls	r0, r5, #25
 80037ba:	d5fb      	bpl.n	80037b4 <_printf_i+0x1bc>
 80037bc:	8019      	strh	r1, [r3, #0]
 80037be:	2300      	movs	r3, #0
 80037c0:	6123      	str	r3, [r4, #16]
 80037c2:	4616      	mov	r6, r2
 80037c4:	e7bc      	b.n	8003740 <_printf_i+0x148>
 80037c6:	6833      	ldr	r3, [r6, #0]
 80037c8:	1d1a      	adds	r2, r3, #4
 80037ca:	6032      	str	r2, [r6, #0]
 80037cc:	681e      	ldr	r6, [r3, #0]
 80037ce:	6862      	ldr	r2, [r4, #4]
 80037d0:	2100      	movs	r1, #0
 80037d2:	4630      	mov	r0, r6
 80037d4:	f7fc fd1c 	bl	8000210 <memchr>
 80037d8:	b108      	cbz	r0, 80037de <_printf_i+0x1e6>
 80037da:	1b80      	subs	r0, r0, r6
 80037dc:	6060      	str	r0, [r4, #4]
 80037de:	6863      	ldr	r3, [r4, #4]
 80037e0:	6123      	str	r3, [r4, #16]
 80037e2:	2300      	movs	r3, #0
 80037e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037e8:	e7aa      	b.n	8003740 <_printf_i+0x148>
 80037ea:	6923      	ldr	r3, [r4, #16]
 80037ec:	4632      	mov	r2, r6
 80037ee:	4649      	mov	r1, r9
 80037f0:	4640      	mov	r0, r8
 80037f2:	47d0      	blx	sl
 80037f4:	3001      	adds	r0, #1
 80037f6:	d0ad      	beq.n	8003754 <_printf_i+0x15c>
 80037f8:	6823      	ldr	r3, [r4, #0]
 80037fa:	079b      	lsls	r3, r3, #30
 80037fc:	d413      	bmi.n	8003826 <_printf_i+0x22e>
 80037fe:	68e0      	ldr	r0, [r4, #12]
 8003800:	9b03      	ldr	r3, [sp, #12]
 8003802:	4298      	cmp	r0, r3
 8003804:	bfb8      	it	lt
 8003806:	4618      	movlt	r0, r3
 8003808:	e7a6      	b.n	8003758 <_printf_i+0x160>
 800380a:	2301      	movs	r3, #1
 800380c:	4632      	mov	r2, r6
 800380e:	4649      	mov	r1, r9
 8003810:	4640      	mov	r0, r8
 8003812:	47d0      	blx	sl
 8003814:	3001      	adds	r0, #1
 8003816:	d09d      	beq.n	8003754 <_printf_i+0x15c>
 8003818:	3501      	adds	r5, #1
 800381a:	68e3      	ldr	r3, [r4, #12]
 800381c:	9903      	ldr	r1, [sp, #12]
 800381e:	1a5b      	subs	r3, r3, r1
 8003820:	42ab      	cmp	r3, r5
 8003822:	dcf2      	bgt.n	800380a <_printf_i+0x212>
 8003824:	e7eb      	b.n	80037fe <_printf_i+0x206>
 8003826:	2500      	movs	r5, #0
 8003828:	f104 0619 	add.w	r6, r4, #25
 800382c:	e7f5      	b.n	800381a <_printf_i+0x222>
 800382e:	bf00      	nop
 8003830:	08003c41 	.word	0x08003c41
 8003834:	08003c52 	.word	0x08003c52

08003838 <__sflush_r>:
 8003838:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800383c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003840:	0716      	lsls	r6, r2, #28
 8003842:	4605      	mov	r5, r0
 8003844:	460c      	mov	r4, r1
 8003846:	d454      	bmi.n	80038f2 <__sflush_r+0xba>
 8003848:	684b      	ldr	r3, [r1, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	dc02      	bgt.n	8003854 <__sflush_r+0x1c>
 800384e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003850:	2b00      	cmp	r3, #0
 8003852:	dd48      	ble.n	80038e6 <__sflush_r+0xae>
 8003854:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003856:	2e00      	cmp	r6, #0
 8003858:	d045      	beq.n	80038e6 <__sflush_r+0xae>
 800385a:	2300      	movs	r3, #0
 800385c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003860:	682f      	ldr	r7, [r5, #0]
 8003862:	6a21      	ldr	r1, [r4, #32]
 8003864:	602b      	str	r3, [r5, #0]
 8003866:	d030      	beq.n	80038ca <__sflush_r+0x92>
 8003868:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800386a:	89a3      	ldrh	r3, [r4, #12]
 800386c:	0759      	lsls	r1, r3, #29
 800386e:	d505      	bpl.n	800387c <__sflush_r+0x44>
 8003870:	6863      	ldr	r3, [r4, #4]
 8003872:	1ad2      	subs	r2, r2, r3
 8003874:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003876:	b10b      	cbz	r3, 800387c <__sflush_r+0x44>
 8003878:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800387a:	1ad2      	subs	r2, r2, r3
 800387c:	2300      	movs	r3, #0
 800387e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003880:	6a21      	ldr	r1, [r4, #32]
 8003882:	4628      	mov	r0, r5
 8003884:	47b0      	blx	r6
 8003886:	1c43      	adds	r3, r0, #1
 8003888:	89a3      	ldrh	r3, [r4, #12]
 800388a:	d106      	bne.n	800389a <__sflush_r+0x62>
 800388c:	6829      	ldr	r1, [r5, #0]
 800388e:	291d      	cmp	r1, #29
 8003890:	d82b      	bhi.n	80038ea <__sflush_r+0xb2>
 8003892:	4a2a      	ldr	r2, [pc, #168]	@ (800393c <__sflush_r+0x104>)
 8003894:	410a      	asrs	r2, r1
 8003896:	07d6      	lsls	r6, r2, #31
 8003898:	d427      	bmi.n	80038ea <__sflush_r+0xb2>
 800389a:	2200      	movs	r2, #0
 800389c:	6062      	str	r2, [r4, #4]
 800389e:	04d9      	lsls	r1, r3, #19
 80038a0:	6922      	ldr	r2, [r4, #16]
 80038a2:	6022      	str	r2, [r4, #0]
 80038a4:	d504      	bpl.n	80038b0 <__sflush_r+0x78>
 80038a6:	1c42      	adds	r2, r0, #1
 80038a8:	d101      	bne.n	80038ae <__sflush_r+0x76>
 80038aa:	682b      	ldr	r3, [r5, #0]
 80038ac:	b903      	cbnz	r3, 80038b0 <__sflush_r+0x78>
 80038ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80038b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80038b2:	602f      	str	r7, [r5, #0]
 80038b4:	b1b9      	cbz	r1, 80038e6 <__sflush_r+0xae>
 80038b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80038ba:	4299      	cmp	r1, r3
 80038bc:	d002      	beq.n	80038c4 <__sflush_r+0x8c>
 80038be:	4628      	mov	r0, r5
 80038c0:	f7ff fbf2 	bl	80030a8 <_free_r>
 80038c4:	2300      	movs	r3, #0
 80038c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80038c8:	e00d      	b.n	80038e6 <__sflush_r+0xae>
 80038ca:	2301      	movs	r3, #1
 80038cc:	4628      	mov	r0, r5
 80038ce:	47b0      	blx	r6
 80038d0:	4602      	mov	r2, r0
 80038d2:	1c50      	adds	r0, r2, #1
 80038d4:	d1c9      	bne.n	800386a <__sflush_r+0x32>
 80038d6:	682b      	ldr	r3, [r5, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d0c6      	beq.n	800386a <__sflush_r+0x32>
 80038dc:	2b1d      	cmp	r3, #29
 80038de:	d001      	beq.n	80038e4 <__sflush_r+0xac>
 80038e0:	2b16      	cmp	r3, #22
 80038e2:	d11e      	bne.n	8003922 <__sflush_r+0xea>
 80038e4:	602f      	str	r7, [r5, #0]
 80038e6:	2000      	movs	r0, #0
 80038e8:	e022      	b.n	8003930 <__sflush_r+0xf8>
 80038ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038ee:	b21b      	sxth	r3, r3
 80038f0:	e01b      	b.n	800392a <__sflush_r+0xf2>
 80038f2:	690f      	ldr	r7, [r1, #16]
 80038f4:	2f00      	cmp	r7, #0
 80038f6:	d0f6      	beq.n	80038e6 <__sflush_r+0xae>
 80038f8:	0793      	lsls	r3, r2, #30
 80038fa:	680e      	ldr	r6, [r1, #0]
 80038fc:	bf08      	it	eq
 80038fe:	694b      	ldreq	r3, [r1, #20]
 8003900:	600f      	str	r7, [r1, #0]
 8003902:	bf18      	it	ne
 8003904:	2300      	movne	r3, #0
 8003906:	eba6 0807 	sub.w	r8, r6, r7
 800390a:	608b      	str	r3, [r1, #8]
 800390c:	f1b8 0f00 	cmp.w	r8, #0
 8003910:	dde9      	ble.n	80038e6 <__sflush_r+0xae>
 8003912:	6a21      	ldr	r1, [r4, #32]
 8003914:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003916:	4643      	mov	r3, r8
 8003918:	463a      	mov	r2, r7
 800391a:	4628      	mov	r0, r5
 800391c:	47b0      	blx	r6
 800391e:	2800      	cmp	r0, #0
 8003920:	dc08      	bgt.n	8003934 <__sflush_r+0xfc>
 8003922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800392a:	81a3      	strh	r3, [r4, #12]
 800392c:	f04f 30ff 	mov.w	r0, #4294967295
 8003930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003934:	4407      	add	r7, r0
 8003936:	eba8 0800 	sub.w	r8, r8, r0
 800393a:	e7e7      	b.n	800390c <__sflush_r+0xd4>
 800393c:	dfbffffe 	.word	0xdfbffffe

08003940 <_fflush_r>:
 8003940:	b538      	push	{r3, r4, r5, lr}
 8003942:	690b      	ldr	r3, [r1, #16]
 8003944:	4605      	mov	r5, r0
 8003946:	460c      	mov	r4, r1
 8003948:	b913      	cbnz	r3, 8003950 <_fflush_r+0x10>
 800394a:	2500      	movs	r5, #0
 800394c:	4628      	mov	r0, r5
 800394e:	bd38      	pop	{r3, r4, r5, pc}
 8003950:	b118      	cbz	r0, 800395a <_fflush_r+0x1a>
 8003952:	6a03      	ldr	r3, [r0, #32]
 8003954:	b90b      	cbnz	r3, 800395a <_fflush_r+0x1a>
 8003956:	f7ff fa9f 	bl	8002e98 <__sinit>
 800395a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d0f3      	beq.n	800394a <_fflush_r+0xa>
 8003962:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003964:	07d0      	lsls	r0, r2, #31
 8003966:	d404      	bmi.n	8003972 <_fflush_r+0x32>
 8003968:	0599      	lsls	r1, r3, #22
 800396a:	d402      	bmi.n	8003972 <_fflush_r+0x32>
 800396c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800396e:	f7ff fb98 	bl	80030a2 <__retarget_lock_acquire_recursive>
 8003972:	4628      	mov	r0, r5
 8003974:	4621      	mov	r1, r4
 8003976:	f7ff ff5f 	bl	8003838 <__sflush_r>
 800397a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800397c:	07da      	lsls	r2, r3, #31
 800397e:	4605      	mov	r5, r0
 8003980:	d4e4      	bmi.n	800394c <_fflush_r+0xc>
 8003982:	89a3      	ldrh	r3, [r4, #12]
 8003984:	059b      	lsls	r3, r3, #22
 8003986:	d4e1      	bmi.n	800394c <_fflush_r+0xc>
 8003988:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800398a:	f7ff fb8b 	bl	80030a4 <__retarget_lock_release_recursive>
 800398e:	e7dd      	b.n	800394c <_fflush_r+0xc>

08003990 <__swbuf_r>:
 8003990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003992:	460e      	mov	r6, r1
 8003994:	4614      	mov	r4, r2
 8003996:	4605      	mov	r5, r0
 8003998:	b118      	cbz	r0, 80039a2 <__swbuf_r+0x12>
 800399a:	6a03      	ldr	r3, [r0, #32]
 800399c:	b90b      	cbnz	r3, 80039a2 <__swbuf_r+0x12>
 800399e:	f7ff fa7b 	bl	8002e98 <__sinit>
 80039a2:	69a3      	ldr	r3, [r4, #24]
 80039a4:	60a3      	str	r3, [r4, #8]
 80039a6:	89a3      	ldrh	r3, [r4, #12]
 80039a8:	071a      	lsls	r2, r3, #28
 80039aa:	d501      	bpl.n	80039b0 <__swbuf_r+0x20>
 80039ac:	6923      	ldr	r3, [r4, #16]
 80039ae:	b943      	cbnz	r3, 80039c2 <__swbuf_r+0x32>
 80039b0:	4621      	mov	r1, r4
 80039b2:	4628      	mov	r0, r5
 80039b4:	f000 f82a 	bl	8003a0c <__swsetup_r>
 80039b8:	b118      	cbz	r0, 80039c2 <__swbuf_r+0x32>
 80039ba:	f04f 37ff 	mov.w	r7, #4294967295
 80039be:	4638      	mov	r0, r7
 80039c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039c2:	6823      	ldr	r3, [r4, #0]
 80039c4:	6922      	ldr	r2, [r4, #16]
 80039c6:	1a98      	subs	r0, r3, r2
 80039c8:	6963      	ldr	r3, [r4, #20]
 80039ca:	b2f6      	uxtb	r6, r6
 80039cc:	4283      	cmp	r3, r0
 80039ce:	4637      	mov	r7, r6
 80039d0:	dc05      	bgt.n	80039de <__swbuf_r+0x4e>
 80039d2:	4621      	mov	r1, r4
 80039d4:	4628      	mov	r0, r5
 80039d6:	f7ff ffb3 	bl	8003940 <_fflush_r>
 80039da:	2800      	cmp	r0, #0
 80039dc:	d1ed      	bne.n	80039ba <__swbuf_r+0x2a>
 80039de:	68a3      	ldr	r3, [r4, #8]
 80039e0:	3b01      	subs	r3, #1
 80039e2:	60a3      	str	r3, [r4, #8]
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	1c5a      	adds	r2, r3, #1
 80039e8:	6022      	str	r2, [r4, #0]
 80039ea:	701e      	strb	r6, [r3, #0]
 80039ec:	6962      	ldr	r2, [r4, #20]
 80039ee:	1c43      	adds	r3, r0, #1
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d004      	beq.n	80039fe <__swbuf_r+0x6e>
 80039f4:	89a3      	ldrh	r3, [r4, #12]
 80039f6:	07db      	lsls	r3, r3, #31
 80039f8:	d5e1      	bpl.n	80039be <__swbuf_r+0x2e>
 80039fa:	2e0a      	cmp	r6, #10
 80039fc:	d1df      	bne.n	80039be <__swbuf_r+0x2e>
 80039fe:	4621      	mov	r1, r4
 8003a00:	4628      	mov	r0, r5
 8003a02:	f7ff ff9d 	bl	8003940 <_fflush_r>
 8003a06:	2800      	cmp	r0, #0
 8003a08:	d0d9      	beq.n	80039be <__swbuf_r+0x2e>
 8003a0a:	e7d6      	b.n	80039ba <__swbuf_r+0x2a>

08003a0c <__swsetup_r>:
 8003a0c:	b538      	push	{r3, r4, r5, lr}
 8003a0e:	4b29      	ldr	r3, [pc, #164]	@ (8003ab4 <__swsetup_r+0xa8>)
 8003a10:	4605      	mov	r5, r0
 8003a12:	6818      	ldr	r0, [r3, #0]
 8003a14:	460c      	mov	r4, r1
 8003a16:	b118      	cbz	r0, 8003a20 <__swsetup_r+0x14>
 8003a18:	6a03      	ldr	r3, [r0, #32]
 8003a1a:	b90b      	cbnz	r3, 8003a20 <__swsetup_r+0x14>
 8003a1c:	f7ff fa3c 	bl	8002e98 <__sinit>
 8003a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a24:	0719      	lsls	r1, r3, #28
 8003a26:	d422      	bmi.n	8003a6e <__swsetup_r+0x62>
 8003a28:	06da      	lsls	r2, r3, #27
 8003a2a:	d407      	bmi.n	8003a3c <__swsetup_r+0x30>
 8003a2c:	2209      	movs	r2, #9
 8003a2e:	602a      	str	r2, [r5, #0]
 8003a30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a34:	81a3      	strh	r3, [r4, #12]
 8003a36:	f04f 30ff 	mov.w	r0, #4294967295
 8003a3a:	e033      	b.n	8003aa4 <__swsetup_r+0x98>
 8003a3c:	0758      	lsls	r0, r3, #29
 8003a3e:	d512      	bpl.n	8003a66 <__swsetup_r+0x5a>
 8003a40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a42:	b141      	cbz	r1, 8003a56 <__swsetup_r+0x4a>
 8003a44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003a48:	4299      	cmp	r1, r3
 8003a4a:	d002      	beq.n	8003a52 <__swsetup_r+0x46>
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	f7ff fb2b 	bl	80030a8 <_free_r>
 8003a52:	2300      	movs	r3, #0
 8003a54:	6363      	str	r3, [r4, #52]	@ 0x34
 8003a56:	89a3      	ldrh	r3, [r4, #12]
 8003a58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003a5c:	81a3      	strh	r3, [r4, #12]
 8003a5e:	2300      	movs	r3, #0
 8003a60:	6063      	str	r3, [r4, #4]
 8003a62:	6923      	ldr	r3, [r4, #16]
 8003a64:	6023      	str	r3, [r4, #0]
 8003a66:	89a3      	ldrh	r3, [r4, #12]
 8003a68:	f043 0308 	orr.w	r3, r3, #8
 8003a6c:	81a3      	strh	r3, [r4, #12]
 8003a6e:	6923      	ldr	r3, [r4, #16]
 8003a70:	b94b      	cbnz	r3, 8003a86 <__swsetup_r+0x7a>
 8003a72:	89a3      	ldrh	r3, [r4, #12]
 8003a74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a7c:	d003      	beq.n	8003a86 <__swsetup_r+0x7a>
 8003a7e:	4621      	mov	r1, r4
 8003a80:	4628      	mov	r0, r5
 8003a82:	f000 f84f 	bl	8003b24 <__smakebuf_r>
 8003a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a8a:	f013 0201 	ands.w	r2, r3, #1
 8003a8e:	d00a      	beq.n	8003aa6 <__swsetup_r+0x9a>
 8003a90:	2200      	movs	r2, #0
 8003a92:	60a2      	str	r2, [r4, #8]
 8003a94:	6962      	ldr	r2, [r4, #20]
 8003a96:	4252      	negs	r2, r2
 8003a98:	61a2      	str	r2, [r4, #24]
 8003a9a:	6922      	ldr	r2, [r4, #16]
 8003a9c:	b942      	cbnz	r2, 8003ab0 <__swsetup_r+0xa4>
 8003a9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003aa2:	d1c5      	bne.n	8003a30 <__swsetup_r+0x24>
 8003aa4:	bd38      	pop	{r3, r4, r5, pc}
 8003aa6:	0799      	lsls	r1, r3, #30
 8003aa8:	bf58      	it	pl
 8003aaa:	6962      	ldrpl	r2, [r4, #20]
 8003aac:	60a2      	str	r2, [r4, #8]
 8003aae:	e7f4      	b.n	8003a9a <__swsetup_r+0x8e>
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	e7f7      	b.n	8003aa4 <__swsetup_r+0x98>
 8003ab4:	20000018 	.word	0x20000018

08003ab8 <_sbrk_r>:
 8003ab8:	b538      	push	{r3, r4, r5, lr}
 8003aba:	4d06      	ldr	r5, [pc, #24]	@ (8003ad4 <_sbrk_r+0x1c>)
 8003abc:	2300      	movs	r3, #0
 8003abe:	4604      	mov	r4, r0
 8003ac0:	4608      	mov	r0, r1
 8003ac2:	602b      	str	r3, [r5, #0]
 8003ac4:	f7fd f96e 	bl	8000da4 <_sbrk>
 8003ac8:	1c43      	adds	r3, r0, #1
 8003aca:	d102      	bne.n	8003ad2 <_sbrk_r+0x1a>
 8003acc:	682b      	ldr	r3, [r5, #0]
 8003ace:	b103      	cbz	r3, 8003ad2 <_sbrk_r+0x1a>
 8003ad0:	6023      	str	r3, [r4, #0]
 8003ad2:	bd38      	pop	{r3, r4, r5, pc}
 8003ad4:	200002e8 	.word	0x200002e8

08003ad8 <__swhatbuf_r>:
 8003ad8:	b570      	push	{r4, r5, r6, lr}
 8003ada:	460c      	mov	r4, r1
 8003adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ae0:	2900      	cmp	r1, #0
 8003ae2:	b096      	sub	sp, #88	@ 0x58
 8003ae4:	4615      	mov	r5, r2
 8003ae6:	461e      	mov	r6, r3
 8003ae8:	da0d      	bge.n	8003b06 <__swhatbuf_r+0x2e>
 8003aea:	89a3      	ldrh	r3, [r4, #12]
 8003aec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003af0:	f04f 0100 	mov.w	r1, #0
 8003af4:	bf14      	ite	ne
 8003af6:	2340      	movne	r3, #64	@ 0x40
 8003af8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003afc:	2000      	movs	r0, #0
 8003afe:	6031      	str	r1, [r6, #0]
 8003b00:	602b      	str	r3, [r5, #0]
 8003b02:	b016      	add	sp, #88	@ 0x58
 8003b04:	bd70      	pop	{r4, r5, r6, pc}
 8003b06:	466a      	mov	r2, sp
 8003b08:	f000 f848 	bl	8003b9c <_fstat_r>
 8003b0c:	2800      	cmp	r0, #0
 8003b0e:	dbec      	blt.n	8003aea <__swhatbuf_r+0x12>
 8003b10:	9901      	ldr	r1, [sp, #4]
 8003b12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003b16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003b1a:	4259      	negs	r1, r3
 8003b1c:	4159      	adcs	r1, r3
 8003b1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b22:	e7eb      	b.n	8003afc <__swhatbuf_r+0x24>

08003b24 <__smakebuf_r>:
 8003b24:	898b      	ldrh	r3, [r1, #12]
 8003b26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b28:	079d      	lsls	r5, r3, #30
 8003b2a:	4606      	mov	r6, r0
 8003b2c:	460c      	mov	r4, r1
 8003b2e:	d507      	bpl.n	8003b40 <__smakebuf_r+0x1c>
 8003b30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003b34:	6023      	str	r3, [r4, #0]
 8003b36:	6123      	str	r3, [r4, #16]
 8003b38:	2301      	movs	r3, #1
 8003b3a:	6163      	str	r3, [r4, #20]
 8003b3c:	b003      	add	sp, #12
 8003b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b40:	ab01      	add	r3, sp, #4
 8003b42:	466a      	mov	r2, sp
 8003b44:	f7ff ffc8 	bl	8003ad8 <__swhatbuf_r>
 8003b48:	9f00      	ldr	r7, [sp, #0]
 8003b4a:	4605      	mov	r5, r0
 8003b4c:	4639      	mov	r1, r7
 8003b4e:	4630      	mov	r0, r6
 8003b50:	f7ff fb16 	bl	8003180 <_malloc_r>
 8003b54:	b948      	cbnz	r0, 8003b6a <__smakebuf_r+0x46>
 8003b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b5a:	059a      	lsls	r2, r3, #22
 8003b5c:	d4ee      	bmi.n	8003b3c <__smakebuf_r+0x18>
 8003b5e:	f023 0303 	bic.w	r3, r3, #3
 8003b62:	f043 0302 	orr.w	r3, r3, #2
 8003b66:	81a3      	strh	r3, [r4, #12]
 8003b68:	e7e2      	b.n	8003b30 <__smakebuf_r+0xc>
 8003b6a:	89a3      	ldrh	r3, [r4, #12]
 8003b6c:	6020      	str	r0, [r4, #0]
 8003b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b72:	81a3      	strh	r3, [r4, #12]
 8003b74:	9b01      	ldr	r3, [sp, #4]
 8003b76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003b7a:	b15b      	cbz	r3, 8003b94 <__smakebuf_r+0x70>
 8003b7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b80:	4630      	mov	r0, r6
 8003b82:	f000 f81d 	bl	8003bc0 <_isatty_r>
 8003b86:	b128      	cbz	r0, 8003b94 <__smakebuf_r+0x70>
 8003b88:	89a3      	ldrh	r3, [r4, #12]
 8003b8a:	f023 0303 	bic.w	r3, r3, #3
 8003b8e:	f043 0301 	orr.w	r3, r3, #1
 8003b92:	81a3      	strh	r3, [r4, #12]
 8003b94:	89a3      	ldrh	r3, [r4, #12]
 8003b96:	431d      	orrs	r5, r3
 8003b98:	81a5      	strh	r5, [r4, #12]
 8003b9a:	e7cf      	b.n	8003b3c <__smakebuf_r+0x18>

08003b9c <_fstat_r>:
 8003b9c:	b538      	push	{r3, r4, r5, lr}
 8003b9e:	4d07      	ldr	r5, [pc, #28]	@ (8003bbc <_fstat_r+0x20>)
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	4604      	mov	r4, r0
 8003ba4:	4608      	mov	r0, r1
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	602b      	str	r3, [r5, #0]
 8003baa:	f7fd f8d3 	bl	8000d54 <_fstat>
 8003bae:	1c43      	adds	r3, r0, #1
 8003bb0:	d102      	bne.n	8003bb8 <_fstat_r+0x1c>
 8003bb2:	682b      	ldr	r3, [r5, #0]
 8003bb4:	b103      	cbz	r3, 8003bb8 <_fstat_r+0x1c>
 8003bb6:	6023      	str	r3, [r4, #0]
 8003bb8:	bd38      	pop	{r3, r4, r5, pc}
 8003bba:	bf00      	nop
 8003bbc:	200002e8 	.word	0x200002e8

08003bc0 <_isatty_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	4d06      	ldr	r5, [pc, #24]	@ (8003bdc <_isatty_r+0x1c>)
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	4604      	mov	r4, r0
 8003bc8:	4608      	mov	r0, r1
 8003bca:	602b      	str	r3, [r5, #0]
 8003bcc:	f7fd f8d2 	bl	8000d74 <_isatty>
 8003bd0:	1c43      	adds	r3, r0, #1
 8003bd2:	d102      	bne.n	8003bda <_isatty_r+0x1a>
 8003bd4:	682b      	ldr	r3, [r5, #0]
 8003bd6:	b103      	cbz	r3, 8003bda <_isatty_r+0x1a>
 8003bd8:	6023      	str	r3, [r4, #0]
 8003bda:	bd38      	pop	{r3, r4, r5, pc}
 8003bdc:	200002e8 	.word	0x200002e8

08003be0 <_init>:
 8003be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be2:	bf00      	nop
 8003be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003be6:	bc08      	pop	{r3}
 8003be8:	469e      	mov	lr, r3
 8003bea:	4770      	bx	lr

08003bec <_fini>:
 8003bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bee:	bf00      	nop
 8003bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bf2:	bc08      	pop	{r3}
 8003bf4:	469e      	mov	lr, r3
 8003bf6:	4770      	bx	lr
