// Seed: 3977997985
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_7 = 0;
  string id_3;
  assign id_3 = "";
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    input wire id_0,
    input tri _id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wire id_4,
    output wand id_5,
    output tri id_6,
    input tri0 id_7,
    input tri id_8,
    output uwire id_9,
    input tri1 id_10[-1 : id_1],
    input supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    output wire id_14,
    input wand id_15
);
  logic id_17;
  or primCall (id_5, id_2, id_15, id_10, id_0, id_8, id_17, id_7, id_4);
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
