Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 17:13:43 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_7_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum19_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.034ns (29.679%)  route 2.450ns (70.321%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 6.218 - 4.000 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.711ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.646ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19444, routed)       1.832     2.783    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X133Y436       FDCE                                         r  Delay1No14_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y436       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.861 r  Delay1No14_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.659     3.520    Delay1No14_instance/Q[2]
    SLICE_X125Y459       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.610 r  Delay1No14_instance/geqOp_carry_i_15__5/O
                         net (fo=1, routed)           0.009     3.619    Sum19_2_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X125Y459       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.805 r  Sum19_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.831    Sum19_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X125Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.846 r  Sum19_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.872    Sum19_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y461       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.924 r  Sum19_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.373     4.297    Delay1No14_instance/CO[0]
    SLICE_X128Y461       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     4.397 r  Delay1No14_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.174     4.571    Delay1No14_instance/Sum19_2_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X127Y463       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.721 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.253     4.974    Delay1No14_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X125Y463       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.024 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.288     5.312    Delay1No15_instance/shiftVal__5[0]
    SLICE_X122Y458       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     5.412 r  Delay1No15_instance/shiftedFracY_d1[38]_i_2__5/O
                         net (fo=4, routed)           0.360     5.772    Delay1No15_instance/Sum19_2_impl_instance/level2[15]
    SLICE_X118Y460       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.897 r  Delay1No15_instance/shiftedFracY_d1[10]_i_2__5/O
                         net (fo=2, routed)           0.232     6.129    Delay1No15_instance/level4__0[6]
    SLICE_X120Y461       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     6.217 r  Delay1No15_instance/shiftedFracY_d1[26]_i_1__5/O
                         net (fo=1, routed)           0.050     6.267    Sum19_2_impl_instance/FPAddSubOp_instance/shiftedFracY[15]
    SLICE_X120Y461       FDRE                                         r  Sum19_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19444, routed)       1.558     6.218    Sum19_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X120Y461       FDRE                                         r  Sum19_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.410     6.628    
                         clock uncertainty           -0.035     6.592    
    SLICE_X120Y461       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.617    Sum19_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.617    
                         arrival time                          -6.267    
  -------------------------------------------------------------------
                         slack                                  0.351    




