# DSD LAB 2
 ""Maha zaib""
 ""2023-EE-008""

### Simulation
* 1 code file (.sv)
* 1 constraint file (.xdc)
### Report
### Task 1
Contains truth table of circuit
### Task 2
Contains the maximum combinational delay 
### Task 3
Contains utilization report summary

