#ifndef _SIMD_SORT_bitonic_8_int64_t_H_
#define _SIMD_SORT_bitonic_8_int64_t_H_

/*

Sorting Network Information:
	Sort Size                        : 8
	Underlying Sort Type             : int64_t
	Network Generation Algorithm     : bitonic
	Network Depth                    : 6
	SIMD Instructions                : 2 / 25
	SIMD Type                        : __m512i
	SIMD Instruction Set(s) Used     : AVX512f
	SIMD Instruction Set(s) Excluded : None
	Aligned Load & Store             : False
	Full Load & Store                : True

Performance Notes:
1) If you are sorting an array where there IS valid memory up to 
   the nearest sizeof a SIMD register, you will get an improvement enable
   "EXTRA_MEMORY" (this turns on "Full Load & Store". Note that enabling
   "Full Load & Store" will not modify any of the memory not being sorted
   and will not affect the sort in any way. i.e sort(3) [4, 3, 2, 1]
   with full load will still return [2, 3, 4, 1].

2) If your sort size is not a power of 2 you are likely running into 
   less efficient instructions. This is especially noticable when sorting
   8 bit and 16 bit values. If rounding you sort size up to the next
   power of 2 will not cost any additional depth it almost definetly
   worth doing so. The "Best" Network Algorithm automatically does this
   in many cases.

3) There are two optimization settings, "Optimization.SPACE" and 
   "Optimization.UOP". The former will essentially break ties by picking
   the instruction that uses less memory (i.e doesn't have to store
   a register's initializing in memory. The latter will break ties but
   simply selecting whatever instructions use the least UOPs. Which
   is best is probably application dependent. Note that while "Optimization.SPACE"
   will save .rodata memory it will often cost more in .text memory.

 */

#include <immintrin.h>
#include <stdint.h>



/* SIMD Sort */
__m512i __attribute__((const)) bitonic_8_int64_t_vec(__m512i v) {

__m512i perm0 = _mm512_shuffle_epi32(v, _MM_PERM_ENUM(0x4e));
__m512i min0 = _mm512_min_epi64(v, perm0);
__m512i max0 = _mm512_max_epi64(v, perm0);
__m512i v0 = _mm512_mask_mov_epi64(max0, 0x55, min0);

__m512i perm1 = _mm512_permutex_epi64(v0, 0x1b);
__m512i min1 = _mm512_min_epi64(v0, perm1);
__m512i max1 = _mm512_max_epi64(v0, perm1);
__m512i v1 = _mm512_mask_mov_epi64(max1, 0x33, min1);

__m512i perm2 = _mm512_shuffle_epi32(v1, _MM_PERM_ENUM(0x4e));
__m512i min2 = _mm512_min_epi64(v1, perm2);
__m512i max2 = _mm512_max_epi64(v1, perm2);
__m512i v2 = _mm512_mask_mov_epi64(max2, 0x55, min2);

__m512i perm3 = _mm512_permutexvar_epi64(_mm512_set_epi64(0, 1, 2, 3, 4, 5, 6, 7), v2);
__m512i min3 = _mm512_min_epi64(v2, perm3);
__m512i max3 = _mm512_max_epi64(v2, perm3);
__m512i v3 = _mm512_mask_mov_epi64(max3, 0xf, min3);

__m512i perm4 = _mm512_permutex_epi64(v3, 0x4e);
__m512i min4 = _mm512_min_epi64(v3, perm4);
__m512i max4 = _mm512_max_epi64(v3, perm4);
__m512i v4 = _mm512_mask_mov_epi64(max4, 0x33, min4);

__m512i perm5 = _mm512_shuffle_epi32(v4, _MM_PERM_ENUM(0x4e));
__m512i min5 = _mm512_min_epi64(v4, perm5);
__m512i max5 = _mm512_max_epi64(v4, perm5);
__m512i v5 = _mm512_mask_mov_epi64(max5, 0x55, min5);

return v5;
}



/* Wrapper For SIMD Sort */
void inline __attribute__((always_inline)) bitonic_8_int64_t(int64_t * const arr) {

__m512i v = _mm512_loadu_si512((__m512i *)arr);
v = bitonic_8_int64_t_vec(v);
_mm512_storeu_si512((__m512i *)arr, v);

}


#endif
