{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530719977325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530719977325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 12:59:37 2018 " "Processing started: Wed Jul 04 12:59:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530719977325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530719977325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testeUART -c testeUART " "Command: quartus_map --read_settings_files=on --write_settings_files=off testeUART -c testeUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530719977325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530719977712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../modules/uart_tx.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530719977782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530719977782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../modules/uart_rx.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530719977791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530719977791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "../modules/UART_Controller.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530719977794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530719977794 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UART.v(34) " "Verilog HDL Module Instantiation warning at UART.v(34): ignored dangling comma in List of Port Connections" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1530719977797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530719977798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530719977798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602.v(56) " "Verilog HDL information at LCD1602.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/LCD1602.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/LCD1602.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530719977803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Found entity 1: LCD1602" {  } { { "../modules/LCD1602.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/LCD1602.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530719977803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530719977803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/control_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/control_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_uart " "Found entity 1: control_uart" {  } { { "../modules/control_uart.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/control_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530719977808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530719977808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../modules/clk_divider.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530719977811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530719977811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led UART.v(17) " "Verilog HDL Implicit Net warning at UART.v(17): created implicit net for \"led\"" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530719977811 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rx UART.v(18) " "Verilog HDL error at UART.v(18): value cannot be assigned to input \"rx\"" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 18 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530719977840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530719977882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led UART.v(17) " "Verilog HDL or VHDL warning at UART.v(17): object \"led\" assigned a value but never read" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530719977882 "|UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 UART.v(17) " "Verilog HDL assignment warning at UART.v(17): truncated value with size 4 to match size of target (1)" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530719977883 "|UART"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1530719977899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/Teste UART/output_files/testeUART.map.smsg " "Generated suppressed messages file C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/Teste UART/output_files/testeUART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530719977929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530719977970 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 04 12:59:37 2018 " "Processing ended: Wed Jul 04 12:59:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530719977970 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530719977970 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530719977970 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530719977970 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530719978577 ""}
