0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.sim/sim_1/impl/func/xsim/design_1_wrapper_func_impl.vhd,1519439781,vhdl,,,,\design_1_JG_ZYNQ_RGB_Core_0_0__JG_ZYNQ_RGB_Core_v1_0\;\design_1_JG_ZYNQ_RGB_Core_0_0__JG_ZYNQ_RGB_Core_v1_0_S00_AXI\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_axi_protocol_converter\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_ar_channel\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_aw_channel\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_b_channel\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_cmd_translator\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_cmd_translator_1\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_incr_cmd\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_incr_cmd_2\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_r_channel\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_simple_fifo\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_wrap_cmd\;\design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_wrap_cmd_3\;\design_1_auto_pc_1__axi_register_slice_v2_1_15_axi_register_slice\;\design_1_auto_pc_1__axi_register_slice_v2_1_15_axic_register_slice\;\design_1_auto_pc_1__axi_register_slice_v2_1_15_axic_register_slice_0\;\design_1_auto_pc_1__axi_register_slice_v2_1_15_axic_register_slice__parameterized1\;\design_1_auto_pc_1__axi_register_slice_v2_1_15_axic_register_slice__parameterized2\;\design_1_rst_ps7_0_50M_1__cdc_sync\;\design_1_rst_ps7_0_50M_1__cdc_sync_0\;\design_1_rst_ps7_0_50M_1__lpf\;\design_1_rst_ps7_0_50M_1__proc_sys_reset\;\design_1_rst_ps7_0_50M_1__sequence_psr\;\design_1_rst_ps7_0_50M_1__upcnt_n\;design_1;design_1_auto_pc_1;design_1_jg_zynq_rgb_core_0_0;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_1;design_1_rst_ps7_0_50m_1;design_1_wrapper;s00_couplers_imp_uyskka,,,,,,,,
C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.sim/sim_1/impl/func/xsim/glbl.v,1513215259,verilog,,,,glbl,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,,,,,,
