<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3667" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3667{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3667{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3667{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3667{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_3667{left:152px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3667{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3667{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3667{left:70px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t9_3667{left:70px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_3667{left:70px;bottom:940px;letter-spacing:0.17px;}
#tb_3667{left:151px;bottom:940px;letter-spacing:0.2px;word-spacing:0.02px;}
#tc_3667{left:150px;bottom:914px;letter-spacing:0.2px;word-spacing:0.04px;}
#td_3667{left:70px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#te_3667{left:70px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3667{left:70px;bottom:846px;}
#tg_3667{left:96px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3667{left:96px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3667{left:96px;bottom:816px;letter-spacing:-0.12px;}
#tj_3667{left:70px;bottom:789px;}
#tk_3667{left:96px;bottom:793px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_3667{left:70px;bottom:766px;}
#tm_3667{left:96px;bottom:770px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tn_3667{left:70px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3667{left:70px;bottom:719px;}
#tp_3667{left:96px;bottom:723px;letter-spacing:-0.2px;word-spacing:-0.56px;}
#tq_3667{left:274px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tr_3667{left:96px;bottom:706px;letter-spacing:-0.17px;word-spacing:-0.52px;}
#ts_3667{left:96px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tt_3667{left:70px;bottom:663px;}
#tu_3667{left:96px;bottom:666px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tv_3667{left:534px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3667{left:96px;bottom:649px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tx_3667{left:70px;bottom:623px;}
#ty_3667{left:96px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_3667{left:663px;bottom:626px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t10_3667{left:96px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_3667{left:96px;bottom:593px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t12_3667{left:96px;bottom:576px;letter-spacing:-0.44px;}
#t13_3667{left:70px;bottom:550px;}
#t14_3667{left:96px;bottom:553px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#t15_3667{left:296px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3667{left:70px;bottom:527px;}
#t17_3667{left:96px;bottom:530px;letter-spacing:-0.05px;word-spacing:-0.87px;}
#t18_3667{left:340px;bottom:530px;letter-spacing:-0.04px;word-spacing:-0.94px;}
#t19_3667{left:96px;bottom:513px;letter-spacing:-0.05px;word-spacing:-0.52px;}
#t1a_3667{left:96px;bottom:496px;letter-spacing:-0.05px;word-spacing:-0.46px;}
#t1b_3667{left:96px;bottom:480px;letter-spacing:-0.08px;word-spacing:-0.51px;}
#t1c_3667{left:96px;bottom:463px;letter-spacing:-0.05px;word-spacing:-0.46px;}
#t1d_3667{left:70px;bottom:436px;}
#t1e_3667{left:96px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_3667{left:453px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_3667{left:96px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1h_3667{left:96px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1i_3667{left:96px;bottom:389px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_3667{left:96px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1k_3667{left:96px;bottom:356px;letter-spacing:-0.12px;}
#t1l_3667{left:70px;bottom:330px;}
#t1m_3667{left:96px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_3667{left:266px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_3667{left:70px;bottom:274px;letter-spacing:0.14px;}
#t1p_3667{left:152px;bottom:274px;letter-spacing:0.18px;word-spacing:0.01px;}
#t1q_3667{left:70px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1r_3667{left:70px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1s_3667{left:70px;bottom:217px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t1t_3667{left:70px;bottom:200px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1u_3667{left:70px;bottom:183px;letter-spacing:-0.14px;}
#t1v_3667{left:70px;bottom:157px;}
#t1w_3667{left:96px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t1x_3667{left:502px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t1y_3667{left:96px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1z_3667{left:96px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t20_3667{left:96px;bottom:110px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_3667{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3667{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3667{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3667{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3667{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3667{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3667{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3667" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3667Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3667" style="-webkit-user-select: none;"><object width="935" height="1210" data="3667/3667.svg" type="image/svg+xml" id="pdf3667" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3667" class="t s1_3667">Vol. 3B </span><span id="t2_3667" class="t s1_3667">18-35 </span>
<span id="t3_3667" class="t s2_3667">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3667" class="t s3_3667">18.12.3 </span><span id="t5_3667" class="t s3_3667">LBR Behavior and Deep C-State </span>
<span id="t6_3667" class="t s4_3667">When MWAIT is used to request a C-state that is numerically higher than C1, then LBR state may be initialized to </span>
<span id="t7_3667" class="t s4_3667">zero depending on optimized “waiting” state that is selected by the processor The affected LBR states include the </span>
<span id="t8_3667" class="t s4_3667">FROM, TO, INFO, LAST_BRANCH, LER, and LBR_TOS registers. The LBR enable bit and LBR_FROZEN bit are not </span>
<span id="t9_3667" class="t s4_3667">affected. The LBR-time of the first LBR record inserted after an exit from such a C-state request will be zero. </span>
<span id="ta_3667" class="t s5_3667">18.13 </span><span id="tb_3667" class="t s5_3667">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING (PROCESSORS </span>
<span id="tc_3667" class="t s5_3667">BASED ON INTEL NETBURST® MICROARCHITECTURE) </span>
<span id="td_3667" class="t s4_3667">Pentium 4 and Intel Xeon processors based on Intel NetBurst microarchitecture provide the following methods for </span>
<span id="te_3667" class="t s4_3667">recording taken branches, interrupts, and exceptions: </span>
<span id="tf_3667" class="t s6_3667">• </span><span id="tg_3667" class="t s4_3667">Store branch records in the last branch record (LBR) stack MSRs for the most recent taken branches, </span>
<span id="th_3667" class="t s4_3667">interrupts, and/or exceptions in MSRs. A branch record consist of a branch-from and a branch-to instruction </span>
<span id="ti_3667" class="t s4_3667">address. </span>
<span id="tj_3667" class="t s6_3667">• </span><span id="tk_3667" class="t s4_3667">Send the branch records out on the system bus as branch trace messages (BTMs). </span>
<span id="tl_3667" class="t s6_3667">• </span><span id="tm_3667" class="t s4_3667">Log BTMs in a memory-resident branch trace store (BTS) buffer. </span>
<span id="tn_3667" class="t s4_3667">To support these functions, the processor provides the following MSRs and related facilities: </span>
<span id="to_3667" class="t s6_3667">• </span><span id="tp_3667" class="t s7_3667">MSR_DEBUGCTLA MSR </span><span id="tq_3667" class="t s4_3667">— Enables last branch, interrupt, and exception recording; single-stepping on taken </span>
<span id="tr_3667" class="t s4_3667">branches; branch trace messages (BTMs); and branch trace store (BTS). This register is named DebugCtlMSR </span>
<span id="ts_3667" class="t s4_3667">in the P6 family processors. </span>
<span id="tt_3667" class="t s6_3667">• </span><span id="tu_3667" class="t s7_3667">Debug store (DS) feature flag (CPUID.1:EDX.DS[bit 21]) </span><span id="tv_3667" class="t s4_3667">— Indicates that the processor provides the </span>
<span id="tw_3667" class="t s4_3667">debug store (DS) mechanism, which allows BTMs to be stored in a memory-resident BTS buffer. </span>
<span id="tx_3667" class="t s6_3667">• </span><span id="ty_3667" class="t s7_3667">CPL-qualified debug store (DS) feature flag (CPUID.1:ECX.DS-CPL[bit 4]) </span><span id="tz_3667" class="t s4_3667">— Indicates that the </span>
<span id="t10_3667" class="t s4_3667">processor provides a CPL-qualified debug store (DS) mechanism, which allows software to selectively skip </span>
<span id="t11_3667" class="t s4_3667">sending and storing BTMs, according to specified current privilege level settings, into a memory-resident BTS </span>
<span id="t12_3667" class="t s4_3667">buffer. </span>
<span id="t13_3667" class="t s6_3667">• </span><span id="t14_3667" class="t s7_3667">IA32_MISC_ENABLE MSR </span><span id="t15_3667" class="t s4_3667">— Indicates that the processor provides the BTS facilities. </span>
<span id="t16_3667" class="t s6_3667">• </span><span id="t17_3667" class="t s7_3667">Last branch record (LBR) stack </span><span id="t18_3667" class="t s4_3667">— The LBR stack is a circular stack that consists of four MSRs (MSR_LAST- </span>
<span id="t19_3667" class="t s4_3667">BRANCH_0 through MSR_LASTBRANCH_3) for the Pentium 4 and Intel Xeon processor family [CPUID family </span>
<span id="t1a_3667" class="t s4_3667">0FH, models 0H-02H]. The LBR stack consists of 16 MSR pairs (MSR_LASTBRANCH_0_FROM_IP through </span>
<span id="t1b_3667" class="t s4_3667">MSR_LASTBRANCH_15_FROM_IP and MSR_LASTBRANCH_0_TO_IP through MSR_LASTBRANCH_15_TO_IP) </span>
<span id="t1c_3667" class="t s4_3667">for the Pentium 4 and Intel Xeon processor family [CPUID family 0FH, model 03H]. </span>
<span id="t1d_3667" class="t s6_3667">• </span><span id="t1e_3667" class="t s7_3667">Last branch record top-of-stack (TOS) pointer </span><span id="t1f_3667" class="t s4_3667">— The TOS Pointer MSR contains a 2-bit pointer (0-3) to </span>
<span id="t1g_3667" class="t s4_3667">the MSR in the LBR stack that contains the most recent branch, interrupt, or exception recorded for the </span>
<span id="t1h_3667" class="t s4_3667">Pentium 4 and Intel Xeon processor family [CPUID family 0FH, models 0H-02H]. This pointer becomes a 4-bit </span>
<span id="t1i_3667" class="t s4_3667">pointer (0-15) for the Pentium 4 and Intel Xeon processor family [CPUID family 0FH, model 03H]. See also: </span>
<span id="t1j_3667" class="t s4_3667">Table 18-17, Figure 18-12, and Section 18.13.2, “LBR Stack for Processors Based on Intel NetBurst® Microar- </span>
<span id="t1k_3667" class="t s4_3667">chitecture.” </span>
<span id="t1l_3667" class="t s6_3667">• </span><span id="t1m_3667" class="t s7_3667">Last exception record </span><span id="t1n_3667" class="t s4_3667">— See Section 18.13.3, “Last Exception Records.” </span>
<span id="t1o_3667" class="t s3_3667">18.13.1 </span><span id="t1p_3667" class="t s3_3667">MSR_DEBUGCTLA MSR </span>
<span id="t1q_3667" class="t s4_3667">The MSR_DEBUGCTLA MSR enables and disables the various last branch recording mechanisms described in the </span>
<span id="t1r_3667" class="t s4_3667">previous section. This register can be written to using the WRMSR instruction, when operating at privilege level 0 </span>
<span id="t1s_3667" class="t s4_3667">or when in real-address mode. A protected-mode operating system procedure is required to provide user access to </span>
<span id="t1t_3667" class="t s4_3667">this register. Figure 18-12 shows the flags in the MSR_DEBUGCTLA MSR. The functions of these flags are as </span>
<span id="t1u_3667" class="t s4_3667">follows: </span>
<span id="t1v_3667" class="t s6_3667">• </span><span id="t1w_3667" class="t s7_3667">LBR (last branch/interrupt/exception) flag (bit 0) — </span><span id="t1x_3667" class="t s4_3667">When set, the processor records a running trace of </span>
<span id="t1y_3667" class="t s4_3667">the most recent branches, interrupts, and/or exceptions taken by the processor (prior to a debug exception </span>
<span id="t1z_3667" class="t s4_3667">being generated) in the last branch record (LBR) stack. Each branch, interrupt, or exception is recorded as a </span>
<span id="t20_3667" class="t s4_3667">64-bit branch record. The processor clears this flag whenever a debug exception is generated (for example, </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
