# ADC Readout Command File
# Generated by wavegen.py
# DAC duration: 20 ms
# Extra sample time: 3 ms
# Total sample time: 23 ms
# ADC sample rate: 50 kHz
# Clock frequency: 20 MHz
# ADC delay value: 400
# Total samples: 1150
# Format: T <value> (trigger) / L <count> (loop) / D <delay> (delay/read) / O <ch0> <ch1> ... <ch7> (order)
#
# Order command: set ADC channel order to 0 1 2 3 4 5 6 7
O 0 1 2 3 4 5 6 7
# Trigger command: wait for 1 trigger to start sampling
T 1
# Loop command: repeat next command 1150 times
L 1150
# Delay command: read ADC with 400 cycle delay
D 400
