2018-07-09 15:11:51,459 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-07-09 15:11:51,477 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-09 15:11:51,481 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:51,481 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-07-09 15:11:51,481 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:51,482 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:51,483 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:51,483 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:51,483 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:51,484 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
