David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Juan L. Aragón , José González , Antonio González, Power-Aware Control Speculation through Selective Throttling, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.103, February 08-12, 2003
Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349303]
Branch Predictor Prediction: A Power-Aware Branch Predictor for High-Performance Processors, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.458, September 16-18, 2002
Luiz André Barroso , Kourosh Gharachorloo , Edouard Bugnion, Memory system characterization of commercial workloads, Proceedings of the 25th annual international symposium on Computer architecture, p.3-14, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279363]
Bryan Black , Bohuslav Rychlik , John Paul Shen, The block-based trace cache, Proceedings of the 26th annual international symposium on Computer architecture, p.196-207, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300996]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. and Austin, M. 1997. Simplescalar Tool Set, Version 2.0. Tech. Rep. CS-TR-97-1342, University of Wisconsin, Madison. June.
B. Calder , D. Grunwald, Fast and accurate instruction fetch and branch prediction, Proceedings of the 21st annual international symposium on Computer architecture, p.2-11, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192011]
T.-F. Chen , J.-L. Baer, A performance study of software and hardware data prefetching schemes, Proceedings of the 21st annual international symposium on Computer architecture, p.223-232, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192030]
Keith D. Cooper , Nathaniel McIntosh, Enhanced code compression for embedded RISC processors, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.139-149, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301655]
Simonjit Dutta , Manoj Franklin, Control flow prediction with tree-like subgraphs for superscalar processors, Proceedings of the 28th annual international symposium on Microarchitecture, p.258-263, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Daniel Holmes Friendly , Sanjay Jeram Patel , Yale N. Patt, Alternative fetch and issue policies for the trace cache fetch mechanism, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.24-33, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313860]
A. Halambi , A. Shrivastava , P. Biswas , N. Dutt , A. Nicolau, An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs, Proceedings of the conference on Design, automation and test in Europe, p.402, March 04-08, 2002
Eric Hao , Po-Yung Chang , Marius Evers , Yale N. Patt, Increasing the instruction fetch rate via block-structured instruction set architectures, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.191-200, December 02-04, 1996, Paris, France
John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000[doi>10.1109/2.869367]
Quinn Jacobson , Eric Rotenberg , James E. Smith, Path-based next trace prediction, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.14-23, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Jourdan, S. et al. 2000. Extended Block Cache. In Intl. Symposium on High-Performance Computer Architecture. IEEE Computer Society, Toulouse. 61--70.
Kathail, V., Schlansker, M., and Rau, B. 1994. HPL PlayDoh Architecture Specification. Tech. Rep. HPL-93-80, HP Labs.
Manohar, R. and Heinrich, M. 1999. The Branch Processor Architecture. Tech. Rep. CSL-TR-1999-1000, Cornell Computer Systems Laboratory. Nov.
May, C. et al. 1994. The PowerPC Architecture. Morgan Kaufman, San Mateo, CA.
McFarling, S. 1993. Combining Branch Predictors. Tech. Rep. TN-36, DEC WRL. June.
Stephen Melvin , Yale Patt, Enhancing instruction scheduling with a block-structured ISA, International Journal of Parallel Programming, v.23 n.3, p.221-243, June 1995[doi>10.1007/BF02577867]
Andreas Moshovos , Dionisios N. Pnevmatikatos , Amirali Baniasadi, Slice-processors: an implementation of operation-based prediction, Proceedings of the 15th international conference on Supercomputing, p.321-334, June 2001, Sorrento, Italy[doi>10.1145/377792.377856]
Paramjit S. Oberoi , Gurindar S. Sohi, Parallelism in the front-end, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859645]
Dharmesh Parikh , Kevin Skadron , Yan Zhang , Marco Barcella , Mircea R. Stan, Power Issues Related to Branch Prediction, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.233, February 02-06, 2002
Sanjay Jeram Patel , Marius Evers , Yale N. Patt, Improving trace cache effectiveness with branch promotion and trace packing, Proceedings of the 25th annual international symposium on Computer architecture, p.262-271, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279394]
Patt, Y. 2001. Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution. Proceedings of the IEEE 89, 11 (Nov.), 1153--1159.
Peter Petrov , Alex Orailoglu, Low-power Branch Target Buffer for Application-Specific Embedded Processors, Proceedings of the Euromicro Symposium on Digital Systems Design, p.158, September 01-06, 2003
Dionisios N. Pnevmatikatos , Manoj Franklin , Gurindar S. Sohi, Control flow prediction for dynamic ILP processors, Proceedings of the 26th annual international symposium on Microarchitecture, p.153-163, December 01-03, 1993, Austin, Texas, USA
Michael D. Powell , Amit Agarwal , T. N. Vijaykumar , Babak Falsafi , Kaushik Roy, Reducing set-associative cache energy via way-prediction and selective direct-mapping, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Ramirez, A., Larriba-Pey, J., and Valero, M. 2001. Branch Prediction Using Profile Data. In EuroPar Conference. Springer-Verlag, New York. 386--393.
Alex Ramirez , Oliverio J. Santana , Josep L. Larriba-Pey , Mateo Valero, Fetching instruction streams, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Glenn Reinman , Todd Austin , Brad Calder, A scalable front-end architecture for fast instruction delivery, Proceedings of the 26th annual international symposium on Computer architecture, p.234-245, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300999]
Glenn Reinman , Brad Calder , Todd Austin, Fetch directed instruction prefetching, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.16-27, November 16-18, 1999, Haifa, Israel
Glenn Reinman , Brad Calder , Todd Austin, Optimizations Enabled by a Decoupled Front-End Architecture, IEEE Transactions on Computers, v.50 n.4, p.338-355, April 2001[doi>10.1109/12.919279]
Glenn Reinman , Brad Calder , Todd M. Austin, High Performance and Energy Efficient Serial Prefetch Architecture, Proceedings of the 4th International Symposium on High Performance Computing, p.146-159, May 15-17, 2002
Ronen, R., Mendelson, A., et al. 2001. Coming Challenges in Microarchitecture and Architecture. Proceedings of the IEEE 89, 3 (Mar.), 325--340.
Eric Rotenberg , Steve Bennett , James E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.24-35, December 02-04, 1996, Paris, France
Oliverio J. Santana , Alex Ramirez , Josep L. Larriba-Pey , Mateo Valero, A low-complexity fetch architecture for high-performance superscalar processors, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.2, p.220-245, June 2004[doi>10.1145/1011528.1011532]
Schlansker, M. and Rau, B. 1999. EPIC: An Architecture for Instruction-Level Parallel Processors. Tech. Rep. HPL-99-111, HP Labs.
André Seznec , Stéphan Jourdan , Pascal Sainrat , Pierre Michaud, Multiple-block ahead branch predictors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.116-127, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237169]
André Seznec , Antony Fraboulet, Effective ahead pipelining of instruction block address generation, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859646]
Sunghoon Shim , Jong Wook Kwak , Cheol Hong Kim , Sung Tae Jhang , Chu Shik Jhon, Power-aware branch logic: a hardware based technique for filtering access to branch logic, Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation, July 18-20, 2005, Samos, Greece[doi>10.1007/11512622_18]
Shivakumar, P. and Jouppi, N. 2001. Cacti 3.0: An Integrated Cache Timing, Power, Area Model. Tech. Rep. 2001/02, Compaq Western Research Laboratory. Aug.
Jared Stark , Paul Racunas , Yale N. Patt, Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.34-43, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Nigel P. Topham , Kenneth McDougall, Performance of the decoupled ACRI-1 architecture: the perfect club, Proceedings of the International Conference and Exhibition on High-Performance Computing and Networking, p.472-480, May 03-05, 1995
Robert G. Wedig , Marc A. Rose, The reduction of branch instruction execution overhead using structured control flow, Proceedings of the 11th annual international symposium on Computer architecture, p.119-125, January 1984[doi>10.1145/800015.808173]
Tse-Yu Yeh , Yale N. Patt, A comprehensive instruction fetch mechanism for a processor supporting speculative execution, Proceedings of the 25th annual international symposium on Microarchitecture, p.129-139, December 01-04, 1992, Portland, Oregon, USA
Tse-Yu Yeh , Yale N. Patt, A comparison of dynamic branch predictors that use two levels of branch history, Proceedings of the 20th annual international symposium on computer architecture, p.257-266, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165161]
Ahmad Zmily , Christos Kozyrakis, Energy-efficient and high-performance instruction fetch using a block-aware ISA, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077614]
Ahmad Zmily , Earl Killian , Christos Kozyrakis, Improving instruction delivery with a block-aware ISA, Proceedings of the 11th international Euro-Par conference on Parallel Processing, August 30-September 02, 2005, Lisbon, Portugal[doi>10.1007/11549468_60]
