$date
	Sun Oct  6 16:18:31 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module exemplo_0901 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 ! clk $end
$upscope $end
$upscope $end
$scope module pulse $end
$var wire 1 " clock $end
$var reg 1 # signal $end
$upscope $end
$scope module trigger $end
$var wire 1 $ clock $end
$var wire 1 % on $end
$var reg 1 & signal $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
z%
z$
1#
z"
0!
$end
#3
0#
#6
1#
#9
0#
#12
1!
#24
0!
#36
1!
#48
0!
#60
1!
#72
0!
#84
1!
#96
0!
#108
1!
#120
0!
