{
  "module_name": "tc358743_regs.h",
  "hash_id": "a8df4ba0a723f201be2e2e3c1a0e4758d3e0dffbe8e6305b08484e60c3006d99",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/tc358743_regs.h",
  "human_readable_source": " \n \n\n \n\n \n\n#ifndef __TC358743_REGS_H\n#define __TC358743_REGS_H\n\n#define CHIPID                                0x0000\n#define MASK_CHIPID                           0xff00\n#define MASK_REVID                            0x00ff\n\n#define SYSCTL                                0x0002\n#define MASK_IRRST                            0x0800\n#define MASK_CECRST                           0x0400\n#define MASK_CTXRST                           0x0200\n#define MASK_HDMIRST                          0x0100\n#define MASK_SLEEP                            0x0001\n\n#define CONFCTL                               0x0004\n#define MASK_PWRISO                           0x8000\n#define MASK_ACLKOPT                          0x1000\n#define MASK_AUDCHNUM                         0x0c00\n#define MASK_AUDCHNUM_8                       0x0000\n#define MASK_AUDCHNUM_6                       0x0400\n#define MASK_AUDCHNUM_4                       0x0800\n#define MASK_AUDCHNUM_2                       0x0c00\n#define MASK_AUDCHSEL                         0x0200\n#define MASK_I2SDLYOPT                        0x0100\n#define MASK_YCBCRFMT                         0x00c0\n#define MASK_YCBCRFMT_444                     0x0000\n#define MASK_YCBCRFMT_422_12_BIT              0x0040\n#define MASK_YCBCRFMT_COLORBAR                0x0080\n#define MASK_YCBCRFMT_422_8_BIT               0x00c0\n#define MASK_INFRMEN                          0x0020\n#define MASK_AUDOUTSEL                        0x0018\n#define MASK_AUDOUTSEL_CSI                    0x0000\n#define MASK_AUDOUTSEL_I2S                    0x0010\n#define MASK_AUDOUTSEL_TDM                    0x0018\n#define MASK_AUTOINDEX                        0x0004\n#define MASK_ABUFEN                           0x0002\n#define MASK_VBUFEN                           0x0001\n\n#define FIFOCTL                               0x0006\n\n#define INTSTATUS                             0x0014\n#define MASK_AMUTE_INT                        0x0400\n#define MASK_HDMI_INT                         0x0200\n#define MASK_CSI_INT                          0x0100\n#define MASK_SYS_INT                          0x0020\n#define MASK_CEC_EINT                         0x0010\n#define MASK_CEC_TINT                         0x0008\n#define MASK_CEC_RINT                         0x0004\n#define MASK_IR_EINT                          0x0002\n#define MASK_IR_DINT                          0x0001\n\n#define INTMASK                               0x0016\n#define MASK_AMUTE_MSK                        0x0400\n#define MASK_HDMI_MSK                         0x0200\n#define MASK_CSI_MSK                          0x0100\n#define MASK_SYS_MSK                          0x0020\n#define MASK_CEC_EMSK                         0x0010\n#define MASK_CEC_TMSK                         0x0008\n#define MASK_CEC_RMSK                         0x0004\n#define MASK_IR_EMSK                          0x0002\n#define MASK_IR_DMSK                          0x0001\n\n#define INTFLAG                               0x0018\n#define INTSYSSTATUS                          0x001A\n\n#define PLLCTL0                               0x0020\n#define MASK_PLL_PRD                          0xf000\n#define SET_PLL_PRD(prd)                      ((((prd) - 1) << 12) &\\\n\t\t\t\t\t\tMASK_PLL_PRD)\n#define MASK_PLL_FBD                          0x01ff\n#define SET_PLL_FBD(fbd)                      (((fbd) - 1) & MASK_PLL_FBD)\n\n#define PLLCTL1                               0x0022\n#define MASK_PLL_FRS                          0x0c00\n#define SET_PLL_FRS(frs)                      (((frs) << 10) & MASK_PLL_FRS)\n#define MASK_PLL_LBWS                         0x0300\n#define MASK_LFBREN                           0x0040\n#define MASK_BYPCKEN                          0x0020\n#define MASK_CKEN                             0x0010\n#define MASK_RESETB                           0x0002\n#define MASK_PLL_EN                           0x0001\n\n#define CLW_CNTRL                             0x0140\n#define MASK_CLW_LANEDISABLE                  0x0001\n\n#define D0W_CNTRL                             0x0144\n#define MASK_D0W_LANEDISABLE                  0x0001\n\n#define D1W_CNTRL                             0x0148\n#define MASK_D1W_LANEDISABLE                  0x0001\n\n#define D2W_CNTRL                             0x014C\n#define MASK_D2W_LANEDISABLE                  0x0001\n\n#define D3W_CNTRL                             0x0150\n#define MASK_D3W_LANEDISABLE                  0x0001\n\n#define STARTCNTRL                            0x0204\n#define MASK_START                            0x00000001\n\n#define LINEINITCNT                           0x0210\n#define LPTXTIMECNT                           0x0214\n#define TCLK_HEADERCNT                        0x0218\n#define TCLK_TRAILCNT                         0x021C\n#define THS_HEADERCNT                         0x0220\n#define TWAKEUP                               0x0224\n#define TCLK_POSTCNT                          0x0228\n#define THS_TRAILCNT                          0x022C\n#define HSTXVREGCNT                           0x0230\n\n#define HSTXVREGEN                            0x0234\n#define MASK_D3M_HSTXVREGEN                   0x0010\n#define MASK_D2M_HSTXVREGEN                   0x0008\n#define MASK_D1M_HSTXVREGEN                   0x0004\n#define MASK_D0M_HSTXVREGEN                   0x0002\n#define MASK_CLM_HSTXVREGEN                   0x0001\n\n\n#define TXOPTIONCNTRL                         0x0238\n#define MASK_CONTCLKMODE                      0x00000001\n\n#define CSI_CONTROL                           0x040C\n#define MASK_CSI_MODE                         0x8000\n#define MASK_HTXTOEN                          0x0400\n#define MASK_TXHSMD                           0x0080\n#define MASK_HSCKMD                           0x0020\n#define MASK_NOL                              0x0006\n#define MASK_NOL_1                            0x0000\n#define MASK_NOL_2                            0x0002\n#define MASK_NOL_3                            0x0004\n#define MASK_NOL_4                            0x0006\n#define MASK_EOTDIS                           0x0001\n\n#define CSI_INT                               0x0414\n#define MASK_INTHLT                           0x00000008\n#define MASK_INTER                            0x00000004\n\n#define CSI_INT_ENA                           0x0418\n#define MASK_IENHLT                           0x00000008\n#define MASK_IENER                            0x00000004\n\n#define CSI_ERR                               0x044C\n#define MASK_INER                             0x00000200\n#define MASK_WCER                             0x00000100\n#define MASK_QUNK                             0x00000010\n#define MASK_TXBRK                            0x00000002\n\n#define CSI_ERR_INTENA                        0x0450\n#define CSI_ERR_HALT                          0x0454\n\n#define CSI_CONFW                             0x0500\n#define MASK_MODE                             0xe0000000\n#define MASK_MODE_SET                         0xa0000000\n#define MASK_MODE_CLEAR                       0xc0000000\n#define MASK_ADDRESS                          0x1f000000\n#define MASK_ADDRESS_CSI_CONTROL              0x03000000\n#define MASK_ADDRESS_CSI_INT_ENA              0x06000000\n#define MASK_ADDRESS_CSI_ERR_INTENA           0x14000000\n#define MASK_ADDRESS_CSI_ERR_HALT             0x15000000\n#define MASK_DATA                             0x0000ffff\n\n#define CSI_INT_CLR                           0x050C\n#define MASK_ICRER                            0x00000004\n\n#define CSI_START                             0x0518\n#define MASK_STRT                             0x00000001\n\n \n#define CECHCLK\t\t\t\t      0x0028\t \n#define MASK_CECHCLK\t\t\t      (0x7ff << 0)\n\n#define CECLCLK\t\t\t\t      0x002a\t \n#define MASK_CECLCLK\t\t\t      (0x7ff << 0)\n\n#define CECEN\t\t\t\t      0x0600\n#define MASK_CECEN\t\t\t      0x0001\n\n#define CECADD\t\t\t\t      0x0604\n#define CECRST\t\t\t\t      0x0608\n#define MASK_CECRESET\t\t\t      0x0001\n\n#define CECREN\t\t\t\t      0x060c\n#define MASK_CECREN\t\t\t      0x0001\n\n#define CECRCTL1\t\t\t      0x0614\n#define MASK_CECACKDIS\t\t\t      (1 << 24)\n#define MASK_CECHNC\t\t\t      (3 << 20)\n#define MASK_CECLNC\t\t\t      (7 << 16)\n#define MASK_CECMIN\t\t\t      (7 << 12)\n#define MASK_CECMAX\t\t\t      (7 << 8)\n#define MASK_CECDAT\t\t\t      (7 << 4)\n#define MASK_CECTOUT\t\t\t      (3 << 2)\n#define MASK_CECRIHLD\t\t\t      (1 << 1)\n#define MASK_CECOTH\t\t\t      (1 << 0)\n\n#define CECRCTL2\t\t\t      0x0618\n#define MASK_CECSWAV3\t\t\t      (7 << 12)\n#define MASK_CECSWAV2\t\t\t      (7 << 8)\n#define MASK_CECSWAV1\t\t\t      (7 << 4)\n#define MASK_CECSWAV0\t\t\t      (7 << 0)\n\n#define CECRCTL3\t\t\t      0x061c\n#define MASK_CECWAV3\t\t\t      (7 << 20)\n#define MASK_CECWAV2\t\t\t      (7 << 16)\n#define MASK_CECWAV1\t\t\t      (7 << 12)\n#define MASK_CECWAV0\t\t\t      (7 << 8)\n#define MASK_CECACKEI\t\t\t      (1 << 4)\n#define MASK_CECMINEI\t\t\t      (1 << 3)\n#define MASK_CECMAXEI\t\t\t      (1 << 2)\n#define MASK_CECRSTEI\t\t\t      (1 << 1)\n#define MASK_CECWAVEI\t\t\t      (1 << 0)\n\n#define CECTEN\t\t\t\t      0x0620\n#define MASK_CECTBUSY\t\t\t      (1 << 1)\n#define MASK_CECTEN\t\t\t      (1 << 0)\n\n#define CECTCTL\t\t\t\t      0x0628\n#define MASK_CECSTRS\t\t\t      (7 << 20)\n#define MASK_CECSPRD\t\t\t      (7 << 16)\n#define MASK_CECDTRS\t\t\t      (7 << 12)\n#define MASK_CECDPRD\t\t\t      (15 << 8)\n#define MASK_CECBRD\t\t\t      (1 << 4)\n#define MASK_CECFREE\t\t\t      (15 << 0)\n\n#define CECRSTAT\t\t\t      0x062c\n#define MASK_CECRIWA\t\t\t      (1 << 6)\n#define MASK_CECRIOR\t\t\t      (1 << 5)\n#define MASK_CECRIACK\t\t\t      (1 << 4)\n#define MASK_CECRIMIN\t\t\t      (1 << 3)\n#define MASK_CECRIMAX\t\t\t      (1 << 2)\n#define MASK_CECRISTA\t\t\t      (1 << 1)\n#define MASK_CECRIEND\t\t\t      (1 << 0)\n\n#define CECTSTAT\t\t\t      0x0630\n#define MASK_CECTIUR\t\t\t      (1 << 4)\n#define MASK_CECTIACK\t\t\t      (1 << 3)\n#define MASK_CECTIAL\t\t\t      (1 << 2)\n#define MASK_CECTIEND\t\t\t      (1 << 1)\n\n#define CECRBUF1\t\t\t      0x0634\n#define MASK_CECRACK\t\t\t      (1 << 9)\n#define MASK_CECEOM\t\t\t      (1 << 8)\n#define MASK_CECRBYTE\t\t\t      (0xff << 0)\n\n#define CECTBUF1\t\t\t      0x0674\n#define MASK_CECTEOM\t\t\t      (1 << 8)\n#define MASK_CECTBYTE\t\t\t      (0xff << 0)\n\n#define CECRCTR\t\t\t\t      0x06b4\n#define MASK_CECRCTR\t\t\t      (0x1f << 0)\n\n#define CECIMSK\t\t\t\t      0x06c0\n#define MASK_CECTIM\t\t\t      (1 << 1)\n#define MASK_CECRIM\t\t\t      (1 << 0)\n\n#define CECICLR\t\t\t\t      0x06cc\n#define MASK_CECTICLR\t\t\t      (1 << 1)\n#define MASK_CECRICLR\t\t\t      (1 << 0)\n\n\n#define HDMI_INT0                             0x8500\n#define MASK_I_KEY                            0x80\n#define MASK_I_MISC                           0x02\n#define MASK_I_PHYERR                         0x01\n\n#define HDMI_INT1                             0x8501\n#define MASK_I_GBD                            0x80\n#define MASK_I_HDCP                           0x40\n#define MASK_I_ERR                            0x20\n#define MASK_I_AUD                            0x10\n#define MASK_I_CBIT                           0x08\n#define MASK_I_PACKET                         0x04\n#define MASK_I_CLK                            0x02\n#define MASK_I_SYS                            0x01\n\n#define SYS_INT                               0x8502\n#define MASK_I_ACR_CTS                        0x80\n#define MASK_I_ACRN                           0x40\n#define MASK_I_DVI                            0x20\n#define MASK_I_HDMI                           0x10\n#define MASK_I_NOPMBDET                       0x08\n#define MASK_I_DPMBDET                        0x04\n#define MASK_I_TMDS                           0x02\n#define MASK_I_DDC                            0x01\n\n#define CLK_INT                               0x8503\n#define MASK_I_OUT_H_CHG                      0x40\n#define MASK_I_IN_DE_CHG                      0x20\n#define MASK_I_IN_HV_CHG                      0x10\n#define MASK_I_DC_CHG                         0x08\n#define MASK_I_PXCLK_CHG                      0x04\n#define MASK_I_PHYCLK_CHG                     0x02\n#define MASK_I_TMDSCLK_CHG                    0x01\n\n#define CBIT_INT                              0x8505\n#define MASK_I_AF_LOCK                        0x80\n#define MASK_I_AF_UNLOCK                      0x40\n#define MASK_I_CBIT_FS                        0x02\n\n#define AUDIO_INT                             0x8506\n\n#define ERR_INT                               0x8507\n#define MASK_I_EESS_ERR                       0x80\n\n#define HDCP_INT                              0x8508\n#define MASK_I_AVM_SET                        0x80\n#define MASK_I_AVM_CLR                        0x40\n#define MASK_I_LINKERR                        0x20\n#define MASK_I_SHA_END                        0x10\n#define MASK_I_R0_END                         0x08\n#define MASK_I_KM_END                         0x04\n#define MASK_I_AKSV_END                       0x02\n#define MASK_I_AN_END                         0x01\n\n#define MISC_INT                              0x850B\n#define MASK_I_AS_LAYOUT                      0x10\n#define MASK_I_NO_SPD                         0x08\n#define MASK_I_NO_VS                          0x03\n#define MASK_I_SYNC_CHG                       0x02\n#define MASK_I_AUDIO_MUTE                     0x01\n\n#define KEY_INT                               0x850F\n\n#define SYS_INTM                              0x8512\n#define MASK_M_ACR_CTS                        0x80\n#define MASK_M_ACR_N                          0x40\n#define MASK_M_DVI_DET                        0x20\n#define MASK_M_HDMI_DET                       0x10\n#define MASK_M_NOPMBDET                       0x08\n#define MASK_M_BPMBDET                        0x04\n#define MASK_M_TMDS                           0x02\n#define MASK_M_DDC                            0x01\n\n#define CLK_INTM                              0x8513\n#define MASK_M_OUT_H_CHG                      0x40\n#define MASK_M_IN_DE_CHG                      0x20\n#define MASK_M_IN_HV_CHG                      0x10\n#define MASK_M_DC_CHG                         0x08\n#define MASK_M_PXCLK_CHG                      0x04\n#define MASK_M_PHYCLK_CHG                     0x02\n#define MASK_M_TMDS_CHG                       0x01\n\n#define PACKET_INTM                           0x8514\n\n#define CBIT_INTM                             0x8515\n#define MASK_M_AF_LOCK                        0x80\n#define MASK_M_AF_UNLOCK                      0x40\n#define MASK_M_CBIT_FS                        0x02\n\n#define AUDIO_INTM                            0x8516\n#define MASK_M_BUFINIT_END                    0x01\n\n#define ERR_INTM                              0x8517\n#define MASK_M_EESS_ERR                       0x80\n\n#define HDCP_INTM                             0x8518\n#define MASK_M_AVM_SET                        0x80\n#define MASK_M_AVM_CLR                        0x40\n#define MASK_M_LINKERR                        0x20\n#define MASK_M_SHA_END                        0x10\n#define MASK_M_R0_END                         0x08\n#define MASK_M_KM_END                         0x04\n#define MASK_M_AKSV_END                       0x02\n#define MASK_M_AN_END                         0x01\n\n#define MISC_INTM                             0x851B\n#define MASK_M_AS_LAYOUT                      0x10\n#define MASK_M_NO_SPD                         0x08\n#define MASK_M_NO_VS                          0x03\n#define MASK_M_SYNC_CHG                       0x02\n#define MASK_M_AUDIO_MUTE                     0x01\n\n#define KEY_INTM                              0x851F\n\n#define SYS_STATUS                            0x8520\n#define MASK_S_SYNC                           0x80\n#define MASK_S_AVMUTE                         0x40\n#define MASK_S_HDCP                           0x20\n#define MASK_S_HDMI                           0x10\n#define MASK_S_PHY_SCDT                       0x08\n#define MASK_S_PHY_PLL                        0x04\n#define MASK_S_TMDS                           0x02\n#define MASK_S_DDC5V                          0x01\n\n#define CSI_STATUS                            0x0410\n#define MASK_S_WSYNC                          0x0400\n#define MASK_S_TXACT                          0x0200\n#define MASK_S_RXACT                          0x0100\n#define MASK_S_HLT                            0x0001\n\n#define VI_STATUS1                            0x8522\n#define MASK_S_V_GBD                          0x08\n#define MASK_S_DEEPCOLOR                      0x0c\n#define MASK_S_V_422                          0x02\n#define MASK_S_V_INTERLACE                    0x01\n\n#define AU_STATUS0                            0x8523\n#define MASK_S_A_SAMPLE                       0x01\n\n#define VI_STATUS3                            0x8528\n#define MASK_S_V_COLOR                        0x1e\n#define MASK_LIMITED                          0x01\n\n#define PHY_CTL0                              0x8531\n#define MASK_PHY_SYSCLK_IND                   0x02\n#define MASK_PHY_CTL                          0x01\n\n\n#define PHY_CTL1                              0x8532  \n#define MASK_PHY_AUTO_RST1                    0xf0\n#define MASK_PHY_AUTO_RST1_OFF                0x00\n#define SET_PHY_AUTO_RST1_US(us)             ((((us) / 200) << 4) & \\\n\t\t\t\t\t\tMASK_PHY_AUTO_RST1)\n#define MASK_FREQ_RANGE_MODE                  0x0f\n#define SET_FREQ_RANGE_MODE_CYCLES(cycles)   (((cycles) - 1) & \\\n\t\t\t\t\t\tMASK_FREQ_RANGE_MODE)\n\n#define PHY_CTL2                              0x8533  \n#define MASK_PHY_AUTO_RST4                    0x04\n#define MASK_PHY_AUTO_RST3                    0x02\n#define MASK_PHY_AUTO_RST2                    0x01\n#define MASK_PHY_AUTO_RSTn                    (MASK_PHY_AUTO_RST4 | \\\n\t\t\t\t\t\tMASK_PHY_AUTO_RST3 | \\\n\t\t\t\t\t\tMASK_PHY_AUTO_RST2)\n\n#define PHY_EN                                0x8534\n#define MASK_ENABLE_PHY                       0x01\n\n#define PHY_RST                               0x8535\n#define MASK_RESET_CTRL                       0x01    \n\n#define PHY_BIAS                              0x8536  \n\n#define PHY_CSQ                               0x853F  \n#define MASK_CSQ_CNT                          0x0f\n#define SET_CSQ_CNT_LEVEL(n)                 (n & MASK_CSQ_CNT)\n\n#define SYS_FREQ0                             0x8540\n#define SYS_FREQ1                             0x8541\n\n#define SYS_CLK                               0x8542  \n#define MASK_CLK_DIFF                         0x0C\n#define MASK_CLK_DIV                          0x03\n\n#define DDC_CTL                               0x8543\n#define MASK_DDC_ACK_POL                      0x08\n#define MASK_DDC_ACTION                       0x04\n#define MASK_DDC5V_MODE                       0x03\n#define MASK_DDC5V_MODE_0MS                   0x00\n#define MASK_DDC5V_MODE_50MS                  0x01\n#define MASK_DDC5V_MODE_100MS                 0x02\n#define MASK_DDC5V_MODE_200MS                 0x03\n\n#define HPD_CTL                               0x8544\n#define MASK_HPD_CTL0                         0x10\n#define MASK_HPD_OUT0                         0x01\n\n#define ANA_CTL                               0x8545\n#define MASK_APPL_PCSX                        0x30\n#define MASK_APPL_PCSX_HIZ                    0x00\n#define MASK_APPL_PCSX_L_FIX                  0x10\n#define MASK_APPL_PCSX_H_FIX                  0x20\n#define MASK_APPL_PCSX_NORMAL                 0x30\n#define MASK_ANALOG_ON                        0x01\n\n#define AVM_CTL                               0x8546\n\n#define INIT_END                              0x854A\n#define MASK_INIT_END                         0x01\n\n#define HDMI_DET                              0x8552  \n#define MASK_HDMI_DET_MOD1                    0x80\n#define MASK_HDMI_DET_MOD0                    0x40\n#define MASK_HDMI_DET_V                       0x30\n#define MASK_HDMI_DET_V_SYNC                  0x00\n#define MASK_HDMI_DET_V_ASYNC_25MS            0x10\n#define MASK_HDMI_DET_V_ASYNC_50MS            0x20\n#define MASK_HDMI_DET_V_ASYNC_100MS           0x30\n#define MASK_HDMI_DET_NUM                     0x0f\n\n#define HDCP_MODE                             0x8560\n#define MASK_MODE_RST_TN                      0x20\n#define MASK_LINE_REKEY                       0x10\n#define MASK_AUTO_CLR                         0x04\n#define MASK_MANUAL_AUTHENTICATION            0x02  \n\n#define HDCP_REG1                             0x8563  \n#define MASK_AUTH_UNAUTH_SEL                  0x70\n#define MASK_AUTH_UNAUTH_SEL_12_FRAMES        0x70\n#define MASK_AUTH_UNAUTH_SEL_8_FRAMES         0x60\n#define MASK_AUTH_UNAUTH_SEL_4_FRAMES         0x50\n#define MASK_AUTH_UNAUTH_SEL_2_FRAMES         0x40\n#define MASK_AUTH_UNAUTH_SEL_64_FRAMES        0x30\n#define MASK_AUTH_UNAUTH_SEL_32_FRAMES        0x20\n#define MASK_AUTH_UNAUTH_SEL_16_FRAMES        0x10\n#define MASK_AUTH_UNAUTH_SEL_ONCE             0x00\n#define MASK_AUTH_UNAUTH                      0x01\n#define MASK_AUTH_UNAUTH_AUTO                 0x01\n\n#define HDCP_REG2                             0x8564  \n#define MASK_AUTO_P3_RESET                    0x0F\n#define SET_AUTO_P3_RESET_FRAMES(n)          (n & MASK_AUTO_P3_RESET)\n#define MASK_AUTO_P3_RESET_OFF                0x00\n\n#define VI_MODE                               0x8570\n#define MASK_RGB_DVI                          0x08  \n\n#define VOUT_SET2                             0x8573\n#define MASK_SEL422                           0x80\n#define MASK_VOUT_422FIL_100                  0x40\n#define MASK_VOUTCOLORMODE                    0x03\n#define MASK_VOUTCOLORMODE_THROUGH            0x00\n#define MASK_VOUTCOLORMODE_AUTO               0x01\n#define MASK_VOUTCOLORMODE_MANUAL             0x03\n\n#define VOUT_SET3                             0x8574\n#define MASK_VOUT_EXTCNT                      0x08\n\n#define VI_REP                                0x8576\n#define MASK_VOUT_COLOR_SEL                   0xe0\n#define MASK_VOUT_COLOR_RGB_FULL              0x00\n#define MASK_VOUT_COLOR_RGB_LIMITED           0x20\n#define MASK_VOUT_COLOR_601_YCBCR_FULL        0x40\n#define MASK_VOUT_COLOR_601_YCBCR_LIMITED     0x60\n#define MASK_VOUT_COLOR_709_YCBCR_FULL        0x80\n#define MASK_VOUT_COLOR_709_YCBCR_LIMITED     0xa0\n#define MASK_VOUT_COLOR_FULL_TO_LIMITED       0xc0\n#define MASK_VOUT_COLOR_LIMITED_TO_FULL       0xe0\n#define MASK_IN_REP_HEN                       0x10\n#define MASK_IN_REP                           0x0f\n\n#define VI_MUTE                               0x857F\n#define MASK_AUTO_MUTE                        0xc0\n#define MASK_VI_MUTE                          0x10\n\n#define DE_WIDTH_H_LO                         0x8582  \n#define DE_WIDTH_H_HI                         0x8583  \n#define DE_WIDTH_V_LO                         0x8588  \n#define DE_WIDTH_V_HI                         0x8589  \n#define H_SIZE_LO                             0x858A  \n#define H_SIZE_HI                             0x858B  \n#define V_SIZE_LO                             0x858C  \n#define V_SIZE_HI                             0x858D  \n#define FV_CNT_LO                             0x85A1  \n#define FV_CNT_HI                             0x85A2  \n\n#define FH_MIN0                               0x85AA  \n#define FH_MIN1                               0x85AB  \n#define FH_MAX0                               0x85AC  \n#define FH_MAX1                               0x85AD  \n\n#define HV_RST                                0x85AF  \n#define MASK_H_PI_RST                         0x20\n#define MASK_V_PI_RST                         0x10\n\n#define EDID_MODE                             0x85C7\n#define MASK_EDID_SPEED                       0x40\n#define MASK_EDID_MODE                        0x03\n#define MASK_EDID_MODE_DISABLE                0x00\n#define MASK_EDID_MODE_DDC2B                  0x01\n#define MASK_EDID_MODE_E_DDC                  0x02\n\n#define EDID_LEN1                             0x85CA\n#define EDID_LEN2                             0x85CB\n\n#define HDCP_REG3                             0x85D1  \n#define KEY_RD_CMD                            0x01\n\n#define FORCE_MUTE                            0x8600\n#define MASK_FORCE_AMUTE                      0x10\n#define MASK_FORCE_DMUTE                      0x01\n\n#define CMD_AUD                               0x8601\n#define MASK_CMD_BUFINIT                      0x04\n#define MASK_CMD_LOCKDET                      0x02\n#define MASK_CMD_MUTE                         0x01\n\n#define AUTO_CMD0                             0x8602\n#define MASK_AUTO_MUTE7                       0x80\n#define MASK_AUTO_MUTE6                       0x40\n#define MASK_AUTO_MUTE5                       0x20\n#define MASK_AUTO_MUTE4                       0x10\n#define MASK_AUTO_MUTE3                       0x08\n#define MASK_AUTO_MUTE2                       0x04\n#define MASK_AUTO_MUTE1                       0x02\n#define MASK_AUTO_MUTE0                       0x01\n\n#define AUTO_CMD1                             0x8603\n#define MASK_AUTO_MUTE10                      0x04\n#define MASK_AUTO_MUTE9                       0x02\n#define MASK_AUTO_MUTE8                       0x01\n\n#define AUTO_CMD2                             0x8604\n#define MASK_AUTO_PLAY3                       0x08\n#define MASK_AUTO_PLAY2                       0x04\n\n#define BUFINIT_START                         0x8606\n#define SET_BUFINIT_START_MS(milliseconds)   ((milliseconds) / 100)\n\n#define FS_MUTE                               0x8607\n#define MASK_FS_ELSE_MUTE                     0x80\n#define MASK_FS22_MUTE                        0x40\n#define MASK_FS24_MUTE                        0x20\n#define MASK_FS88_MUTE                        0x10\n#define MASK_FS96_MUTE                        0x08\n#define MASK_FS176_MUTE                       0x04\n#define MASK_FS192_MUTE                       0x02\n#define MASK_FS_NO_MUTE                       0x01\n\n#define FS_IMODE                              0x8620\n#define MASK_NLPCM_HMODE                      0x40\n#define MASK_NLPCM_SMODE                      0x20\n#define MASK_NLPCM_IMODE                      0x10\n#define MASK_FS_HMODE                         0x08\n#define MASK_FS_AMODE                         0x04\n#define MASK_FS_SMODE                         0x02\n#define MASK_FS_IMODE                         0x01\n\n#define FS_SET                                0x8621\n#define MASK_FS                               0x0f\n\n#define LOCKDET_REF0                          0x8630\n#define LOCKDET_REF1                          0x8631\n#define LOCKDET_REF2                          0x8632\n\n#define ACR_MODE                              0x8640\n#define MASK_ACR_LOAD                         0x10\n#define MASK_N_MODE                           0x04\n#define MASK_CTS_MODE                         0x01\n\n#define ACR_MDF0                              0x8641\n#define MASK_ACR_L2MDF                        0x70\n#define MASK_ACR_L2MDF_0_PPM                  0x00\n#define MASK_ACR_L2MDF_61_PPM                 0x10\n#define MASK_ACR_L2MDF_122_PPM                0x20\n#define MASK_ACR_L2MDF_244_PPM                0x30\n#define MASK_ACR_L2MDF_488_PPM                0x40\n#define MASK_ACR_L2MDF_976_PPM                0x50\n#define MASK_ACR_L2MDF_1976_PPM               0x60\n#define MASK_ACR_L2MDF_3906_PPM               0x70\n#define MASK_ACR_L1MDF                        0x07\n#define MASK_ACR_L1MDF_0_PPM                  0x00\n#define MASK_ACR_L1MDF_61_PPM                 0x01\n#define MASK_ACR_L1MDF_122_PPM                0x02\n#define MASK_ACR_L1MDF_244_PPM                0x03\n#define MASK_ACR_L1MDF_488_PPM                0x04\n#define MASK_ACR_L1MDF_976_PPM                0x05\n#define MASK_ACR_L1MDF_1976_PPM               0x06\n#define MASK_ACR_L1MDF_3906_PPM               0x07\n\n#define ACR_MDF1                              0x8642\n#define MASK_ACR_L3MDF                        0x07\n#define MASK_ACR_L3MDF_0_PPM                  0x00\n#define MASK_ACR_L3MDF_61_PPM                 0x01\n#define MASK_ACR_L3MDF_122_PPM                0x02\n#define MASK_ACR_L3MDF_244_PPM                0x03\n#define MASK_ACR_L3MDF_488_PPM                0x04\n#define MASK_ACR_L3MDF_976_PPM                0x05\n#define MASK_ACR_L3MDF_1976_PPM               0x06\n#define MASK_ACR_L3MDF_3906_PPM               0x07\n\n#define SDO_MODE1                             0x8652\n#define MASK_SDO_BIT_LENG                     0x70\n#define MASK_SDO_FMT                          0x03\n#define MASK_SDO_FMT_RIGHT                    0x00\n#define MASK_SDO_FMT_LEFT                     0x01\n#define MASK_SDO_FMT_I2S                      0x02\n\n#define DIV_MODE                              0x8665  \n#define MASK_DIV_DLY                          0xf0\n#define SET_DIV_DLY_MS(milliseconds)         ((((milliseconds) / 100) << 4) & \\\n\t\t\t\t\t\tMASK_DIV_DLY)\n#define MASK_DIV_MODE                         0x01\n\n#define NCO_F0_MOD                            0x8670\n#define MASK_NCO_F0_MOD                       0x03\n#define MASK_NCO_F0_MOD_42MHZ                 0x00\n#define MASK_NCO_F0_MOD_27MHZ                 0x01\n\n#define PK_INT_MODE                           0x8709\n#define MASK_ISRC2_INT_MODE                   0x80\n#define MASK_ISRC_INT_MODE                    0x40\n#define MASK_ACP_INT_MODE                     0x20\n#define MASK_VS_INT_MODE                      0x10\n#define MASK_SPD_INT_MODE                     0x08\n#define MASK_MS_INT_MODE                      0x04\n#define MASK_AUD_INT_MODE                     0x02\n#define MASK_AVI_INT_MODE                     0x01\n\n#define NO_PKT_LIMIT                          0x870B\n#define MASK_NO_ACP_LIMIT                     0xf0\n#define SET_NO_ACP_LIMIT_MS(milliseconds)    ((((milliseconds) / 80) << 4) & \\\n\t\t\t\t\t\tMASK_NO_ACP_LIMIT)\n#define MASK_NO_AVI_LIMIT                     0x0f\n#define SET_NO_AVI_LIMIT_MS(milliseconds)    (((milliseconds) / 80) & \\\n\t\t\t\t\t\tMASK_NO_AVI_LIMIT)\n\n#define NO_PKT_CLR                            0x870C\n#define MASK_NO_VS_CLR                        0x40\n#define MASK_NO_SPD_CLR                       0x20\n#define MASK_NO_ACP_CLR                       0x10\n#define MASK_NO_AVI_CLR1                      0x02\n#define MASK_NO_AVI_CLR0                      0x01\n\n#define ERR_PK_LIMIT                          0x870D\n#define NO_PKT_LIMIT2                         0x870E\n#define PK_AVI_0HEAD                          0x8710\n#define PK_AVI_1HEAD                          0x8711\n#define PK_AVI_2HEAD                          0x8712\n#define PK_AVI_0BYTE                          0x8713\n#define PK_AVI_1BYTE                          0x8714\n#define PK_AVI_2BYTE                          0x8715\n#define PK_AVI_3BYTE                          0x8716\n#define PK_AVI_4BYTE                          0x8717\n#define PK_AVI_5BYTE                          0x8718\n#define PK_AVI_6BYTE                          0x8719\n#define PK_AVI_7BYTE                          0x871A\n#define PK_AVI_8BYTE                          0x871B\n#define PK_AVI_9BYTE                          0x871C\n#define PK_AVI_10BYTE                         0x871D\n#define PK_AVI_11BYTE                         0x871E\n#define PK_AVI_12BYTE                         0x871F\n#define PK_AVI_13BYTE                         0x8720\n#define PK_AVI_14BYTE                         0x8721\n#define PK_AVI_15BYTE                         0x8722\n#define PK_AVI_16BYTE                         0x8723\n\n#define BKSV                                  0x8800\n\n#define BCAPS                                 0x8840\n#define MASK_HDMI_RSVD                        0x80\n#define MASK_REPEATER                         0x40\n#define MASK_READY                            0x20\n#define MASK_FASTI2C                          0x10\n#define MASK_1_1_FEA                          0x02\n#define MASK_FAST_REAU                        0x01\n\n#define BSTATUS1                              0x8842\n#define MASK_MAX_EXCED                        0x08\n\n#define EDID_RAM                              0x8C00\n#define NO_GDB_LIMIT                          0x9007\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}