

================================================================
== Vitis HLS Report for 'saveSrcDest_kernel'
================================================================
* Date:           Wed Apr 24 15:10:55 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        saveSrcDestV3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.00 ns|  0.387 ns|     0.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  4.000 ns|  4.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|      134|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      134|       48|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_116                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_140                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  16|           8|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |user_extern_in_TDATA_blk_n          |   9|          2|    1|          2|
    |user_extern_out_TDATA_blk_n         |   9|          2|    1|          2|
    |user_extern_out_TDATA_int_regslice  |  14|          3|   64|        192|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  32|          7|   66|        196|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |dst_a                             |  32|   0|   32|          0|
    |dst_b                             |  32|   0|   32|          0|
    |src_a                             |  32|   0|   32|          0|
    |src_b                             |  32|   0|   32|          0|
    |which                             |   1|   0|    1|          0|
    |which_load_reg_153                |   1|   0|    1|          0|
    |which_load_reg_153_pp0_iter1_reg  |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 134|   0|  134|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  saveSrcDest_kernel|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  saveSrcDest_kernel|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  saveSrcDest_kernel|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  saveSrcDest_kernel|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  saveSrcDest_kernel|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  saveSrcDest_kernel|  return value|
|user_extern_in_TVALID   |   in|    1|        axis|      user_extern_in|       pointer|
|user_extern_in_TDATA    |   in|   64|        axis|      user_extern_in|       pointer|
|user_extern_in_TREADY   |  out|    1|        axis|      user_extern_in|       pointer|
|user_extern_out_TREADY  |   in|    1|        axis|     user_extern_out|       pointer|
|user_extern_out_TDATA   |  out|   64|        axis|     user_extern_out|       pointer|
|user_extern_out_TVALID  |  out|    1|        axis|     user_extern_out|       pointer|
+------------------------+-----+-----+------------+--------------------+--------------+

