// Seed: 3893614785
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    output wire id_3
);
  assign id_3 = 1'b0;
  assign module_1.id_8 = 0;
  initial begin : LABEL_0
    disable id_5;
    if (-1) assume (-1);
  end
endmodule
module module_1 #(
    parameter id_14 = 32'd68,
    parameter id_15 = 32'd8
) (
    input supply1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri id_6,
    input tri id_7,
    output supply0 id_8,
    output uwire id_9,
    output supply0 id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13,
    input supply1 _id_14,
    input uwire _id_15,
    input wor id_16,
    output tri0 id_17,
    input tri id_18,
    output supply1 id_19,
    input tri0 id_20,
    input wor id_21,
    output tri1 id_22,
    output supply0 id_23,
    output tri0 id_24
);
  assign id_9 = 1;
  logic [id_14  ==  -1  /  id_15 : 1] id_26;
  ;
  module_0 modCall_1 (
      id_24,
      id_2,
      id_13,
      id_5
  );
endmodule
