<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\impl\gwsynthesis\TEST_FPGA_LED.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\projects_fpga\21001\21001_FPGA_DAC_V2\chrip_non_linear\src\TEST_FPGA_LED.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.06Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV9QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 20 22:32:07 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 2.375V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 2.625V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4128</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2076</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>208.000</td>
<td>4.808
<td>0.000</td>
<td>104.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>4.808(MHz)</td>
<td>60.543(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>191.483</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_29_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>16.117</td>
</tr>
<tr>
<td>2</td>
<td>191.483</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_30_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>16.117</td>
</tr>
<tr>
<td>3</td>
<td>192.133</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_595_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>15.467</td>
</tr>
<tr>
<td>4</td>
<td>192.133</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_603_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>15.467</td>
</tr>
<tr>
<td>5</td>
<td>192.244</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>15.356</td>
</tr>
<tr>
<td>6</td>
<td>192.622</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_611_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.978</td>
</tr>
<tr>
<td>7</td>
<td>192.622</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_619_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.978</td>
</tr>
<tr>
<td>8</td>
<td>192.622</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_627_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.978</td>
</tr>
<tr>
<td>9</td>
<td>192.622</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_635_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.978</td>
</tr>
<tr>
<td>10</td>
<td>192.818</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_643_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.782</td>
</tr>
<tr>
<td>11</td>
<td>192.818</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_651_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.782</td>
</tr>
<tr>
<td>12</td>
<td>192.924</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_675_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.676</td>
</tr>
<tr>
<td>13</td>
<td>192.924</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_683_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.676</td>
</tr>
<tr>
<td>14</td>
<td>192.928</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_706_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.672</td>
</tr>
<tr>
<td>15</td>
<td>192.928</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_707_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.672</td>
</tr>
<tr>
<td>16</td>
<td>192.974</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_691_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.626</td>
</tr>
<tr>
<td>17</td>
<td>192.974</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_699_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.626</td>
</tr>
<tr>
<td>18</td>
<td>192.974</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_704_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.626</td>
</tr>
<tr>
<td>19</td>
<td>192.974</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_705_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.626</td>
</tr>
<tr>
<td>20</td>
<td>192.989</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_659_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.611</td>
</tr>
<tr>
<td>21</td>
<td>192.989</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_667_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.611</td>
</tr>
<tr>
<td>22</td>
<td>193.413</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_843_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.187</td>
</tr>
<tr>
<td>23</td>
<td>193.413</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_851_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.187</td>
</tr>
<tr>
<td>24</td>
<td>193.488</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/data_shift_reg_835_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>14.112</td>
</tr>
<tr>
<td>25</td>
<td>194.037</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_17_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>208.000</td>
<td>0.000</td>
<td>13.563</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.592</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2/Q</td>
<td>rom_non_linear_mapper_u1/o_data_11_s0/RESET</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.607</td>
</tr>
<tr>
<td>2</td>
<td>0.684</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2/Q</td>
<td>rom_non_linear_mapper_u1/tlv5619_data_0_s0/AD[13]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.838</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0/Q</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/Q</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>chirp_gen_u1/send_data_cnt_3_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_3_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>chirp_gen_u1/cnt_delay_21_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_21_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_9_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_9_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_16_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_16_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_20_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_20_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_25_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_25_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>chirp_gen_u1/cnt_delay_29_s2/Q</td>
<td>chirp_gen_u1/cnt_delay_29_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>chirp_gen_u1/r_o_tlv5619_data_6_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_6_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>v_cnt_0_s0/Q</td>
<td>v_cnt_0_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/Q</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/Q</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>chirp_gen_u1/r_o_tlv5619_data_7_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_7_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>chirp_gen_u1/r_o_tlv5619_data_15_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_15_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.712</td>
<td>chirp_gen_u1/r_o_tlv5619_data_5_s2/Q</td>
<td>chirp_gen_u1/r_o_tlv5619_data_5_s2/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>23</td>
<td>0.712</td>
<td>chirp_gen_u1/states_main_1_s0/Q</td>
<td>chirp_gen_u1/states_main_1_s0/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>24</td>
<td>0.712</td>
<td>tlv5619_u1/states_main_1_s1/Q</td>
<td>tlv5619_u1/states_main_1_s1/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>25</td>
<td>0.712</td>
<td>r_o_led_s1/Q</td>
<td>r_o_led_s1/D</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>v_cnt_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>tlv5619_u1/r_o_dac_data_3_s2</td>
</tr>
<tr>
<td>6</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/r_o_tlv5619_data_11_s2</td>
</tr>
<tr>
<td>7</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_1013_s2</td>
</tr>
<tr>
<td>8</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_885_s2</td>
</tr>
<tr>
<td>9</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_629_s2</td>
</tr>
<tr>
<td>10</td>
<td>101.782</td>
<td>103.032</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
<td>chirp_gen_u1/data_shift_reg_630_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>191.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_29_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.767</td>
<td>5.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>chirp_gen_u1/n3195_s15/I3</td>
</tr>
<tr>
<td>15.828</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3195_s15/F</td>
</tr>
<tr>
<td>16.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>chirp_gen_u1/n3195_s12/I3</td>
</tr>
<tr>
<td>17.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3195_s12/F</td>
</tr>
<tr>
<td>17.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_29_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_29_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_29_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.323, 33.027%; route: 10.336, 64.129%; tC2Q: 0.458, 2.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>191.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_30_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.767</td>
<td>5.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>chirp_gen_u1/n3192_s15/I3</td>
</tr>
<tr>
<td>15.828</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3192_s15/F</td>
</tr>
<tr>
<td>16.247</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>chirp_gen_u1/n3192_s12/I3</td>
</tr>
<tr>
<td>17.346</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3192_s12/F</td>
</tr>
<tr>
<td>17.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_30_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_30_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_30_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.323, 33.027%; route: 10.336, 64.129%; tC2Q: 0.458, 2.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_595_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.874</td>
<td>6.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>chirp_gen_u1/n4227_s9/I0</td>
</tr>
<tr>
<td>16.696</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4227_s9/F</td>
</tr>
<tr>
<td>16.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_595_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_595_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_595_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 25.764%; route: 11.024, 71.272%; tC2Q: 0.458, 2.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_603_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.874</td>
<td>6.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>chirp_gen_u1/n4211_s9/I0</td>
</tr>
<tr>
<td>16.696</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4211_s9/F</td>
</tr>
<tr>
<td>16.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_603_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_603_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_603_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 25.764%; route: 11.024, 71.272%; tC2Q: 0.458, 2.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.283</td>
<td>4.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>chirp_gen_u1/n3189_s17/I3</td>
</tr>
<tr>
<td>15.344</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s17/F</td>
</tr>
<tr>
<td>15.763</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>chirp_gen_u1/n3189_s13/I3</td>
</tr>
<tr>
<td>16.585</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3189_s13/F</td>
</tr>
<tr>
<td>16.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_31_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.046, 32.861%; route: 9.851, 64.154%; tC2Q: 0.458, 2.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_611_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.385</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>chirp_gen_u1/n4195_s9/I0</td>
</tr>
<tr>
<td>16.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4195_s9/F</td>
</tr>
<tr>
<td>16.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_611_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>chirp_gen_u1/data_shift_reg_611_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>chirp_gen_u1/data_shift_reg_611_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 26.606%; route: 10.535, 70.334%; tC2Q: 0.458, 3.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_619_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.385</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>chirp_gen_u1/n4179_s9/I0</td>
</tr>
<tr>
<td>16.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4179_s9/F</td>
</tr>
<tr>
<td>16.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_619_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_619_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_619_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 26.606%; route: 10.535, 70.334%; tC2Q: 0.458, 3.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_627_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.385</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>chirp_gen_u1/n4163_s9/I0</td>
</tr>
<tr>
<td>16.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4163_s9/F</td>
</tr>
<tr>
<td>16.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_627_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>chirp_gen_u1/data_shift_reg_627_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>chirp_gen_u1/data_shift_reg_627_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 26.606%; route: 10.535, 70.334%; tC2Q: 0.458, 3.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_635_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.385</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>chirp_gen_u1/n4147_s9/I0</td>
</tr>
<tr>
<td>16.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4147_s9/F</td>
</tr>
<tr>
<td>16.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_635_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_635_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_635_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 26.606%; route: 10.535, 70.334%; tC2Q: 0.458, 3.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_643_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.385</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>chirp_gen_u1/n4131_s9/I0</td>
</tr>
<tr>
<td>16.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4131_s9/F</td>
</tr>
<tr>
<td>16.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_643_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_643_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_643_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 25.632%; route: 10.535, 71.267%; tC2Q: 0.458, 3.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_651_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.385</td>
<td>5.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>chirp_gen_u1/n4115_s9/I0</td>
</tr>
<tr>
<td>16.011</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4115_s9/F</td>
</tr>
<tr>
<td>16.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_651_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_651_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_651_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 25.632%; route: 10.535, 71.267%; tC2Q: 0.458, 3.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_675_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.873</td>
<td>5.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>chirp_gen_u1/n4067_s9/I0</td>
</tr>
<tr>
<td>15.905</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4067_s9/F</td>
</tr>
<tr>
<td>15.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_675_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_675_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_675_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 28.584%; route: 10.023, 68.293%; tC2Q: 0.458, 3.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_683_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.873</td>
<td>5.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>chirp_gen_u1/n4051_s9/I0</td>
</tr>
<tr>
<td>15.905</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4051_s9/F</td>
</tr>
<tr>
<td>15.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_683_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_683_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_683_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 28.584%; route: 10.023, 68.293%; tC2Q: 0.458, 3.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_706_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.869</td>
<td>5.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>chirp_gen_u1/n4005_s9/I0</td>
</tr>
<tr>
<td>15.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4005_s9/F</td>
</tr>
<tr>
<td>15.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_706_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_706_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_706_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 28.593%; route: 10.018, 68.283%; tC2Q: 0.458, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_707_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.869</td>
<td>5.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>chirp_gen_u1/n4003_s9/I0</td>
</tr>
<tr>
<td>15.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4003_s9/F</td>
</tr>
<tr>
<td>15.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_707_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_707_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_707_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 28.593%; route: 10.018, 68.283%; tC2Q: 0.458, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_691_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.229</td>
<td>5.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>chirp_gen_u1/n4035_s9/I0</td>
</tr>
<tr>
<td>15.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4035_s9/F</td>
</tr>
<tr>
<td>15.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_691_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>chirp_gen_u1/data_shift_reg_691_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>chirp_gen_u1/data_shift_reg_691_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 25.906%; route: 10.379, 70.960%; tC2Q: 0.458, 3.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_699_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.229</td>
<td>5.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>chirp_gen_u1/n4019_s9/I0</td>
</tr>
<tr>
<td>15.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4019_s9/F</td>
</tr>
<tr>
<td>15.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_699_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_699_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>chirp_gen_u1/data_shift_reg_699_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 25.906%; route: 10.379, 70.960%; tC2Q: 0.458, 3.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_704_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.229</td>
<td>5.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>chirp_gen_u1/n4009_s9/I0</td>
</tr>
<tr>
<td>15.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4009_s9/F</td>
</tr>
<tr>
<td>15.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_704_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>chirp_gen_u1/data_shift_reg_704_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>chirp_gen_u1/data_shift_reg_704_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 25.906%; route: 10.379, 70.960%; tC2Q: 0.458, 3.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_705_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.229</td>
<td>5.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>chirp_gen_u1/n4007_s9/I0</td>
</tr>
<tr>
<td>15.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4007_s9/F</td>
</tr>
<tr>
<td>15.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_705_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_705_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_705_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 25.906%; route: 10.379, 70.960%; tC2Q: 0.458, 3.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_659_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.214</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>chirp_gen_u1/n4099_s9/I0</td>
</tr>
<tr>
<td>15.840</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4099_s9/F</td>
</tr>
<tr>
<td>15.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_659_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>chirp_gen_u1/data_shift_reg_659_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>chirp_gen_u1/data_shift_reg_659_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 25.933%; route: 10.363, 70.930%; tC2Q: 0.458, 3.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>192.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_667_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>15.214</td>
<td>5.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>chirp_gen_u1/n4083_s9/I0</td>
</tr>
<tr>
<td>15.840</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n4083_s9/F</td>
</tr>
<tr>
<td>15.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_667_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_667_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_667_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 25.933%; route: 10.363, 70.930%; tC2Q: 0.458, 3.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>193.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_843_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.384</td>
<td>4.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>chirp_gen_u1/n3731_s9/I0</td>
</tr>
<tr>
<td>15.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3731_s9/F</td>
</tr>
<tr>
<td>15.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_843_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_843_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>chirp_gen_u1/data_shift_reg_843_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 29.569%; route: 9.534, 67.200%; tC2Q: 0.458, 3.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>193.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_851_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.384</td>
<td>4.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>chirp_gen_u1/n3715_s9/I0</td>
</tr>
<tr>
<td>15.416</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3715_s9/F</td>
</tr>
<tr>
<td>15.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_851_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_851_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>chirp_gen_u1/data_shift_reg_851_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 29.569%; route: 9.534, 67.200%; tC2Q: 0.458, 3.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>193.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/data_shift_reg_835_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>14.715</td>
<td>5.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>chirp_gen_u1/n3747_s9/I0</td>
</tr>
<tr>
<td>15.341</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3747_s9/F</td>
</tr>
<tr>
<td>15.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/data_shift_reg_835_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_835_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>chirp_gen_u1/data_shift_reg_835_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 26.850%; route: 9.865, 69.902%; tC2Q: 0.458, 3.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>194.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>208.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>chirp_gen_u1/send_data_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_1_s2/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>chirp_gen_u1/n3354_s11/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s11/F</td>
</tr>
<tr>
<td>4.214</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>chirp_gen_u1/n3348_s12/I3</td>
</tr>
<tr>
<td>5.313</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>671</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3348_s12/F</td>
</tr>
<tr>
<td>8.651</td>
<td>3.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>chirp_gen_u1/n3225_s14/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>199</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3225_s14/F</td>
</tr>
<tr>
<td>13.338</td>
<td>3.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td>chirp_gen_u1/n3231_s14/I2</td>
</tr>
<tr>
<td>13.964</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3231_s14/F</td>
</tr>
<tr>
<td>13.970</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>chirp_gen_u1/n3231_s12/I1</td>
</tr>
<tr>
<td>14.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3231_s12/F</td>
</tr>
<tr>
<td>14.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>208.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>209.229</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_17_s2/CLK</td>
</tr>
<tr>
<td>208.829</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>208.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.611, 33.997%; route: 8.494, 62.624%; tC2Q: 0.458, 3.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.229, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_non_linear_mapper_u1/o_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C15[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_31_s2/Q</td>
</tr>
<tr>
<td>1.460</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">rom_non_linear_mapper_u1/o_data_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>rom_non_linear_mapper_u1/o_data_11_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>rom_non_linear_mapper_u1/o_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 45.061%; tC2Q: 0.333, 54.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>rom_non_linear_mapper_u1/tlv5619_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_31_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C15[0][B]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_31_s2/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">rom_non_linear_mapper_u1/tlv5619_data_0_s0/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rom_non_linear_mapper_u1/tlv5619_data_0_s0/CLK</td>
</tr>
<tr>
<td>1.008</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rom_non_linear_mapper_u1/tlv5619_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/n38_s2/I</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/baud_rate_nco_u1/n38_s2/O</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_u1/cnt_nco_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/n8_s0/I2</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/dac_sampling_nco_u1/n8_s0/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>chirp_gen_u1/dac_sampling_nco_u1/cnt_nco_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_3_s2/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>chirp_gen_u1/n3356_s10/I3</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3356_s10/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_21_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>chirp_gen_u1/cnt_delay_21_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_21_s2/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>chirp_gen_u1/n3304_s10/I3</td>
</tr>
<tr>
<td>1.561</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3304_s10/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>chirp_gen_u1/cnt_delay_21_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>chirp_gen_u1/cnt_delay_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>chirp_gen_u1/n3362_s10/I2</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3362_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>chirp_gen_u1/send_data_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>chirp_gen_u1/cnt_delay_9_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_9_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>chirp_gen_u1/n3328_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3328_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>chirp_gen_u1/cnt_delay_9_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>chirp_gen_u1/cnt_delay_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_16_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>chirp_gen_u1/cnt_delay_16_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_16_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>chirp_gen_u1/n3314_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3314_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>chirp_gen_u1/cnt_delay_16_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>chirp_gen_u1/cnt_delay_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_20_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>chirp_gen_u1/cnt_delay_20_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_20_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>chirp_gen_u1/n3306_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3306_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>chirp_gen_u1/cnt_delay_20_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>chirp_gen_u1/cnt_delay_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_25_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_25_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>chirp_gen_u1/cnt_delay_25_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_25_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>chirp_gen_u1/n3296_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3296_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_25_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>chirp_gen_u1/cnt_delay_25_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>chirp_gen_u1/cnt_delay_25_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/cnt_delay_29_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/cnt_delay_29_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>chirp_gen_u1/cnt_delay_29_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_29_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>chirp_gen_u1/n3288_s10/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3288_s10/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/cnt_delay_29_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>chirp_gen_u1/cnt_delay_29_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>chirp_gen_u1/cnt_delay_29_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_2_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>chirp_gen_u1/n3276_s12/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3276_s12/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_6_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_6_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>chirp_gen_u1/n3264_s12/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3264_s12/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_6_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_16_s2/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>chirp_gen_u1/n3234_s12/I3</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3234_s12/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">v_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.190</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>n35_s2/I</td>
</tr>
<tr>
<td>1.562</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" background: #97FFFF;">n35_s2/O</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">v_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>v_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>v_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/send_data_cnt_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/send_data_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_4_s2/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>chirp_gen_u1/n3354_s10/I3</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3354_s10/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/send_data_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>chirp_gen_u1/send_data_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_12_s2/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>chirp_gen_u1/n3246_s12/I3</td>
</tr>
<tr>
<td>1.564</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3246_s12/F</td>
</tr>
<tr>
<td>1.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_clear_s2/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>chirp_gen_u1/n3187_s2/I0</td>
</tr>
<tr>
<td>1.565</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3187_s2/F</td>
</tr>
<tr>
<td>1.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/baud_rate_nco_clear_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>chirp_gen_u1/baud_rate_nco_clear_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_7_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_7_s2/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>chirp_gen_u1/n3261_s12/I1</td>
</tr>
<tr>
<td>1.565</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3261_s12/F</td>
</tr>
<tr>
<td>1.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_7_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_15_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_15_s2/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>chirp_gen_u1/n3237_s12/I3</td>
</tr>
<tr>
<td>1.565</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3237_s12/F</td>
</tr>
<tr>
<td>1.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_15_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/r_o_tlv5619_data_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/r_o_tlv5619_data_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_5_s2/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_5_s2/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>chirp_gen_u1/n3267_s12/I1</td>
</tr>
<tr>
<td>1.566</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3267_s12/F</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/r_o_tlv5619_data_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_5_s2/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>chirp_gen_u1/r_o_tlv5619_data_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>chirp_gen_u1/states_main_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chirp_gen_u1/states_main_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>chirp_gen_u1/states_main_1_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_1_s0/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>chirp_gen_u1/n3185_s12/I2</td>
</tr>
<tr>
<td>1.566</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" background: #97FFFF;">chirp_gen_u1/n3185_s12/F</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">chirp_gen_u1/states_main_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>chirp_gen_u1/states_main_1_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>chirp_gen_u1/states_main_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>tlv5619_u1/states_main_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tlv5619_u1/states_main_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>tlv5619_u1/states_main_1_s1/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">tlv5619_u1/states_main_1_s1/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>tlv5619_u1/states_main_1_s6/I0</td>
</tr>
<tr>
<td>1.566</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">tlv5619_u1/states_main_1_s6/F</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">tlv5619_u1/states_main_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>tlv5619_u1/states_main_1_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>tlv5619_u1/states_main_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_o_led_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_o_led_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>r_o_led_s1/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">r_o_led_s1/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>n56_s2/I</td>
</tr>
<tr>
<td>1.566</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">n56_s2/O</td>
</tr>
<tr>
<td>1.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">r_o_led_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1016</td>
<td>R30C0</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>r_o_led_s1/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>r_o_led_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>v_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>v_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tlv5619_u1/r_o_dac_data_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>tlv5619_u1/r_o_dac_data_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>tlv5619_u1/r_o_dac_data_3_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/r_o_tlv5619_data_11_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/r_o_tlv5619_data_11_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/r_o_tlv5619_data_11_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_1013_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_1013_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_1013_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_885_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_885_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_885_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_629_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_629_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_629_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>101.782</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>103.032</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chirp_gen_u1/data_shift_reg_630_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>104.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>105.822</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>chirp_gen_u1/data_shift_reg_630_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>208.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_OSC_u1/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>208.854</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>chirp_gen_u1/data_shift_reg_630_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1016</td>
<td>o_clk_d</td>
<td>191.483</td>
<td>2.136</td>
</tr>
<tr>
<td>855</td>
<td>data_shift_reg_1023_9</td>
<td>198.272</td>
<td>3.952</td>
</tr>
<tr>
<td>678</td>
<td>states_main[3]</td>
<td>196.188</td>
<td>6.723</td>
</tr>
<tr>
<td>672</td>
<td>send_data_cnt[7]</td>
<td>196.050</td>
<td>5.458</td>
</tr>
<tr>
<td>671</td>
<td>n3348_18</td>
<td>191.483</td>
<td>4.716</td>
</tr>
<tr>
<td>199</td>
<td>n3225_18</td>
<td>191.483</td>
<td>6.192</td>
</tr>
<tr>
<td>188</td>
<td>n3371_14</td>
<td>199.606</td>
<td>3.826</td>
</tr>
<tr>
<td>34</td>
<td>data_shift_reg_1023_10</td>
<td>198.125</td>
<td>5.230</td>
</tr>
<tr>
<td>33</td>
<td>n3369_10</td>
<td>203.539</td>
<td>2.801</td>
</tr>
<tr>
<td>32</td>
<td>baud_rate_nco_clear</td>
<td>206.315</td>
<td>1.327</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C16</td>
<td>52.78%</td>
</tr>
<tr>
<td>R13C15</td>
<td>50.00%</td>
</tr>
<tr>
<td>R15C16</td>
<td>48.61%</td>
</tr>
<tr>
<td>R9C16</td>
<td>47.22%</td>
</tr>
<tr>
<td>R13C14</td>
<td>47.22%</td>
</tr>
<tr>
<td>R12C14</td>
<td>45.83%</td>
</tr>
<tr>
<td>R12C15</td>
<td>43.06%</td>
</tr>
<tr>
<td>R14C16</td>
<td>43.06%</td>
</tr>
<tr>
<td>R9C15</td>
<td>41.67%</td>
</tr>
<tr>
<td>R17C13</td>
<td>40.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
