Reading netlist file: "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\impl\gwsynthesis\lab_3.vg"
Parsing netlist file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\impl\gwsynthesis\lab_3.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\lab_3.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'button_result_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal 'button_operation_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\impl\pnr\lab_3.power.html" completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\impl\pnr\lab_3.pin.html" completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\impl\pnr\lab_3.rpt.html" completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\impl\pnr\lab_3.rpt.txt" completed
Generate file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\impl\pnr\lab_3.tr.html" completed
Fri Oct 20 10:11:22 2023

