# Matrix Multiplication in VHDL

Parameterizable Matrix Multiplication Design the 'Digital Design and HDL' module - ElecEng, University of York, Year 2 (Nov 2018).

Coded in Vivado.

The assignemnt was to design a parameterizable circuit that implements the matrix multiplication algorithm for signed integers.

The assignment was awarded 90 overall.
