// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] sigmoid_table2_address0;
reg    sigmoid_table2_ce0;
wire   [9:0] sigmoid_table2_q0;
wire   [9:0] sigmoid_table2_address1;
reg    sigmoid_table2_ce1;
wire   [9:0] sigmoid_table2_q1;
wire   [9:0] sigmoid_table2_address2;
reg    sigmoid_table2_ce2;
wire   [9:0] sigmoid_table2_q2;
wire   [9:0] sigmoid_table2_address3;
reg    sigmoid_table2_ce3;
wire   [9:0] sigmoid_table2_q3;
wire   [9:0] sigmoid_table2_address4;
reg    sigmoid_table2_ce4;
wire   [9:0] sigmoid_table2_q4;
wire   [9:0] sigmoid_table2_address5;
reg    sigmoid_table2_ce5;
wire   [9:0] sigmoid_table2_q5;
wire   [9:0] sigmoid_table2_address6;
reg    sigmoid_table2_ce6;
wire   [9:0] sigmoid_table2_q6;
wire   [9:0] sigmoid_table2_address7;
reg    sigmoid_table2_ce7;
wire   [9:0] sigmoid_table2_q7;
wire   [12:0] select_ln850_fu_277_p3;
reg   [12:0] select_ln850_reg_1337;
wire   [11:0] trunc_ln147_fu_285_p1;
reg   [11:0] trunc_ln147_reg_1342;
wire   [12:0] select_ln850_4_fu_349_p3;
reg   [12:0] select_ln850_4_reg_1347;
wire   [11:0] trunc_ln147_1_fu_357_p1;
reg   [11:0] trunc_ln147_1_reg_1352;
wire   [12:0] select_ln850_5_fu_421_p3;
reg   [12:0] select_ln850_5_reg_1357;
wire   [11:0] trunc_ln147_2_fu_429_p1;
reg   [11:0] trunc_ln147_2_reg_1362;
wire   [12:0] select_ln850_6_fu_493_p3;
reg   [12:0] select_ln850_6_reg_1367;
wire   [11:0] trunc_ln147_3_fu_501_p1;
reg   [11:0] trunc_ln147_3_reg_1372;
wire   [12:0] select_ln850_7_fu_565_p3;
reg   [12:0] select_ln850_7_reg_1377;
wire   [11:0] trunc_ln147_4_fu_573_p1;
reg   [11:0] trunc_ln147_4_reg_1382;
wire   [12:0] select_ln850_8_fu_637_p3;
reg   [12:0] select_ln850_8_reg_1387;
wire   [11:0] trunc_ln147_5_fu_645_p1;
reg   [11:0] trunc_ln147_5_reg_1392;
wire   [12:0] select_ln850_9_fu_709_p3;
reg   [12:0] select_ln850_9_reg_1397;
wire   [11:0] trunc_ln147_6_fu_717_p1;
reg   [11:0] trunc_ln147_6_reg_1402;
wire   [12:0] select_ln850_10_fu_781_p3;
reg   [12:0] select_ln850_10_reg_1407;
wire   [11:0] trunc_ln147_7_fu_789_p1;
reg   [11:0] trunc_ln147_7_reg_1412;
wire   [9:0] select_ln149_fu_839_p3;
reg   [9:0] select_ln149_reg_1417;
wire   [9:0] select_ln149_1_fu_893_p3;
reg   [9:0] select_ln149_1_reg_1422;
wire   [9:0] select_ln149_2_fu_947_p3;
reg   [9:0] select_ln149_2_reg_1427;
wire   [9:0] select_ln149_3_fu_1001_p3;
reg   [9:0] select_ln149_3_reg_1432;
wire   [9:0] select_ln149_4_fu_1055_p3;
reg   [9:0] select_ln149_4_reg_1437;
wire   [9:0] select_ln149_5_fu_1109_p3;
reg   [9:0] select_ln149_5_reg_1442;
wire   [9:0] select_ln149_6_fu_1163_p3;
reg   [9:0] select_ln149_6_reg_1447;
wire   [9:0] select_ln149_7_fu_1217_p3;
reg   [9:0] select_ln149_7_reg_1452;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln150_fu_1225_p1;
wire   [63:0] zext_ln150_1_fu_1229_p1;
wire   [63:0] zext_ln150_2_fu_1233_p1;
wire   [63:0] zext_ln150_3_fu_1237_p1;
wire   [63:0] zext_ln150_4_fu_1241_p1;
wire   [63:0] zext_ln150_5_fu_1245_p1;
wire   [63:0] zext_ln150_6_fu_1249_p1;
wire   [63:0] zext_ln150_7_fu_1253_p1;
wire   [11:0] tmp_fu_225_p4;
wire   [25:0] shl_ln_fu_217_p3;
wire   [3:0] trunc_ln851_fu_245_p1;
wire   [9:0] p_Result_4_fu_249_p3;
wire  signed [12:0] sext_ln850_fu_235_p1;
wire   [0:0] icmp_ln851_fu_257_p2;
wire   [12:0] add_ln700_fu_263_p2;
wire   [0:0] icmp_ln850_fu_239_p2;
wire   [12:0] select_ln851_fu_269_p3;
wire   [11:0] tmp_9_fu_297_p4;
wire   [25:0] shl_ln1118_4_fu_289_p3;
wire   [3:0] trunc_ln851_4_fu_317_p1;
wire   [9:0] p_Result_4_1_fu_321_p3;
wire  signed [12:0] sext_ln850_4_fu_307_p1;
wire   [0:0] icmp_ln851_1_fu_329_p2;
wire   [12:0] add_ln700_4_fu_335_p2;
wire   [0:0] icmp_ln850_4_fu_311_p2;
wire   [12:0] select_ln851_1_fu_341_p3;
wire   [11:0] tmp_1_fu_369_p4;
wire   [25:0] shl_ln1118_5_fu_361_p3;
wire   [3:0] trunc_ln851_5_fu_389_p1;
wire   [9:0] p_Result_4_2_fu_393_p3;
wire  signed [12:0] sext_ln850_5_fu_379_p1;
wire   [0:0] icmp_ln851_2_fu_401_p2;
wire   [12:0] add_ln700_5_fu_407_p2;
wire   [0:0] icmp_ln850_5_fu_383_p2;
wire   [12:0] select_ln851_2_fu_413_p3;
wire   [11:0] tmp_3_fu_441_p4;
wire   [25:0] shl_ln1118_6_fu_433_p3;
wire   [3:0] trunc_ln851_6_fu_461_p1;
wire   [9:0] p_Result_4_3_fu_465_p3;
wire  signed [12:0] sext_ln850_6_fu_451_p1;
wire   [0:0] icmp_ln851_3_fu_473_p2;
wire   [12:0] add_ln700_6_fu_479_p2;
wire   [0:0] icmp_ln850_6_fu_455_p2;
wire   [12:0] select_ln851_3_fu_485_p3;
wire   [11:0] tmp_5_fu_513_p4;
wire   [25:0] shl_ln1118_7_fu_505_p3;
wire   [3:0] trunc_ln851_7_fu_533_p1;
wire   [9:0] p_Result_4_4_fu_537_p3;
wire  signed [12:0] sext_ln850_7_fu_523_p1;
wire   [0:0] icmp_ln851_4_fu_545_p2;
wire   [12:0] add_ln700_7_fu_551_p2;
wire   [0:0] icmp_ln850_7_fu_527_p2;
wire   [12:0] select_ln851_4_fu_557_p3;
wire   [11:0] tmp_7_fu_585_p4;
wire   [25:0] shl_ln1118_8_fu_577_p3;
wire   [3:0] trunc_ln851_8_fu_605_p1;
wire   [9:0] p_Result_4_5_fu_609_p3;
wire  signed [12:0] sext_ln850_8_fu_595_p1;
wire   [0:0] icmp_ln851_5_fu_617_p2;
wire   [12:0] add_ln700_8_fu_623_p2;
wire   [0:0] icmp_ln850_8_fu_599_p2;
wire   [12:0] select_ln851_5_fu_629_p3;
wire   [11:0] tmp_s_fu_657_p4;
wire   [25:0] shl_ln1118_9_fu_649_p3;
wire   [3:0] trunc_ln851_9_fu_677_p1;
wire   [9:0] p_Result_4_6_fu_681_p3;
wire  signed [12:0] sext_ln850_9_fu_667_p1;
wire   [0:0] icmp_ln851_6_fu_689_p2;
wire   [12:0] add_ln700_9_fu_695_p2;
wire   [0:0] icmp_ln850_9_fu_671_p2;
wire   [12:0] select_ln851_6_fu_701_p3;
wire   [11:0] tmp_2_fu_729_p4;
wire   [25:0] shl_ln1118_s_fu_721_p3;
wire   [3:0] trunc_ln851_10_fu_749_p1;
wire   [9:0] p_Result_4_7_fu_753_p3;
wire  signed [12:0] sext_ln850_10_fu_739_p1;
wire   [0:0] icmp_ln851_7_fu_761_p2;
wire   [12:0] add_ln700_10_fu_767_p2;
wire   [0:0] icmp_ln850_10_fu_743_p2;
wire   [12:0] select_ln851_7_fu_773_p3;
wire   [12:0] add_ln147_fu_793_p2;
wire   [0:0] tmp_12_fu_803_p3;
wire   [11:0] add_ln147_8_fu_798_p2;
wire   [11:0] select_ln148_fu_811_p3;
wire   [1:0] tmp_14_fu_823_p4;
wire   [0:0] icmp_ln149_fu_833_p2;
wire   [9:0] trunc_ln148_fu_819_p1;
wire   [12:0] add_ln147_1_fu_847_p2;
wire   [0:0] tmp_15_fu_857_p3;
wire   [11:0] add_ln147_9_fu_852_p2;
wire   [11:0] select_ln148_1_fu_865_p3;
wire   [1:0] tmp_16_fu_877_p4;
wire   [0:0] icmp_ln149_1_fu_887_p2;
wire   [9:0] trunc_ln148_1_fu_873_p1;
wire   [12:0] add_ln147_2_fu_901_p2;
wire   [0:0] tmp_17_fu_911_p3;
wire   [11:0] add_ln147_10_fu_906_p2;
wire   [11:0] select_ln148_2_fu_919_p3;
wire   [1:0] tmp_18_fu_931_p4;
wire   [0:0] icmp_ln149_2_fu_941_p2;
wire   [9:0] trunc_ln148_2_fu_927_p1;
wire   [12:0] add_ln147_3_fu_955_p2;
wire   [0:0] tmp_19_fu_965_p3;
wire   [11:0] add_ln147_11_fu_960_p2;
wire   [11:0] select_ln148_3_fu_973_p3;
wire   [1:0] tmp_20_fu_985_p4;
wire   [0:0] icmp_ln149_3_fu_995_p2;
wire   [9:0] trunc_ln148_3_fu_981_p1;
wire   [12:0] add_ln147_4_fu_1009_p2;
wire   [0:0] tmp_21_fu_1019_p3;
wire   [11:0] add_ln147_12_fu_1014_p2;
wire   [11:0] select_ln148_4_fu_1027_p3;
wire   [1:0] tmp_22_fu_1039_p4;
wire   [0:0] icmp_ln149_4_fu_1049_p2;
wire   [9:0] trunc_ln148_4_fu_1035_p1;
wire   [12:0] add_ln147_5_fu_1063_p2;
wire   [0:0] tmp_23_fu_1073_p3;
wire   [11:0] add_ln147_13_fu_1068_p2;
wire   [11:0] select_ln148_5_fu_1081_p3;
wire   [1:0] tmp_24_fu_1093_p4;
wire   [0:0] icmp_ln149_5_fu_1103_p2;
wire   [9:0] trunc_ln148_5_fu_1089_p1;
wire   [12:0] add_ln147_6_fu_1117_p2;
wire   [0:0] tmp_25_fu_1127_p3;
wire   [11:0] add_ln147_14_fu_1122_p2;
wire   [11:0] select_ln148_6_fu_1135_p3;
wire   [1:0] tmp_26_fu_1147_p4;
wire   [0:0] icmp_ln149_6_fu_1157_p2;
wire   [9:0] trunc_ln148_6_fu_1143_p1;
wire   [12:0] add_ln147_7_fu_1171_p2;
wire   [0:0] tmp_27_fu_1181_p3;
wire   [11:0] add_ln147_15_fu_1176_p2;
wire   [11:0] select_ln148_7_fu_1189_p3;
wire   [1:0] tmp_28_fu_1201_p4;
wire   [0:0] icmp_ln149_7_fu_1211_p2;
wire   [9:0] trunc_ln148_7_fu_1197_p1;
wire   [15:0] zext_ln703_fu_1257_p1;
wire   [15:0] zext_ln703_1_fu_1261_p1;
wire   [15:0] zext_ln703_2_fu_1265_p1;
wire   [15:0] zext_ln703_3_fu_1269_p1;
wire   [15:0] zext_ln703_4_fu_1273_p1;
wire   [15:0] zext_ln703_5_fu_1277_p1;
wire   [15:0] zext_ln703_6_fu_1281_p1;
wire   [15:0] zext_ln703_7_fu_1285_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_sigmoid_bkb #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
sigmoid_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sigmoid_table2_address0),
    .ce0(sigmoid_table2_ce0),
    .q0(sigmoid_table2_q0),
    .address1(sigmoid_table2_address1),
    .ce1(sigmoid_table2_ce1),
    .q1(sigmoid_table2_q1),
    .address2(sigmoid_table2_address2),
    .ce2(sigmoid_table2_ce2),
    .q2(sigmoid_table2_q2),
    .address3(sigmoid_table2_address3),
    .ce3(sigmoid_table2_ce3),
    .q3(sigmoid_table2_q3),
    .address4(sigmoid_table2_address4),
    .ce4(sigmoid_table2_ce4),
    .q4(sigmoid_table2_q4),
    .address5(sigmoid_table2_address5),
    .ce5(sigmoid_table2_ce5),
    .q5(sigmoid_table2_q5),
    .address6(sigmoid_table2_address6),
    .ce6(sigmoid_table2_ce6),
    .q6(sigmoid_table2_q6),
    .address7(sigmoid_table2_address7),
    .ce7(sigmoid_table2_ce7),
    .q7(sigmoid_table2_q7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln149_1_reg_1422 <= select_ln149_1_fu_893_p3;
        select_ln149_2_reg_1427 <= select_ln149_2_fu_947_p3;
        select_ln149_3_reg_1432 <= select_ln149_3_fu_1001_p3;
        select_ln149_4_reg_1437 <= select_ln149_4_fu_1055_p3;
        select_ln149_5_reg_1442 <= select_ln149_5_fu_1109_p3;
        select_ln149_6_reg_1447 <= select_ln149_6_fu_1163_p3;
        select_ln149_7_reg_1452 <= select_ln149_7_fu_1217_p3;
        select_ln149_reg_1417 <= select_ln149_fu_839_p3;
        select_ln850_10_reg_1407 <= select_ln850_10_fu_781_p3;
        select_ln850_4_reg_1347 <= select_ln850_4_fu_349_p3;
        select_ln850_5_reg_1357 <= select_ln850_5_fu_421_p3;
        select_ln850_6_reg_1367 <= select_ln850_6_fu_493_p3;
        select_ln850_7_reg_1377 <= select_ln850_7_fu_565_p3;
        select_ln850_8_reg_1387 <= select_ln850_8_fu_637_p3;
        select_ln850_9_reg_1397 <= select_ln850_9_fu_709_p3;
        select_ln850_reg_1337 <= select_ln850_fu_277_p3;
        trunc_ln147_1_reg_1352 <= trunc_ln147_1_fu_357_p1;
        trunc_ln147_2_reg_1362 <= trunc_ln147_2_fu_429_p1;
        trunc_ln147_3_reg_1372 <= trunc_ln147_3_fu_501_p1;
        trunc_ln147_4_reg_1382 <= trunc_ln147_4_fu_573_p1;
        trunc_ln147_5_reg_1392 <= trunc_ln147_5_fu_645_p1;
        trunc_ln147_6_reg_1402 <= trunc_ln147_6_fu_717_p1;
        trunc_ln147_7_reg_1412 <= trunc_ln147_7_fu_789_p1;
        trunc_ln147_reg_1342 <= trunc_ln147_fu_285_p1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sigmoid_table2_ce0 = 1'b1;
    end else begin
        sigmoid_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sigmoid_table2_ce1 = 1'b1;
    end else begin
        sigmoid_table2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sigmoid_table2_ce2 = 1'b1;
    end else begin
        sigmoid_table2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sigmoid_table2_ce3 = 1'b1;
    end else begin
        sigmoid_table2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sigmoid_table2_ce4 = 1'b1;
    end else begin
        sigmoid_table2_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sigmoid_table2_ce5 = 1'b1;
    end else begin
        sigmoid_table2_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sigmoid_table2_ce6 = 1'b1;
    end else begin
        sigmoid_table2_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sigmoid_table2_ce7 = 1'b1;
    end else begin
        sigmoid_table2_ce7 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln147_10_fu_906_p2 = (12'd512 + trunc_ln147_2_reg_1362);

assign add_ln147_11_fu_960_p2 = (12'd512 + trunc_ln147_3_reg_1372);

assign add_ln147_12_fu_1014_p2 = (12'd512 + trunc_ln147_4_reg_1382);

assign add_ln147_13_fu_1068_p2 = (12'd512 + trunc_ln147_5_reg_1392);

assign add_ln147_14_fu_1122_p2 = (12'd512 + trunc_ln147_6_reg_1402);

assign add_ln147_15_fu_1176_p2 = (12'd512 + trunc_ln147_7_reg_1412);

assign add_ln147_1_fu_847_p2 = (13'd512 + select_ln850_4_reg_1347);

assign add_ln147_2_fu_901_p2 = (13'd512 + select_ln850_5_reg_1357);

assign add_ln147_3_fu_955_p2 = (13'd512 + select_ln850_6_reg_1367);

assign add_ln147_4_fu_1009_p2 = (13'd512 + select_ln850_7_reg_1377);

assign add_ln147_5_fu_1063_p2 = (13'd512 + select_ln850_8_reg_1387);

assign add_ln147_6_fu_1117_p2 = (13'd512 + select_ln850_9_reg_1397);

assign add_ln147_7_fu_1171_p2 = (13'd512 + select_ln850_10_reg_1407);

assign add_ln147_8_fu_798_p2 = (12'd512 + trunc_ln147_reg_1342);

assign add_ln147_9_fu_852_p2 = (12'd512 + trunc_ln147_1_reg_1352);

assign add_ln147_fu_793_p2 = (13'd512 + select_ln850_reg_1337);

assign add_ln700_10_fu_767_p2 = ($signed(13'd1) + $signed(sext_ln850_10_fu_739_p1));

assign add_ln700_4_fu_335_p2 = ($signed(13'd1) + $signed(sext_ln850_4_fu_307_p1));

assign add_ln700_5_fu_407_p2 = ($signed(13'd1) + $signed(sext_ln850_5_fu_379_p1));

assign add_ln700_6_fu_479_p2 = ($signed(13'd1) + $signed(sext_ln850_6_fu_451_p1));

assign add_ln700_7_fu_551_p2 = ($signed(13'd1) + $signed(sext_ln850_7_fu_523_p1));

assign add_ln700_8_fu_623_p2 = ($signed(13'd1) + $signed(sext_ln850_8_fu_595_p1));

assign add_ln700_9_fu_695_p2 = ($signed(13'd1) + $signed(sext_ln850_9_fu_667_p1));

assign add_ln700_fu_263_p2 = ($signed(13'd1) + $signed(sext_ln850_fu_235_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = zext_ln703_fu_1257_p1;

assign ap_return_1 = zext_ln703_1_fu_1261_p1;

assign ap_return_2 = zext_ln703_2_fu_1265_p1;

assign ap_return_3 = zext_ln703_3_fu_1269_p1;

assign ap_return_4 = zext_ln703_4_fu_1273_p1;

assign ap_return_5 = zext_ln703_5_fu_1277_p1;

assign ap_return_6 = zext_ln703_6_fu_1281_p1;

assign ap_return_7 = zext_ln703_7_fu_1285_p1;

assign icmp_ln149_1_fu_887_p2 = ((tmp_16_fu_877_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_2_fu_941_p2 = ((tmp_18_fu_931_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_3_fu_995_p2 = ((tmp_20_fu_985_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_4_fu_1049_p2 = ((tmp_22_fu_1039_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_5_fu_1103_p2 = ((tmp_24_fu_1093_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_6_fu_1157_p2 = ((tmp_26_fu_1147_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_7_fu_1211_p2 = ((tmp_28_fu_1201_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_833_p2 = ((tmp_14_fu_823_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln850_10_fu_743_p2 = (($signed(shl_ln1118_s_fu_721_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_4_fu_311_p2 = (($signed(shl_ln1118_4_fu_289_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_5_fu_383_p2 = (($signed(shl_ln1118_5_fu_361_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_6_fu_455_p2 = (($signed(shl_ln1118_6_fu_433_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_7_fu_527_p2 = (($signed(shl_ln1118_7_fu_505_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_8_fu_599_p2 = (($signed(shl_ln1118_8_fu_577_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_9_fu_671_p2 = (($signed(shl_ln1118_9_fu_649_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln850_fu_239_p2 = (($signed(shl_ln_fu_217_p3) < $signed(26'd67108849)) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_329_p2 = ((p_Result_4_1_fu_321_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_401_p2 = ((p_Result_4_2_fu_393_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_473_p2 = ((p_Result_4_3_fu_465_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_545_p2 = ((p_Result_4_4_fu_537_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_617_p2 = ((p_Result_4_5_fu_609_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_689_p2 = ((p_Result_4_6_fu_681_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_7_fu_761_p2 = ((p_Result_4_7_fu_753_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_257_p2 = ((p_Result_4_fu_249_p3 == 10'd0) ? 1'b1 : 1'b0);

assign p_Result_4_1_fu_321_p3 = {{trunc_ln851_4_fu_317_p1}, {6'd0}};

assign p_Result_4_2_fu_393_p3 = {{trunc_ln851_5_fu_389_p1}, {6'd0}};

assign p_Result_4_3_fu_465_p3 = {{trunc_ln851_6_fu_461_p1}, {6'd0}};

assign p_Result_4_4_fu_537_p3 = {{trunc_ln851_7_fu_533_p1}, {6'd0}};

assign p_Result_4_5_fu_609_p3 = {{trunc_ln851_8_fu_605_p1}, {6'd0}};

assign p_Result_4_6_fu_681_p3 = {{trunc_ln851_9_fu_677_p1}, {6'd0}};

assign p_Result_4_7_fu_753_p3 = {{trunc_ln851_10_fu_749_p1}, {6'd0}};

assign p_Result_4_fu_249_p3 = {{trunc_ln851_fu_245_p1}, {6'd0}};

assign select_ln148_1_fu_865_p3 = ((tmp_15_fu_857_p3[0:0] === 1'b1) ? 12'd0 : add_ln147_9_fu_852_p2);

assign select_ln148_2_fu_919_p3 = ((tmp_17_fu_911_p3[0:0] === 1'b1) ? 12'd0 : add_ln147_10_fu_906_p2);

assign select_ln148_3_fu_973_p3 = ((tmp_19_fu_965_p3[0:0] === 1'b1) ? 12'd0 : add_ln147_11_fu_960_p2);

assign select_ln148_4_fu_1027_p3 = ((tmp_21_fu_1019_p3[0:0] === 1'b1) ? 12'd0 : add_ln147_12_fu_1014_p2);

assign select_ln148_5_fu_1081_p3 = ((tmp_23_fu_1073_p3[0:0] === 1'b1) ? 12'd0 : add_ln147_13_fu_1068_p2);

assign select_ln148_6_fu_1135_p3 = ((tmp_25_fu_1127_p3[0:0] === 1'b1) ? 12'd0 : add_ln147_14_fu_1122_p2);

assign select_ln148_7_fu_1189_p3 = ((tmp_27_fu_1181_p3[0:0] === 1'b1) ? 12'd0 : add_ln147_15_fu_1176_p2);

assign select_ln148_fu_811_p3 = ((tmp_12_fu_803_p3[0:0] === 1'b1) ? 12'd0 : add_ln147_8_fu_798_p2);

assign select_ln149_1_fu_893_p3 = ((icmp_ln149_1_fu_887_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln148_1_fu_873_p1);

assign select_ln149_2_fu_947_p3 = ((icmp_ln149_2_fu_941_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln148_2_fu_927_p1);

assign select_ln149_3_fu_1001_p3 = ((icmp_ln149_3_fu_995_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln148_3_fu_981_p1);

assign select_ln149_4_fu_1055_p3 = ((icmp_ln149_4_fu_1049_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln148_4_fu_1035_p1);

assign select_ln149_5_fu_1109_p3 = ((icmp_ln149_5_fu_1103_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln148_5_fu_1089_p1);

assign select_ln149_6_fu_1163_p3 = ((icmp_ln149_6_fu_1157_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln148_6_fu_1143_p1);

assign select_ln149_7_fu_1217_p3 = ((icmp_ln149_7_fu_1211_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln148_7_fu_1197_p1);

assign select_ln149_fu_839_p3 = ((icmp_ln149_fu_833_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln148_fu_819_p1);

assign select_ln850_10_fu_781_p3 = ((icmp_ln850_10_fu_743_p2[0:0] === 1'b1) ? select_ln851_7_fu_773_p3 : sext_ln850_10_fu_739_p1);

assign select_ln850_4_fu_349_p3 = ((icmp_ln850_4_fu_311_p2[0:0] === 1'b1) ? select_ln851_1_fu_341_p3 : sext_ln850_4_fu_307_p1);

assign select_ln850_5_fu_421_p3 = ((icmp_ln850_5_fu_383_p2[0:0] === 1'b1) ? select_ln851_2_fu_413_p3 : sext_ln850_5_fu_379_p1);

assign select_ln850_6_fu_493_p3 = ((icmp_ln850_6_fu_455_p2[0:0] === 1'b1) ? select_ln851_3_fu_485_p3 : sext_ln850_6_fu_451_p1);

assign select_ln850_7_fu_565_p3 = ((icmp_ln850_7_fu_527_p2[0:0] === 1'b1) ? select_ln851_4_fu_557_p3 : sext_ln850_7_fu_523_p1);

assign select_ln850_8_fu_637_p3 = ((icmp_ln850_8_fu_599_p2[0:0] === 1'b1) ? select_ln851_5_fu_629_p3 : sext_ln850_8_fu_595_p1);

assign select_ln850_9_fu_709_p3 = ((icmp_ln850_9_fu_671_p2[0:0] === 1'b1) ? select_ln851_6_fu_701_p3 : sext_ln850_9_fu_667_p1);

assign select_ln850_fu_277_p3 = ((icmp_ln850_fu_239_p2[0:0] === 1'b1) ? select_ln851_fu_269_p3 : sext_ln850_fu_235_p1);

assign select_ln851_1_fu_341_p3 = ((icmp_ln851_1_fu_329_p2[0:0] === 1'b1) ? sext_ln850_4_fu_307_p1 : add_ln700_4_fu_335_p2);

assign select_ln851_2_fu_413_p3 = ((icmp_ln851_2_fu_401_p2[0:0] === 1'b1) ? sext_ln850_5_fu_379_p1 : add_ln700_5_fu_407_p2);

assign select_ln851_3_fu_485_p3 = ((icmp_ln851_3_fu_473_p2[0:0] === 1'b1) ? sext_ln850_6_fu_451_p1 : add_ln700_6_fu_479_p2);

assign select_ln851_4_fu_557_p3 = ((icmp_ln851_4_fu_545_p2[0:0] === 1'b1) ? sext_ln850_7_fu_523_p1 : add_ln700_7_fu_551_p2);

assign select_ln851_5_fu_629_p3 = ((icmp_ln851_5_fu_617_p2[0:0] === 1'b1) ? sext_ln850_8_fu_595_p1 : add_ln700_8_fu_623_p2);

assign select_ln851_6_fu_701_p3 = ((icmp_ln851_6_fu_689_p2[0:0] === 1'b1) ? sext_ln850_9_fu_667_p1 : add_ln700_9_fu_695_p2);

assign select_ln851_7_fu_773_p3 = ((icmp_ln851_7_fu_761_p2[0:0] === 1'b1) ? sext_ln850_10_fu_739_p1 : add_ln700_10_fu_767_p2);

assign select_ln851_fu_269_p3 = ((icmp_ln851_fu_257_p2[0:0] === 1'b1) ? sext_ln850_fu_235_p1 : add_ln700_fu_263_p2);

assign sext_ln850_10_fu_739_p1 = $signed(tmp_2_fu_729_p4);

assign sext_ln850_4_fu_307_p1 = $signed(tmp_9_fu_297_p4);

assign sext_ln850_5_fu_379_p1 = $signed(tmp_1_fu_369_p4);

assign sext_ln850_6_fu_451_p1 = $signed(tmp_3_fu_441_p4);

assign sext_ln850_7_fu_523_p1 = $signed(tmp_5_fu_513_p4);

assign sext_ln850_8_fu_595_p1 = $signed(tmp_7_fu_585_p4);

assign sext_ln850_9_fu_667_p1 = $signed(tmp_s_fu_657_p4);

assign sext_ln850_fu_235_p1 = $signed(tmp_fu_225_p4);

assign shl_ln1118_4_fu_289_p3 = {{data_1_V_read}, {10'd0}};

assign shl_ln1118_5_fu_361_p3 = {{data_2_V_read}, {10'd0}};

assign shl_ln1118_6_fu_433_p3 = {{data_3_V_read}, {10'd0}};

assign shl_ln1118_7_fu_505_p3 = {{data_4_V_read}, {10'd0}};

assign shl_ln1118_8_fu_577_p3 = {{data_5_V_read}, {10'd0}};

assign shl_ln1118_9_fu_649_p3 = {{data_6_V_read}, {10'd0}};

assign shl_ln1118_s_fu_721_p3 = {{data_7_V_read}, {10'd0}};

assign shl_ln_fu_217_p3 = {{data_0_V_read}, {10'd0}};

assign sigmoid_table2_address0 = zext_ln150_fu_1225_p1;

assign sigmoid_table2_address1 = zext_ln150_1_fu_1229_p1;

assign sigmoid_table2_address2 = zext_ln150_2_fu_1233_p1;

assign sigmoid_table2_address3 = zext_ln150_3_fu_1237_p1;

assign sigmoid_table2_address4 = zext_ln150_4_fu_1241_p1;

assign sigmoid_table2_address5 = zext_ln150_5_fu_1245_p1;

assign sigmoid_table2_address6 = zext_ln150_6_fu_1249_p1;

assign sigmoid_table2_address7 = zext_ln150_7_fu_1253_p1;

assign tmp_12_fu_803_p3 = add_ln147_fu_793_p2[32'd12];

assign tmp_14_fu_823_p4 = {{select_ln148_fu_811_p3[11:10]}};

assign tmp_15_fu_857_p3 = add_ln147_1_fu_847_p2[32'd12];

assign tmp_16_fu_877_p4 = {{select_ln148_1_fu_865_p3[11:10]}};

assign tmp_17_fu_911_p3 = add_ln147_2_fu_901_p2[32'd12];

assign tmp_18_fu_931_p4 = {{select_ln148_2_fu_919_p3[11:10]}};

assign tmp_19_fu_965_p3 = add_ln147_3_fu_955_p2[32'd12];

assign tmp_1_fu_369_p4 = {{data_2_V_read[15:4]}};

assign tmp_20_fu_985_p4 = {{select_ln148_3_fu_973_p3[11:10]}};

assign tmp_21_fu_1019_p3 = add_ln147_4_fu_1009_p2[32'd12];

assign tmp_22_fu_1039_p4 = {{select_ln148_4_fu_1027_p3[11:10]}};

assign tmp_23_fu_1073_p3 = add_ln147_5_fu_1063_p2[32'd12];

assign tmp_24_fu_1093_p4 = {{select_ln148_5_fu_1081_p3[11:10]}};

assign tmp_25_fu_1127_p3 = add_ln147_6_fu_1117_p2[32'd12];

assign tmp_26_fu_1147_p4 = {{select_ln148_6_fu_1135_p3[11:10]}};

assign tmp_27_fu_1181_p3 = add_ln147_7_fu_1171_p2[32'd12];

assign tmp_28_fu_1201_p4 = {{select_ln148_7_fu_1189_p3[11:10]}};

assign tmp_2_fu_729_p4 = {{data_7_V_read[15:4]}};

assign tmp_3_fu_441_p4 = {{data_3_V_read[15:4]}};

assign tmp_5_fu_513_p4 = {{data_4_V_read[15:4]}};

assign tmp_7_fu_585_p4 = {{data_5_V_read[15:4]}};

assign tmp_9_fu_297_p4 = {{data_1_V_read[15:4]}};

assign tmp_fu_225_p4 = {{data_0_V_read[15:4]}};

assign tmp_s_fu_657_p4 = {{data_6_V_read[15:4]}};

assign trunc_ln147_1_fu_357_p1 = select_ln850_4_fu_349_p3[11:0];

assign trunc_ln147_2_fu_429_p1 = select_ln850_5_fu_421_p3[11:0];

assign trunc_ln147_3_fu_501_p1 = select_ln850_6_fu_493_p3[11:0];

assign trunc_ln147_4_fu_573_p1 = select_ln850_7_fu_565_p3[11:0];

assign trunc_ln147_5_fu_645_p1 = select_ln850_8_fu_637_p3[11:0];

assign trunc_ln147_6_fu_717_p1 = select_ln850_9_fu_709_p3[11:0];

assign trunc_ln147_7_fu_789_p1 = select_ln850_10_fu_781_p3[11:0];

assign trunc_ln147_fu_285_p1 = select_ln850_fu_277_p3[11:0];

assign trunc_ln148_1_fu_873_p1 = select_ln148_1_fu_865_p3[9:0];

assign trunc_ln148_2_fu_927_p1 = select_ln148_2_fu_919_p3[9:0];

assign trunc_ln148_3_fu_981_p1 = select_ln148_3_fu_973_p3[9:0];

assign trunc_ln148_4_fu_1035_p1 = select_ln148_4_fu_1027_p3[9:0];

assign trunc_ln148_5_fu_1089_p1 = select_ln148_5_fu_1081_p3[9:0];

assign trunc_ln148_6_fu_1143_p1 = select_ln148_6_fu_1135_p3[9:0];

assign trunc_ln148_7_fu_1197_p1 = select_ln148_7_fu_1189_p3[9:0];

assign trunc_ln148_fu_819_p1 = select_ln148_fu_811_p3[9:0];

assign trunc_ln851_10_fu_749_p1 = data_7_V_read[3:0];

assign trunc_ln851_4_fu_317_p1 = data_1_V_read[3:0];

assign trunc_ln851_5_fu_389_p1 = data_2_V_read[3:0];

assign trunc_ln851_6_fu_461_p1 = data_3_V_read[3:0];

assign trunc_ln851_7_fu_533_p1 = data_4_V_read[3:0];

assign trunc_ln851_8_fu_605_p1 = data_5_V_read[3:0];

assign trunc_ln851_9_fu_677_p1 = data_6_V_read[3:0];

assign trunc_ln851_fu_245_p1 = data_0_V_read[3:0];

assign zext_ln150_1_fu_1229_p1 = select_ln149_1_reg_1422;

assign zext_ln150_2_fu_1233_p1 = select_ln149_2_reg_1427;

assign zext_ln150_3_fu_1237_p1 = select_ln149_3_reg_1432;

assign zext_ln150_4_fu_1241_p1 = select_ln149_4_reg_1437;

assign zext_ln150_5_fu_1245_p1 = select_ln149_5_reg_1442;

assign zext_ln150_6_fu_1249_p1 = select_ln149_6_reg_1447;

assign zext_ln150_7_fu_1253_p1 = select_ln149_7_reg_1452;

assign zext_ln150_fu_1225_p1 = select_ln149_reg_1417;

assign zext_ln703_1_fu_1261_p1 = sigmoid_table2_q1;

assign zext_ln703_2_fu_1265_p1 = sigmoid_table2_q2;

assign zext_ln703_3_fu_1269_p1 = sigmoid_table2_q3;

assign zext_ln703_4_fu_1273_p1 = sigmoid_table2_q4;

assign zext_ln703_5_fu_1277_p1 = sigmoid_table2_q5;

assign zext_ln703_6_fu_1281_p1 = sigmoid_table2_q6;

assign zext_ln703_7_fu_1285_p1 = sigmoid_table2_q7;

assign zext_ln703_fu_1257_p1 = sigmoid_table2_q0;

endmodule //sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s
