<!DOCTYPE html>

<html lang="en" data-content_root="../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>fpga &#8212; thesis  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../_static/classic.css?v=514cf933" />
    
    <script src="../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../_static/doctools.js?v=888ff710"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">thesis  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">fpga</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for fpga</h1><div class="highlight"><pre>
<div class="viewcode-block" id="Lut1">
<a class="viewcode-back" href="../fpga.html#fpga.Lut1">[docs]</a>
<span></span><span class="k">class</span> <span class="nc">Lut1</span><span class="p">:</span> 
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Modelo de FPGA-LUT de 1 entrada.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    name : str</span>
<span class="sd">        Nombre de la instancia LUT.</span>
<span class="sd">    </span>
<span class="sd">    init : str</span>
<span class="sd">        Valor numérico que representa la función realizada por la LUT. La relación entrada/salida se asigna de la forma:</span>
<span class="sd">        </span>
<span class="sd">        +----+-----------+</span>
<span class="sd">        | I0 |     Out   |</span>
<span class="sd">        +====+===========+</span>
<span class="sd">        | 0  |   init[0] |</span>
<span class="sd">        +----+-----------+</span>
<span class="sd">        | 1  |   init[1] |</span>
<span class="sd">        +----+-----------+</span>
<span class="sd">        </span>
<span class="sd">        donde init[i] es el i-ésimo bit del número &#39;init&#39; en representación binaria LSB (i.e., init[0] es el bit menos significativo -&quot;más a la izquierda&quot;- de init).</span>
<span class="sd">    </span>
<span class="sd">    loc : str</span>
<span class="sd">        Posición de la celda a la que pertenece la LUT en la FPGA. El formato de esta opción es un string formado por dos números enteros (coordenadas X, Y) separados por una coma.</span>
<span class="sd">    </span>
<span class="sd">    w_out : str</span>
<span class="sd">        Nombre del cable que contiene la señal de salida de la LUT.</span>
<span class="sd">    </span>
<span class="sd">    w_in : str</span>
<span class="sd">        Nombre del cable que contiene la señal de entrada a la LUT. Se trata de una string con el nombre de la entrada correspondiente al pin I0.</span>
<span class="sd">    </span>
<span class="sd">    bel : {&#39;A&#39;, &#39;B&#39;, &#39;C&#39;, &#39;D&#39;}</span>
<span class="sd">        Restricción BEL que indica qué LUT concreta es ocupada dentro de la celda.</span>
<span class="sd">    </span>
<span class="sd">    pin : str</span>
<span class="sd">        Restricción de los pines lógicos (&quot;I&quot;) a los pines físicos (&quot;A&quot;) de la LUT. El formato es el mismo que el de la restricción LOCK_PINS de XDC, i.e., un string de elementos &#39;I&lt;puerto lógico&gt;:A&lt;puerto físico&gt;&#39; separados por comas, donde el puerto lógico es &#39;I0&#39;, y los puertos físicos varían de &#39;A1&#39; a &#39;A6&#39;.</span>
<span class="sd">    &quot;&quot;&quot;</span>  
    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">init</span><span class="p">,</span> <span class="n">loc</span><span class="p">,</span> <span class="n">w_out</span><span class="p">,</span> <span class="n">w_in</span><span class="p">,</span> <span class="n">bel</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">pin</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Constructor&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Nombre de la instancia LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">init</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;función realizada por la LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">loc</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;LOC=</span><span class="se">\&quot;</span><span class="s2">SLICE_X</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">Y</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Posición de la LUT en la FPGA.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_out</span> <span class="o">=</span> <span class="n">w_out</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Señal de salida.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span> <span class="o">=</span> <span class="n">w_in</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Señal de entrada.&quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">bel</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones BEL.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;BEL=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">bel</span><span class="si">}</span><span class="s2">6LUT</span><span class="se">\&quot;</span><span class="s2">, &quot;</span>
        <span class="k">if</span> <span class="n">pin</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones de pines.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;, LOCK_PINS=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">pin</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
            
<div class="viewcode-block" id="Lut1.impl">
<a class="viewcode-back" href="../fpga.html#fpga.Lut1.impl">[docs]</a>
    <span class="k">def</span> <span class="nf">impl</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Esta función devuelve un &#39;string&#39; que contiene el código en lenguaje Verilog necesario para implementar la LUT inicializada.</span>

<span class="sd">        Returns</span>
<span class="sd">        -------</span>
<span class="sd">        str</span>
<span class="sd">            Cadena que representa el código Verilog para la implementación de la LUT inicializada, con los parámetros actuales de la instancia.</span>
<span class="sd">        &quot;&quot;&quot;</span>        
        <span class="k">return</span> <span class="sa">f</span><span class="s2">&quot;(* </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">bel</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">loc</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">pin</span><span class="si">}</span><span class="s2">, DONT_TOUCH=</span><span class="se">\&quot;</span><span class="s2">true</span><span class="se">\&quot;</span><span class="s2"> *) LUT1 #(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">init</span><span class="si">}</span><span class="s2">) </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">(.O(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_out</span><span class="si">}</span><span class="s2">), .I0(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="si">}</span><span class="s2">));&quot;</span></div>
</div>

        
        
<div class="viewcode-block" id="Lut2">
<a class="viewcode-back" href="../fpga.html#fpga.Lut2">[docs]</a>
<span class="k">class</span> <span class="nc">Lut2</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Modelo de FPGA-LUT de 2 entradas.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    name : str</span>
<span class="sd">        Nombre de la instancia LUT.</span>
<span class="sd">        </span>
<span class="sd">    init : str</span>
<span class="sd">        Valor numérico que representa la función realizada por la LUT. La relación entrada/salida se asigna de la forma:</span>
<span class="sd">        </span>
<span class="sd">        +----+----+--------+</span>
<span class="sd">        | I1 | I0 |  Out   |</span>
<span class="sd">        +====+====+========+</span>
<span class="sd">        |  0 |  0 | init[0]|</span>
<span class="sd">        +----+----+--------+</span>
<span class="sd">        |  0 |  1 | init[1]|</span>
<span class="sd">        +----+----+--------+</span>
<span class="sd">        |  1 |  0 | init[2]|</span>
<span class="sd">        +----+----+--------+</span>
<span class="sd">        |  1 |  1 | init[3]|</span>
<span class="sd">        +----+----+--------+</span>
<span class="sd">        </span>
<span class="sd">        donde init[i] es el i-ésimo bit del número &#39;init&#39; en representación binaria LSB (i.e., init[0] es el bit menos significativo -&quot;más a la izquierda&quot;- de init).</span>
<span class="sd">    </span>
<span class="sd">    loc : str</span>
<span class="sd">        Posición de la celda a la que pertenece la LUT en la FPGA. El formato de esta opción es un string formado por dos números enteros (coordenadas X, Y) separados por una coma.</span>
<span class="sd">    </span>
<span class="sd">    w_out : str</span>
<span class="sd">        Nombre del cable que contiene la señal de salida de la LUT.</span>
<span class="sd">    </span>
<span class="sd">    w_in : str</span>
<span class="sd">        Nombre del cable que contiene la señal de entrada a la LUT. Se trata de una string con el nombre de la entrada correspondiente al pin I0.</span>
<span class="sd">    </span>
<span class="sd">    bel : {&#39;A&#39;, &#39;B&#39;, &#39;C&#39;, &#39;D&#39;}</span>
<span class="sd">        Restricción BEL que indica qué LUT concreta es ocupada dentro de la celda.</span>
<span class="sd">    </span>
<span class="sd">    pin : str</span>
<span class="sd">        Restricción de los pines lógicos (&quot;I&quot;) a los pines físicos (&quot;A&quot;) de la LUT. El formato es el mismo que el de la restricción LOCK_PINS de XDC, i.e., un string de elementos &#39;I&lt;puerto lógico&gt;:A&lt;puerto físico&gt;&#39; separados por comas, donde el puerto lógico es &#39;I0&#39;, y los puertos físicos varían de &#39;A1&#39; a &#39;A6&#39;.        </span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">init</span><span class="p">,</span> <span class="n">loc</span><span class="p">,</span> <span class="n">w_out</span><span class="p">,</span> <span class="n">w_in</span><span class="p">,</span> <span class="n">bel</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">pin</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Constructor&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Nombre de la instancia LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">init</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;función realizada por la LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">loc</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;LOC=</span><span class="se">\&quot;</span><span class="s2">SLICE_X</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">Y</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Posición de la LUT en la FPGA.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_out</span> <span class="o">=</span> <span class="n">w_out</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Señal de salida.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span> <span class="o">=</span> <span class="n">w_in</span><span class="p">[:]</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Lista de señales de entrada.&quot;&quot;&quot;</span>
        <span class="k">while</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">)</span><span class="o">&lt;</span><span class="mi">2</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">&quot;1&#39;b0&quot;</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">bel</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones BEL.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;BEL=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">bel</span><span class="si">}</span><span class="s2">6LUT</span><span class="se">\&quot;</span><span class="s2">, &quot;</span>
        <span class="k">if</span> <span class="n">pin</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones de pines.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;, LOCK_PINS=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">pin</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
            
<div class="viewcode-block" id="Lut2.impl">
<a class="viewcode-back" href="../fpga.html#fpga.Lut2.impl">[docs]</a>
    <span class="k">def</span> <span class="nf">impl</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Esta función devuelve un &#39;string&#39; que contiene el código en lenguaje Verilog necesario para implementar la LUT inicializada.</span>

<span class="sd">        Returns</span>
<span class="sd">        -------</span>
<span class="sd">        str</span>
<span class="sd">            Cadena que representa el código Verilog para la implementación de la LUT inicializada, con los parámetros actuales de la instancia.</span>
<span class="sd">        &quot;&quot;&quot;</span> 
        <span class="k">return</span> <span class="sa">f</span><span class="s2">&quot;(* </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">bel</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">loc</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">pin</span><span class="si">}</span><span class="s2">, DONT_TOUCH=</span><span class="se">\&quot;</span><span class="s2">true</span><span class="se">\&quot;</span><span class="s2"> *) LUT2 #(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">init</span><span class="si">}</span><span class="s2">) </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">(.O(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_out</span><span class="si">}</span><span class="s2">), .I0(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I1(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">));&quot;</span>        </div>
</div>



<div class="viewcode-block" id="Lut3">
<a class="viewcode-back" href="../fpga.html#fpga.Lut3">[docs]</a>
<span class="k">class</span> <span class="nc">Lut3</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Modelo de FPGA-LUT de 3 entradas.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    name : str</span>
<span class="sd">        Nombre de la instancia LUT.</span>
<span class="sd">    </span>
<span class="sd">    init : str</span>
<span class="sd">        Valor numérico que representa la función realizada por la LUT. La relación entrada/salida se asigna de la forma:</span>
<span class="sd">        </span>
<span class="sd">        +----+----+----+--------+</span>
<span class="sd">        | I2 | I1 | I0 |  Out   |</span>
<span class="sd">        +====+====+====+========+</span>
<span class="sd">        |  0 |  0 |  0 | init[0]|</span>
<span class="sd">        +----+----+----+--------+</span>
<span class="sd">        |  0 |  0 |  1 | init[1]|</span>
<span class="sd">        +----+----+----+--------+</span>
<span class="sd">        |  0 |  1 |  0 | init[2]|</span>
<span class="sd">        +----+----+----+--------+</span>
<span class="sd">        |  . |  . |  . |   .    |</span>
<span class="sd">        +----+----+----+--------+</span>
<span class="sd">        |  1 |  1 |  1 | init[7]|</span>
<span class="sd">        +----+----+----+--------+</span>
<span class="sd">        </span>
<span class="sd">        donde init[i] es el i-ésimo bit del número &#39;init&#39; en representación binaria LSB (i.e., init[0] es el bit menos significativo -&quot;más a la izquierda&quot;- de init).</span>
<span class="sd">    </span>
<span class="sd">    loc : str</span>
<span class="sd">        Posición de la celda a la que pertenece la LUT en la FPGA. El formato de esta opción es un string formado por dos números enteros (coordenadas X, Y) separados por una coma.</span>
<span class="sd">    </span>
<span class="sd">    w_out : str</span>
<span class="sd">        Nombre del cable que contiene la señal de salida de la LUT.</span>
<span class="sd">    </span>
<span class="sd">    w_in : str</span>
<span class="sd">        Nombre del cable que contiene la señal de entrada a la LUT. Se trata de una string con el nombre de la entrada correspondiente al pin I0.</span>
<span class="sd">    </span>
<span class="sd">    bel : {&#39;A&#39;, &#39;B&#39;, &#39;C&#39;, &#39;D&#39;}</span>
<span class="sd">        Restricción BEL que indica qué LUT concreta es ocupada dentro de la celda.</span>
<span class="sd">    </span>
<span class="sd">    pin : str</span>
<span class="sd">        Restricción de los pines lógicos (&quot;I&quot;) a los pines físicos (&quot;A&quot;) de la LUT. El formato es el mismo que el de la restricción LOCK_PINS de XDC, i.e., un string de elementos &#39;I&lt;puerto lógico&gt;:A&lt;puerto físico&gt;&#39; separados por comas, donde el puerto lógico es &#39;I0&#39;, y los puertos físicos varían de &#39;A1&#39; a &#39;A6&#39;.</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">init</span><span class="p">,</span> <span class="n">loc</span><span class="p">,</span> <span class="n">w_out</span><span class="p">,</span> <span class="n">w_in</span><span class="p">,</span> <span class="n">bel</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">pin</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Constructor&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Nombre de la instancia LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">init</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;función realizada por la LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">loc</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;LOC=</span><span class="se">\&quot;</span><span class="s2">SLICE_X</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">Y</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Posición de la LUT en la FPGA.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_out</span> <span class="o">=</span> <span class="n">w_out</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Señal de salida.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span> <span class="o">=</span> <span class="n">w_in</span><span class="p">[:]</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Lista de señales de entrada.&quot;&quot;&quot;</span>
        <span class="k">while</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">)</span><span class="o">&lt;</span><span class="mi">3</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">&quot;1&#39;b0&quot;</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">bel</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones BEL.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;BEL=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">bel</span><span class="si">}</span><span class="s2">6LUT</span><span class="se">\&quot;</span><span class="s2">, &quot;</span>
        <span class="k">if</span> <span class="n">pin</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones de pines.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;, LOCK_PINS=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">pin</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
            
<div class="viewcode-block" id="Lut3.impl">
<a class="viewcode-back" href="../fpga.html#fpga.Lut3.impl">[docs]</a>
    <span class="k">def</span> <span class="nf">impl</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Esta función devuelve un &#39;string&#39; que contiene el código en lenguaje Verilog necesario para implementar la LUT inicializada.</span>

<span class="sd">        Returns</span>
<span class="sd">        -------</span>
<span class="sd">        str</span>
<span class="sd">            Cadena que representa el código Verilog para la implementación de la LUT inicializada, con los parámetros actuales de la instancia.</span>
<span class="sd">        &quot;&quot;&quot;</span> 
        <span class="k">return</span> <span class="sa">f</span><span class="s2">&quot;(* </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">bel</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">loc</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">pin</span><span class="si">}</span><span class="s2">, DONT_TOUCH=</span><span class="se">\&quot;</span><span class="s2">true</span><span class="se">\&quot;</span><span class="s2"> *) LUT3 #(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">init</span><span class="si">}</span><span class="s2">) </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">(.O(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_out</span><span class="si">}</span><span class="s2">), .I0(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I1(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I2(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="si">}</span><span class="s2">));&quot;</span></div>
</div>

        
        
<div class="viewcode-block" id="Lut4">
<a class="viewcode-back" href="../fpga.html#fpga.Lut4">[docs]</a>
<span class="k">class</span> <span class="nc">Lut4</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Modelo de FPGA-LUT de 4 entradas.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    name : str</span>
<span class="sd">        Nombre de la instancia LUT.</span>
<span class="sd">        </span>
<span class="sd">    init : str</span>
<span class="sd">        Valor numérico que representa la función realizada por la LUT. La relación entrada/salida se asigna de la forma:</span>
<span class="sd">        </span>
<span class="sd">        +----+----+----+----+--------+</span>
<span class="sd">        | I3 | I2 | I1 | I0 |  Out   |</span>
<span class="sd">        +====+====+====+====+========+</span>
<span class="sd">        |  0 |  0 |  0 |  0 | init[0]|</span>
<span class="sd">        +----+----+----+----+--------+</span>
<span class="sd">        |  0 |  0 |  0 |  1 | init[1]|</span>
<span class="sd">        +----+----+----+----+--------+</span>
<span class="sd">        |  0 |  0 |  1 |  0 | init[2]|</span>
<span class="sd">        +----+----+----+----+--------+</span>
<span class="sd">        |  . |  . |  . |  . |   .    |</span>
<span class="sd">        +----+----+----+----+--------+</span>
<span class="sd">        |  1 |  1 |  1 |  1 |init[15]|</span>
<span class="sd">        +----+----+----+----+--------+</span>
<span class="sd">        </span>
<span class="sd">        donde init[i] es el i-ésimo bit del número &#39;init&#39; en representación binaria LSB (i.e., init[0] es el bit menos significativo -&quot;más a la izquierda&quot;- de init).</span>
<span class="sd">    </span>
<span class="sd">    loc : str</span>
<span class="sd">        Posición de la celda a la que pertenece la LUT en la FPGA. El formato de esta opción es un string formado por dos números enteros (coordenadas X, Y) separados por una coma.</span>
<span class="sd">    </span>
<span class="sd">    w_out : str</span>
<span class="sd">        Nombre del cable que contiene la señal de salida de la LUT.</span>
<span class="sd">    </span>
<span class="sd">    w_in : str</span>
<span class="sd">        Nombre del cable que contiene la señal de entrada a la LUT. Se trata de una string con el nombre de la entrada correspondiente al pin I0.</span>
<span class="sd">    </span>
<span class="sd">    bel : {&#39;A&#39;, &#39;B&#39;, &#39;C&#39;, &#39;D&#39;}</span>
<span class="sd">        Restricción BEL que indica qué LUT concreta es ocupada dentro de la celda.</span>
<span class="sd">    </span>
<span class="sd">    pin : str</span>
<span class="sd">        Restricción de los pines lógicos (&quot;I&quot;) a los pines físicos (&quot;A&quot;) de la LUT. El formato es el mismo que el de la restricción LOCK_PINS de XDC, i.e., un string de elementos &#39;I&lt;puerto lógico&gt;:A&lt;puerto físico&gt;&#39; separados por comas, donde el puerto lógico es &#39;I0&#39;, y los puertos físicos varían de &#39;A1&#39; a &#39;A6&#39;.</span>
<span class="sd">    &quot;&quot;&quot;</span>    
    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">init</span><span class="p">,</span> <span class="n">loc</span><span class="p">,</span> <span class="n">w_out</span><span class="p">,</span> <span class="n">w_in</span><span class="p">,</span> <span class="n">bel</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">pin</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Constructor&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Nombre de la instancia LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">init</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;función realizada por la LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">loc</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;LOC=</span><span class="se">\&quot;</span><span class="s2">SLICE_X</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">Y</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Posición de la LUT en la FPGA.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_out</span> <span class="o">=</span> <span class="n">w_out</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Señal de salida.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span> <span class="o">=</span> <span class="n">w_in</span><span class="p">[:]</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Lista de señales de entrada.&quot;&quot;&quot;</span>
        <span class="k">while</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">)</span><span class="o">&lt;</span><span class="mi">4</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">&quot;1&#39;b0&quot;</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">bel</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones BEL.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;BEL=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">bel</span><span class="si">}</span><span class="s2">6LUT</span><span class="se">\&quot;</span><span class="s2">, &quot;</span>
        <span class="k">if</span> <span class="n">pin</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones de pines.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;, LOCK_PINS=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">pin</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
            
<div class="viewcode-block" id="Lut4.impl">
<a class="viewcode-back" href="../fpga.html#fpga.Lut4.impl">[docs]</a>
    <span class="k">def</span> <span class="nf">impl</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Esta función devuelve un &#39;string&#39; que contiene el código en lenguaje Verilog necesario para implementar la LUT inicializada.</span>

<span class="sd">        Returns</span>
<span class="sd">        -------</span>
<span class="sd">        str</span>
<span class="sd">            Cadena que representa el código Verilog para la implementación de la LUT inicializada, con los parámetros actuales de la instancia.</span>
<span class="sd">        &quot;&quot;&quot;</span> 
        <span class="k">return</span> <span class="sa">f</span><span class="s2">&quot;(* </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">bel</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">loc</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">pin</span><span class="si">}</span><span class="s2">, DONT_TOUCH=</span><span class="se">\&quot;</span><span class="s2">true</span><span class="se">\&quot;</span><span class="s2"> *) LUT4 #(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">init</span><span class="si">}</span><span class="s2">) </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">(.O(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_out</span><span class="si">}</span><span class="s2">), .I0(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I1(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I2(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I3(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="si">}</span><span class="s2">));&quot;</span>        </div>
</div>



<div class="viewcode-block" id="Lut6">
<a class="viewcode-back" href="../fpga.html#fpga.Lut6">[docs]</a>
<span class="k">class</span> <span class="nc">Lut6</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Modelo de FPGA-LUT de 6 entradas.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    name : str</span>
<span class="sd">        Nombre de la instancia LUT.</span>
<span class="sd">        </span>
<span class="sd">    init : str</span>
<span class="sd">        Valor numérico que representa la función realizada por la LUT. La relación entrada/salida se asigna de la forma:</span>
<span class="sd">        </span>
<span class="sd">        +----+----+----+----+----+----+--------+</span>
<span class="sd">        | I5 | I4 | I3 | I2 | I1 | I0 |  Out   |</span>
<span class="sd">        +====+====+====+====+====+====+========+</span>
<span class="sd">        |  0 |  0 |  0 |  0 |  0 |  0 | init[0]|</span>
<span class="sd">        +----+----+----+----+----+----+--------+</span>
<span class="sd">        |  0 |  0 |  0 |  0 |  0 |  1 | init[1]|</span>
<span class="sd">        +----+----+----+----+----+----+--------+</span>
<span class="sd">        |  0 |  0 |  0 |  0 |  1 |  0 | init[2]|</span>
<span class="sd">        +----+----+----+----+----+----+--------+</span>
<span class="sd">        |  . |  . |  . |  . |  . |  . |   .    |</span>
<span class="sd">        +----+----+----+----+----+----+--------+</span>
<span class="sd">        |  1 |  1 |  1 |  1 |  1 |  1 |init[63]|</span>
<span class="sd">        +----+----+----+----+----+----+--------+</span>
<span class="sd">        </span>
<span class="sd">        donde init[i] es el i-ésimo bit del número &#39;init&#39; en representación binaria LSB (i.e., init[0] es el bit menos significativo -&quot;más a la izquierda&quot;- de init).</span>
<span class="sd">    </span>
<span class="sd">    loc : str</span>
<span class="sd">        Posición de la celda a la que pertenece la LUT en la FPGA. El formato de esta opción es un string formado por dos números enteros (coordenadas X, Y) separados por una coma.</span>
<span class="sd">    </span>
<span class="sd">    w_out : str</span>
<span class="sd">        Nombre del cable que contiene la señal de salida de la LUT.</span>
<span class="sd">    </span>
<span class="sd">    w_in : str</span>
<span class="sd">        Nombre del cable que contiene la señal de entrada a la LUT. Se trata de una string con el nombre de la entrada correspondiente al pin I0.</span>
<span class="sd">    </span>
<span class="sd">    bel : {&#39;A&#39;, &#39;B&#39;, &#39;C&#39;, &#39;D&#39;}</span>
<span class="sd">        Restricción BEL que indica qué LUT concreta es ocupada dentro de la celda.</span>
<span class="sd">    </span>
<span class="sd">    pin : str</span>
<span class="sd">        Restricción de los pines lógicos (&quot;I&quot;) a los pines físicos (&quot;A&quot;) de la LUT. El formato es el mismo que el de la restricción LOCK_PINS de XDC, i.e., un string de elementos &#39;I&lt;puerto lógico&gt;:A&lt;puerto físico&gt;&#39; separados por comas, donde el puerto lógico es &#39;I0&#39;, y los puertos físicos varían de &#39;A1&#39; a &#39;A6&#39;.</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">init</span><span class="p">,</span> <span class="n">loc</span><span class="p">,</span> <span class="n">w_out</span><span class="p">,</span> <span class="n">w_in</span><span class="p">,</span> <span class="n">bel</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">,</span> <span class="n">pin</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Constructor&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Nombre de la instancia LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">init</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;función realizada por la LUT.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">loc</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;LOC=</span><span class="se">\&quot;</span><span class="s2">SLICE_X</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">Y</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Posición de la LUT en la FPGA.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_out</span> <span class="o">=</span> <span class="n">w_out</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Señal de salida.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span> <span class="o">=</span> <span class="n">w_in</span><span class="p">[:]</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Lista de señales de entrada.&quot;&quot;&quot;</span>
        <span class="k">while</span> <span class="nb">len</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">)</span><span class="o">&lt;</span><span class="mi">6</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="s2">&quot;1&#39;b0&quot;</span><span class="p">)</span>
        <span class="k">if</span> <span class="n">bel</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones BEL.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;BEL=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">bel</span><span class="si">}</span><span class="s2">6LUT</span><span class="se">\&quot;</span><span class="s2">, &quot;</span>
        <span class="k">if</span> <span class="n">pin</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones de pines.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">pin</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;, LOCK_PINS=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">pin</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
            
<div class="viewcode-block" id="Lut6.impl">
<a class="viewcode-back" href="../fpga.html#fpga.Lut6.impl">[docs]</a>
    <span class="k">def</span> <span class="nf">impl</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Esta función devuelve un &#39;string&#39; que contiene el código en lenguaje Verilog necesario para implementar la LUT inicializada.</span>

<span class="sd">        Returns</span>
<span class="sd">        -------</span>
<span class="sd">        str</span>
<span class="sd">            Cadena que representa el código Verilog para la implementación de la LUT inicializada, con los parámetros actuales de la instancia.</span>
<span class="sd">        &quot;&quot;&quot;</span> 
        <span class="k">return</span> <span class="sa">f</span><span class="s2">&quot;(* </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">bel</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">loc</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">pin</span><span class="si">}</span><span class="s2">, DONT_TOUCH=</span><span class="se">\&quot;</span><span class="s2">true</span><span class="se">\&quot;</span><span class="s2"> *) LUT6 #(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">init</span><span class="si">}</span><span class="s2">) </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">(.O(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_out</span><span class="si">}</span><span class="s2">), .I0(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I1(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I2(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I3(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I4(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="si">}</span><span class="s2">), .I5(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="si">}</span><span class="s2">));&quot;</span></div>
</div>

        
        
<div class="viewcode-block" id="FlipFlop">
<a class="viewcode-back" href="../fpga.html#fpga.FlipFlop">[docs]</a>
<span class="k">class</span> <span class="nc">FlipFlop</span><span class="p">:</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Modelo de FPGA-FF.</span>

<span class="sd">    Parameters</span>
<span class="sd">    ----------</span>
<span class="sd">    name : str</span>
<span class="sd">        Nombre de la instancia FF.</span>
<span class="sd">    </span>
<span class="sd">    loc : str</span>
<span class="sd">        Posición de la celda a la que pertenece el FF en la FPGA. El formato de esta opción es un string formado por dos números enteros (coordenadas X, Y) separados por una coma.</span>
<span class="sd">    </span>
<span class="sd">    w_out : str</span>
<span class="sd">        Nombre del cable que contiene la señal de salida del FF.</span>
<span class="sd">    </span>
<span class="sd">    w_clock : str</span>
<span class="sd">        Nombre del cable que lleva la señal de reloj al FF.</span>
<span class="sd">    </span>
<span class="sd">    w_in : str</span>
<span class="sd">        Nombre del cable que contiene la señal de entrada al FF.</span>
<span class="sd">    </span>
<span class="sd">    bel : {&#39;A&#39;, &#39;B&#39;, &#39;C&#39;, &#39;D&#39;}</span>
<span class="sd">        Restrición BEL que indica qué FF concreto es ocupado dentro de la celda.</span>
<span class="sd">    </span>
<span class="sd">    pin : str</span>
<span class="sd">        Restricción de los pines lógicos (&quot;I&quot;) a los pines físicos (&quot;A&quot;) de la LUT. El formato es el mismo que el de la restricción LOCK_PINS de XDC, i.e., un string de elementos &#39;I&lt;puerto lógico&gt;:A&lt;puerto físico&gt;&#39; separados por comas, donde el puerto lógico es &#39;I0&#39;, y los puertos físicos varían de &#39;A1&#39; a &#39;A6&#39;.</span>
<span class="sd">    &quot;&quot;&quot;</span>    
    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">name</span><span class="p">,</span> <span class="n">loc</span><span class="p">,</span> <span class="n">w_out</span><span class="p">,</span> <span class="n">w_clock</span><span class="p">,</span> <span class="n">w_in</span><span class="p">,</span> <span class="n">bel</span><span class="o">=</span><span class="s1">&#39;&#39;</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Constructor&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Nombre de la instancia FF.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">loc</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;LOC=</span><span class="se">\&quot;</span><span class="s2">SLICE_X</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">0</span><span class="p">]</span><span class="si">}</span><span class="s2">Y</span><span class="si">{</span><span class="n">loc</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s1">&#39; &#39;</span><span class="p">,</span><span class="s1">&#39;&#39;</span><span class="p">)</span><span class="o">.</span><span class="n">split</span><span class="p">(</span><span class="s1">&#39;,&#39;</span><span class="p">)[</span><span class="mi">1</span><span class="p">]</span><span class="si">}</span><span class="se">\&quot;</span><span class="s2">&quot;</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Posición del FF en la FPGA.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_out</span> <span class="o">=</span> <span class="n">w_out</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Señal de salida.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_clock</span> <span class="o">=</span> <span class="n">w_clock</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Señal de reloj.&quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">w_in</span> <span class="o">=</span> <span class="n">w_in</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;Señal de entrada.&quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="n">bel</span><span class="o">==</span><span class="s1">&#39;&#39;</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="s1">&#39;&#39;</span>
<span class="w">            </span><span class="sd">&quot;&quot;&quot;Restricciones BEL.&quot;&quot;&quot;</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">bel</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;BEL=</span><span class="se">\&quot;</span><span class="si">{</span><span class="n">bel</span><span class="si">}</span><span class="s2">FF</span><span class="se">\&quot;</span><span class="s2">, &quot;</span>
            
<div class="viewcode-block" id="FlipFlop.impl">
<a class="viewcode-back" href="../fpga.html#fpga.FlipFlop.impl">[docs]</a>
    <span class="k">def</span> <span class="nf">impl</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
<span class="w">        </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        Esta función devuelve un &#39;string&#39; que contiene el código en lenguaje Verilog necesario para implementar el FF inicializada.</span>

<span class="sd">        Returns</span>
<span class="sd">        -------</span>
<span class="sd">        str</span>
<span class="sd">            Cadena que representa el código Verilog para la implementación del FF inicializado, con los parámetros actuales de la instancia.</span>
<span class="sd">        &quot;&quot;&quot;</span> 
        <span class="k">return</span> <span class="sa">f</span><span class="s2">&quot;(* </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">bel</span><span class="si">}{</span><span class="bp">self</span><span class="o">.</span><span class="n">loc</span><span class="si">}</span><span class="s2">, DONT_TOUCH=</span><span class="se">\&quot;</span><span class="s2">true</span><span class="se">\&quot;</span><span class="s2"> *) FDCE </span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">(.Q(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_out</span><span class="si">}</span><span class="s2">), .C(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_clock</span><span class="si">}</span><span class="s2">), .CE(1&#39;b1), .CLR(1&#39;b0), .D(</span><span class="si">{</span><span class="bp">self</span><span class="o">.</span><span class="n">w_in</span><span class="si">}</span><span class="s2">));&quot;</span></div>
</div>

</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">thesis  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">fpga</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
    &#169; Copyright 2024, gds.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 7.2.6.
    </div>
  </body>
</html>