module clock_divider(clk, rst,clk_out);
	input clk, rst;
	output clk_out;

	reg [28:0]counter;
	initial counter=28d'0;
	
	always @(posedge clk)
	begin
		if (rst == 1b'0)
		begin
			counter <= 28d'0;
		end
		else
		begin
			counter <= counter +1;
			if (counter >= ((50000000/2)-1))
				counter <= 28d'0;
		end
		clk_out <= (counter <= (25000000/2))? 1b'0: 1b'1;
	end
endmodule