#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Aug 18 2015 10:30:14

#File Generated:     Nov 10 2015 20:04:31

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\bin/sjplacer.exe --proj-name Plant_control2_0 --netlist-vh2 Plant_control2_0_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2a.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/psoc4a/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/psoc4a/irqconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/psoc4/psoc4a/dsiconn.cydata --pins-file pins_44-TQFP.xml --lib-file Plant_control2_0_p.lib --sdc-file Plant_control2_0.sdc --io-pcf Plant_control2_0.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Aug 18 2015	10:29:37

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Plant_control2_0_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2a.ark
Package                   - 
Defparam file             - 
SDC file                  - Plant_control2_0.sdc
Output directory          - .
Timing library            - Plant_control2_0_p.lib
IO Placement file         - Plant_control2_0.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Plant_control2_0_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\dev/arch/p4_udb2x2a.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	9
    Number of Sequential MCs    	:	17
    Number of DPs               	:	3
    Number of Controls          	:	1
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	1

Device Utilization Summary after Packing
    Macrocells                  :	26/32
    UDBS                        :	4/4
    IOs                         :	12/36


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:  16.0 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: Clock_1              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyHFCLK              | Frequency:  44.8 MHz | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_IntClock        | Frequency:  44.8 MHz | Target:   1.8 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:  16.0 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: Clock_1              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyHFCLK              | Frequency:   2.4 MHz | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_IntClock        | Frequency:   2.4 MHz | Target:   1.8 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	9
    Number of Sequential MCs    	:	17
    Number of DPs               	:	3
    Number of Controls          	:	1
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	1
    Number of IOs       	:	12

Device Utilization Summary
    Macrocells                  :	26/32
    IOs                         :	12/36



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:  16.0 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: Clock_1              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyHFCLK              | Frequency:   2.4 MHz | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_IntClock        | Frequency:   2.4 MHz | Target:   1.8 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:  16.0 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: Clock_1              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyHFCLK              | Frequency:   2.4 MHz | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_IntClock        | Frequency:   2.4 MHz | Target:   1.8 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:  16.0 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: Clock_1              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyHFCLK              | Frequency:   2.4 MHz | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_IntClock        | Frequency:   2.4 MHz | Target:   1.8 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	9
    Number of Sequential MCs    	:	17
    Number of DPs               	:	3
    Number of Controls          	:	1
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	1
    Number of IOs       	:	12

Device Utilization Summary
    Macrocells                  :	26/32
    IOs                         :	12/36



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 10
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:  16.0 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:  16.0 MHz
Clock: Clock_1              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyHFCLK              | Frequency:   2.5 MHz | Target:  48.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  48.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:  48.0 MHz
Clock: UART_IntClock        | Frequency:   2.5 MHz | Target:   1.8 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.6 sec.

