
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/prormrxcn/OpenLane/designs/fifo/src/fifo.v
Parsing SystemVerilog input from `/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v' to AST representation.
Generating RTLIL representation for module `\fifo'.
Warning: Replacing memory \fifo with list of registers. See /home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/tmp/synthesis/hierarchy.dot'.
Dumping module fifo to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \fifo

3.2. Analyzing design hierarchy..
Top module:  \fifo
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \fifo

5.2. Analyzing design hierarchy..
Top module:  \fifo
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 3 dead cases from process $proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16 in module fifo.
Marked 15 switch rules as full_case in process $proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16 in module fifo.
Removed a total of 3 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 12 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).

10. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~16 debug messages>

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
     1/75: $0\tail[4:0] [4]
     2/75: $0\tail[4:0] [3:0]
     3/75: $0\head[4:0] [3:0]
     4/75: $5$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_DATA[7:0]$89
     5/75: $5$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_ADDR[3:0]$88
     6/75: $4$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_DATA[7:0]$86
     7/75: $4$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_ADDR[3:0]$85
     8/75: $4$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_ADDR[3:0]$82
     9/75: $4$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_DATA[7:0]$83
    10/75: $3$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_DATA[7:0]$78
    11/75: $3$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_ADDR[3:0]$77
    12/75: $3$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_DATA[7:0]$80
    13/75: $3$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_ADDR[3:0]$79
    14/75: $5$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_DATA[7:0]$74
    15/75: $5$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_DATA[7:0]$72
    16/75: $4$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_DATA[7:0]$67
    17/75: $4$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_ADDR[3:0]$66
    18/75: $4$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_DATA[7:0]$71
    19/75: $4$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_ADDR[3:0]$70
    20/75: $4$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_DATA[7:0]$69
    21/75: $4$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_ADDR[3:0]$68
    22/75: $4$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_ADDR[3:0]$63
    23/75: $4$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_DATA[7:0]$64
    24/75: $3$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_DATA[7:0]$55
    25/75: $3$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_ADDR[3:0]$54
    26/75: $3$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_DATA[7:0]$61
    27/75: $3$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_ADDR[3:0]$60
    28/75: $3$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_DATA[7:0]$59
    29/75: $3$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_ADDR[3:0]$58
    30/75: $3$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_DATA[7:0]$57
    31/75: $3$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_ADDR[3:0]$56
    32/75: $2$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_DATA[7:0]$49
    33/75: $2$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_ADDR[3:0]$48
    34/75: $2$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_DATA[7:0]$47
    35/75: $2$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_ADDR[3:0]$46
    36/75: $2$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_DATA[7:0]$45
    37/75: $2$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_ADDR[3:0]$44
    38/75: $2$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_DATA[7:0]$43
    39/75: $2$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_ADDR[3:0]$42
    40/75: $2$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_DATA[7:0]$53
    41/75: $2$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_ADDR[3:0]$52
    42/75: $2$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_DATA[7:0]$51
    43/75: $2$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_ADDR[3:0]$50
    44/75: $1$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_DATA[7:0]$40
    45/75: $1$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_ADDR[3:0]$39
    46/75: $1$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_DATA[7:0]$38
    47/75: $1$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_ADDR[3:0]$37
    48/75: $1$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_DATA[7:0]$36
    49/75: $1$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_ADDR[3:0]$35
    50/75: $1$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_DATA[7:0]$34
    51/75: $1$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_ADDR[3:0]$33
    52/75: $1$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_DATA[7:0]$32
    53/75: $1$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_ADDR[3:0]$31
    54/75: $1$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_DATA[7:0]$30
    55/75: $1$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_ADDR[3:0]$29
    56/75: $0\error[0:0]
    57/75: $0\fifo[15][7:0]
    58/75: $0\fifo[14][7:0]
    59/75: $0\fifo[13][7:0]
    60/75: $0\fifo[12][7:0]
    61/75: $0\fifo[11][7:0]
    62/75: $0\fifo[10][7:0]
    63/75: $0\fifo[9][7:0]
    64/75: $0\fifo[8][7:0]
    65/75: $0\fifo[7][7:0]
    66/75: $0\fifo[6][7:0]
    67/75: $0\fifo[5][7:0]
    68/75: $0\fifo[4][7:0]
    69/75: $0\fifo[3][7:0]
    70/75: $0\fifo[2][7:0]
    71/75: $0\fifo[1][7:0]
    72/75: $0\fifo[0][7:0]
    73/75: $0\head[4:0] [4]
    74/75: $6$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_DATA[7:0]$90
    75/75: $0\data_out[7:0]

13. Executing PROC_DLATCH pass (convert process syncs to latches).

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fifo.\data_out' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1276' with positive edge clock and positive level reset.
Creating register for signal `\fifo.\error' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1277' with positive edge clock and positive level reset.
Creating register for signal `\fifo.\head' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1278' with positive edge clock and positive level reset.
Creating register for signal `\fifo.\tail' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1279' with positive edge clock and positive level reset.
Creating register for signal `\fifo.\fifo[0]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\fifo.\fifo[1]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\fifo.\fifo[2]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\fifo.\fifo[3]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\fifo.\fifo[4]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\fifo.\fifo[5]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\fifo.\fifo[6]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\fifo.\fifo[7]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\fifo.\fifo[8]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\fifo.\fifo[9]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\fifo.\fifo[10]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\fifo.\fifo[11]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\fifo.\fifo[12]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\fifo.\fifo[13]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\fifo.\fifo[14]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\fifo.\fifo[15]' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\fifo.$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_ADDR' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1328' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:65$1_DATA' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1329' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_ADDR' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1330' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_DATA' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1331' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_ADDR' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1332' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:77$3_DATA' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1333' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_ADDR' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1334' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:78$4_DATA' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1335' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_ADDR' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1336' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_wr$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:86$5_DATA' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1337' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_ADDR' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1338' with positive edge clock and positive level reset.
Creating register for signal `\fifo.$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:96$6_DATA' using process `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
  created $adff cell `$procdff$1339' with positive edge clock and positive level reset.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 16 empty switches in `\fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
Removing empty process `fifo.$proc$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:47$16'.
Cleaned up 16 empty switches.

17. Executing CHECK pass (checking for obvious problems).
Checking module fifo...
Found and reported 0 problems.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~54 debug messages>

19. Executing FLATTEN pass (flatten design).

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 100 unused cells and 415 unused wires.
<suppressed ~102 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~210 debug messages>
Removed a total of 70 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1248.
    dead port 2/2 on $mux $procmux$1250.
    dead port 1/2 on $mux $procmux$1253.
    dead port 1/2 on $mux $procmux$1256.
    dead port 1/2 on $mux $procmux$255.
    dead port 1/2 on $mux $procmux$258.
    dead port 2/2 on $mux $procmux$260.
    dead port 2/2 on $mux $procmux$281.
    dead port 1/2 on $mux $procmux$284.
    dead port 2/2 on $mux $procmux$286.
Removed 10 multiplexer ports.
<suppressed ~22 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
  Optimizing cells in module \fifo.
Performed a total of 2 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 155 unused wires.
<suppressed ~1 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~19 debug messages>

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

22.13. Executing OPT_DFF pass (perform DFF optimizations).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

22.16. Rerunning OPT passes. (Maybe there is more to do..)

22.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

22.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.

22.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

22.20. Executing OPT_DFF pass (perform DFF optimizations).

22.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

22.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

22.23. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1327 ($dff) from module fifo (D = $0\fifo[15][7:0], Q = \fifo[15]).
Adding EN signal on $procdff$1324 ($dff) from module fifo (D = $0\fifo[14][7:0], Q = \fifo[14]).
Adding EN signal on $procdff$1321 ($dff) from module fifo (D = $0\fifo[13][7:0], Q = \fifo[13]).
Adding EN signal on $procdff$1318 ($dff) from module fifo (D = $0\fifo[12][7:0], Q = \fifo[12]).
Adding EN signal on $procdff$1315 ($dff) from module fifo (D = $0\fifo[11][7:0], Q = \fifo[11]).
Adding EN signal on $procdff$1312 ($dff) from module fifo (D = $0\fifo[10][7:0], Q = \fifo[10]).
Adding EN signal on $procdff$1309 ($dff) from module fifo (D = $0\fifo[9][7:0], Q = \fifo[9]).
Adding EN signal on $procdff$1306 ($dff) from module fifo (D = $0\fifo[8][7:0], Q = \fifo[8]).
Adding EN signal on $procdff$1303 ($dff) from module fifo (D = $0\fifo[7][7:0], Q = \fifo[7]).
Adding EN signal on $procdff$1300 ($dff) from module fifo (D = $0\fifo[6][7:0], Q = \fifo[6]).
Adding EN signal on $procdff$1297 ($dff) from module fifo (D = $0\fifo[5][7:0], Q = \fifo[5]).
Adding EN signal on $procdff$1294 ($dff) from module fifo (D = $0\fifo[4][7:0], Q = \fifo[4]).
Adding EN signal on $procdff$1291 ($dff) from module fifo (D = $0\fifo[3][7:0], Q = \fifo[3]).
Adding EN signal on $procdff$1288 ($dff) from module fifo (D = $0\fifo[2][7:0], Q = \fifo[2]).
Adding EN signal on $procdff$1285 ($dff) from module fifo (D = $0\fifo[1][7:0], Q = \fifo[1]).
Adding EN signal on $procdff$1282 ($dff) from module fifo (D = $0\fifo[0][7:0], Q = \fifo[0]).
Adding EN signal on $procdff$1279 ($adff) from module fifo (D = $0\tail[4:0] [3:0], Q = \tail [3:0]).
Adding EN signal on $procdff$1279 ($adff) from module fifo (D = $0\tail[4:0] [4], Q = \tail [4]).
Adding EN signal on $procdff$1278 ($adff) from module fifo (D = $0\head[4:0] [3:0], Q = \head [3:0]).
Adding EN signal on $procdff$1278 ($adff) from module fifo (D = $0\head[4:0] [4], Q = \head [4]).
Adding EN signal on $procdff$1276 ($adff) from module fifo (D = $0\data_out[7:0], Q = \data_out).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~21 debug messages>

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~147 debug messages>
Removed a total of 49 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 49 unused wires.
<suppressed ~1 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell fifo.$add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:66$65 ($add).
Removed top 27 bits (of 32) from port Y of cell fifo.$add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:66$65 ($add).
Removed top 31 bits (of 32) from port B of cell fifo.$add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:73$73 ($add).
Removed top 27 bits (of 32) from port Y of cell fifo.$add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:73$73 ($add).
Removed top 1 bits (of 2) from port B of cell fifo.$auto$opt_dff.cc:195:make_patterns_logic$1456 ($ne).
Removed top 2 bits (of 3) from port B of cell fifo.$auto$opt_dff.cc:195:make_patterns_logic$1463 ($ne).
Removed top 1 bits (of 4) from port B of cell fifo.$procmux$752_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fifo.$procmux$801_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fifo.$procmux$853_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fifo.$procmux$908_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell fifo.$procmux$1004_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell fifo.$procmux$1027_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell fifo.$procmux$1091_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fifo.$procmux$1240_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fifo.$procmux$1241_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fifo.$procmux$1242_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell fifo.$procmux$1243_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell fifo.$procmux$1244_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell fifo.$procmux$1245_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell fifo.$procmux$1246_CMP0 ($eq).
Removed top 27 bits (of 32) from wire fifo.$add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:66$65_Y.

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fifo:
  creating $macc model for $add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:66$65 ($add).
  creating $macc model for $add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:73$73 ($add).
  creating $alu model for $macc $add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:73$73.
  creating $alu model for $macc $add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:66$65.
  creating $alu cell for $add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:66$65: $auto$alumacc.cc:485:replace_alu$1480
  creating $alu cell for $add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:73$73: $auto$alumacc.cc:485:replace_alu$1483
  created 2 $alu and 0 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

30.9. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~50 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1469 ($adffe) from module fifo (D = $0\head[4:0] [4], Q = \head [4]).
Adding EN signal on $auto$ff.cc:266:slice$1459 ($adffe) from module fifo (D = $0\tail[4:0] [4], Q = \tail [4]).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 1 unused cells and 48 unused wires.
<suppressed ~2 debug messages>

33.5. Rerunning OPT passes. (Removed registers in this run.)

33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~2 debug messages>

33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1472 ($adffe) from module fifo (D = $5$mem2reg_rd$\fifo$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:72$2_DATA[7:0]$72, Q = \data_out).
Adding EN signal on $auto$ff.cc:266:slice$1466 ($adffe) from module fifo (D = $add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:66$65_Y [3:0], Q = \head [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$1452 ($adffe) from module fifo (D = $add$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:73$73_Y [3:0], Q = \tail [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$1445 ($dffe) from module fifo (D = \data_in, Q = \fifo[0]).
Adding EN signal on $auto$ff.cc:266:slice$1438 ($dffe) from module fifo (D = \data_in, Q = \fifo[1]).
Adding EN signal on $auto$ff.cc:266:slice$1431 ($dffe) from module fifo (D = \data_in, Q = \fifo[2]).
Adding EN signal on $auto$ff.cc:266:slice$1424 ($dffe) from module fifo (D = \data_in, Q = \fifo[3]).
Adding EN signal on $auto$ff.cc:266:slice$1417 ($dffe) from module fifo (D = \data_in, Q = \fifo[4]).
Adding EN signal on $auto$ff.cc:266:slice$1410 ($dffe) from module fifo (D = \data_in, Q = \fifo[5]).
Adding EN signal on $auto$ff.cc:266:slice$1403 ($dffe) from module fifo (D = \data_in, Q = \fifo[6]).
Adding EN signal on $auto$ff.cc:266:slice$1396 ($dffe) from module fifo (D = \data_in, Q = \fifo[7]).
Adding EN signal on $auto$ff.cc:266:slice$1389 ($dffe) from module fifo (D = \data_in, Q = \fifo[8]).
Adding EN signal on $auto$ff.cc:266:slice$1382 ($dffe) from module fifo (D = \data_in, Q = \fifo[9]).
Adding EN signal on $auto$ff.cc:266:slice$1375 ($dffe) from module fifo (D = \data_in, Q = \fifo[10]).
Adding EN signal on $auto$ff.cc:266:slice$1368 ($dffe) from module fifo (D = \data_in, Q = \fifo[11]).
Adding EN signal on $auto$ff.cc:266:slice$1361 ($dffe) from module fifo (D = \data_in, Q = \fifo[12]).
Adding EN signal on $auto$ff.cc:266:slice$1354 ($dffe) from module fifo (D = \data_in, Q = \fifo[13]).
Adding EN signal on $auto$ff.cc:266:slice$1347 ($dffe) from module fifo (D = \data_in, Q = \fifo[14]).
Adding EN signal on $auto$ff.cc:266:slice$1340 ($dffe) from module fifo (D = \data_in, Q = \fifo[15]).

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 35 unused cells and 35 unused wires.
<suppressed ~36 debug messages>

33.10. Rerunning OPT passes. (Removed registers in this run.)

33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

33.15. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1590: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $eq$/home/prormrxcn/OpenLane/designs/fifo/src/fifo.v:105$92_Y }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1580: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$521_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1575: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$552_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1570: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$586_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1565: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$623_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1560: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$663_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1555: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$706_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1550: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$752_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1545: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$801_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1540: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$853_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1535: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$908_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1530: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$1004_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1525: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$1027_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1520: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $procmux$1091_CMP $auto$opt_dff.cc:194:make_patterns_logic$1341 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1515: { $auto$rtlil.cc:2399:Not$1344 $procmux$1158_CMP $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1500: { $auto$rtlil.cc:2399:Not$1498 $auto$opt_dff.cc:194:make_patterns_logic$1455 $auto$opt_dff.cc:194:make_patterns_logic$1453 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1495: { $auto$opt_dff.cc:194:make_patterns_logic$1492 $auto$opt_dff.cc:194:make_patterns_logic$1462 $auto$opt_dff.cc:194:make_patterns_logic$1460 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1585: { $auto$rtlil.cc:2399:Not$1344 $auto$rtlil.cc:2399:Not$1503 $auto$opt_dff.cc:194:make_patterns_logic$1341 $procmux$493_CMP }
  Optimizing cells in module \fifo.
Performed a total of 18 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

35.6. Executing OPT_SHARE pass.

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

35.10. Rerunning OPT passes. (Maybe there is more to do..)

35.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

35.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.

35.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

35.14. Executing OPT_SHARE pass.

35.15. Executing OPT_DFF pass (perform DFF optimizations).

35.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

35.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

35.18. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$75a16668b548c3bac59647e2f0c7dad55b2b94b9\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
No more expansions possible.
<suppressed ~382 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.
<suppressed ~183 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~426 debug messages>
Removed a total of 142 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 2 unused cells and 305 unused wires.
<suppressed ~3 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\fifo' to `<abc-temp-dir>/input.blif'..
Extracted 429 gates and 570 wires to a netlist network with 141 inputs and 41 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:                OR cells:      167
ABC RESULTS:               MUX cells:       10
ABC RESULTS:              NAND cells:       12
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:            ANDNOT cells:      154
ABC RESULTS:               XOR cells:        8
ABC RESULTS:        internal signals:      388
ABC RESULTS:           input signals:      141
ABC RESULTS:          output signals:       41
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 327 unused wires.
<suppressed ~1 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \fifo

40.2. Analyzing design hierarchy..
Top module:  \fifo
Removed 0 unused modules.

41. Printing statistics.

=== fifo ===

   Number of wires:                392
   Number of wire bits:            557
   Number of public wires:          27
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                525
     $_ANDNOT_                     154
     $_AND_                          5
     $_DFFE_PP0P_                   18
     $_DFFE_PP_                    128
     $_DFF_PP0_                      1
     $_MUX_                         10
     $_NAND_                        12
     $_NOR_                          6
     $_NOT_                          2
     $_ORNOT_                       12
     $_OR_                         166
     $_XNOR_                         3
     $_XOR_                          8

42. Executing CHECK pass (checking for obvious problems).
Checking module fifo...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/tmp/synthesis/post_techmap.dot'.
Dumping module fifo to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fifo.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fifo'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..

47. Printing statistics.

=== fifo ===

   Number of wires:                392
   Number of wire bits:            557
   Number of public wires:          27
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                525
     $_ANDNOT_                     154
     $_AND_                          5
     $_DFFE_PP0P_                   18
     $_DFFE_PP_                    128
     $_DFF_PP0_                      1
     $_MUX_                         10
     $_NAND_                        12
     $_NOR_                          6
     $_NOT_                          2
     $_ORNOT_                       12
     $_OR_                         166
     $_XNOR_                         3
     $_XOR_                          8

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/prormrxcn/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/prormrxcn/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/prormrxcn/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/prormrxcn/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\fifo':
  mapped 19 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 128 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

53. Printing statistics.

=== fifo ===

   Number of wires:                557
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                690
     $_ANDNOT_                     154
     $_AND_                          5
     $_MUX_                        156
     $_NAND_                        12
     $_NOR_                          6
     $_NOT_                         21
     $_ORNOT_                       12
     $_OR_                         166
     $_XNOR_                         3
     $_XOR_                          8
     sky130_fd_sc_hd__dfrtp_2       19
     sky130_fd_sc_hd__dfxtp_2      128

[INFO]: USING STRATEGY AREA 0

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\fifo' to `/tmp/yosys-abc-B5oGiZ/input.blif'..
Extracted 543 gates and 700 wires to a netlist network with 157 inputs and 168 outputs.

54.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-B5oGiZ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-B5oGiZ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-B5oGiZ/input.blif 
ABC: + read_lib -w /home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    9.54 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /home/prormrxcn/OpenLane/designs/fifo/runs/RUN_2025.08.17_15.52.22/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 10000 
ABC: Current delay (2072.17 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    491 ( 39.9 %)   Cap = 12.9 ff (  9.4 %)   Area =     3877.47 ( 60.1 %)   Delay =  2488.21 ps  (  8.8 %)               
ABC: Path  0 --       2 : 0    2 pi                       A =   0.00  Df =  37.9  -21.2 ps  S =  58.2 ps  Cin =  0.0 ff  Cout =  11.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     333 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 304.9 -120.8 ps  S = 308.2 ps  Cin =  2.1 ff  Cout =  25.7 ff  Cmax = 130.0 ff  G = 1162  
ABC: Path  2 --     336 : 1   10 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 669.0 -241.4 ps  S = 387.3 ps  Cin =  2.1 ff  Cout =  32.7 ff  Cmax = 130.0 ff  G = 1489  
ABC: Path  3 --     372 : 4    8 sky130_fd_sc_hd__nor4b_2 A =  15.01  Df = 995.2 -171.6 ps  S = 542.6 ps  Cin =  3.7 ff  Cout =  20.0 ff  Cmax =  65.0 ff  G =  517  
ABC: Path  4 --     373 : 4    1 sky130_fd_sc_hd__a22o_2  A =  10.01  Df =1213.1 -166.6 ps  S =  42.7 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 301.2 ff  G =   73  
ABC: Path  5 --     380 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1672.0 -358.0 ps  S =  95.8 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 310.4 ff  G =  157  
ABC: Path  6 --     394 : 4    1 sky130_fd_sc_hd__o31a_2  A =  10.01  Df =2016.8 -469.2 ps  S =  46.8 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 285.7 ff  G =   72  
ABC: Path  7 --     395 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =2269.3 -596.8 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  8 --     396 : 1    1 sky130_fd_sc_hd__buf_1   A =   3.75  Df =2488.2 -494.6 ps  S = 396.5 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi1 (\tail [2]).  End-point = po9 ($auto$rtlil.cc:2607:MuxGate$3429).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  157/  168  lat =    0  nd =   491  edge =   1172  area =3876.79  delay = 8.00  lev = 8
ABC: + write_blif /tmp/yosys-abc-B5oGiZ/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      136
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      174
ABC RESULTS:        internal signals:      375
ABC RESULTS:           input signals:      157
ABC RESULTS:          output signals:      168
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fifo..
Removed 0 unused cells and 720 unused wires.
<suppressed ~1 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).

60. Executing CHECK pass (checking for obvious problems).
Checking module fifo...
Warning: Wire fifo.\full is used but has no driver.
Warning: Wire fifo.\error is used but has no driver.
Warning: Wire fifo.\empty is used but has no driver.
Warning: Wire fifo.\data_out [7] is used but has no driver.
Warning: Wire fifo.\data_out [6] is used but has no driver.
Warning: Wire fifo.\data_out [5] is used but has no driver.
Warning: Wire fifo.\data_out [4] is used but has no driver.
Warning: Wire fifo.\data_out [3] is used but has no driver.
Warning: Wire fifo.\data_out [2] is used but has no driver.
Warning: Wire fifo.\data_out [1] is used but has no driver.
Warning: Wire fifo.\data_out [0] is used but has no driver.
Found and reported 11 problems.

61. Printing statistics.

=== fifo ===

   Number of wires:                636
   Number of wire bits:            650
   Number of public wires:         147
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                638
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2         8
     sky130_fd_sc_hd__a21oi_2        3
     sky130_fd_sc_hd__a221o_2       16
     sky130_fd_sc_hd__a22o_2        42
     sky130_fd_sc_hd__and2_2         6
     sky130_fd_sc_hd__and2b_2        2
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__and4_2        10
     sky130_fd_sc_hd__and4b_2       12
     sky130_fd_sc_hd__and4bb_2       6
     sky130_fd_sc_hd__buf_1        174
     sky130_fd_sc_hd__dfrtp_2       19
     sky130_fd_sc_hd__dfxtp_2      128
     sky130_fd_sc_hd__inv_2         22
     sky130_fd_sc_hd__mux2_2       136
     sky130_fd_sc_hd__nand2_2        1
     sky130_fd_sc_hd__nor2_2         6
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__nor4b_2        3
     sky130_fd_sc_hd__o21a_2         1
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o31a_2         8
     sky130_fd_sc_hd__or2_2          9
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or4_2          9
     sky130_fd_sc_hd__xnor2_2        6
     sky130_fd_sc_hd__xor2_2         3

   Chip area for module '\fifo': 7099.308800

62. Executing Verilog backend.
Dumping module `\fifo'.

Warnings: 12 unique messages, 12 total
End of script. Logfile hash: adcf1dd148, CPU: user 1.16s system 0.02s, MEM: 30.54 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 52% 2x abc (1 sec), 11% 24x opt_expr (0 sec), ...
