Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:30:47	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	726	12	1	false	0	0		0	
2019-04-12 15:30:51	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2146	199	1	false	0	0		0	
2019-04-12 15:30:55	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	526	9	3	false	0	0		0	
2019-04-12 15:30:59	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1822	229	0	false	0	0		0	
2019-04-12 15:31:04	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	728	9	1	false	0	0		0	
2019-04-12 15:31:08	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2110	90	1	false	0	0		0	
2019-04-12 15:31:12	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3520	145	0	false	0	0		0	
2019-04-12 15:31:16	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	678	12	1	false	0	0		0	
2019-04-12 15:31:21	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3326	271	6	false	0	0		0	
2019-04-12 15:31:25	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3254	230	6	false	0	0		0	
2019-04-12 15:31:29	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2634	56	1	false	0	0		0	
2019-04-12 15:31:33	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2680	59	1	false	0	0		0	
2019-04-12 15:31:38	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2756	132	1	false	0	0		0	
2019-04-12 15:31:42	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1716	59	0	false	0	0		0	
2019-04-12 15:31:46	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3528	136	0	false	0	0		0	
2019-04-12 15:31:51	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1462	65	0	false	0	0		0	
2019-04-12 15:31:55	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2958	134	0	false	0	0		0	
2019-04-12 15:32:00	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1814	65	0	false	0	0		0	
2019-04-12 15:32:04	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	6432	122	1	false	0	0		0	
2019-04-12 15:32:08	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1334	14	0	false	0	0		0	
2019-04-12 15:32:12	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2054	92	0	false	0	0		0	
2019-04-12 15:32:20	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	726	12	1	false	0	0		0	
2019-04-12 15:32:24	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2146	199	1	false	0	0		0	
2019-04-12 15:32:29	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	526	9	3	false	0	0		0	
2019-04-12 15:32:33	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1822	229	0	false	0	0		0	
2019-04-12 15:32:38	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	728	9	1	false	0	0		0	
2019-04-12 15:32:42	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2110	90	1	false	0	0		0	
2019-04-12 15:32:47	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3520	145	0	false	0	0		0	
2019-04-12 15:32:52	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	678	12	1	false	0	0		0	
2019-04-12 15:32:56	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3326	271	6	false	0	0		0	
2019-04-12 15:33:01	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3254	230	6	false	0	0		0	
2019-04-12 15:33:05	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2634	56	1	false	0	0		0	
2019-04-12 15:33:10	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2680	59	1	false	0	0		0	
2019-04-12 15:33:15	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2756	132	1	false	0	0		0	
2019-04-12 15:33:20	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1716	59	0	false	0	0		0	
2019-04-12 15:33:24	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3528	136	0	false	0	0		0	
2019-04-12 15:33:29	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1462	65	0	false	0	0		0	
2019-04-12 15:33:34	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2958	134	0	false	0	0		0	
2019-04-12 15:33:39	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1814	65	0	false	0	0		0	
2019-04-12 15:33:44	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	6432	122	1	false	0	0		0	
2019-04-12 15:33:48	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1334	14	0	false	0	0		0	
2019-04-12 15:33:53	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2054	92	0	false	0	0		0	
2019-04-12 15:34:01	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	716	12	1	false	0	0		0	
2019-04-12 15:34:05	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2088	199	1	false	0	0		0	
2019-04-12 15:34:10	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	526	9	3	false	0	0		0	
2019-04-12 15:34:15	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1780	229	0	false	0	0		0	
2019-04-12 15:34:19	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	736	9	1	false	0	0		0	
2019-04-12 15:34:24	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2044	90	1	false	0	0		0	
2019-04-12 15:34:29	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3450	145	0	false	0	0		0	
2019-04-12 15:34:34	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	668	12	1	false	0	0		0	
2019-04-12 15:34:39	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3276	271	6	false	0	0		0	
2019-04-12 15:34:44	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3204	230	6	false	0	0		0	
2019-04-12 15:34:48	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2626	56	1	false	0	0		0	
2019-04-12 15:34:53	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2670	59	1	false	0	0		0	
2019-04-12 15:34:58	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2694	132	1	false	0	0		0	
2019-04-12 15:35:03	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1696	59	0	false	0	0		0	
2019-04-12 15:35:08	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3454	136	0	false	0	0		0	
2019-04-12 15:35:13	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1440	65	0	false	0	0		0	
2019-04-12 15:35:18	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2894	134	0	false	0	0		0	
2019-04-12 15:35:23	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1792	65	0	false	0	0		0	
2019-04-12 15:35:28	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	6370	122	1	false	0	0		0	
2019-04-12 15:35:33	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1332	14	0	false	0	0		0	
2019-04-12 15:35:37	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1988	92	0	false	0	0		0	
2019-04-12 15:35:43	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	716	12	1	false	0	0		0	
2019-04-12 15:35:46	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2082	193	1	false	0	0		0	
2019-04-12 15:35:49	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	526	9	3	false	0	0		0	
2019-04-12 15:35:52	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1774	223	0	false	0	0		0	
2019-04-12 15:35:55	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	736	9	1	false	0	0		0	
2019-04-12 15:35:58	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2038	84	1	false	0	0		0	
2019-04-12 15:36:01	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3444	139	0	false	0	0		0	
2019-04-12 15:36:04	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	668	12	1	false	0	0		0	
2019-04-12 15:36:08	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3270	265	6	false	0	0		0	
2019-04-12 15:36:11	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3198	224	6	false	0	0		0	
2019-04-12 15:36:14	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2622	52	1	false	0	0		0	
2019-04-12 15:36:17	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2666	55	1	false	0	0		0	
2019-04-12 15:36:21	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2688	126	1	false	0	0		0	
2019-04-12 15:36:24	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1696	59	0	false	0	0		0	
2019-04-12 15:36:27	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3448	130	0	false	0	0		0	
2019-04-12 15:36:30	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1440	65	0	false	0	0		0	
2019-04-12 15:36:34	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2888	128	0	false	0	0		0	
2019-04-12 15:36:37	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1792	65	0	false	0	0		0	
2019-04-12 15:36:40	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	6370	122	1	false	0	0		0	
2019-04-12 15:36:43	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1332	14	0	false	0	0		0	
2019-04-12 15:36:46	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1982	86	0	false	0	0		0	
2019-04-12 15:36:52	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	716	12	1	false	0	0		0	
2019-04-12 15:36:55	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2066	193	1	false	0	0		0	
2019-04-12 15:36:58	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	514	9	3	false	0	0		0	
2019-04-12 15:37:01	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1734	223	0	false	0	0		0	
2019-04-12 15:37:03	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	724	9	1	false	0	0		0	
2019-04-12 15:37:06	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2022	84	1	false	0	0		0	
2019-04-12 15:37:09	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3438	139	0	false	0	0		0	
2019-04-12 15:37:12	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	668	12	1	false	0	0		0	
2019-04-12 15:37:15	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3234	265	6	false	0	0		0	
2019-04-12 15:37:18	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3162	224	6	false	0	0		0	
2019-04-12 15:37:21	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2408	52	1	false	0	0		0	
2019-04-12 15:37:23	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2452	55	1	false	0	0		0	
2019-04-12 15:37:27	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2660	126	1	false	0	0		0	
2019-04-12 15:37:30	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1696	59	0	false	0	0		0	
2019-04-12 15:37:33	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3434	130	0	false	0	0		0	
2019-04-12 15:37:36	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1426	65	0	false	0	0		0	
2019-04-12 15:37:39	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2872	128	0	false	0	0		0	
2019-04-12 15:37:42	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1792	65	0	false	0	0		0	
2019-04-12 15:37:44	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	6294	122	1	false	0	0		0	
2019-04-12 15:37:47	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1306	14	0	false	0	0		0	
2019-04-12 15:37:50	44	44.12	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304779	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=14external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1968	86	0	false	0	0		0	
