
subROV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bfbc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f28  0800c150  0800c150  0001c150  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d078  0800d078  000203cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800d078  0800d078  0001d078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d080  0800d080  000203cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d080  0800d080  0001d080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d084  0800d084  0001d084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003cc  20000000  0800d088  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ba0  200003cc  0800d454  000203cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f6c  0800d454  00020f6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000174d9  00000000  00000000  000203fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033fd  00000000  00000000  000378d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  0003acd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010f0  00000000  00000000  0003bf20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023226  00000000  00000000  0003d010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001597e  00000000  00000000  00060236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0256  00000000  00000000  00075bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00145e0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006194  00000000  00000000  00145e60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003cc 	.word	0x200003cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c134 	.word	0x0800c134

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003d0 	.word	0x200003d0
 80001cc:	0800c134 	.word	0x0800c134

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9a4 	b.w	8000f98 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff33 	bl	8000adc <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fca9 	bl	80005f8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc2a 	bl	8000504 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fca0 	bl	80005f8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff fae2 	bl	8000288 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	4604      	mov	r4, r0
 8000cdc:	468c      	mov	ip, r1
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f040 8083 	bne.w	8000dea <__udivmoddi4+0x116>
 8000ce4:	428a      	cmp	r2, r1
 8000ce6:	4617      	mov	r7, r2
 8000ce8:	d947      	bls.n	8000d7a <__udivmoddi4+0xa6>
 8000cea:	fab2 f282 	clz	r2, r2
 8000cee:	b142      	cbz	r2, 8000d02 <__udivmoddi4+0x2e>
 8000cf0:	f1c2 0020 	rsb	r0, r2, #32
 8000cf4:	fa24 f000 	lsr.w	r0, r4, r0
 8000cf8:	4091      	lsls	r1, r2
 8000cfa:	4097      	lsls	r7, r2
 8000cfc:	ea40 0c01 	orr.w	ip, r0, r1
 8000d00:	4094      	lsls	r4, r2
 8000d02:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d06:	0c23      	lsrs	r3, r4, #16
 8000d08:	fbbc f6f8 	udiv	r6, ip, r8
 8000d0c:	fa1f fe87 	uxth.w	lr, r7
 8000d10:	fb08 c116 	mls	r1, r8, r6, ip
 8000d14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d18:	fb06 f10e 	mul.w	r1, r6, lr
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x60>
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d26:	f080 8119 	bcs.w	8000f5c <__udivmoddi4+0x288>
 8000d2a:	4299      	cmp	r1, r3
 8000d2c:	f240 8116 	bls.w	8000f5c <__udivmoddi4+0x288>
 8000d30:	3e02      	subs	r6, #2
 8000d32:	443b      	add	r3, r7
 8000d34:	1a5b      	subs	r3, r3, r1
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d44:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d909      	bls.n	8000d60 <__udivmoddi4+0x8c>
 8000d4c:	193c      	adds	r4, r7, r4
 8000d4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d52:	f080 8105 	bcs.w	8000f60 <__udivmoddi4+0x28c>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f240 8102 	bls.w	8000f60 <__udivmoddi4+0x28c>
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	443c      	add	r4, r7
 8000d60:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d64:	eba4 040e 	sub.w	r4, r4, lr
 8000d68:	2600      	movs	r6, #0
 8000d6a:	b11d      	cbz	r5, 8000d74 <__udivmoddi4+0xa0>
 8000d6c:	40d4      	lsrs	r4, r2
 8000d6e:	2300      	movs	r3, #0
 8000d70:	e9c5 4300 	strd	r4, r3, [r5]
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	b902      	cbnz	r2, 8000d7e <__udivmoddi4+0xaa>
 8000d7c:	deff      	udf	#255	; 0xff
 8000d7e:	fab2 f282 	clz	r2, r2
 8000d82:	2a00      	cmp	r2, #0
 8000d84:	d150      	bne.n	8000e28 <__udivmoddi4+0x154>
 8000d86:	1bcb      	subs	r3, r1, r7
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	fa1f f887 	uxth.w	r8, r7
 8000d90:	2601      	movs	r6, #1
 8000d92:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d96:	0c21      	lsrs	r1, r4, #16
 8000d98:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d9c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da0:	fb08 f30c 	mul.w	r3, r8, ip
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d907      	bls.n	8000db8 <__udivmoddi4+0xe4>
 8000da8:	1879      	adds	r1, r7, r1
 8000daa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dae:	d202      	bcs.n	8000db6 <__udivmoddi4+0xe2>
 8000db0:	428b      	cmp	r3, r1
 8000db2:	f200 80e9 	bhi.w	8000f88 <__udivmoddi4+0x2b4>
 8000db6:	4684      	mov	ip, r0
 8000db8:	1ac9      	subs	r1, r1, r3
 8000dba:	b2a3      	uxth	r3, r4
 8000dbc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dc4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dc8:	fb08 f800 	mul.w	r8, r8, r0
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	d907      	bls.n	8000de0 <__udivmoddi4+0x10c>
 8000dd0:	193c      	adds	r4, r7, r4
 8000dd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x10a>
 8000dd8:	45a0      	cmp	r8, r4
 8000dda:	f200 80d9 	bhi.w	8000f90 <__udivmoddi4+0x2bc>
 8000dde:	4618      	mov	r0, r3
 8000de0:	eba4 0408 	sub.w	r4, r4, r8
 8000de4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000de8:	e7bf      	b.n	8000d6a <__udivmoddi4+0x96>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x12e>
 8000dee:	2d00      	cmp	r5, #0
 8000df0:	f000 80b1 	beq.w	8000f56 <__udivmoddi4+0x282>
 8000df4:	2600      	movs	r6, #0
 8000df6:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfa:	4630      	mov	r0, r6
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	fab3 f683 	clz	r6, r3
 8000e06:	2e00      	cmp	r6, #0
 8000e08:	d14a      	bne.n	8000ea0 <__udivmoddi4+0x1cc>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d302      	bcc.n	8000e14 <__udivmoddi4+0x140>
 8000e0e:	4282      	cmp	r2, r0
 8000e10:	f200 80b8 	bhi.w	8000f84 <__udivmoddi4+0x2b0>
 8000e14:	1a84      	subs	r4, r0, r2
 8000e16:	eb61 0103 	sbc.w	r1, r1, r3
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	468c      	mov	ip, r1
 8000e1e:	2d00      	cmp	r5, #0
 8000e20:	d0a8      	beq.n	8000d74 <__udivmoddi4+0xa0>
 8000e22:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e26:	e7a5      	b.n	8000d74 <__udivmoddi4+0xa0>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e30:	4097      	lsls	r7, r2
 8000e32:	fa01 f002 	lsl.w	r0, r1, r2
 8000e36:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3a:	40d9      	lsrs	r1, r3
 8000e3c:	4330      	orrs	r0, r6
 8000e3e:	0c03      	lsrs	r3, r0, #16
 8000e40:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e44:	fa1f f887 	uxth.w	r8, r7
 8000e48:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e50:	fb06 f108 	mul.w	r1, r6, r8
 8000e54:	4299      	cmp	r1, r3
 8000e56:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5a:	d909      	bls.n	8000e70 <__udivmoddi4+0x19c>
 8000e5c:	18fb      	adds	r3, r7, r3
 8000e5e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e62:	f080 808d 	bcs.w	8000f80 <__udivmoddi4+0x2ac>
 8000e66:	4299      	cmp	r1, r3
 8000e68:	f240 808a 	bls.w	8000f80 <__udivmoddi4+0x2ac>
 8000e6c:	3e02      	subs	r6, #2
 8000e6e:	443b      	add	r3, r7
 8000e70:	1a5b      	subs	r3, r3, r1
 8000e72:	b281      	uxth	r1, r0
 8000e74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e7c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e80:	fb00 f308 	mul.w	r3, r0, r8
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x1c4>
 8000e88:	1879      	adds	r1, r7, r1
 8000e8a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e8e:	d273      	bcs.n	8000f78 <__udivmoddi4+0x2a4>
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d971      	bls.n	8000f78 <__udivmoddi4+0x2a4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	4439      	add	r1, r7
 8000e98:	1acb      	subs	r3, r1, r3
 8000e9a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e9e:	e778      	b.n	8000d92 <__udivmoddi4+0xbe>
 8000ea0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ea4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ea8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000eac:	431c      	orrs	r4, r3
 8000eae:	fa20 f70c 	lsr.w	r7, r0, ip
 8000eb2:	fa01 f306 	lsl.w	r3, r1, r6
 8000eb6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eba:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	0c3b      	lsrs	r3, r7, #16
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fa1f f884 	uxth.w	r8, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ed2:	fb09 fa08 	mul.w	sl, r9, r8
 8000ed6:	458a      	cmp	sl, r1
 8000ed8:	fa02 f206 	lsl.w	r2, r2, r6
 8000edc:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x220>
 8000ee2:	1861      	adds	r1, r4, r1
 8000ee4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee8:	d248      	bcs.n	8000f7c <__udivmoddi4+0x2a8>
 8000eea:	458a      	cmp	sl, r1
 8000eec:	d946      	bls.n	8000f7c <__udivmoddi4+0x2a8>
 8000eee:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef2:	4421      	add	r1, r4
 8000ef4:	eba1 010a 	sub.w	r1, r1, sl
 8000ef8:	b2bf      	uxth	r7, r7
 8000efa:	fbb1 f0fe 	udiv	r0, r1, lr
 8000efe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f02:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f06:	fb00 f808 	mul.w	r8, r0, r8
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x24a>
 8000f0e:	19e7      	adds	r7, r4, r7
 8000f10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f14:	d22e      	bcs.n	8000f74 <__udivmoddi4+0x2a0>
 8000f16:	45b8      	cmp	r8, r7
 8000f18:	d92c      	bls.n	8000f74 <__udivmoddi4+0x2a0>
 8000f1a:	3802      	subs	r0, #2
 8000f1c:	4427      	add	r7, r4
 8000f1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f22:	eba7 0708 	sub.w	r7, r7, r8
 8000f26:	fba0 8902 	umull	r8, r9, r0, r2
 8000f2a:	454f      	cmp	r7, r9
 8000f2c:	46c6      	mov	lr, r8
 8000f2e:	4649      	mov	r1, r9
 8000f30:	d31a      	bcc.n	8000f68 <__udivmoddi4+0x294>
 8000f32:	d017      	beq.n	8000f64 <__udivmoddi4+0x290>
 8000f34:	b15d      	cbz	r5, 8000f4e <__udivmoddi4+0x27a>
 8000f36:	ebb3 020e 	subs.w	r2, r3, lr
 8000f3a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f3e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f42:	40f2      	lsrs	r2, r6
 8000f44:	ea4c 0202 	orr.w	r2, ip, r2
 8000f48:	40f7      	lsrs	r7, r6
 8000f4a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f4e:	2600      	movs	r6, #0
 8000f50:	4631      	mov	r1, r6
 8000f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f56:	462e      	mov	r6, r5
 8000f58:	4628      	mov	r0, r5
 8000f5a:	e70b      	b.n	8000d74 <__udivmoddi4+0xa0>
 8000f5c:	4606      	mov	r6, r0
 8000f5e:	e6e9      	b.n	8000d34 <__udivmoddi4+0x60>
 8000f60:	4618      	mov	r0, r3
 8000f62:	e6fd      	b.n	8000d60 <__udivmoddi4+0x8c>
 8000f64:	4543      	cmp	r3, r8
 8000f66:	d2e5      	bcs.n	8000f34 <__udivmoddi4+0x260>
 8000f68:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f6c:	eb69 0104 	sbc.w	r1, r9, r4
 8000f70:	3801      	subs	r0, #1
 8000f72:	e7df      	b.n	8000f34 <__udivmoddi4+0x260>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e7d2      	b.n	8000f1e <__udivmoddi4+0x24a>
 8000f78:	4660      	mov	r0, ip
 8000f7a:	e78d      	b.n	8000e98 <__udivmoddi4+0x1c4>
 8000f7c:	4681      	mov	r9, r0
 8000f7e:	e7b9      	b.n	8000ef4 <__udivmoddi4+0x220>
 8000f80:	4666      	mov	r6, ip
 8000f82:	e775      	b.n	8000e70 <__udivmoddi4+0x19c>
 8000f84:	4630      	mov	r0, r6
 8000f86:	e74a      	b.n	8000e1e <__udivmoddi4+0x14a>
 8000f88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f8c:	4439      	add	r1, r7
 8000f8e:	e713      	b.n	8000db8 <__udivmoddi4+0xe4>
 8000f90:	3802      	subs	r0, #2
 8000f92:	443c      	add	r4, r7
 8000f94:	e724      	b.n	8000de0 <__udivmoddi4+0x10c>
 8000f96:	bf00      	nop

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <PID_init>:
};
//Roll,Pitch,Yaw,z x y
float target_ver[6];
int pidinit = 0;
void PID_init()
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
    target_ver[0] = 0;
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	; (8000fd0 <PID_init+0x34>)
 8000fa2:	f04f 0200 	mov.w	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
    target_ver[1] = 0;
 8000fa8:	4b09      	ldr	r3, [pc, #36]	; (8000fd0 <PID_init+0x34>)
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	605a      	str	r2, [r3, #4]
    target_ver[2] = yaw;
 8000fb0:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <PID_init+0x38>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a06      	ldr	r2, [pc, #24]	; (8000fd0 <PID_init+0x34>)
 8000fb6:	6093      	str	r3, [r2, #8]
    target_ver[3] = 0.05;
 8000fb8:	4b05      	ldr	r3, [pc, #20]	; (8000fd0 <PID_init+0x34>)
 8000fba:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <PID_init+0x3c>)
 8000fbc:	60da      	str	r2, [r3, #12]
    pidinit = 1;
 8000fbe:	4b07      	ldr	r3, [pc, #28]	; (8000fdc <PID_init+0x40>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	601a      	str	r2, [r3, #0]
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	20000484 	.word	0x20000484
 8000fd4:	200004f8 	.word	0x200004f8
 8000fd8:	3d4ccccd 	.word	0x3d4ccccd
 8000fdc:	200003e8 	.word	0x200003e8

08000fe0 <PID_CTRL>:

void PID_CTRL() // encodeL encodeR
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b089      	sub	sp, #36	; 0x24
 8000fe4:	af00      	add	r7, sp, #0
    //out += Kpr * (err - err1) + Tir * err+Tdr*(err-2*err1+err2); //
    //PID =+P*(-)+I*
    float err[6];
    //float tmp_yaw;
    //tmp_yaw = target_ver[2];
    target_ver[2]+=yawa;
 8000fe6:	4b9f      	ldr	r3, [pc, #636]	; (8001264 <PID_CTRL+0x284>)
 8000fe8:	ed93 7a02 	vldr	s14, [r3, #8]
 8000fec:	4b9e      	ldr	r3, [pc, #632]	; (8001268 <PID_CTRL+0x288>)
 8000fee:	edd3 7a00 	vldr	s15, [r3]
 8000ff2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ff6:	4b9b      	ldr	r3, [pc, #620]	; (8001264 <PID_CTRL+0x284>)
 8000ff8:	edc3 7a02 	vstr	s15, [r3, #8]
    if (target_ver[2] > 180)
 8000ffc:	4b99      	ldr	r3, [pc, #612]	; (8001264 <PID_CTRL+0x284>)
 8000ffe:	edd3 7a02 	vldr	s15, [r3, #8]
 8001002:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 800126c <PID_CTRL+0x28c>
 8001006:	eef4 7ac7 	vcmpe.f32	s15, s14
 800100a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800100e:	dd09      	ble.n	8001024 <PID_CTRL+0x44>
    	target_ver[2] = target_ver[2] - 360;
 8001010:	4b94      	ldr	r3, [pc, #592]	; (8001264 <PID_CTRL+0x284>)
 8001012:	edd3 7a02 	vldr	s15, [r3, #8]
 8001016:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8001270 <PID_CTRL+0x290>
 800101a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800101e:	4b91      	ldr	r3, [pc, #580]	; (8001264 <PID_CTRL+0x284>)
 8001020:	edc3 7a02 	vstr	s15, [r3, #8]
    if (target_ver[2] < -180)
 8001024:	4b8f      	ldr	r3, [pc, #572]	; (8001264 <PID_CTRL+0x284>)
 8001026:	edd3 7a02 	vldr	s15, [r3, #8]
 800102a:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8001274 <PID_CTRL+0x294>
 800102e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001036:	d509      	bpl.n	800104c <PID_CTRL+0x6c>
    	target_ver[2] = target_ver[2] + 360;
 8001038:	4b8a      	ldr	r3, [pc, #552]	; (8001264 <PID_CTRL+0x284>)
 800103a:	edd3 7a02 	vldr	s15, [r3, #8]
 800103e:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8001270 <PID_CTRL+0x290>
 8001042:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001046:	4b87      	ldr	r3, [pc, #540]	; (8001264 <PID_CTRL+0x284>)
 8001048:	edc3 7a02 	vstr	s15, [r3, #8]

    err[0] = target_ver[0] - roll;  //
 800104c:	4b85      	ldr	r3, [pc, #532]	; (8001264 <PID_CTRL+0x284>)
 800104e:	ed93 7a00 	vldr	s14, [r3]
 8001052:	4b89      	ldr	r3, [pc, #548]	; (8001278 <PID_CTRL+0x298>)
 8001054:	edd3 7a00 	vldr	s15, [r3]
 8001058:	ee77 7a67 	vsub.f32	s15, s14, s15
 800105c:	edc7 7a01 	vstr	s15, [r7, #4]
    err[1] = target_ver[1] - pitch; //
 8001060:	4b80      	ldr	r3, [pc, #512]	; (8001264 <PID_CTRL+0x284>)
 8001062:	ed93 7a01 	vldr	s14, [r3, #4]
 8001066:	4b85      	ldr	r3, [pc, #532]	; (800127c <PID_CTRL+0x29c>)
 8001068:	edd3 7a00 	vldr	s15, [r3]
 800106c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001070:	edc7 7a02 	vstr	s15, [r7, #8]
    err[2] = target_ver[2] - yaw;   //
 8001074:	4b7b      	ldr	r3, [pc, #492]	; (8001264 <PID_CTRL+0x284>)
 8001076:	ed93 7a02 	vldr	s14, [r3, #8]
 800107a:	4b81      	ldr	r3, [pc, #516]	; (8001280 <PID_CTRL+0x2a0>)
 800107c:	edd3 7a00 	vldr	s15, [r3]
 8001080:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001084:	edc7 7a03 	vstr	s15, [r7, #12]

    if (err[2] > 180)
 8001088:	edd7 7a03 	vldr	s15, [r7, #12]
 800108c:	ed9f 7a77 	vldr	s14, [pc, #476]	; 800126c <PID_CTRL+0x28c>
 8001090:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001098:	dd07      	ble.n	80010aa <PID_CTRL+0xca>
        err[2] -= 360;
 800109a:	edd7 7a03 	vldr	s15, [r7, #12]
 800109e:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8001270 <PID_CTRL+0x290>
 80010a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010a6:	edc7 7a03 	vstr	s15, [r7, #12]
    if (err[2] < -180)
 80010aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ae:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001274 <PID_CTRL+0x294>
 80010b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ba:	d507      	bpl.n	80010cc <PID_CTRL+0xec>
        err[2] += 360;
 80010bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80010c0:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001270 <PID_CTRL+0x290>
 80010c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010c8:	edc7 7a03 	vstr	s15, [r7, #12]

    err[3] = target_ver[3] - deep; //
 80010cc:	4b65      	ldr	r3, [pc, #404]	; (8001264 <PID_CTRL+0x284>)
 80010ce:	ed93 7a03 	vldr	s14, [r3, #12]
 80010d2:	4b6c      	ldr	r3, [pc, #432]	; (8001284 <PID_CTRL+0x2a4>)
 80010d4:	edd3 7a00 	vldr	s15, [r3]
 80010d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010dc:	edc7 7a04 	vstr	s15, [r7, #16]
    err[4] = target_ver[4]; //
 80010e0:	4b60      	ldr	r3, [pc, #384]	; (8001264 <PID_CTRL+0x284>)
 80010e2:	691b      	ldr	r3, [r3, #16]
 80010e4:	617b      	str	r3, [r7, #20]
    err[5] = target_ver[5]; //
 80010e6:	4b5f      	ldr	r3, [pc, #380]	; (8001264 <PID_CTRL+0x284>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < 6; i++)
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
 80010f0:	e0ad      	b.n	800124e <PID_CTRL+0x26e>
    {
        pid_ver[i][3] += pid_ver[i][0] * (err[i] - pid_ver[i][4]) + pid_ver[i][1] * err[i] + pid_ver[i][2] * (err[i] - 2 * pid_ver[i][4] + pid_ver[i][5]);
 80010f2:	4965      	ldr	r1, [pc, #404]	; (8001288 <PID_CTRL+0x2a8>)
 80010f4:	69fa      	ldr	r2, [r7, #28]
 80010f6:	4613      	mov	r3, r2
 80010f8:	00db      	lsls	r3, r3, #3
 80010fa:	1a9b      	subs	r3, r3, r2
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	440b      	add	r3, r1
 8001100:	330c      	adds	r3, #12
 8001102:	ed93 7a00 	vldr	s14, [r3]
 8001106:	4960      	ldr	r1, [pc, #384]	; (8001288 <PID_CTRL+0x2a8>)
 8001108:	69fa      	ldr	r2, [r7, #28]
 800110a:	4613      	mov	r3, r2
 800110c:	00db      	lsls	r3, r3, #3
 800110e:	1a9b      	subs	r3, r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	440b      	add	r3, r1
 8001114:	edd3 6a00 	vldr	s13, [r3]
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	f107 0220 	add.w	r2, r7, #32
 8001120:	4413      	add	r3, r2
 8001122:	3b1c      	subs	r3, #28
 8001124:	ed93 6a00 	vldr	s12, [r3]
 8001128:	4957      	ldr	r1, [pc, #348]	; (8001288 <PID_CTRL+0x2a8>)
 800112a:	69fa      	ldr	r2, [r7, #28]
 800112c:	4613      	mov	r3, r2
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	1a9b      	subs	r3, r3, r2
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	440b      	add	r3, r1
 8001136:	3310      	adds	r3, #16
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001140:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001144:	4950      	ldr	r1, [pc, #320]	; (8001288 <PID_CTRL+0x2a8>)
 8001146:	69fa      	ldr	r2, [r7, #28]
 8001148:	4613      	mov	r3, r2
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	1a9b      	subs	r3, r3, r2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	440b      	add	r3, r1
 8001152:	3304      	adds	r3, #4
 8001154:	ed93 6a00 	vldr	s12, [r3]
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	f107 0220 	add.w	r2, r7, #32
 8001160:	4413      	add	r3, r2
 8001162:	3b1c      	subs	r3, #28
 8001164:	edd3 7a00 	vldr	s15, [r3]
 8001168:	ee66 7a27 	vmul.f32	s15, s12, s15
 800116c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001170:	4945      	ldr	r1, [pc, #276]	; (8001288 <PID_CTRL+0x2a8>)
 8001172:	69fa      	ldr	r2, [r7, #28]
 8001174:	4613      	mov	r3, r2
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	440b      	add	r3, r1
 800117e:	3308      	adds	r3, #8
 8001180:	ed93 6a00 	vldr	s12, [r3]
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	f107 0220 	add.w	r2, r7, #32
 800118c:	4413      	add	r3, r2
 800118e:	3b1c      	subs	r3, #28
 8001190:	edd3 5a00 	vldr	s11, [r3]
 8001194:	493c      	ldr	r1, [pc, #240]	; (8001288 <PID_CTRL+0x2a8>)
 8001196:	69fa      	ldr	r2, [r7, #28]
 8001198:	4613      	mov	r3, r2
 800119a:	00db      	lsls	r3, r3, #3
 800119c:	1a9b      	subs	r3, r3, r2
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	440b      	add	r3, r1
 80011a2:	3310      	adds	r3, #16
 80011a4:	edd3 7a00 	vldr	s15, [r3]
 80011a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011ac:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80011b0:	4935      	ldr	r1, [pc, #212]	; (8001288 <PID_CTRL+0x2a8>)
 80011b2:	69fa      	ldr	r2, [r7, #28]
 80011b4:	4613      	mov	r3, r2
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	1a9b      	subs	r3, r3, r2
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	440b      	add	r3, r1
 80011be:	3314      	adds	r3, #20
 80011c0:	edd3 7a00 	vldr	s15, [r3]
 80011c4:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80011c8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80011cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80011d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d4:	492c      	ldr	r1, [pc, #176]	; (8001288 <PID_CTRL+0x2a8>)
 80011d6:	69fa      	ldr	r2, [r7, #28]
 80011d8:	4613      	mov	r3, r2
 80011da:	00db      	lsls	r3, r3, #3
 80011dc:	1a9b      	subs	r3, r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	440b      	add	r3, r1
 80011e2:	330c      	adds	r3, #12
 80011e4:	edc3 7a00 	vstr	s15, [r3]
        dof6[i] = pid_ver[i][3];       //6
 80011e8:	4927      	ldr	r1, [pc, #156]	; (8001288 <PID_CTRL+0x2a8>)
 80011ea:	69fa      	ldr	r2, [r7, #28]
 80011ec:	4613      	mov	r3, r2
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	1a9b      	subs	r3, r3, r2
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	440b      	add	r3, r1
 80011f6:	330c      	adds	r3, #12
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	4924      	ldr	r1, [pc, #144]	; (800128c <PID_CTRL+0x2ac>)
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	440b      	add	r3, r1
 8001202:	601a      	str	r2, [r3, #0]
        pid_ver[i][5] = pid_ver[i][4]; //
 8001204:	4920      	ldr	r1, [pc, #128]	; (8001288 <PID_CTRL+0x2a8>)
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	4613      	mov	r3, r2
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	1a9b      	subs	r3, r3, r2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	440b      	add	r3, r1
 8001212:	3310      	adds	r3, #16
 8001214:	6819      	ldr	r1, [r3, #0]
 8001216:	481c      	ldr	r0, [pc, #112]	; (8001288 <PID_CTRL+0x2a8>)
 8001218:	69fa      	ldr	r2, [r7, #28]
 800121a:	4613      	mov	r3, r2
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	1a9b      	subs	r3, r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4403      	add	r3, r0
 8001224:	3314      	adds	r3, #20
 8001226:	6019      	str	r1, [r3, #0]
        pid_ver[i][4] = err[i];        //
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	f107 0220 	add.w	r2, r7, #32
 8001230:	4413      	add	r3, r2
 8001232:	3b1c      	subs	r3, #28
 8001234:	6819      	ldr	r1, [r3, #0]
 8001236:	4814      	ldr	r0, [pc, #80]	; (8001288 <PID_CTRL+0x2a8>)
 8001238:	69fa      	ldr	r2, [r7, #28]
 800123a:	4613      	mov	r3, r2
 800123c:	00db      	lsls	r3, r3, #3
 800123e:	1a9b      	subs	r3, r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	4403      	add	r3, r0
 8001244:	3310      	adds	r3, #16
 8001246:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < 6; i++)
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	3301      	adds	r3, #1
 800124c:	61fb      	str	r3, [r7, #28]
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	2b05      	cmp	r3, #5
 8001252:	f77f af4e 	ble.w	80010f2 <PID_CTRL+0x112>
    }
}
 8001256:	bf00      	nop
 8001258:	bf00      	nop
 800125a:	3724      	adds	r7, #36	; 0x24
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	20000484 	.word	0x20000484
 8001268:	20000474 	.word	0x20000474
 800126c:	43340000 	.word	0x43340000
 8001270:	43b40000 	.word	0x43b40000
 8001274:	c3340000 	.word	0xc3340000
 8001278:	20000500 	.word	0x20000500
 800127c:	200004fc 	.word	0x200004fc
 8001280:	200004f8 	.word	0x200004f8
 8001284:	20000504 	.word	0x20000504
 8001288:	20000000 	.word	0x20000000
 800128c:	200003ec 	.word	0x200003ec

08001290 <VRUinit>:
float pitch, roll, yaw,*dat;
int tim;
//UART_HandleTypeDef *VRUhuart;

void VRUinit(UART_HandleTypeDef *huart)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	//VRUhuart = huart;
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	68da      	ldr	r2, [r3, #12]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f042 0210 	orr.w	r2, r2, #16
 80012a6:	60da      	str	r2, [r3, #12]
    HAL_UART_Receive_DMA(huart, ch110, 82);
 80012a8:	2252      	movs	r2, #82	; 0x52
 80012aa:	4904      	ldr	r1, [pc, #16]	; (80012bc <VRUinit+0x2c>)
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f006 f8b5 	bl	800741c <HAL_UART_Receive_DMA>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200004a4 	.word	0x200004a4

080012c0 <VRUupdate>:
//  
void VRUupdate()
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
	float * datflo;
	datflo=(float *) (ch110 + 18);
 80012c6:	4b15      	ldr	r3, [pc, #84]	; (800131c <VRUupdate+0x5c>)
 80012c8:	603b      	str	r3, [r7, #0]
	/*
	roll = *(float *) (ch110 + 54);
	pitch = *(float *) (ch110 + 58);
	yaw = *(float *) (ch110 + 62);
	*/
	roll = datflo[9];
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ce:	4a14      	ldr	r2, [pc, #80]	; (8001320 <VRUupdate+0x60>)
 80012d0:	6013      	str	r3, [r2, #0]
	pitch = datflo[10];
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d6:	4a13      	ldr	r2, [pc, #76]	; (8001324 <VRUupdate+0x64>)
 80012d8:	6013      	str	r3, [r2, #0]
	yaw = datflo[11];
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012de:	4a12      	ldr	r2, [pc, #72]	; (8001328 <VRUupdate+0x68>)
 80012e0:	6013      	str	r3, [r2, #0]

	for(int i=0;i<16;i++)
 80012e2:	2300      	movs	r3, #0
 80012e4:	607b      	str	r3, [r7, #4]
 80012e6:	e00c      	b.n	8001302 <VRUupdate+0x42>
	{
		frame.fdata[i] = datflo[i];
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	683a      	ldr	r2, [r7, #0]
 80012ee:	4413      	add	r3, r2
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	490e      	ldr	r1, [pc, #56]	; (800132c <VRUupdate+0x6c>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	440b      	add	r3, r1
 80012fa:	601a      	str	r2, [r3, #0]
	for(int i=0;i<16;i++)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3301      	adds	r3, #1
 8001300:	607b      	str	r3, [r7, #4]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2b0f      	cmp	r3, #15
 8001306:	ddef      	ble.n	80012e8 <VRUupdate+0x28>
		//3XYZ
		//6XYZ
		//9Roll Pitch Yaw
		//12WXYZ
	}
    if(pidinit == 0)
 8001308:	4b09      	ldr	r3, [pc, #36]	; (8001330 <VRUupdate+0x70>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <VRUupdate+0x54>
        PID_init();
 8001310:	f7ff fe44 	bl	8000f9c <PID_init>
    if(pidinit == 1)
    {
        PID_CTRL();
        setmotor();
    }*/
}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	200004b6 	.word	0x200004b6
 8001320:	20000500 	.word	0x20000500
 8001324:	200004fc 	.word	0x200004fc
 8001328:	200004f8 	.word	0x200004f8
 800132c:	200000a8 	.word	0x200000a8
 8001330:	200003e8 	.word	0x200003e8

08001334 <VRUerror>:
void VRUerror(UART_HandleTypeDef *huart)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
    HAL_UART_AbortReceive(huart);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f006 f89d 	bl	800747c <HAL_UART_AbortReceive>
    HAL_UART_Receive_DMA(huart, ch110, 82);
 8001342:	2252      	movs	r2, #82	; 0x52
 8001344:	4903      	ldr	r1, [pc, #12]	; (8001354 <VRUerror+0x20>)
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f006 f868 	bl	800741c <HAL_UART_Receive_DMA>
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200004a4 	.word	0x200004a4

08001358 <deepSensorInit>:

unsigned char deepSensorBuff[20];
float deep,temperature;

void deepSensorInit(UART_HandleTypeDef *huart)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	68da      	ldr	r2, [r3, #12]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f042 0210 	orr.w	r2, r2, #16
 800136e:	60da      	str	r2, [r3, #12]
    HAL_UART_Receive_DMA(huart, deepSensorBuff, 20);
 8001370:	2214      	movs	r2, #20
 8001372:	4904      	ldr	r1, [pc, #16]	; (8001384 <deepSensorInit+0x2c>)
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f006 f851 	bl	800741c <HAL_UART_Receive_DMA>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	2000050c 	.word	0x2000050c

08001388 <deepSensorUpdate>:

void deepSensorUpdate(unsigned char *deepSsensorBuff)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af02      	add	r7, sp, #8
 800138e:	6078      	str	r0, [r7, #4]
	sscanf((char *)deepSensorBuff,"T=%fD=%f",&temperature,&deep);
 8001390:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <deepSensorUpdate+0x60>)
 8001392:	4a16      	ldr	r2, [pc, #88]	; (80013ec <deepSensorUpdate+0x64>)
 8001394:	4916      	ldr	r1, [pc, #88]	; (80013f0 <deepSensorUpdate+0x68>)
 8001396:	4817      	ldr	r0, [pc, #92]	; (80013f4 <deepSensorUpdate+0x6c>)
 8001398:	f007 f9f2 	bl	8008780 <siscanf>
	if(deep<0)deep=0;
 800139c:	4b12      	ldr	r3, [pc, #72]	; (80013e8 <deepSensorUpdate+0x60>)
 800139e:	edd3 7a00 	vldr	s15, [r3]
 80013a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013aa:	d503      	bpl.n	80013b4 <deepSensorUpdate+0x2c>
 80013ac:	4b0e      	ldr	r3, [pc, #56]	; (80013e8 <deepSensorUpdate+0x60>)
 80013ae:	f04f 0200 	mov.w	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
	frame.fdata[27]=deep;
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <deepSensorUpdate+0x60>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a0f      	ldr	r2, [pc, #60]	; (80013f8 <deepSensorUpdate+0x70>)
 80013ba:	66d3      	str	r3, [r2, #108]	; 0x6c
	OLED_ShowNumber(64, 36, (int)(temperature*100), 3, 12);
 80013bc:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <deepSensorUpdate+0x64>)
 80013be:	edd3 7a00 	vldr	s15, [r3]
 80013c2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80013fc <deepSensorUpdate+0x74>
 80013c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013ce:	ee17 2a90 	vmov	r2, s15
 80013d2:	230c      	movs	r3, #12
 80013d4:	9300      	str	r3, [sp, #0]
 80013d6:	2303      	movs	r3, #3
 80013d8:	2124      	movs	r1, #36	; 0x24
 80013da:	2040      	movs	r0, #64	; 0x40
 80013dc:	f001 fa36 	bl	800284c <OLED_ShowNumber>
	//frame.fdata[28]=temperature;
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000504 	.word	0x20000504
 80013ec:	20000508 	.word	0x20000508
 80013f0:	0800c150 	.word	0x0800c150
 80013f4:	2000050c 	.word	0x2000050c
 80013f8:	200000a8 	.word	0x200000a8
 80013fc:	42c80000 	.word	0x42c80000

08001400 <deepSensorerr>:

void deepSensorerr(UART_HandleTypeDef *huart)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
    HAL_UART_AbortReceive(huart);
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f006 f837 	bl	800747c <HAL_UART_AbortReceive>
    HAL_UART_Receive_DMA(huart, deepSensorBuff, 20);
 800140e:	2214      	movs	r2, #20
 8001410:	4903      	ldr	r1, [pc, #12]	; (8001420 <deepSensorerr+0x20>)
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f006 f802 	bl	800741c <HAL_UART_Receive_DMA>
}
 8001418:	bf00      	nop
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	2000050c 	.word	0x2000050c

08001424 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 300);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	b29a      	uxth	r2, r3
 8001434:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001438:	68b9      	ldr	r1, [r7, #8]
 800143a:	4804      	ldr	r0, [pc, #16]	; (800144c <_write+0x28>)
 800143c:	f005 ff17 	bl	800726e <HAL_UART_Transmit>
	return len;
 8001440:	687b      	ldr	r3, [r7, #4]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000890 	.word	0x20000890

08001450 <HAL_UART_RxCpltCallback>:
void delay_ms(unsigned int ms) {
	HAL_Delay(ms);
	return;
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	if(&huart2==huart)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a08      	ldr	r2, [pc, #32]	; (800147c <HAL_UART_RxCpltCallback+0x2c>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d102      	bne.n	8001466 <HAL_UART_RxCpltCallback+0x16>
	{
		VRUupdate();
 8001460:	f7ff ff2e 	bl	80012c0 <VRUupdate>
	}else if(&huart4==huart)
	 {
		raspiUpdate();
	}
}
 8001464:	e005      	b.n	8001472 <HAL_UART_RxCpltCallback+0x22>
	}else if(&huart4==huart)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a05      	ldr	r2, [pc, #20]	; (8001480 <HAL_UART_RxCpltCallback+0x30>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d101      	bne.n	8001472 <HAL_UART_RxCpltCallback+0x22>
		raspiUpdate();
 800146e:	f001 fb53 	bl	8002b18 <raspiUpdate>
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000a00 	.word	0x20000a00
 8001480:	2000091c 	.word	0x2000091c

08001484 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	if(&huart2==huart)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4a13      	ldr	r2, [pc, #76]	; (80014dc <HAL_UART_ErrorCallback+0x58>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d103      	bne.n	800149c <HAL_UART_ErrorCallback+0x18>
	{
		VRUerror(huart);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff ff4d 	bl	8001334 <VRUerror>
		deepSensorerr(huart);
	}else if(&huart4==huart)
	{
		raspierr(huart);
	}
}
 800149a:	e01a      	b.n	80014d2 <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart1==huart)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4a10      	ldr	r2, [pc, #64]	; (80014e0 <HAL_UART_ErrorCallback+0x5c>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d016      	beq.n	80014d2 <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart5==huart)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	4a0f      	ldr	r2, [pc, #60]	; (80014e4 <HAL_UART_ErrorCallback+0x60>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d103      	bne.n	80014b4 <HAL_UART_ErrorCallback+0x30>
		remoteerr(huart);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f001 fd33 	bl	8002f18 <remoteerr>
}
 80014b2:	e00e      	b.n	80014d2 <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart3==huart)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	4a0c      	ldr	r2, [pc, #48]	; (80014e8 <HAL_UART_ErrorCallback+0x64>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d103      	bne.n	80014c4 <HAL_UART_ErrorCallback+0x40>
		deepSensorerr(huart);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff9f 	bl	8001400 <deepSensorerr>
}
 80014c2:	e006      	b.n	80014d2 <HAL_UART_ErrorCallback+0x4e>
	}else if(&huart4==huart)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4a09      	ldr	r2, [pc, #36]	; (80014ec <HAL_UART_ErrorCallback+0x68>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d102      	bne.n	80014d2 <HAL_UART_ErrorCallback+0x4e>
		raspierr(huart);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f001 fbe1 	bl	8002c94 <raspierr>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000a00 	.word	0x20000a00
 80014e0:	20000890 	.word	0x20000890
 80014e4:	200007a4 	.word	0x200007a4
 80014e8:	200006d0 	.word	0x200006d0
 80014ec:	2000091c 	.word	0x2000091c

080014f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014f6:	f002 fccb 	bl	8003e90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014fa:	f000 f883 	bl	8001604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014fe:	f000 fdf3 	bl	80020e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001502:	f000 fda3 	bl	800204c <MX_DMA_Init>
  MX_ADC1_Init();
 8001506:	f000 f8e7 	bl	80016d8 <MX_ADC1_Init>
  MX_SPI1_Init();
 800150a:	f000 f937 	bl	800177c <MX_SPI1_Init>
  MX_TIM1_Init();
 800150e:	f000 f96b 	bl	80017e8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001512:	f000 f9b9 	bl	8001888 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001516:	f000 fa03 	bl	8001920 <MX_TIM3_Init>
  MX_TIM4_Init();
 800151a:	f000 fa99 	bl	8001a50 <MX_TIM4_Init>
  MX_TIM5_Init();
 800151e:	f000 fb2f 	bl	8001b80 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001522:	f000 fb91 	bl	8001c48 <MX_TIM8_Init>
  MX_UART4_Init();
 8001526:	f000 fcbf 	bl	8001ea8 <MX_UART4_Init>
  MX_UART5_Init();
 800152a:	f000 fce7 	bl	8001efc <MX_UART5_Init>
  MX_USART1_UART_Init();
 800152e:	f000 fd0f 	bl	8001f50 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001532:	f000 fd37 	bl	8001fa4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001536:	f000 fd5f 	bl	8001ff8 <MX_USART3_UART_Init>
  MX_TIM12_Init();
 800153a:	f000 fc49 	bl	8001dd0 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);//delay function sppeeort
 800153e:	4824      	ldr	r0, [pc, #144]	; (80015d0 <main+0xe0>)
 8001540:	f004 fdb4 	bl	80060ac <HAL_TIM_Base_Start>

  motorinit();
 8001544:	f000 fee6 	bl	8002314 <motorinit>

	HAL_TIM_Base_Start_IT(&htim1);
 8001548:	4822      	ldr	r0, [pc, #136]	; (80015d4 <main+0xe4>)
 800154a:	f004 fe17 	bl	800617c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 800154e:	2100      	movs	r1, #0
 8001550:	4821      	ldr	r0, [pc, #132]	; (80015d8 <main+0xe8>)
 8001552:	f004 fed3 	bl	80062fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8001556:	2104      	movs	r1, #4
 8001558:	481f      	ldr	r0, [pc, #124]	; (80015d8 <main+0xe8>)
 800155a:	f004 fecf 	bl	80062fc <HAL_TIM_PWM_Start>

	VRUinit(&huart2);
 800155e:	481f      	ldr	r0, [pc, #124]	; (80015dc <main+0xec>)
 8001560:	f7ff fe96 	bl	8001290 <VRUinit>
	OLED_Init();
 8001564:	f001 fa12 	bl	800298c <OLED_Init>
	//PID_init();
	remoteInit(&huart5);
 8001568:	481d      	ldr	r0, [pc, #116]	; (80015e0 <main+0xf0>)
 800156a:	f001 fba5 	bl	8002cb8 <remoteInit>
	raspiInit(&huart4);
 800156e:	481d      	ldr	r0, [pc, #116]	; (80015e4 <main+0xf4>)
 8001570:	f001 fab8 	bl	8002ae4 <raspiInit>
	deepSensorInit(&huart3);
 8001574:	481c      	ldr	r0, [pc, #112]	; (80015e8 <main+0xf8>)
 8001576:	f7ff feef 	bl	8001358 <deepSensorInit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("hello\r\n");
 800157a:	481c      	ldr	r0, [pc, #112]	; (80015ec <main+0xfc>)
 800157c:	f007 f8d2 	bl	8008724 <puts>
  //OLED_ShowString(0,0,"runing...");

  OLED_ShowString(0,12,"run time:");
 8001580:	4a1b      	ldr	r2, [pc, #108]	; (80015f0 <main+0x100>)
 8001582:	210c      	movs	r1, #12
 8001584:	2000      	movs	r0, #0
 8001586:	f001 f9cf 	bl	8002928 <OLED_ShowString>
  OLED_ShowString(0,12,"worning:");
 800158a:	4a1a      	ldr	r2, [pc, #104]	; (80015f4 <main+0x104>)
 800158c:	210c      	movs	r1, #12
 800158e:	2000      	movs	r0, #0
 8001590:	f001 f9ca 	bl	8002928 <OLED_ShowString>
  OLED_ShowString(0,12,"temp:");
 8001594:	4a18      	ldr	r2, [pc, #96]	; (80015f8 <main+0x108>)
 8001596:	210c      	movs	r1, #12
 8001598:	2000      	movs	r0, #0
 800159a:	f001 f9c5 	bl	8002928 <OLED_ShowString>
  while (1)
  {
	  OLED_ShowNumber(64, 12, HAL_GetTick()/1000, 3, 12);
 800159e:	f002 fcad 	bl	8003efc <HAL_GetTick>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a15      	ldr	r2, [pc, #84]	; (80015fc <main+0x10c>)
 80015a6:	fba2 2303 	umull	r2, r3, r2, r3
 80015aa:	099a      	lsrs	r2, r3, #6
 80015ac:	230c      	movs	r3, #12
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	2303      	movs	r3, #3
 80015b2:	210c      	movs	r1, #12
 80015b4:	2040      	movs	r0, #64	; 0x40
 80015b6:	f001 f949 	bl	800284c <OLED_ShowNumber>
	  HAL_Delay(333);
 80015ba:	f240 104d 	movw	r0, #333	; 0x14d
 80015be:	f002 fca9 	bl	8003f14 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80015c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015c6:	480e      	ldr	r0, [pc, #56]	; (8001600 <main+0x110>)
 80015c8:	f003 fdcf 	bl	800516a <HAL_GPIO_TogglePin>
	  OLED_ShowNumber(64, 12, HAL_GetTick()/1000, 3, 12);
 80015cc:	e7e7      	b.n	800159e <main+0xae>
 80015ce:	bf00      	nop
 80015d0:	200009b8 	.word	0x200009b8
 80015d4:	200008d4 	.word	0x200008d4
 80015d8:	20000aa4 	.word	0x20000aa4
 80015dc:	20000a00 	.word	0x20000a00
 80015e0:	200007a4 	.word	0x200007a4
 80015e4:	2000091c 	.word	0x2000091c
 80015e8:	200006d0 	.word	0x200006d0
 80015ec:	0800c15c 	.word	0x0800c15c
 80015f0:	0800c164 	.word	0x0800c164
 80015f4:	0800c170 	.word	0x0800c170
 80015f8:	0800c17c 	.word	0x0800c17c
 80015fc:	10624dd3 	.word	0x10624dd3
 8001600:	40020c00 	.word	0x40020c00

08001604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b094      	sub	sp, #80	; 0x50
 8001608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800160a:	f107 0320 	add.w	r3, r7, #32
 800160e:	2230      	movs	r2, #48	; 0x30
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f006 fe00 	bl	8008218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001628:	2300      	movs	r3, #0
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <SystemClock_Config+0xcc>)
 800162e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001630:	4a27      	ldr	r2, [pc, #156]	; (80016d0 <SystemClock_Config+0xcc>)
 8001632:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001636:	6413      	str	r3, [r2, #64]	; 0x40
 8001638:	4b25      	ldr	r3, [pc, #148]	; (80016d0 <SystemClock_Config+0xcc>)
 800163a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001644:	2300      	movs	r3, #0
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	4b22      	ldr	r3, [pc, #136]	; (80016d4 <SystemClock_Config+0xd0>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a21      	ldr	r2, [pc, #132]	; (80016d4 <SystemClock_Config+0xd0>)
 800164e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001652:	6013      	str	r3, [r2, #0]
 8001654:	4b1f      	ldr	r3, [pc, #124]	; (80016d4 <SystemClock_Config+0xd0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800165c:	607b      	str	r3, [r7, #4]
 800165e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001660:	2301      	movs	r3, #1
 8001662:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001664:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001668:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800166a:	2302      	movs	r3, #2
 800166c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800166e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001672:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001674:	2308      	movs	r3, #8
 8001676:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001678:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800167c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800167e:	2302      	movs	r3, #2
 8001680:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001682:	2304      	movs	r3, #4
 8001684:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001686:	f107 0320 	add.w	r3, r7, #32
 800168a:	4618      	mov	r0, r3
 800168c:	f003 fd88 	bl	80051a0 <HAL_RCC_OscConfig>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001696:	f000 fe37 	bl	8002308 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800169a:	230f      	movs	r3, #15
 800169c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800169e:	2302      	movs	r3, #2
 80016a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80016aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	2105      	movs	r1, #5
 80016b8:	4618      	mov	r0, r3
 80016ba:	f003 ffe9 	bl	8005690 <HAL_RCC_ClockConfig>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80016c4:	f000 fe20 	bl	8002308 <Error_Handler>
  }
}
 80016c8:	bf00      	nop
 80016ca:	3750      	adds	r7, #80	; 0x50
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40007000 	.word	0x40007000

080016d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016de:	463b      	mov	r3, r7
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016ea:	4b21      	ldr	r3, [pc, #132]	; (8001770 <MX_ADC1_Init+0x98>)
 80016ec:	4a21      	ldr	r2, [pc, #132]	; (8001774 <MX_ADC1_Init+0x9c>)
 80016ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016f0:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <MX_ADC1_Init+0x98>)
 80016f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016f8:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <MX_ADC1_Init+0x98>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <MX_ADC1_Init+0x98>)
 8001700:	2200      	movs	r2, #0
 8001702:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <MX_ADC1_Init+0x98>)
 8001706:	2200      	movs	r2, #0
 8001708:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800170a:	4b19      	ldr	r3, [pc, #100]	; (8001770 <MX_ADC1_Init+0x98>)
 800170c:	2200      	movs	r2, #0
 800170e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001712:	4b17      	ldr	r3, [pc, #92]	; (8001770 <MX_ADC1_Init+0x98>)
 8001714:	2200      	movs	r2, #0
 8001716:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001718:	4b15      	ldr	r3, [pc, #84]	; (8001770 <MX_ADC1_Init+0x98>)
 800171a:	4a17      	ldr	r2, [pc, #92]	; (8001778 <MX_ADC1_Init+0xa0>)
 800171c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800171e:	4b14      	ldr	r3, [pc, #80]	; (8001770 <MX_ADC1_Init+0x98>)
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <MX_ADC1_Init+0x98>)
 8001726:	2201      	movs	r2, #1
 8001728:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800172a:	4b11      	ldr	r3, [pc, #68]	; (8001770 <MX_ADC1_Init+0x98>)
 800172c:	2200      	movs	r2, #0
 800172e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001732:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <MX_ADC1_Init+0x98>)
 8001734:	2201      	movs	r2, #1
 8001736:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001738:	480d      	ldr	r0, [pc, #52]	; (8001770 <MX_ADC1_Init+0x98>)
 800173a:	f002 fc0f 	bl	8003f5c <HAL_ADC_Init>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001744:	f000 fde0 	bl	8002308 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001748:	2304      	movs	r3, #4
 800174a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800174c:	2301      	movs	r3, #1
 800174e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001750:	2300      	movs	r3, #0
 8001752:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001754:	463b      	mov	r3, r7
 8001756:	4619      	mov	r1, r3
 8001758:	4805      	ldr	r0, [pc, #20]	; (8001770 <MX_ADC1_Init+0x98>)
 800175a:	f002 fc43 	bl	8003fe4 <HAL_ADC_ConfigChannel>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001764:	f000 fdd0 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001768:	bf00      	nop
 800176a:	3710      	adds	r7, #16
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	200007e8 	.word	0x200007e8
 8001774:	40012000 	.word	0x40012000
 8001778:	0f000001 	.word	0x0f000001

0800177c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001780:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <MX_SPI1_Init+0x64>)
 8001782:	4a18      	ldr	r2, [pc, #96]	; (80017e4 <MX_SPI1_Init+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001786:	4b16      	ldr	r3, [pc, #88]	; (80017e0 <MX_SPI1_Init+0x64>)
 8001788:	f44f 7282 	mov.w	r2, #260	; 0x104
 800178c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800178e:	4b14      	ldr	r3, [pc, #80]	; (80017e0 <MX_SPI1_Init+0x64>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001794:	4b12      	ldr	r3, [pc, #72]	; (80017e0 <MX_SPI1_Init+0x64>)
 8001796:	2200      	movs	r2, #0
 8001798:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800179a:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <MX_SPI1_Init+0x64>)
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017ae:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017b4:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ba:	4b09      	ldr	r3, [pc, #36]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017bc:	2200      	movs	r2, #0
 80017be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017c0:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017c6:	4b06      	ldr	r3, [pc, #24]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017c8:	220a      	movs	r2, #10
 80017ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017cc:	4804      	ldr	r0, [pc, #16]	; (80017e0 <MX_SPI1_Init+0x64>)
 80017ce:	f004 f98d 	bl	8005aec <HAL_SPI_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017d8:	f000 fd96 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000960 	.word	0x20000960
 80017e4:	40013000 	.word	0x40013000

080017e8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ee:	f107 0308 	add.w	r3, r7, #8
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017fc:	463b      	mov	r3, r7
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001804:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <MX_TIM1_Init+0x98>)
 8001806:	4a1f      	ldr	r2, [pc, #124]	; (8001884 <MX_TIM1_Init+0x9c>)
 8001808:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 800180a:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <MX_TIM1_Init+0x98>)
 800180c:	22a7      	movs	r2, #167	; 0xa7
 800180e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001810:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <MX_TIM1_Init+0x98>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8001816:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <MX_TIM1_Init+0x98>)
 8001818:	f644 6220 	movw	r2, #20000	; 0x4e20
 800181c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800181e:	4b18      	ldr	r3, [pc, #96]	; (8001880 <MX_TIM1_Init+0x98>)
 8001820:	2200      	movs	r2, #0
 8001822:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001824:	4b16      	ldr	r3, [pc, #88]	; (8001880 <MX_TIM1_Init+0x98>)
 8001826:	2200      	movs	r2, #0
 8001828:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182a:	4b15      	ldr	r3, [pc, #84]	; (8001880 <MX_TIM1_Init+0x98>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001830:	4813      	ldr	r0, [pc, #76]	; (8001880 <MX_TIM1_Init+0x98>)
 8001832:	f004 fbeb 	bl	800600c <HAL_TIM_Base_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800183c:	f000 fd64 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001840:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001844:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001846:	f107 0308 	add.w	r3, r7, #8
 800184a:	4619      	mov	r1, r3
 800184c:	480c      	ldr	r0, [pc, #48]	; (8001880 <MX_TIM1_Init+0x98>)
 800184e:	f004 ffe3 	bl	8006818 <HAL_TIM_ConfigClockSource>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001858:	f000 fd56 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800185c:	2300      	movs	r3, #0
 800185e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001860:	2300      	movs	r3, #0
 8001862:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001864:	463b      	mov	r3, r7
 8001866:	4619      	mov	r1, r3
 8001868:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_TIM1_Init+0x98>)
 800186a:	f005 fbd1 	bl	8007010 <HAL_TIMEx_MasterConfigSynchronization>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001874:	f000 fd48 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001878:	bf00      	nop
 800187a:	3718      	adds	r7, #24
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	200008d4 	.word	0x200008d4
 8001884:	40010000 	.word	0x40010000

08001888 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800188e:	f107 0308 	add.w	r3, r7, #8
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800189c:	463b      	mov	r3, r7
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018a4:	4b1d      	ldr	r3, [pc, #116]	; (800191c <MX_TIM2_Init+0x94>)
 80018a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80018ac:	4b1b      	ldr	r3, [pc, #108]	; (800191c <MX_TIM2_Init+0x94>)
 80018ae:	2253      	movs	r2, #83	; 0x53
 80018b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b2:	4b1a      	ldr	r3, [pc, #104]	; (800191c <MX_TIM2_Init+0x94>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018b8:	4b18      	ldr	r3, [pc, #96]	; (800191c <MX_TIM2_Init+0x94>)
 80018ba:	f04f 32ff 	mov.w	r2, #4294967295
 80018be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c0:	4b16      	ldr	r3, [pc, #88]	; (800191c <MX_TIM2_Init+0x94>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c6:	4b15      	ldr	r3, [pc, #84]	; (800191c <MX_TIM2_Init+0x94>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018cc:	4813      	ldr	r0, [pc, #76]	; (800191c <MX_TIM2_Init+0x94>)
 80018ce:	f004 fb9d 	bl	800600c <HAL_TIM_Base_Init>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80018d8:	f000 fd16 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018e2:	f107 0308 	add.w	r3, r7, #8
 80018e6:	4619      	mov	r1, r3
 80018e8:	480c      	ldr	r0, [pc, #48]	; (800191c <MX_TIM2_Init+0x94>)
 80018ea:	f004 ff95 	bl	8006818 <HAL_TIM_ConfigClockSource>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80018f4:	f000 fd08 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018f8:	2300      	movs	r3, #0
 80018fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018fc:	2300      	movs	r3, #0
 80018fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001900:	463b      	mov	r3, r7
 8001902:	4619      	mov	r1, r3
 8001904:	4805      	ldr	r0, [pc, #20]	; (800191c <MX_TIM2_Init+0x94>)
 8001906:	f005 fb83 	bl	8007010 <HAL_TIMEx_MasterConfigSynchronization>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001910:	f000 fcfa 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001914:	bf00      	nop
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	200009b8 	.word	0x200009b8

08001920 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08e      	sub	sp, #56	; 0x38
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001926:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	605a      	str	r2, [r3, #4]
 8001930:	609a      	str	r2, [r3, #8]
 8001932:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001934:	f107 0320 	add.w	r3, r7, #32
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
 800194c:	615a      	str	r2, [r3, #20]
 800194e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001950:	4b3d      	ldr	r3, [pc, #244]	; (8001a48 <MX_TIM3_Init+0x128>)
 8001952:	4a3e      	ldr	r2, [pc, #248]	; (8001a4c <MX_TIM3_Init+0x12c>)
 8001954:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001956:	4b3c      	ldr	r3, [pc, #240]	; (8001a48 <MX_TIM3_Init+0x128>)
 8001958:	2200      	movs	r2, #0
 800195a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195c:	4b3a      	ldr	r3, [pc, #232]	; (8001a48 <MX_TIM3_Init+0x128>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001962:	4b39      	ldr	r3, [pc, #228]	; (8001a48 <MX_TIM3_Init+0x128>)
 8001964:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001968:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196a:	4b37      	ldr	r3, [pc, #220]	; (8001a48 <MX_TIM3_Init+0x128>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001970:	4b35      	ldr	r3, [pc, #212]	; (8001a48 <MX_TIM3_Init+0x128>)
 8001972:	2200      	movs	r2, #0
 8001974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001976:	4834      	ldr	r0, [pc, #208]	; (8001a48 <MX_TIM3_Init+0x128>)
 8001978:	f004 fb48 	bl	800600c <HAL_TIM_Base_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001982:	f000 fcc1 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800198a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800198c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001990:	4619      	mov	r1, r3
 8001992:	482d      	ldr	r0, [pc, #180]	; (8001a48 <MX_TIM3_Init+0x128>)
 8001994:	f004 ff40 	bl	8006818 <HAL_TIM_ConfigClockSource>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800199e:	f000 fcb3 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019a2:	4829      	ldr	r0, [pc, #164]	; (8001a48 <MX_TIM3_Init+0x128>)
 80019a4:	f004 fc5a 	bl	800625c <HAL_TIM_PWM_Init>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80019ae:	f000 fcab 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019b2:	2300      	movs	r3, #0
 80019b4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019b6:	2300      	movs	r3, #0
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019ba:	f107 0320 	add.w	r3, r7, #32
 80019be:	4619      	mov	r1, r3
 80019c0:	4821      	ldr	r0, [pc, #132]	; (8001a48 <MX_TIM3_Init+0x128>)
 80019c2:	f005 fb25 	bl	8007010 <HAL_TIMEx_MasterConfigSynchronization>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80019cc:	f000 fc9c 	bl	8002308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019d0:	2360      	movs	r3, #96	; 0x60
 80019d2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019d8:	2300      	movs	r3, #0
 80019da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019e0:	1d3b      	adds	r3, r7, #4
 80019e2:	2200      	movs	r2, #0
 80019e4:	4619      	mov	r1, r3
 80019e6:	4818      	ldr	r0, [pc, #96]	; (8001a48 <MX_TIM3_Init+0x128>)
 80019e8:	f004 fe58 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80019f2:	f000 fc89 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019f6:	1d3b      	adds	r3, r7, #4
 80019f8:	2204      	movs	r2, #4
 80019fa:	4619      	mov	r1, r3
 80019fc:	4812      	ldr	r0, [pc, #72]	; (8001a48 <MX_TIM3_Init+0x128>)
 80019fe:	f004 fe4d 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001a08:	f000 fc7e 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	2208      	movs	r2, #8
 8001a10:	4619      	mov	r1, r3
 8001a12:	480d      	ldr	r0, [pc, #52]	; (8001a48 <MX_TIM3_Init+0x128>)
 8001a14:	f004 fe42 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001a1e:	f000 fc73 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a22:	1d3b      	adds	r3, r7, #4
 8001a24:	220c      	movs	r2, #12
 8001a26:	4619      	mov	r1, r3
 8001a28:	4807      	ldr	r0, [pc, #28]	; (8001a48 <MX_TIM3_Init+0x128>)
 8001a2a:	f004 fe37 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001a34:	f000 fc68 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a38:	4803      	ldr	r0, [pc, #12]	; (8001a48 <MX_TIM3_Init+0x128>)
 8001a3a:	f001 fc41 	bl	80032c0 <HAL_TIM_MspPostInit>

}
 8001a3e:	bf00      	nop
 8001a40:	3738      	adds	r7, #56	; 0x38
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	2000075c 	.word	0x2000075c
 8001a4c:	40000400 	.word	0x40000400

08001a50 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08e      	sub	sp, #56	; 0x38
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a64:	f107 0320 	add.w	r3, r7, #32
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a6e:	1d3b      	adds	r3, r7, #4
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
 8001a7c:	615a      	str	r2, [r3, #20]
 8001a7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a80:	4b3d      	ldr	r3, [pc, #244]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001a82:	4a3e      	ldr	r2, [pc, #248]	; (8001b7c <MX_TIM4_Init+0x12c>)
 8001a84:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8001a86:	4b3c      	ldr	r3, [pc, #240]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001a88:	2253      	movs	r2, #83	; 0x53
 8001a8a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8c:	4b3a      	ldr	r3, [pc, #232]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8001a92:	4b39      	ldr	r3, [pc, #228]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001a94:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001a98:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a9a:	4b37      	ldr	r3, [pc, #220]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa0:	4b35      	ldr	r3, [pc, #212]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001aa6:	4834      	ldr	r0, [pc, #208]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001aa8:	f004 fab0 	bl	800600c <HAL_TIM_Base_Init>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001ab2:	f000 fc29 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ab6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aba:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001abc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	482d      	ldr	r0, [pc, #180]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001ac4:	f004 fea8 	bl	8006818 <HAL_TIM_ConfigClockSource>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001ace:	f000 fc1b 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ad2:	4829      	ldr	r0, [pc, #164]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001ad4:	f004 fbc2 	bl	800625c <HAL_TIM_PWM_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001ade:	f000 fc13 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001aea:	f107 0320 	add.w	r3, r7, #32
 8001aee:	4619      	mov	r1, r3
 8001af0:	4821      	ldr	r0, [pc, #132]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001af2:	f005 fa8d 	bl	8007010 <HAL_TIMEx_MasterConfigSynchronization>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001afc:	f000 fc04 	bl	8002308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b00:	2360      	movs	r3, #96	; 0x60
 8001b02:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	2200      	movs	r2, #0
 8001b14:	4619      	mov	r1, r3
 8001b16:	4818      	ldr	r0, [pc, #96]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001b18:	f004 fdc0 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001b22:	f000 fbf1 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b26:	1d3b      	adds	r3, r7, #4
 8001b28:	2204      	movs	r2, #4
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4812      	ldr	r0, [pc, #72]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001b2e:	f004 fdb5 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001b38:	f000 fbe6 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	2208      	movs	r2, #8
 8001b40:	4619      	mov	r1, r3
 8001b42:	480d      	ldr	r0, [pc, #52]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001b44:	f004 fdaa 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8001b4e:	f000 fbdb 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b52:	1d3b      	adds	r3, r7, #4
 8001b54:	220c      	movs	r2, #12
 8001b56:	4619      	mov	r1, r3
 8001b58:	4807      	ldr	r0, [pc, #28]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001b5a:	f004 fd9f 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8001b64:	f000 fbd0 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001b68:	4803      	ldr	r0, [pc, #12]	; (8001b78 <MX_TIM4_Init+0x128>)
 8001b6a:	f001 fba9 	bl	80032c0 <HAL_TIM_MspPostInit>

}
 8001b6e:	bf00      	nop
 8001b70:	3738      	adds	r7, #56	; 0x38
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20000628 	.word	0x20000628
 8001b7c:	40000800 	.word	0x40000800

08001b80 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	; 0x28
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b86:	f107 0320 	add.w	r3, r7, #32
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b90:	1d3b      	adds	r3, r7, #4
 8001b92:	2200      	movs	r2, #0
 8001b94:	601a      	str	r2, [r3, #0]
 8001b96:	605a      	str	r2, [r3, #4]
 8001b98:	609a      	str	r2, [r3, #8]
 8001b9a:	60da      	str	r2, [r3, #12]
 8001b9c:	611a      	str	r2, [r3, #16]
 8001b9e:	615a      	str	r2, [r3, #20]
 8001ba0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ba2:	4b27      	ldr	r3, [pc, #156]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001ba4:	4a27      	ldr	r2, [pc, #156]	; (8001c44 <MX_TIM5_Init+0xc4>)
 8001ba6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001ba8:	4b25      	ldr	r3, [pc, #148]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bae:	4b24      	ldr	r3, [pc, #144]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001bb4:	4b22      	ldr	r3, [pc, #136]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8001bba:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bbc:	4b20      	ldr	r3, [pc, #128]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc2:	4b1f      	ldr	r3, [pc, #124]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001bc8:	481d      	ldr	r0, [pc, #116]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001bca:	f004 fb47 	bl	800625c <HAL_TIM_PWM_Init>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001bd4:	f000 fb98 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001be0:	f107 0320 	add.w	r3, r7, #32
 8001be4:	4619      	mov	r1, r3
 8001be6:	4816      	ldr	r0, [pc, #88]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001be8:	f005 fa12 	bl	8007010 <HAL_TIMEx_MasterConfigSynchronization>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8001bf2:	f000 fb89 	bl	8002308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bf6:	2360      	movs	r3, #96	; 0x60
 8001bf8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c06:	1d3b      	adds	r3, r7, #4
 8001c08:	2208      	movs	r2, #8
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	480c      	ldr	r0, [pc, #48]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001c0e:	f004 fd45 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8001c18:	f000 fb76 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c1c:	1d3b      	adds	r3, r7, #4
 8001c1e:	220c      	movs	r2, #12
 8001c20:	4619      	mov	r1, r3
 8001c22:	4807      	ldr	r0, [pc, #28]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001c24:	f004 fd3a 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001c2e:	f000 fb6b 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001c32:	4803      	ldr	r0, [pc, #12]	; (8001c40 <MX_TIM5_Init+0xc0>)
 8001c34:	f001 fb44 	bl	80032c0 <HAL_TIM_MspPostInit>

}
 8001c38:	bf00      	nop
 8001c3a:	3728      	adds	r7, #40	; 0x28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20000714 	.word	0x20000714
 8001c44:	40000c00 	.word	0x40000c00

08001c48 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b096      	sub	sp, #88	; 0x58
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c4e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	609a      	str	r2, [r3, #8]
 8001c5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c5c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	609a      	str	r2, [r3, #8]
 8001c72:	60da      	str	r2, [r3, #12]
 8001c74:	611a      	str	r2, [r3, #16]
 8001c76:	615a      	str	r2, [r3, #20]
 8001c78:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c7a:	1d3b      	adds	r3, r7, #4
 8001c7c:	2220      	movs	r2, #32
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4618      	mov	r0, r3
 8001c82:	f006 fac9 	bl	8008218 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001c86:	4b50      	ldr	r3, [pc, #320]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001c88:	4a50      	ldr	r2, [pc, #320]	; (8001dcc <MX_TIM8_Init+0x184>)
 8001c8a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 167;
 8001c8c:	4b4e      	ldr	r3, [pc, #312]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001c8e:	22a7      	movs	r2, #167	; 0xa7
 8001c90:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c92:	4b4d      	ldr	r3, [pc, #308]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8001c98:	4b4b      	ldr	r3, [pc, #300]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001c9a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001c9e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca0:	4b49      	ldr	r3, [pc, #292]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001ca6:	4b48      	ldr	r3, [pc, #288]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cac:	4b46      	ldr	r3, [pc, #280]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001cb2:	4845      	ldr	r0, [pc, #276]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001cb4:	f004 f9aa 	bl	800600c <HAL_TIM_Base_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001cbe:	f000 fb23 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cc6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001cc8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ccc:	4619      	mov	r1, r3
 8001cce:	483e      	ldr	r0, [pc, #248]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001cd0:	f004 fda2 	bl	8006818 <HAL_TIM_ConfigClockSource>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001cda:	f000 fb15 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001cde:	483a      	ldr	r0, [pc, #232]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001ce0:	f004 fabc 	bl	800625c <HAL_TIM_PWM_Init>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001cea:	f000 fb0d 	bl	8002308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001cf6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4832      	ldr	r0, [pc, #200]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001cfe:	f005 f987 	bl	8007010 <HAL_TIMEx_MasterConfigSynchronization>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001d08:	f000 fafe 	bl	8002308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d0c:	2360      	movs	r3, #96	; 0x60
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d14:	2300      	movs	r3, #0
 8001d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d20:	2300      	movs	r3, #0
 8001d22:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d24:	2300      	movs	r3, #0
 8001d26:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4825      	ldr	r0, [pc, #148]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001d32:	f004 fcb3 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001d3c:	f000 fae4 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d44:	2204      	movs	r2, #4
 8001d46:	4619      	mov	r1, r3
 8001d48:	481f      	ldr	r0, [pc, #124]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001d4a:	f004 fca7 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001d54:	f000 fad8 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d5c:	2208      	movs	r2, #8
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4819      	ldr	r0, [pc, #100]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001d62:	f004 fc9b 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001d6c:	f000 facc 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d74:	220c      	movs	r2, #12
 8001d76:	4619      	mov	r1, r3
 8001d78:	4813      	ldr	r0, [pc, #76]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001d7a:	f004 fc8f 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8001d84:	f000 fac0 	bl	8002308 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d90:	2300      	movs	r3, #0
 8001d92:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001da0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001da2:	2300      	movs	r3, #0
 8001da4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001da6:	1d3b      	adds	r3, r7, #4
 8001da8:	4619      	mov	r1, r3
 8001daa:	4807      	ldr	r0, [pc, #28]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001dac:	f005 f9ac 	bl	8007108 <HAL_TIMEx_ConfigBreakDeadTime>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 8001db6:	f000 faa7 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001dba:	4803      	ldr	r0, [pc, #12]	; (8001dc8 <MX_TIM8_Init+0x180>)
 8001dbc:	f001 fa80 	bl	80032c0 <HAL_TIM_MspPostInit>

}
 8001dc0:	bf00      	nop
 8001dc2:	3758      	adds	r7, #88	; 0x58
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	200005e0 	.word	0x200005e0
 8001dcc:	40010400 	.word	0x40010400

08001dd0 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08c      	sub	sp, #48	; 0x30
 8001dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dd6:	f107 0320 	add.w	r3, r7, #32
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]
 8001de0:	609a      	str	r2, [r3, #8]
 8001de2:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001de4:	1d3b      	adds	r3, r7, #4
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	609a      	str	r2, [r3, #8]
 8001dee:	60da      	str	r2, [r3, #12]
 8001df0:	611a      	str	r2, [r3, #16]
 8001df2:	615a      	str	r2, [r3, #20]
 8001df4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001df6:	4b2a      	ldr	r3, [pc, #168]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001df8:	4a2a      	ldr	r2, [pc, #168]	; (8001ea4 <MX_TIM12_Init+0xd4>)
 8001dfa:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 83;
 8001dfc:	4b28      	ldr	r3, [pc, #160]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001dfe:	2253      	movs	r2, #83	; 0x53
 8001e00:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e02:	4b27      	ldr	r3, [pc, #156]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 255;
 8001e08:	4b25      	ldr	r3, [pc, #148]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e0a:	22ff      	movs	r2, #255	; 0xff
 8001e0c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e0e:	4b24      	ldr	r3, [pc, #144]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e14:	4b22      	ldr	r3, [pc, #136]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001e1a:	4821      	ldr	r0, [pc, #132]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e1c:	f004 f8f6 	bl	800600c <HAL_TIM_Base_Init>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8001e26:	f000 fa6f 	bl	8002308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e2e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001e30:	f107 0320 	add.w	r3, r7, #32
 8001e34:	4619      	mov	r1, r3
 8001e36:	481a      	ldr	r0, [pc, #104]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e38:	f004 fcee 	bl	8006818 <HAL_TIM_ConfigClockSource>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 8001e42:	f000 fa61 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001e46:	4816      	ldr	r0, [pc, #88]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e48:	f004 fa08 	bl	800625c <HAL_TIM_PWM_Init>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_TIM12_Init+0x86>
  {
    Error_Handler();
 8001e52:	f000 fa59 	bl	8002308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e56:	2360      	movs	r3, #96	; 0x60
 8001e58:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e66:	1d3b      	adds	r3, r7, #4
 8001e68:	2200      	movs	r2, #0
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	480c      	ldr	r0, [pc, #48]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e6e:	f004 fc15 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_TIM12_Init+0xac>
  {
    Error_Handler();
 8001e78:	f000 fa46 	bl	8002308 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2204      	movs	r2, #4
 8001e80:	4619      	mov	r1, r3
 8001e82:	4807      	ldr	r0, [pc, #28]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e84:	f004 fc0a 	bl	800669c <HAL_TIM_PWM_ConfigChannel>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM12_Init+0xc2>
  {
    Error_Handler();
 8001e8e:	f000 fa3b 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001e92:	4803      	ldr	r0, [pc, #12]	; (8001ea0 <MX_TIM12_Init+0xd0>)
 8001e94:	f001 fa14 	bl	80032c0 <HAL_TIM_MspPostInit>

}
 8001e98:	bf00      	nop
 8001e9a:	3730      	adds	r7, #48	; 0x30
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000aa4 	.word	0x20000aa4
 8001ea4:	40001800 	.word	0x40001800

08001ea8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001eac:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <MX_UART4_Init+0x4c>)
 8001eae:	4a12      	ldr	r2, [pc, #72]	; (8001ef8 <MX_UART4_Init+0x50>)
 8001eb0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001eb2:	4b10      	ldr	r3, [pc, #64]	; (8001ef4 <MX_UART4_Init+0x4c>)
 8001eb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eb8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001eba:	4b0e      	ldr	r3, [pc, #56]	; (8001ef4 <MX_UART4_Init+0x4c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	; (8001ef4 <MX_UART4_Init+0x4c>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001ec6:	4b0b      	ldr	r3, [pc, #44]	; (8001ef4 <MX_UART4_Init+0x4c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001ecc:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <MX_UART4_Init+0x4c>)
 8001ece:	220c      	movs	r2, #12
 8001ed0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ed2:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <MX_UART4_Init+0x4c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed8:	4b06      	ldr	r3, [pc, #24]	; (8001ef4 <MX_UART4_Init+0x4c>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001ede:	4805      	ldr	r0, [pc, #20]	; (8001ef4 <MX_UART4_Init+0x4c>)
 8001ee0:	f005 f978 	bl	80071d4 <HAL_UART_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001eea:	f000 fa0d 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	2000091c 	.word	0x2000091c
 8001ef8:	40004c00 	.word	0x40004c00

08001efc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001f00:	4b11      	ldr	r3, [pc, #68]	; (8001f48 <MX_UART5_Init+0x4c>)
 8001f02:	4a12      	ldr	r2, [pc, #72]	; (8001f4c <MX_UART5_Init+0x50>)
 8001f04:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001f06:	4b10      	ldr	r3, [pc, #64]	; (8001f48 <MX_UART5_Init+0x4c>)
 8001f08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f0c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <MX_UART5_Init+0x4c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001f14:	4b0c      	ldr	r3, [pc, #48]	; (8001f48 <MX_UART5_Init+0x4c>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <MX_UART5_Init+0x4c>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001f20:	4b09      	ldr	r3, [pc, #36]	; (8001f48 <MX_UART5_Init+0x4c>)
 8001f22:	220c      	movs	r2, #12
 8001f24:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f26:	4b08      	ldr	r3, [pc, #32]	; (8001f48 <MX_UART5_Init+0x4c>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f2c:	4b06      	ldr	r3, [pc, #24]	; (8001f48 <MX_UART5_Init+0x4c>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001f32:	4805      	ldr	r0, [pc, #20]	; (8001f48 <MX_UART5_Init+0x4c>)
 8001f34:	f005 f94e 	bl	80071d4 <HAL_UART_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001f3e:	f000 f9e3 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200007a4 	.word	0x200007a4
 8001f4c:	40005000 	.word	0x40005000

08001f50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f54:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <MX_USART1_UART_Init+0x4c>)
 8001f56:	4a12      	ldr	r2, [pc, #72]	; (8001fa0 <MX_USART1_UART_Init+0x50>)
 8001f58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f5a:	4b10      	ldr	r3, [pc, #64]	; (8001f9c <MX_USART1_UART_Init+0x4c>)
 8001f5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f62:	4b0e      	ldr	r3, [pc, #56]	; (8001f9c <MX_USART1_UART_Init+0x4c>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f68:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <MX_USART1_UART_Init+0x4c>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <MX_USART1_UART_Init+0x4c>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f74:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <MX_USART1_UART_Init+0x4c>)
 8001f76:	220c      	movs	r2, #12
 8001f78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f7a:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <MX_USART1_UART_Init+0x4c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f80:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <MX_USART1_UART_Init+0x4c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f86:	4805      	ldr	r0, [pc, #20]	; (8001f9c <MX_USART1_UART_Init+0x4c>)
 8001f88:	f005 f924 	bl	80071d4 <HAL_UART_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f92:	f000 f9b9 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000890 	.word	0x20000890
 8001fa0:	40011000 	.word	0x40011000

08001fa4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fa8:	4b11      	ldr	r3, [pc, #68]	; (8001ff0 <MX_USART2_UART_Init+0x4c>)
 8001faa:	4a12      	ldr	r2, [pc, #72]	; (8001ff4 <MX_USART2_UART_Init+0x50>)
 8001fac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fae:	4b10      	ldr	r3, [pc, #64]	; (8001ff0 <MX_USART2_UART_Init+0x4c>)
 8001fb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fb6:	4b0e      	ldr	r3, [pc, #56]	; (8001ff0 <MX_USART2_UART_Init+0x4c>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fbc:	4b0c      	ldr	r3, [pc, #48]	; (8001ff0 <MX_USART2_UART_Init+0x4c>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fc2:	4b0b      	ldr	r3, [pc, #44]	; (8001ff0 <MX_USART2_UART_Init+0x4c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fc8:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <MX_USART2_UART_Init+0x4c>)
 8001fca:	220c      	movs	r2, #12
 8001fcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fce:	4b08      	ldr	r3, [pc, #32]	; (8001ff0 <MX_USART2_UART_Init+0x4c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fd4:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <MX_USART2_UART_Init+0x4c>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fda:	4805      	ldr	r0, [pc, #20]	; (8001ff0 <MX_USART2_UART_Init+0x4c>)
 8001fdc:	f005 f8fa 	bl	80071d4 <HAL_UART_Init>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fe6:	f000 f98f 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000a00 	.word	0x20000a00
 8001ff4:	40004400 	.word	0x40004400

08001ff8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ffc:	4b11      	ldr	r3, [pc, #68]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8001ffe:	4a12      	ldr	r2, [pc, #72]	; (8002048 <MX_USART3_UART_Init+0x50>)
 8002000:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002002:	4b10      	ldr	r3, [pc, #64]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002004:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002008:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800200a:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 800200c:	2200      	movs	r2, #0
 800200e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002010:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002012:	2200      	movs	r2, #0
 8002014:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002016:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002018:	2200      	movs	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800201c:	4b09      	ldr	r3, [pc, #36]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 800201e:	220c      	movs	r2, #12
 8002020:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002022:	4b08      	ldr	r3, [pc, #32]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002024:	2200      	movs	r2, #0
 8002026:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002028:	4b06      	ldr	r3, [pc, #24]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 800202a:	2200      	movs	r2, #0
 800202c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800202e:	4805      	ldr	r0, [pc, #20]	; (8002044 <MX_USART3_UART_Init+0x4c>)
 8002030:	f005 f8d0 	bl	80071d4 <HAL_UART_Init>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800203a:	f000 f965 	bl	8002308 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	200006d0 	.word	0x200006d0
 8002048:	40004800 	.word	0x40004800

0800204c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	4b23      	ldr	r3, [pc, #140]	; (80020e4 <MX_DMA_Init+0x98>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205a:	4a22      	ldr	r2, [pc, #136]	; (80020e4 <MX_DMA_Init+0x98>)
 800205c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002060:	6313      	str	r3, [r2, #48]	; 0x30
 8002062:	4b20      	ldr	r3, [pc, #128]	; (80020e4 <MX_DMA_Init+0x98>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002066:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800206a:	607b      	str	r3, [r7, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	603b      	str	r3, [r7, #0]
 8002072:	4b1c      	ldr	r3, [pc, #112]	; (80020e4 <MX_DMA_Init+0x98>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002076:	4a1b      	ldr	r2, [pc, #108]	; (80020e4 <MX_DMA_Init+0x98>)
 8002078:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800207c:	6313      	str	r3, [r2, #48]	; 0x30
 800207e:	4b19      	ldr	r3, [pc, #100]	; (80020e4 <MX_DMA_Init+0x98>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800208a:	2200      	movs	r2, #0
 800208c:	2100      	movs	r1, #0
 800208e:	200b      	movs	r0, #11
 8002090:	f002 fa7e 	bl	8004590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002094:	200b      	movs	r0, #11
 8002096:	f002 fa97 	bl	80045c8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	2100      	movs	r1, #0
 800209e:	200c      	movs	r0, #12
 80020a0:	f002 fa76 	bl	8004590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80020a4:	200c      	movs	r0, #12
 80020a6:	f002 fa8f 	bl	80045c8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80020aa:	2200      	movs	r2, #0
 80020ac:	2100      	movs	r1, #0
 80020ae:	200d      	movs	r0, #13
 80020b0:	f002 fa6e 	bl	8004590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80020b4:	200d      	movs	r0, #13
 80020b6:	f002 fa87 	bl	80045c8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2100      	movs	r1, #0
 80020be:	2010      	movs	r0, #16
 80020c0:	f002 fa66 	bl	8004590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80020c4:	2010      	movs	r0, #16
 80020c6:	f002 fa7f 	bl	80045c8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	203a      	movs	r0, #58	; 0x3a
 80020d0:	f002 fa5e 	bl	8004590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80020d4:	203a      	movs	r0, #58	; 0x3a
 80020d6:	f002 fa77 	bl	80045c8 <HAL_NVIC_EnableIRQ>

}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40023800 	.word	0x40023800

080020e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08c      	sub	sp, #48	; 0x30
 80020ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ee:	f107 031c 	add.w	r3, r7, #28
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	609a      	str	r2, [r3, #8]
 80020fa:	60da      	str	r2, [r3, #12]
 80020fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	61bb      	str	r3, [r7, #24]
 8002102:	4b62      	ldr	r3, [pc, #392]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4a61      	ldr	r2, [pc, #388]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002108:	f043 0310 	orr.w	r3, r3, #16
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4b5f      	ldr	r3, [pc, #380]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0310 	and.w	r3, r3, #16
 8002116:	61bb      	str	r3, [r7, #24]
 8002118:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	617b      	str	r3, [r7, #20]
 800211e:	4b5b      	ldr	r3, [pc, #364]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	4a5a      	ldr	r2, [pc, #360]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002124:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002128:	6313      	str	r3, [r2, #48]	; 0x30
 800212a:	4b58      	ldr	r3, [pc, #352]	; (800228c <MX_GPIO_Init+0x1a4>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
 800213a:	4b54      	ldr	r3, [pc, #336]	; (800228c <MX_GPIO_Init+0x1a4>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	4a53      	ldr	r2, [pc, #332]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6313      	str	r3, [r2, #48]	; 0x30
 8002146:	4b51      	ldr	r3, [pc, #324]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	4b4d      	ldr	r3, [pc, #308]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	4a4c      	ldr	r2, [pc, #304]	; (800228c <MX_GPIO_Init+0x1a4>)
 800215c:	f043 0302 	orr.w	r3, r3, #2
 8002160:	6313      	str	r3, [r2, #48]	; 0x30
 8002162:	4b4a      	ldr	r3, [pc, #296]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	4b46      	ldr	r3, [pc, #280]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	4a45      	ldr	r2, [pc, #276]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002178:	f043 0308 	orr.w	r3, r3, #8
 800217c:	6313      	str	r3, [r2, #48]	; 0x30
 800217e:	4b43      	ldr	r3, [pc, #268]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	607b      	str	r3, [r7, #4]
 800218e:	4b3f      	ldr	r3, [pc, #252]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	4a3e      	ldr	r2, [pc, #248]	; (800228c <MX_GPIO_Init+0x1a4>)
 8002194:	f043 0304 	orr.w	r3, r3, #4
 8002198:	6313      	str	r3, [r2, #48]	; 0x30
 800219a:	4b3c      	ldr	r3, [pc, #240]	; (800228c <MX_GPIO_Init+0x1a4>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219e:	f003 0304 	and.w	r3, r3, #4
 80021a2:	607b      	str	r3, [r7, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80021a6:	2200      	movs	r2, #0
 80021a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ac:	4838      	ldr	r0, [pc, #224]	; (8002290 <MX_GPIO_Init+0x1a8>)
 80021ae:	f002 ffc3 	bl	8005138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CSN_GPIO_Port, OLED_CSN_Pin, GPIO_PIN_RESET);
 80021b2:	2200      	movs	r2, #0
 80021b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021b8:	4836      	ldr	r0, [pc, #216]	; (8002294 <MX_GPIO_Init+0x1ac>)
 80021ba:	f002 ffbd 	bl	8005138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_RES_Pin|OLED_DC_Pin, GPIO_PIN_RESET);
 80021be:	2200      	movs	r2, #0
 80021c0:	21c0      	movs	r1, #192	; 0xc0
 80021c2:	4835      	ldr	r0, [pc, #212]	; (8002298 <MX_GPIO_Init+0x1b0>)
 80021c4:	f002 ffb8 	bl	8005138 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80021c8:	2360      	movs	r3, #96	; 0x60
 80021ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021cc:	2302      	movs	r3, #2
 80021ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2300      	movs	r3, #0
 80021d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80021d8:	2303      	movs	r3, #3
 80021da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021dc:	f107 031c 	add.w	r3, r7, #28
 80021e0:	4619      	mov	r1, r3
 80021e2:	482e      	ldr	r0, [pc, #184]	; (800229c <MX_GPIO_Init+0x1b4>)
 80021e4:	f002 fe0c 	bl	8004e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80021e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ee:	2301      	movs	r3, #1
 80021f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f6:	2300      	movs	r3, #0
 80021f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80021fa:	f107 031c 	add.w	r3, r7, #28
 80021fe:	4619      	mov	r1, r3
 8002200:	4823      	ldr	r0, [pc, #140]	; (8002290 <MX_GPIO_Init+0x1a8>)
 8002202:	f002 fdfd 	bl	8004e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : OLED_CSN_Pin */
  GPIO_InitStruct.Pin = OLED_CSN_Pin;
 8002206:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800220a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800220c:	2301      	movs	r3, #1
 800220e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002214:	2303      	movs	r3, #3
 8002216:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_CSN_GPIO_Port, &GPIO_InitStruct);
 8002218:	f107 031c 	add.w	r3, r7, #28
 800221c:	4619      	mov	r1, r3
 800221e:	481d      	ldr	r0, [pc, #116]	; (8002294 <MX_GPIO_Init+0x1ac>)
 8002220:	f002 fdee 	bl	8004e00 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RES_Pin OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_RES_Pin|OLED_DC_Pin;
 8002224:	23c0      	movs	r3, #192	; 0xc0
 8002226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002228:	2301      	movs	r3, #1
 800222a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002230:	2303      	movs	r3, #3
 8002232:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002234:	f107 031c 	add.w	r3, r7, #28
 8002238:	4619      	mov	r1, r3
 800223a:	4817      	ldr	r0, [pc, #92]	; (8002298 <MX_GPIO_Init+0x1b0>)
 800223c:	f002 fde0 	bl	8004e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002240:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002244:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224e:	2300      	movs	r3, #0
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002252:	2303      	movs	r3, #3
 8002254:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002256:	f107 031c 	add.w	r3, r7, #28
 800225a:	4619      	mov	r1, r3
 800225c:	480e      	ldr	r0, [pc, #56]	; (8002298 <MX_GPIO_Init+0x1b0>)
 800225e:	f002 fdcf 	bl	8004e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002262:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002266:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002268:	2302      	movs	r3, #2
 800226a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002270:	2300      	movs	r3, #0
 8002272:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002274:	2303      	movs	r3, #3
 8002276:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002278:	f107 031c 	add.w	r3, r7, #28
 800227c:	4619      	mov	r1, r3
 800227e:	4806      	ldr	r0, [pc, #24]	; (8002298 <MX_GPIO_Init+0x1b0>)
 8002280:	f002 fdbe 	bl	8004e00 <HAL_GPIO_Init>

}
 8002284:	bf00      	nop
 8002286:	3730      	adds	r7, #48	; 0x30
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40023800 	.word	0x40023800
 8002290:	40020c00 	.word	0x40020c00
 8002294:	40020000 	.word	0x40020000
 8002298:	40020400 	.word	0x40020400
 800229c:	40021000 	.word	0x40021000

080022a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a10      	ldr	r2, [pc, #64]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d102      	bne.n	80022b8 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 80022b2:	f001 fe0f 	bl	8003ed4 <HAL_IncTick>
      if(pidinit==1&&lock!=0)
    	  PID_CTRL();
      setmotor();
  }
  /* USER CODE END Callback 1 */
}
 80022b6:	e017      	b.n	80022e8 <HAL_TIM_PeriodElapsedCallback+0x48>
  else if(htim->Instance == TIM1)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a0d      	ldr	r2, [pc, #52]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d112      	bne.n	80022e8 <HAL_TIM_PeriodElapsedCallback+0x48>
	  HAL_UART_Transmit_IT(&huart5, (unsigned char *)&frame, sizeof(frame));
 80022c2:	2284      	movs	r2, #132	; 0x84
 80022c4:	490c      	ldr	r1, [pc, #48]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80022c6:	480d      	ldr	r0, [pc, #52]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80022c8:	f005 f863 	bl	8007392 <HAL_UART_Transmit_IT>
	  OLED_Refresh_Gram();
 80022cc:	f000 f956 	bl	800257c <OLED_Refresh_Gram>
      if(pidinit==1&&lock!=0)
 80022d0:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d105      	bne.n	80022e4 <HAL_TIM_PeriodElapsedCallback+0x44>
 80022d8:	4b0a      	ldr	r3, [pc, #40]	; (8002304 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <HAL_TIM_PeriodElapsedCallback+0x44>
    	  PID_CTRL();
 80022e0:	f7fe fe7e 	bl	8000fe0 <PID_CTRL>
      setmotor();
 80022e4:	f000 f83e 	bl	8002364 <setmotor>
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40001400 	.word	0x40001400
 80022f4:	40010000 	.word	0x40010000
 80022f8:	200000a8 	.word	0x200000a8
 80022fc:	200007a4 	.word	0x200007a4
 8002300:	200003e8 	.word	0x200003e8
 8002304:	20000404 	.word	0x20000404

08002308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800230c:	b672      	cpsid	i
}
 800230e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002310:	e7fe      	b.n	8002310 <Error_Handler+0x8>
	...

08002314 <motorinit>:
		{ 1.0f, 1.0f, 0, 0,1.0f, 0, 0, 0, 0, },
		{ -1.0f, 1.0f, 0, 0, 1.0f, 0, 0, 0, 0, }, };*/
float motor[8];
//dof68 
void motorinit()
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
	extern TIM_HandleTypeDef htim4;
	extern TIM_HandleTypeDef htim8;
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002318:	2100      	movs	r1, #0
 800231a:	4810      	ldr	r0, [pc, #64]	; (800235c <motorinit+0x48>)
 800231c:	f003 ffee 	bl	80062fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8002320:	2104      	movs	r1, #4
 8002322:	480e      	ldr	r0, [pc, #56]	; (800235c <motorinit+0x48>)
 8002324:	f003 ffea 	bl	80062fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002328:	2108      	movs	r1, #8
 800232a:	480c      	ldr	r0, [pc, #48]	; (800235c <motorinit+0x48>)
 800232c:	f003 ffe6 	bl	80062fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002330:	210c      	movs	r1, #12
 8002332:	480a      	ldr	r0, [pc, #40]	; (800235c <motorinit+0x48>)
 8002334:	f003 ffe2 	bl	80062fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002338:	2100      	movs	r1, #0
 800233a:	4809      	ldr	r0, [pc, #36]	; (8002360 <motorinit+0x4c>)
 800233c:	f003 ffde 	bl	80062fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8002340:	2104      	movs	r1, #4
 8002342:	4807      	ldr	r0, [pc, #28]	; (8002360 <motorinit+0x4c>)
 8002344:	f003 ffda 	bl	80062fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002348:	2108      	movs	r1, #8
 800234a:	4805      	ldr	r0, [pc, #20]	; (8002360 <motorinit+0x4c>)
 800234c:	f003 ffd6 	bl	80062fc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8002350:	210c      	movs	r1, #12
 8002352:	4803      	ldr	r0, [pc, #12]	; (8002360 <motorinit+0x4c>)
 8002354:	f003 ffd2 	bl	80062fc <HAL_TIM_PWM_Start>
}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20000628 	.word	0x20000628
 8002360:	200005e0 	.word	0x200005e0

08002364 <setmotor>:
void setmotor()
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
    int time = HAL_GetTick();
 800236a:	f001 fdc7 	bl	8003efc <HAL_GetTick>
 800236e:	4603      	mov	r3, r0
 8002370:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 8; i++)
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	e05d      	b.n	8002434 <setmotor+0xd0>
    {
        float tmp = 0;
 8002378:	f04f 0300 	mov.w	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]
        for (int j = 0; j < 6; j++)
 800237e:	2300      	movs	r3, #0
 8002380:	607b      	str	r3, [r7, #4]
 8002382:	e01c      	b.n	80023be <setmotor+0x5a>
            tmp += hcc[i][j] * dof6[j];
 8002384:	4973      	ldr	r1, [pc, #460]	; (8002554 <setmotor+0x1f0>)
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	4613      	mov	r3, r2
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	4413      	add	r3, r2
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	4413      	add	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	440b      	add	r3, r1
 8002398:	ed93 7a00 	vldr	s14, [r3]
 800239c:	4a6e      	ldr	r2, [pc, #440]	; (8002558 <setmotor+0x1f4>)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	edd3 7a00 	vldr	s15, [r3]
 80023a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ac:	ed97 7a02 	vldr	s14, [r7, #8]
 80023b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023b4:	edc7 7a02 	vstr	s15, [r7, #8]
        for (int j = 0; j < 6; j++)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	3301      	adds	r3, #1
 80023bc:	607b      	str	r3, [r7, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b05      	cmp	r3, #5
 80023c2:	dddf      	ble.n	8002384 <setmotor+0x20>
        if(tmp > 1)
 80023c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80023c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80023cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d4:	dd02      	ble.n	80023dc <setmotor+0x78>
            tmp = 1;
 80023d6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80023da:	60bb      	str	r3, [r7, #8]
        if(tmp < -1)
 80023dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80023e0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80023e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ec:	d501      	bpl.n	80023f2 <setmotor+0x8e>
            tmp = -1;
 80023ee:	4b5b      	ldr	r3, [pc, #364]	; (800255c <setmotor+0x1f8>)
 80023f0:	60bb      	str	r3, [r7, #8]
        if(time<10000||lock==0)//||
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	f242 720f 	movw	r2, #9999	; 0x270f
 80023f8:	4293      	cmp	r3, r2
 80023fa:	dd03      	ble.n	8002404 <setmotor+0xa0>
 80023fc:	4b58      	ldr	r3, [pc, #352]	; (8002560 <setmotor+0x1fc>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d107      	bne.n	8002414 <setmotor+0xb0>
			motor[i] = 0;
 8002404:	4a57      	ldr	r2, [pc, #348]	; (8002564 <setmotor+0x200>)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	601a      	str	r2, [r3, #0]
 8002412:	e005      	b.n	8002420 <setmotor+0xbc>
        else
        	motor[i] = tmp;
 8002414:	4a53      	ldr	r2, [pc, #332]	; (8002564 <setmotor+0x200>)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	68ba      	ldr	r2, [r7, #8]
 800241e:	601a      	str	r2, [r3, #0]
        frame.fdata[i + 16] = tmp;//
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	3310      	adds	r3, #16
 8002424:	4a50      	ldr	r2, [pc, #320]	; (8002568 <setmotor+0x204>)
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4413      	add	r3, r2
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	3301      	adds	r3, #1
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2b07      	cmp	r3, #7
 8002438:	dd9e      	ble.n	8002378 <setmotor+0x14>
    }

    MOTOR_1 = motor[0] * MOTOR_WAY + MOTOR_CENTER;
 800243a:	4b4a      	ldr	r3, [pc, #296]	; (8002564 <setmotor+0x200>)
 800243c:	edd3 7a00 	vldr	s15, [r3]
 8002440:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800256c <setmotor+0x208>
 8002444:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002448:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002570 <setmotor+0x20c>
 800244c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002450:	4b48      	ldr	r3, [pc, #288]	; (8002574 <setmotor+0x210>)
 8002452:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002456:	ee17 2a90 	vmov	r2, s15
 800245a:	635a      	str	r2, [r3, #52]	; 0x34
    MOTOR_2 = motor[1] * MOTOR_WAY + MOTOR_CENTER;
 800245c:	4b41      	ldr	r3, [pc, #260]	; (8002564 <setmotor+0x200>)
 800245e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002462:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800256c <setmotor+0x208>
 8002466:	ee67 7a87 	vmul.f32	s15, s15, s14
 800246a:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002570 <setmotor+0x20c>
 800246e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002472:	4b40      	ldr	r3, [pc, #256]	; (8002574 <setmotor+0x210>)
 8002474:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002478:	ee17 2a90 	vmov	r2, s15
 800247c:	639a      	str	r2, [r3, #56]	; 0x38
    MOTOR_3 = motor[2] * MOTOR_WAY + MOTOR_CENTER;
 800247e:	4b39      	ldr	r3, [pc, #228]	; (8002564 <setmotor+0x200>)
 8002480:	edd3 7a02 	vldr	s15, [r3, #8]
 8002484:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800256c <setmotor+0x208>
 8002488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002570 <setmotor+0x20c>
 8002490:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002494:	4b37      	ldr	r3, [pc, #220]	; (8002574 <setmotor+0x210>)
 8002496:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800249a:	ee17 2a90 	vmov	r2, s15
 800249e:	63da      	str	r2, [r3, #60]	; 0x3c
    MOTOR_4 = motor[3] * MOTOR_WAY + MOTOR_CENTER;
 80024a0:	4b30      	ldr	r3, [pc, #192]	; (8002564 <setmotor+0x200>)
 80024a2:	edd3 7a03 	vldr	s15, [r3, #12]
 80024a6:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800256c <setmotor+0x208>
 80024aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ae:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002570 <setmotor+0x20c>
 80024b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024b6:	4b2f      	ldr	r3, [pc, #188]	; (8002574 <setmotor+0x210>)
 80024b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024bc:	ee17 2a90 	vmov	r2, s15
 80024c0:	641a      	str	r2, [r3, #64]	; 0x40
    MOTOR_5 = motor[4] * MOTOR_WAY + MOTOR_CENTER;
 80024c2:	4b28      	ldr	r3, [pc, #160]	; (8002564 <setmotor+0x200>)
 80024c4:	edd3 7a04 	vldr	s15, [r3, #16]
 80024c8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800256c <setmotor+0x208>
 80024cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024d0:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002570 <setmotor+0x20c>
 80024d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024d8:	4b27      	ldr	r3, [pc, #156]	; (8002578 <setmotor+0x214>)
 80024da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024de:	ee17 2a90 	vmov	r2, s15
 80024e2:	635a      	str	r2, [r3, #52]	; 0x34
    MOTOR_6 = motor[5] * MOTOR_WAY + MOTOR_CENTER;
 80024e4:	4b1f      	ldr	r3, [pc, #124]	; (8002564 <setmotor+0x200>)
 80024e6:	edd3 7a05 	vldr	s15, [r3, #20]
 80024ea:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800256c <setmotor+0x208>
 80024ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024f2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002570 <setmotor+0x20c>
 80024f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024fa:	4b1f      	ldr	r3, [pc, #124]	; (8002578 <setmotor+0x214>)
 80024fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002500:	ee17 2a90 	vmov	r2, s15
 8002504:	639a      	str	r2, [r3, #56]	; 0x38
    MOTOR_7 = motor[6] * MOTOR_WAY + MOTOR_CENTER;
 8002506:	4b17      	ldr	r3, [pc, #92]	; (8002564 <setmotor+0x200>)
 8002508:	edd3 7a06 	vldr	s15, [r3, #24]
 800250c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800256c <setmotor+0x208>
 8002510:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002514:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002570 <setmotor+0x20c>
 8002518:	ee77 7a87 	vadd.f32	s15, s15, s14
 800251c:	4b16      	ldr	r3, [pc, #88]	; (8002578 <setmotor+0x214>)
 800251e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002522:	ee17 2a90 	vmov	r2, s15
 8002526:	63da      	str	r2, [r3, #60]	; 0x3c
    MOTOR_8 = motor[7] * MOTOR_WAY + MOTOR_CENTER;
 8002528:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <setmotor+0x200>)
 800252a:	edd3 7a07 	vldr	s15, [r3, #28]
 800252e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800256c <setmotor+0x208>
 8002532:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002536:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002570 <setmotor+0x20c>
 800253a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800253e:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <setmotor+0x214>)
 8002540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002544:	ee17 2a90 	vmov	r2, s15
 8002548:	641a      	str	r2, [r3, #64]	; 0x40
}
 800254a:	bf00      	nop
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	2000012c 	.word	0x2000012c
 8002558:	200003ec 	.word	0x200003ec
 800255c:	bf800000 	.word	0xbf800000
 8002560:	20000404 	.word	0x20000404
 8002564:	20000aec 	.word	0x20000aec
 8002568:	200000a8 	.word	0x200000a8
 800256c:	44480000 	.word	0x44480000
 8002570:	44bb8000 	.word	0x44bb8000
 8002574:	40000800 	.word	0x40000800
 8002578:	40010400 	.word	0x40010400

0800257c <OLED_Refresh_Gram>:
extern SPI_HandleTypeDef hspi1;

  
u8 OLED_GRAM[8][128];	   //GRAM
void OLED_Refresh_Gram(void) //32GRAMOLED
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
	//u8 i,n;
	for(int i=0;i<8;i++)
 8002582:	2300      	movs	r3, #0
 8002584:	607b      	str	r3, [r7, #4]
 8002586:	e01b      	b.n	80025c0 <OLED_Refresh_Gram+0x44>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	b2db      	uxtb	r3, r3
 800258c:	3b50      	subs	r3, #80	; 0x50
 800258e:	b2db      	uxtb	r3, r3
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f000 f820 	bl	80025d8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 8002598:	2100      	movs	r1, #0
 800259a:	2000      	movs	r0, #0
 800259c:	f000 f81c 	bl	80025d8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //
 80025a0:	2100      	movs	r1, #0
 80025a2:	2010      	movs	r0, #16
 80025a4:	f000 f818 	bl	80025d8 <OLED_WR_Byte>
		//OLED_RS_Set();
		HAL_SPI_Transmit(&hspi1, OLED_GRAM[i], 128, 10);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	01db      	lsls	r3, r3, #7
 80025ac:	4a08      	ldr	r2, [pc, #32]	; (80025d0 <OLED_Refresh_Gram+0x54>)
 80025ae:	1899      	adds	r1, r3, r2
 80025b0:	230a      	movs	r3, #10
 80025b2:	2280      	movs	r2, #128	; 0x80
 80025b4:	4807      	ldr	r0, [pc, #28]	; (80025d4 <OLED_Refresh_Gram+0x58>)
 80025b6:	f003 fb22 	bl	8005bfe <HAL_SPI_Transmit>
	for(int i=0;i<8;i++)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3301      	adds	r3, #1
 80025be:	607b      	str	r3, [r7, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b07      	cmp	r3, #7
 80025c4:	dde0      	ble.n	8002588 <OLED_Refresh_Gram+0xc>
		//for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
	}
}
 80025c6:	bf00      	nop
 80025c8:	bf00      	nop
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000b0c 	.word	0x20000b0c
 80025d4:	20000960 	.word	0x20000960

080025d8 <OLED_WR_Byte>:
OLED
dat:/  cmd:/ 0,;1,;
  
**************************************************************************/
void OLED_WR_Byte(u8 dat,u8 cmd)
{	
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	460a      	mov	r2, r1
 80025e2:	71fb      	strb	r3, [r7, #7]
 80025e4:	4613      	mov	r3, r2
 80025e6:	71bb      	strb	r3, [r7, #6]
	//u8 i;
	if(cmd)
 80025e8:	79bb      	ldrb	r3, [r7, #6]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d005      	beq.n	80025fa <OLED_WR_Byte+0x22>
	  OLED_RS_Set();
 80025ee:	2201      	movs	r2, #1
 80025f0:	2180      	movs	r1, #128	; 0x80
 80025f2:	480c      	ldr	r0, [pc, #48]	; (8002624 <OLED_WR_Byte+0x4c>)
 80025f4:	f002 fda0 	bl	8005138 <HAL_GPIO_WritePin>
 80025f8:	e004      	b.n	8002604 <OLED_WR_Byte+0x2c>
	else 
	  OLED_RS_Clr();
 80025fa:	2200      	movs	r2, #0
 80025fc:	2180      	movs	r1, #128	; 0x80
 80025fe:	4809      	ldr	r0, [pc, #36]	; (8002624 <OLED_WR_Byte+0x4c>)
 8002600:	f002 fd9a 	bl	8005138 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &dat, 1, 10);
 8002604:	1df9      	adds	r1, r7, #7
 8002606:	230a      	movs	r3, #10
 8002608:	2201      	movs	r2, #1
 800260a:	4807      	ldr	r0, [pc, #28]	; (8002628 <OLED_WR_Byte+0x50>)
 800260c:	f003 faf7 	bl	8005bfe <HAL_SPI_Transmit>
		   OLED_SDIN_Clr();
		OLED_SCLK_Set();
		dat<<=1;   
	}				 		  
	*/
	OLED_RS_Set();   	  
 8002610:	2201      	movs	r2, #1
 8002612:	2180      	movs	r1, #128	; 0x80
 8002614:	4803      	ldr	r0, [pc, #12]	; (8002624 <OLED_WR_Byte+0x4c>)
 8002616:	f002 fd8f 	bl	8005138 <HAL_GPIO_WritePin>
} 
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40020400 	.word	0x40020400
 8002628:	20000960 	.word	0x20000960

0800262c <OLED_Clear>:
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}	
////////////////////////////////////////////////////////////////////////////////
//,,!!!!	  
void OLED_Clear(void)  
{  
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
	u8 i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[i][n]=0X00;
 8002632:	2300      	movs	r3, #0
 8002634:	71fb      	strb	r3, [r7, #7]
 8002636:	e014      	b.n	8002662 <OLED_Clear+0x36>
 8002638:	2300      	movs	r3, #0
 800263a:	71bb      	strb	r3, [r7, #6]
 800263c:	e00a      	b.n	8002654 <OLED_Clear+0x28>
 800263e:	79fa      	ldrb	r2, [r7, #7]
 8002640:	79bb      	ldrb	r3, [r7, #6]
 8002642:	490d      	ldr	r1, [pc, #52]	; (8002678 <OLED_Clear+0x4c>)
 8002644:	01d2      	lsls	r2, r2, #7
 8002646:	440a      	add	r2, r1
 8002648:	4413      	add	r3, r2
 800264a:	2200      	movs	r2, #0
 800264c:	701a      	strb	r2, [r3, #0]
 800264e:	79bb      	ldrb	r3, [r7, #6]
 8002650:	3301      	adds	r3, #1
 8002652:	71bb      	strb	r3, [r7, #6]
 8002654:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002658:	2b00      	cmp	r3, #0
 800265a:	daf0      	bge.n	800263e <OLED_Clear+0x12>
 800265c:	79fb      	ldrb	r3, [r7, #7]
 800265e:	3301      	adds	r3, #1
 8002660:	71fb      	strb	r3, [r7, #7]
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	2b07      	cmp	r3, #7
 8002666:	d9e7      	bls.n	8002638 <OLED_Clear+0xc>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
		//for(k=0;k<128;k++)OLED_WR_Byte(OLED_GRAM[j][k],OLED_DATA);
	}
	//OLED_Refresh_Gram();//
	 */
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000b0c 	.word	0x20000b0c

0800267c <OLED_DrawPoint>:
OLED
:x0~127y:0~63  t:1  0,		
  
**************************************************************************/
void OLED_DrawPoint(u8 x,u8 y,u8 t)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
 8002686:	460b      	mov	r3, r1
 8002688:	71bb      	strb	r3, [r7, #6]
 800268a:	4613      	mov	r3, r2
 800268c:	717b      	strb	r3, [r7, #5]
	u8 pos,bx,temp=0;
 800268e:	2300      	movs	r3, #0
 8002690:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//.
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	2b00      	cmp	r3, #0
 8002698:	db41      	blt.n	800271e <OLED_DrawPoint+0xa2>
 800269a:	79bb      	ldrb	r3, [r7, #6]
 800269c:	2b3f      	cmp	r3, #63	; 0x3f
 800269e:	d83e      	bhi.n	800271e <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80026a0:	79bb      	ldrb	r3, [r7, #6]
 80026a2:	08db      	lsrs	r3, r3, #3
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	f1c3 0307 	rsb	r3, r3, #7
 80026aa:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80026ac:	79bb      	ldrb	r3, [r7, #6]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80026b4:	7b7b      	ldrb	r3, [r7, #13]
 80026b6:	f1c3 0307 	rsb	r3, r3, #7
 80026ba:	2201      	movs	r2, #1
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[pos][x]|=temp;
 80026c2:	797b      	ldrb	r3, [r7, #5]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d012      	beq.n	80026ee <OLED_DrawPoint+0x72>
 80026c8:	7bba      	ldrb	r2, [r7, #14]
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	4917      	ldr	r1, [pc, #92]	; (800272c <OLED_DrawPoint+0xb0>)
 80026ce:	01d2      	lsls	r2, r2, #7
 80026d0:	440a      	add	r2, r1
 80026d2:	4413      	add	r3, r2
 80026d4:	7818      	ldrb	r0, [r3, #0]
 80026d6:	7bba      	ldrb	r2, [r7, #14]
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	7bf9      	ldrb	r1, [r7, #15]
 80026dc:	4301      	orrs	r1, r0
 80026de:	b2c8      	uxtb	r0, r1
 80026e0:	4912      	ldr	r1, [pc, #72]	; (800272c <OLED_DrawPoint+0xb0>)
 80026e2:	01d2      	lsls	r2, r2, #7
 80026e4:	440a      	add	r2, r1
 80026e6:	4413      	add	r3, r2
 80026e8:	4602      	mov	r2, r0
 80026ea:	701a      	strb	r2, [r3, #0]
 80026ec:	e018      	b.n	8002720 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[pos][x]&=~temp;
 80026ee:	7bba      	ldrb	r2, [r7, #14]
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	490e      	ldr	r1, [pc, #56]	; (800272c <OLED_DrawPoint+0xb0>)
 80026f4:	01d2      	lsls	r2, r2, #7
 80026f6:	440a      	add	r2, r1
 80026f8:	4413      	add	r3, r2
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	b25a      	sxtb	r2, r3
 80026fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002702:	43db      	mvns	r3, r3
 8002704:	b25b      	sxtb	r3, r3
 8002706:	4013      	ands	r3, r2
 8002708:	b259      	sxtb	r1, r3
 800270a:	7bba      	ldrb	r2, [r7, #14]
 800270c:	79fb      	ldrb	r3, [r7, #7]
 800270e:	b2c8      	uxtb	r0, r1
 8002710:	4906      	ldr	r1, [pc, #24]	; (800272c <OLED_DrawPoint+0xb0>)
 8002712:	01d2      	lsls	r2, r2, #7
 8002714:	440a      	add	r2, r1
 8002716:	4413      	add	r3, r2
 8002718:	4602      	mov	r2, r0
 800271a:	701a      	strb	r2, [r3, #0]
 800271c:	e000      	b.n	8002720 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//.
 800271e:	bf00      	nop
}
 8002720:	3714      	adds	r7, #20
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	20000b0c 	.word	0x20000b0c

08002730 <OLED_ShowChar>:

:x0~127y:0~63 mode:0,;1,	size: 12-16		
  
**************************************************************************/
void OLED_ShowChar(u8 x,u8 y,u8 chr,u8 size,u8 mode)
{      			    
 8002730:	b590      	push	{r4, r7, lr}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	4604      	mov	r4, r0
 8002738:	4608      	mov	r0, r1
 800273a:	4611      	mov	r1, r2
 800273c:	461a      	mov	r2, r3
 800273e:	4623      	mov	r3, r4
 8002740:	71fb      	strb	r3, [r7, #7]
 8002742:	4603      	mov	r3, r0
 8002744:	71bb      	strb	r3, [r7, #6]
 8002746:	460b      	mov	r3, r1
 8002748:	717b      	strb	r3, [r7, #5]
 800274a:	4613      	mov	r3, r2
 800274c:	713b      	strb	r3, [r7, #4]
	u8 temp,t,t1;
	u8 y0=y;
 800274e:	79bb      	ldrb	r3, [r7, #6]
 8002750:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';//				   
 8002752:	797b      	ldrb	r3, [r7, #5]
 8002754:	3b20      	subs	r3, #32
 8002756:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002758:	2300      	movs	r3, #0
 800275a:	73bb      	strb	r3, [r7, #14]
 800275c:	e04d      	b.n	80027fa <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206
 800275e:	793b      	ldrb	r3, [r7, #4]
 8002760:	2b0c      	cmp	r3, #12
 8002762:	d10b      	bne.n	800277c <OLED_ShowChar+0x4c>
 8002764:	797a      	ldrb	r2, [r7, #5]
 8002766:	7bb9      	ldrb	r1, [r7, #14]
 8002768:	4828      	ldr	r0, [pc, #160]	; (800280c <OLED_ShowChar+0xdc>)
 800276a:	4613      	mov	r3, r2
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	4413      	add	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4403      	add	r3, r0
 8002774:	440b      	add	r3, r1
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	73fb      	strb	r3, [r7, #15]
 800277a:	e007      	b.n	800278c <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 	                          
 800277c:	797a      	ldrb	r2, [r7, #5]
 800277e:	7bbb      	ldrb	r3, [r7, #14]
 8002780:	4923      	ldr	r1, [pc, #140]	; (8002810 <OLED_ShowChar+0xe0>)
 8002782:	0112      	lsls	r2, r2, #4
 8002784:	440a      	add	r2, r1
 8002786:	4413      	add	r3, r2
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 800278c:	2300      	movs	r3, #0
 800278e:	737b      	strb	r3, [r7, #13]
 8002790:	e02d      	b.n	80027ee <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8002792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002796:	2b00      	cmp	r3, #0
 8002798:	da07      	bge.n	80027aa <OLED_ShowChar+0x7a>
 800279a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800279e:	79b9      	ldrb	r1, [r7, #6]
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff ff6a 	bl	800267c <OLED_DrawPoint>
 80027a8:	e00c      	b.n	80027c4 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 80027aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	bf0c      	ite	eq
 80027b2:	2301      	moveq	r3, #1
 80027b4:	2300      	movne	r3, #0
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	461a      	mov	r2, r3
 80027ba:	79b9      	ldrb	r1, [r7, #6]
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff ff5c 	bl	800267c <OLED_DrawPoint>
			temp<<=1;
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	73fb      	strb	r3, [r7, #15]
			y++;
 80027ca:	79bb      	ldrb	r3, [r7, #6]
 80027cc:	3301      	adds	r3, #1
 80027ce:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80027d0:	79ba      	ldrb	r2, [r7, #6]
 80027d2:	7b3b      	ldrb	r3, [r7, #12]
 80027d4:	1ad2      	subs	r2, r2, r3
 80027d6:	793b      	ldrb	r3, [r7, #4]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d105      	bne.n	80027e8 <OLED_ShowChar+0xb8>
			{
				y=y0;
 80027dc:	7b3b      	ldrb	r3, [r7, #12]
 80027de:	71bb      	strb	r3, [r7, #6]
				x++;
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	3301      	adds	r3, #1
 80027e4:	71fb      	strb	r3, [r7, #7]
				break;
 80027e6:	e005      	b.n	80027f4 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 80027e8:	7b7b      	ldrb	r3, [r7, #13]
 80027ea:	3301      	adds	r3, #1
 80027ec:	737b      	strb	r3, [r7, #13]
 80027ee:	7b7b      	ldrb	r3, [r7, #13]
 80027f0:	2b07      	cmp	r3, #7
 80027f2:	d9ce      	bls.n	8002792 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 80027f4:	7bbb      	ldrb	r3, [r7, #14]
 80027f6:	3301      	adds	r3, #1
 80027f8:	73bb      	strb	r3, [r7, #14]
 80027fa:	7bba      	ldrb	r2, [r7, #14]
 80027fc:	793b      	ldrb	r3, [r7, #4]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d3ad      	bcc.n	800275e <OLED_ShowChar+0x2e>
			}
		}
    }          
}
 8002802:	bf00      	nop
 8002804:	bf00      	nop
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	bd90      	pop	{r4, r7, pc}
 800280c:	0800c190 	.word	0x0800c190
 8002810:	0800c604 	.word	0x0800c604

08002814 <oled_pow>:

//m^n
u32 oled_pow(u8 m,u8 n)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	460a      	mov	r2, r1
 800281e:	71fb      	strb	r3, [r7, #7]
 8002820:	4613      	mov	r3, r2
 8002822:	71bb      	strb	r3, [r7, #6]
	u32 result=1;	 
 8002824:	2301      	movs	r3, #1
 8002826:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;    
 8002828:	e004      	b.n	8002834 <oled_pow+0x20>
 800282a:	79fa      	ldrb	r2, [r7, #7]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	fb02 f303 	mul.w	r3, r2, r3
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	79bb      	ldrb	r3, [r7, #6]
 8002836:	1e5a      	subs	r2, r3, #1
 8002838:	71ba      	strb	r2, [r7, #6]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1f5      	bne.n	800282a <oled_pow+0x16>
	return result;
 800283e:	68fb      	ldr	r3, [r7, #12]
}	
 8002840:	4618      	mov	r0, r3
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <OLED_ShowNumber>:
2
:x0~127y:0~63 num:(0~4294967295)mode:0, 1, size: 12-16		
  
**************************************************************************/  
void OLED_ShowNumber(u8 x,u8 y,u32 num,u8 len,u8 size)
{         	
 800284c:	b590      	push	{r4, r7, lr}
 800284e:	b087      	sub	sp, #28
 8002850:	af02      	add	r7, sp, #8
 8002852:	603a      	str	r2, [r7, #0]
 8002854:	461a      	mov	r2, r3
 8002856:	4603      	mov	r3, r0
 8002858:	71fb      	strb	r3, [r7, #7]
 800285a:	460b      	mov	r3, r1
 800285c:	71bb      	strb	r3, [r7, #6]
 800285e:	4613      	mov	r3, r2
 8002860:	717b      	strb	r3, [r7, #5]
	u8 t,temp;
	u8 enshow=0;						   
 8002862:	2300      	movs	r3, #0
 8002864:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<len;t++)
 8002866:	2300      	movs	r3, #0
 8002868:	73fb      	strb	r3, [r7, #15]
 800286a:	e051      	b.n	8002910 <OLED_ShowNumber+0xc4>
	{
		temp=(num/oled_pow(10,len-t-1))%10;
 800286c:	797a      	ldrb	r2, [r7, #5]
 800286e:	7bfb      	ldrb	r3, [r7, #15]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	b2db      	uxtb	r3, r3
 8002874:	3b01      	subs	r3, #1
 8002876:	b2db      	uxtb	r3, r3
 8002878:	4619      	mov	r1, r3
 800287a:	200a      	movs	r0, #10
 800287c:	f7ff ffca 	bl	8002814 <oled_pow>
 8002880:	4602      	mov	r2, r0
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	fbb3 f1f2 	udiv	r1, r3, r2
 8002888:	4b26      	ldr	r3, [pc, #152]	; (8002924 <OLED_ShowNumber+0xd8>)
 800288a:	fba3 2301 	umull	r2, r3, r3, r1
 800288e:	08da      	lsrs	r2, r3, #3
 8002890:	4613      	mov	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4413      	add	r3, r2
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	1aca      	subs	r2, r1, r3
 800289a:	4613      	mov	r3, r2
 800289c:	737b      	strb	r3, [r7, #13]
		if(enshow==0&&t<(len-1))
 800289e:	7bbb      	ldrb	r3, [r7, #14]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d11d      	bne.n	80028e0 <OLED_ShowNumber+0x94>
 80028a4:	7bfa      	ldrb	r2, [r7, #15]
 80028a6:	797b      	ldrb	r3, [r7, #5]
 80028a8:	3b01      	subs	r3, #1
 80028aa:	429a      	cmp	r2, r3
 80028ac:	da18      	bge.n	80028e0 <OLED_ShowNumber+0x94>
		{
			if(temp==0)
 80028ae:	7b7b      	ldrb	r3, [r7, #13]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d113      	bne.n	80028dc <OLED_ShowNumber+0x90>
			{
				OLED_ShowChar(x+(size/2)*t,y,' ',size,1);
 80028b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028b8:	085b      	lsrs	r3, r3, #1
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	7bfa      	ldrb	r2, [r7, #15]
 80028be:	fb12 f303 	smulbb	r3, r2, r3
 80028c2:	b2da      	uxtb	r2, r3
 80028c4:	79fb      	ldrb	r3, [r7, #7]
 80028c6:	4413      	add	r3, r2
 80028c8:	b2d8      	uxtb	r0, r3
 80028ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028ce:	79b9      	ldrb	r1, [r7, #6]
 80028d0:	2201      	movs	r2, #1
 80028d2:	9200      	str	r2, [sp, #0]
 80028d4:	2220      	movs	r2, #32
 80028d6:	f7ff ff2b 	bl	8002730 <OLED_ShowChar>
				continue;
 80028da:	e016      	b.n	800290a <OLED_ShowNumber+0xbe>
			}else enshow=1; 
 80028dc:	2301      	movs	r3, #1
 80028de:	73bb      	strb	r3, [r7, #14]
		 	 
		}
	 	OLED_ShowChar(x+(size/2)*t,y,temp+'0',size,1); 
 80028e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028e4:	085b      	lsrs	r3, r3, #1
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	7bfa      	ldrb	r2, [r7, #15]
 80028ea:	fb12 f303 	smulbb	r3, r2, r3
 80028ee:	b2da      	uxtb	r2, r3
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	4413      	add	r3, r2
 80028f4:	b2d8      	uxtb	r0, r3
 80028f6:	7b7b      	ldrb	r3, [r7, #13]
 80028f8:	3330      	adds	r3, #48	; 0x30
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002900:	79b9      	ldrb	r1, [r7, #6]
 8002902:	2401      	movs	r4, #1
 8002904:	9400      	str	r4, [sp, #0]
 8002906:	f7ff ff13 	bl	8002730 <OLED_ShowChar>
	for(t=0;t<len;t++)
 800290a:	7bfb      	ldrb	r3, [r7, #15]
 800290c:	3301      	adds	r3, #1
 800290e:	73fb      	strb	r3, [r7, #15]
 8002910:	7bfa      	ldrb	r2, [r7, #15]
 8002912:	797b      	ldrb	r3, [r7, #5]
 8002914:	429a      	cmp	r2, r3
 8002916:	d3a9      	bcc.n	800286c <OLED_ShowNumber+0x20>
	}
} 
 8002918:	bf00      	nop
 800291a:	bf00      	nop
 800291c:	3714      	adds	r7, #20
 800291e:	46bd      	mov	sp, r7
 8002920:	bd90      	pop	{r4, r7, pc}
 8002922:	bf00      	nop
 8002924:	cccccccd 	.word	0xcccccccd

08002928 <OLED_ShowString>:

:x0~127y:0~63 *p:
  
**************************************************************************/  
void OLED_ShowString(u8 x,u8 y,const char *p)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af02      	add	r7, sp, #8
 800292e:	4603      	mov	r3, r0
 8002930:	603a      	str	r2, [r7, #0]
 8002932:	71fb      	strb	r3, [r7, #7]
 8002934:	460b      	mov	r3, r1
 8002936:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002938:	e01f      	b.n	800297a <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800293a:	79fb      	ldrb	r3, [r7, #7]
 800293c:	2b7a      	cmp	r3, #122	; 0x7a
 800293e:	d904      	bls.n	800294a <OLED_ShowString+0x22>
 8002940:	2300      	movs	r3, #0
 8002942:	71fb      	strb	r3, [r7, #7]
 8002944:	79bb      	ldrb	r3, [r7, #6]
 8002946:	3310      	adds	r3, #16
 8002948:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800294a:	79bb      	ldrb	r3, [r7, #6]
 800294c:	2b3a      	cmp	r3, #58	; 0x3a
 800294e:	d905      	bls.n	800295c <OLED_ShowString+0x34>
 8002950:	2300      	movs	r3, #0
 8002952:	71fb      	strb	r3, [r7, #7]
 8002954:	79fb      	ldrb	r3, [r7, #7]
 8002956:	71bb      	strb	r3, [r7, #6]
 8002958:	f7ff fe68 	bl	800262c <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	781a      	ldrb	r2, [r3, #0]
 8002960:	79b9      	ldrb	r1, [r7, #6]
 8002962:	79f8      	ldrb	r0, [r7, #7]
 8002964:	2301      	movs	r3, #1
 8002966:	9300      	str	r3, [sp, #0]
 8002968:	230c      	movs	r3, #12
 800296a:	f7ff fee1 	bl	8002730 <OLED_ShowChar>
        x+=8;
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	3308      	adds	r3, #8
 8002972:	71fb      	strb	r3, [r7, #7]
        p++;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	3301      	adds	r3, #1
 8002978:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1db      	bne.n	800293a <OLED_ShowString+0x12>
    }  
}	
 8002982:	bf00      	nop
 8002984:	bf00      	nop
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <OLED_Init>:
OLED

  
**************************************************************************/ 
void OLED_Init(void)
{ 	 	 
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
	OLED_RST_Clr();
 8002992:	2200      	movs	r2, #0
 8002994:	2140      	movs	r1, #64	; 0x40
 8002996:	4851      	ldr	r0, [pc, #324]	; (8002adc <OLED_Init+0x150>)
 8002998:	f002 fbce 	bl	8005138 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800299c:	2001      	movs	r0, #1
 800299e:	f001 fab9 	bl	8003f14 <HAL_Delay>
	OLED_RST_Set();   //OLED
 80029a2:	2201      	movs	r2, #1
 80029a4:	2140      	movs	r1, #64	; 0x40
 80029a6:	484d      	ldr	r0, [pc, #308]	; (8002adc <OLED_Init+0x150>)
 80029a8:	f002 fbc6 	bl	8005138 <HAL_GPIO_WritePin>
					  
	OLED_WR_Byte(0xAE,OLED_CMD); //
 80029ac:	2100      	movs	r1, #0
 80029ae:	20ae      	movs	r0, #174	; 0xae
 80029b0:	f7ff fe12 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD5,OLED_CMD); //,
 80029b4:	2100      	movs	r1, #0
 80029b6:	20d5      	movs	r0, #213	; 0xd5
 80029b8:	f7ff fe0e 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);   //[3:0],;[7:4],
 80029bc:	2100      	movs	r1, #0
 80029be:	2050      	movs	r0, #80	; 0x50
 80029c0:	f7ff fe0a 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //
 80029c4:	2100      	movs	r1, #0
 80029c6:	20a8      	movs	r0, #168	; 0xa8
 80029c8:	f7ff fe06 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //0X3F(1/64) 
 80029cc:	2100      	movs	r1, #0
 80029ce:	203f      	movs	r0, #63	; 0x3f
 80029d0:	f7ff fe02 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD); //
 80029d4:	2100      	movs	r1, #0
 80029d6:	20d3      	movs	r0, #211	; 0xd3
 80029d8:	f7ff fdfe 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 80029dc:	2100      	movs	r1, #0
 80029de:	2000      	movs	r0, #0
 80029e0:	f7ff fdfa 	bl	80025d8 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); // [5:0],.
 80029e4:	2100      	movs	r1, #0
 80029e6:	2040      	movs	r0, #64	; 0x40
 80029e8:	f7ff fdf6 	bl	80025d8 <OLED_WR_Byte>
													    
	OLED_WR_Byte(0x8D,OLED_CMD); //
 80029ec:	2100      	movs	r1, #0
 80029ee:	208d      	movs	r0, #141	; 0x8d
 80029f0:	f7ff fdf2 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //bit2/
 80029f4:	2100      	movs	r1, #0
 80029f6:	2014      	movs	r0, #20
 80029f8:	f7ff fdee 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //
 80029fc:	2100      	movs	r1, #0
 80029fe:	2020      	movs	r0, #32
 8002a00:	f7ff fdea 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //[1:0],00;01;10,;10;
 8002a04:	2100      	movs	r1, #0
 8002a06:	2002      	movs	r0, #2
 8002a08:	f7ff fde6 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //,bit0:0,0->0;1,0->127;
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	20a1      	movs	r0, #161	; 0xa1
 8002a10:	f7ff fde2 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //COM;bit3:0,;1, COM[N-1]->COM0;N:
 8002a14:	2100      	movs	r1, #0
 8002a16:	20c0      	movs	r0, #192	; 0xc0
 8002a18:	f7ff fdde 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //COM
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	20da      	movs	r0, #218	; 0xda
 8002a20:	f7ff fdda 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4]
 8002a24:	2100      	movs	r1, #0
 8002a26:	2012      	movs	r0, #18
 8002a28:	f7ff fdd6 	bl	80025d8 <OLED_WR_Byte>
		 
	OLED_WR_Byte(0x81,OLED_CMD); //
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	2081      	movs	r0, #129	; 0x81
 8002a30:	f7ff fdd2 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~255;0X7F (,)
 8002a34:	2100      	movs	r1, #0
 8002a36:	20ef      	movs	r0, #239	; 0xef
 8002a38:	f7ff fdce 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	20d9      	movs	r0, #217	; 0xd9
 8002a40:	f7ff fdca 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8002a44:	2100      	movs	r1, #0
 8002a46:	20f1      	movs	r0, #241	; 0xf1
 8002a48:	f7ff fdc6 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //VCOMH 
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	20db      	movs	r0, #219	; 0xdb
 8002a50:	f7ff fdc2 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD); //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8002a54:	2100      	movs	r1, #0
 8002a56:	2030      	movs	r0, #48	; 0x30
 8002a58:	f7ff fdbe 	bl	80025d8 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //;bit0:1,;0,;(/)
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	20a4      	movs	r0, #164	; 0xa4
 8002a60:	f7ff fdba 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //;bit0:1,;0,	    						   
 8002a64:	2100      	movs	r1, #0
 8002a66:	20a6      	movs	r0, #166	; 0xa6
 8002a68:	f7ff fdb6 	bl	80025d8 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //	 
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	20af      	movs	r0, #175	; 0xaf
 8002a70:	f7ff fdb2 	bl	80025d8 <OLED_WR_Byte>
	OLED_Clear();                //
 8002a74:	f7ff fdda 	bl	800262c <OLED_Clear>
	u8 i,n;		    
	for(i=0;i<8;i++)  
 8002a78:	2300      	movs	r3, #0
 8002a7a:	71fb      	strb	r3, [r7, #7]
 8002a7c:	e026      	b.n	8002acc <OLED_Init+0x140>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	3b50      	subs	r3, #80	; 0x50
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2100      	movs	r1, #0
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff fda6 	bl	80025d8 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f7ff fda2 	bl	80025d8 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 8002a94:	2100      	movs	r1, #0
 8002a96:	2010      	movs	r0, #16
 8002a98:	f7ff fd9e 	bl	80025d8 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[i][n],OLED_DATA);
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	71bb      	strb	r3, [r7, #6]
 8002aa0:	e00d      	b.n	8002abe <OLED_Init+0x132>
 8002aa2:	79fa      	ldrb	r2, [r7, #7]
 8002aa4:	79bb      	ldrb	r3, [r7, #6]
 8002aa6:	490e      	ldr	r1, [pc, #56]	; (8002ae0 <OLED_Init+0x154>)
 8002aa8:	01d2      	lsls	r2, r2, #7
 8002aaa:	440a      	add	r2, r1
 8002aac:	4413      	add	r3, r2
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff fd90 	bl	80025d8 <OLED_WR_Byte>
 8002ab8:	79bb      	ldrb	r3, [r7, #6]
 8002aba:	3301      	adds	r3, #1
 8002abc:	71bb      	strb	r3, [r7, #6]
 8002abe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	daed      	bge.n	8002aa2 <OLED_Init+0x116>
	for(i=0;i<8;i++)  
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	71fb      	strb	r3, [r7, #7]
 8002acc:	79fb      	ldrb	r3, [r7, #7]
 8002ace:	2b07      	cmp	r3, #7
 8002ad0:	d9d5      	bls.n	8002a7e <OLED_Init+0xf2>
	}   
}  
 8002ad2:	bf00      	nop
 8002ad4:	bf00      	nop
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40020400 	.word	0x40020400
 8002ae0:	20000b0c 	.word	0x20000b0c

08002ae4 <raspiInit>:
//0x5a 0xa5 Yaw Factor Throttle Factor Forward Factor Lateral Factor LED lock



void raspiInit(UART_HandleTypeDef *huart)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 0210 	orr.w	r2, r2, #16
 8002afa:	60da      	str	r2, [r3, #12]
    HAL_UART_Receive_DMA(huart, raspiBuffer, 12);
 8002afc:	220c      	movs	r2, #12
 8002afe:	4904      	ldr	r1, [pc, #16]	; (8002b10 <raspiInit+0x2c>)
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f004 fc8b 	bl	800741c <HAL_UART_Receive_DMA>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20000408 	.word	0x20000408
 8002b14:	00000000 	.word	0x00000000

08002b18 <raspiUpdate>:
//   ch_float
void raspiUpdate()
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af02      	add	r7, sp, #8
	short * date = (short *)(raspiBuffer + 2);
 8002b1e:	4b54      	ldr	r3, [pc, #336]	; (8002c70 <raspiUpdate+0x158>)
 8002b20:	603b      	str	r3, [r7, #0]
	for(int i=0;i<4;i++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	607b      	str	r3, [r7, #4]
 8002b26:	e01c      	b.n	8002b62 <raspiUpdate+0x4a>
		raspich_float[i]=1.0*date[i]/0x7fff;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	4413      	add	r3, r2
 8002b30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7fd fcf5 	bl	8000524 <__aeabi_i2d>
 8002b3a:	a34b      	add	r3, pc, #300	; (adr r3, 8002c68 <raspiUpdate+0x150>)
 8002b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b40:	f7fd fe84 	bl	800084c <__aeabi_ddiv>
 8002b44:	4602      	mov	r2, r0
 8002b46:	460b      	mov	r3, r1
 8002b48:	4610      	mov	r0, r2
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	f7fe f824 	bl	8000b98 <__aeabi_d2f>
 8002b50:	4602      	mov	r2, r0
 8002b52:	4948      	ldr	r1, [pc, #288]	; (8002c74 <raspiUpdate+0x15c>)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	601a      	str	r2, [r3, #0]
	for(int i=0;i<4;i++)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	3301      	adds	r3, #1
 8002b60:	607b      	str	r3, [r7, #4]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2b03      	cmp	r3, #3
 8002b66:	dddf      	ble.n	8002b28 <raspiUpdate+0x10>
    target_ver[2] = yaw + raspich_float[0]*180;
    target_ver[3] = raspich_float[1];
    target_ver[4] = raspich_float[2];
    target_ver[5] = raspich_float[3];*/

    target_ver[2] += raspich_float[0]*90;
 8002b68:	4b43      	ldr	r3, [pc, #268]	; (8002c78 <raspiUpdate+0x160>)
 8002b6a:	ed93 7a02 	vldr	s14, [r3, #8]
 8002b6e:	4b41      	ldr	r3, [pc, #260]	; (8002c74 <raspiUpdate+0x15c>)
 8002b70:	edd3 7a00 	vldr	s15, [r3]
 8002b74:	eddf 6a41 	vldr	s13, [pc, #260]	; 8002c7c <raspiUpdate+0x164>
 8002b78:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b80:	4b3d      	ldr	r3, [pc, #244]	; (8002c78 <raspiUpdate+0x160>)
 8002b82:	edc3 7a02 	vstr	s15, [r3, #8]
    target_ver[3] = raspich_float[1];
 8002b86:	4b3b      	ldr	r3, [pc, #236]	; (8002c74 <raspiUpdate+0x15c>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	4a3b      	ldr	r2, [pc, #236]	; (8002c78 <raspiUpdate+0x160>)
 8002b8c:	60d3      	str	r3, [r2, #12]
    target_ver[4] = raspich_float[2];
 8002b8e:	4b39      	ldr	r3, [pc, #228]	; (8002c74 <raspiUpdate+0x15c>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	4a39      	ldr	r2, [pc, #228]	; (8002c78 <raspiUpdate+0x160>)
 8002b94:	6113      	str	r3, [r2, #16]
    target_ver[5] += raspich_float[3];
 8002b96:	4b38      	ldr	r3, [pc, #224]	; (8002c78 <raspiUpdate+0x160>)
 8002b98:	ed93 7a05 	vldr	s14, [r3, #20]
 8002b9c:	4b35      	ldr	r3, [pc, #212]	; (8002c74 <raspiUpdate+0x15c>)
 8002b9e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ba6:	4b34      	ldr	r3, [pc, #208]	; (8002c78 <raspiUpdate+0x160>)
 8002ba8:	edc3 7a05 	vstr	s15, [r3, #20]
    switch(raspiBuffer[10])
 8002bac:	4b34      	ldr	r3, [pc, #208]	; (8002c80 <raspiUpdate+0x168>)
 8002bae:	7a9b      	ldrb	r3, [r3, #10]
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d014      	beq.n	8002bde <raspiUpdate+0xc6>
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	dc19      	bgt.n	8002bec <raspiUpdate+0xd4>
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d002      	beq.n	8002bc2 <raspiUpdate+0xaa>
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d007      	beq.n	8002bd0 <raspiUpdate+0xb8>
 8002bc0:	e014      	b.n	8002bec <raspiUpdate+0xd4>
    {
    case 0:
    	TIM12->CCR1=0;
 8002bc2:	4b30      	ldr	r3, [pc, #192]	; (8002c84 <raspiUpdate+0x16c>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	635a      	str	r2, [r3, #52]	; 0x34
    	TIM12->CCR2=0;
 8002bc8:	4b2e      	ldr	r3, [pc, #184]	; (8002c84 <raspiUpdate+0x16c>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	639a      	str	r2, [r3, #56]	; 0x38
    	break;
 8002bce:	e014      	b.n	8002bfa <raspiUpdate+0xe2>
    case 1:
    	TIM12->CCR1=255;
 8002bd0:	4b2c      	ldr	r3, [pc, #176]	; (8002c84 <raspiUpdate+0x16c>)
 8002bd2:	22ff      	movs	r2, #255	; 0xff
 8002bd4:	635a      	str	r2, [r3, #52]	; 0x34
    	TIM12->CCR2=0;
 8002bd6:	4b2b      	ldr	r3, [pc, #172]	; (8002c84 <raspiUpdate+0x16c>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	639a      	str	r2, [r3, #56]	; 0x38
    	break;
 8002bdc:	e00d      	b.n	8002bfa <raspiUpdate+0xe2>
    case 2:
    	TIM12->CCR1=0;
 8002bde:	4b29      	ldr	r3, [pc, #164]	; (8002c84 <raspiUpdate+0x16c>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	635a      	str	r2, [r3, #52]	; 0x34
    	TIM12->CCR2=255;
 8002be4:	4b27      	ldr	r3, [pc, #156]	; (8002c84 <raspiUpdate+0x16c>)
 8002be6:	22ff      	movs	r2, #255	; 0xff
 8002be8:	639a      	str	r2, [r3, #56]	; 0x38
    	break;
 8002bea:	e006      	b.n	8002bfa <raspiUpdate+0xe2>
    default:
    	TIM12->CCR1=255;
 8002bec:	4b25      	ldr	r3, [pc, #148]	; (8002c84 <raspiUpdate+0x16c>)
 8002bee:	22ff      	movs	r2, #255	; 0xff
 8002bf0:	635a      	str	r2, [r3, #52]	; 0x34
    	TIM12->CCR2=255;
 8002bf2:	4b24      	ldr	r3, [pc, #144]	; (8002c84 <raspiUpdate+0x16c>)
 8002bf4:	22ff      	movs	r2, #255	; 0xff
 8002bf6:	639a      	str	r2, [r3, #56]	; 0x38
    	break;
 8002bf8:	bf00      	nop
    }
    if(raspiBuffer[10]==0)
 8002bfa:	4b21      	ldr	r3, [pc, #132]	; (8002c80 <raspiUpdate+0x168>)
 8002bfc:	7a9b      	ldrb	r3, [r3, #10]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d106      	bne.n	8002c10 <raspiUpdate+0xf8>
    	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8002c02:	2201      	movs	r2, #1
 8002c04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c08:	481f      	ldr	r0, [pc, #124]	; (8002c88 <raspiUpdate+0x170>)
 8002c0a:	f002 fa95 	bl	8005138 <HAL_GPIO_WritePin>
 8002c0e:	e005      	b.n	8002c1c <raspiUpdate+0x104>
    else
    	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002c10:	2200      	movs	r2, #0
 8002c12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c16:	481c      	ldr	r0, [pc, #112]	; (8002c88 <raspiUpdate+0x170>)
 8002c18:	f002 fa8e 	bl	8005138 <HAL_GPIO_WritePin>
    lock=raspiBuffer[11];
 8002c1c:	4b18      	ldr	r3, [pc, #96]	; (8002c80 <raspiUpdate+0x168>)
 8002c1e:	7adb      	ldrb	r3, [r3, #11]
 8002c20:	461a      	mov	r2, r3
 8002c22:	4b1a      	ldr	r3, [pc, #104]	; (8002c8c <raspiUpdate+0x174>)
 8002c24:	601a      	str	r2, [r3, #0]

    frame.fdata[28]=target_ver[2];
 8002c26:	4b14      	ldr	r3, [pc, #80]	; (8002c78 <raspiUpdate+0x160>)
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	4a19      	ldr	r2, [pc, #100]	; (8002c90 <raspiUpdate+0x178>)
 8002c2c:	6713      	str	r3, [r2, #112]	; 0x70
    frame.fdata[29]=target_ver[3];
 8002c2e:	4b12      	ldr	r3, [pc, #72]	; (8002c78 <raspiUpdate+0x160>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	4a17      	ldr	r2, [pc, #92]	; (8002c90 <raspiUpdate+0x178>)
 8002c34:	6753      	str	r3, [r2, #116]	; 0x74
    frame.fdata[30]=target_ver[4];
 8002c36:	4b10      	ldr	r3, [pc, #64]	; (8002c78 <raspiUpdate+0x160>)
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	4a15      	ldr	r2, [pc, #84]	; (8002c90 <raspiUpdate+0x178>)
 8002c3c:	6793      	str	r3, [r2, #120]	; 0x78
    frame.fdata[31]=target_ver[5];//
 8002c3e:	4b0e      	ldr	r3, [pc, #56]	; (8002c78 <raspiUpdate+0x160>)
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	4a13      	ldr	r2, [pc, #76]	; (8002c90 <raspiUpdate+0x178>)
 8002c44:	67d3      	str	r3, [r2, #124]	; 0x7c

    OLED_ShowNumber(64, 24, raspiBuffer[10], 3, 12);
 8002c46:	4b0e      	ldr	r3, [pc, #56]	; (8002c80 <raspiUpdate+0x168>)
 8002c48:	7a9b      	ldrb	r3, [r3, #10]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	230c      	movs	r3, #12
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	2303      	movs	r3, #3
 8002c52:	2118      	movs	r1, #24
 8002c54:	2040      	movs	r0, #64	; 0x40
 8002c56:	f7ff fdf9 	bl	800284c <OLED_ShowNumber>
}
 8002c5a:	bf00      	nop
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	f3af 8000 	nop.w
 8002c68:	00000000 	.word	0x00000000
 8002c6c:	40dfffc0 	.word	0x40dfffc0
 8002c70:	2000040a 	.word	0x2000040a
 8002c74:	20000428 	.word	0x20000428
 8002c78:	20000484 	.word	0x20000484
 8002c7c:	42b40000 	.word	0x42b40000
 8002c80:	20000408 	.word	0x20000408
 8002c84:	40001800 	.word	0x40001800
 8002c88:	40020c00 	.word	0x40020c00
 8002c8c:	20000404 	.word	0x20000404
 8002c90:	200000a8 	.word	0x200000a8

08002c94 <raspierr>:
void raspierr(UART_HandleTypeDef *huart)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
    HAL_UART_AbortReceive(huart);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f004 fbed 	bl	800747c <HAL_UART_AbortReceive>
    HAL_UART_Receive_DMA(huart, raspiBuffer, 12);
 8002ca2:	220c      	movs	r2, #12
 8002ca4:	4903      	ldr	r1, [pc, #12]	; (8002cb4 <raspierr+0x20>)
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f004 fbb8 	bl	800741c <HAL_UART_Receive_DMA>
}
 8002cac:	bf00      	nop
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	20000408 	.word	0x20000408

08002cb8 <remoteInit>:
float val=0;
float yawa = 0;
extern UART_HandleTypeDef huart5;
extern UART_HandleTypeDef huart1;
void remoteInit(UART_HandleTypeDef *huart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
    if(&huart1==huart)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a0f      	ldr	r2, [pc, #60]	; (8002d00 <remoteInit+0x48>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d106      	bne.n	8002cd6 <remoteInit+0x1e>
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer+16, 25);
 8002cc8:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <remoteInit+0x4c>)
 8002cca:	2219      	movs	r2, #25
 8002ccc:	4619      	mov	r1, r3
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f004 fba4 	bl	800741c <HAL_UART_Receive_DMA>
 8002cd4:	e008      	b.n	8002ce8 <remoteInit+0x30>
	}else if(&huart5==huart)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a0b      	ldr	r2, [pc, #44]	; (8002d08 <remoteInit+0x50>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d104      	bne.n	8002ce8 <remoteInit+0x30>
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer, 25);
 8002cde:	2219      	movs	r2, #25
 8002ce0:	490a      	ldr	r1, [pc, #40]	; (8002d0c <remoteInit+0x54>)
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f004 fb9a 	bl	800741c <HAL_UART_Receive_DMA>
	}
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68da      	ldr	r2, [r3, #12]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 0210 	orr.w	r2, r2, #16
 8002cf6:	60da      	str	r2, [r3, #12]
}
 8002cf8:	bf00      	nop
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	20000890 	.word	0x20000890
 8002d04:	20000448 	.word	0x20000448
 8002d08:	200007a4 	.word	0x200007a4
 8002d0c:	20000438 	.word	0x20000438

08002d10 <remoteUpdate>:
//   ch_float
void remoteUpdate(uint8_t * remoteBuffer)
{
 8002d10:	b590      	push	{r4, r7, lr}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
	float *dat = (float*)(remoteBuffer+4);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3304      	adds	r3, #4
 8002d1c:	60fb      	str	r3, [r7, #12]
	if(remoteBuffer[3]==0x00)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	3303      	adds	r3, #3
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d108      	bne.n	8002d3a <remoteUpdate+0x2a>
	{
		ch_float[4]=dat[1];
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	4a70      	ldr	r2, [pc, #448]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002d2e:	6113      	str	r3, [r2, #16]
		ch_float[5]=dat[0];
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a6e      	ldr	r2, [pc, #440]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002d36:	6153      	str	r3, [r2, #20]
 8002d38:	e089      	b.n	8002e4e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x01)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	3303      	adds	r3, #3
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d108      	bne.n	8002d56 <remoteUpdate+0x46>
	{
		ch_float[0]=dat[0];
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a69      	ldr	r2, [pc, #420]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002d4a:	6013      	str	r3, [r2, #0]
		ch_float[1]=dat[1];
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	4a67      	ldr	r2, [pc, #412]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002d52:	6053      	str	r3, [r2, #4]
 8002d54:	e07b      	b.n	8002e4e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x02)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	3303      	adds	r3, #3
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d106      	bne.n	8002d6e <remoteUpdate+0x5e>
	{
		lock = remoteBuffer[7];
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	3307      	adds	r3, #7
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	461a      	mov	r2, r3
 8002d68:	4b62      	ldr	r3, [pc, #392]	; (8002ef4 <remoteUpdate+0x1e4>)
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	e06f      	b.n	8002e4e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x03)//
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3303      	adds	r3, #3
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d12d      	bne.n	8002dd4 <remoteUpdate+0xc4>
	{
		i_conf=(int)dat[0];
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	edd3 7a00 	vldr	s15, [r3]
 8002d7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d82:	ee17 2a90 	vmov	r2, s15
 8002d86:	4b5c      	ldr	r3, [pc, #368]	; (8002ef8 <remoteUpdate+0x1e8>)
 8002d88:	601a      	str	r2, [r3, #0]
		val=pid_ver[i_conf/3][i_conf%3];
 8002d8a:	4b5b      	ldr	r3, [pc, #364]	; (8002ef8 <remoteUpdate+0x1e8>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a5b      	ldr	r2, [pc, #364]	; (8002efc <remoteUpdate+0x1ec>)
 8002d90:	fb82 1203 	smull	r1, r2, r2, r3
 8002d94:	17db      	asrs	r3, r3, #31
 8002d96:	1ad0      	subs	r0, r2, r3
 8002d98:	4b57      	ldr	r3, [pc, #348]	; (8002ef8 <remoteUpdate+0x1e8>)
 8002d9a:	6819      	ldr	r1, [r3, #0]
 8002d9c:	4b57      	ldr	r3, [pc, #348]	; (8002efc <remoteUpdate+0x1ec>)
 8002d9e:	fb83 3201 	smull	r3, r2, r3, r1
 8002da2:	17cb      	asrs	r3, r1, #31
 8002da4:	1ad2      	subs	r2, r2, r3
 8002da6:	4613      	mov	r3, r2
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	4413      	add	r3, r2
 8002dac:	1aca      	subs	r2, r1, r3
 8002dae:	4954      	ldr	r1, [pc, #336]	; (8002f00 <remoteUpdate+0x1f0>)
 8002db0:	4603      	mov	r3, r0
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	1a1b      	subs	r3, r3, r0
 8002db6:	4413      	add	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	440b      	add	r3, r1
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a51      	ldr	r2, [pc, #324]	; (8002f04 <remoteUpdate+0x1f4>)
 8002dc0:	6013      	str	r3, [r2, #0]
		frame.fdata[24]=dat[0];
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a50      	ldr	r2, [pc, #320]	; (8002f08 <remoteUpdate+0x1f8>)
 8002dc8:	6613      	str	r3, [r2, #96]	; 0x60
		frame.fdata[25]=val;
 8002dca:	4b4e      	ldr	r3, [pc, #312]	; (8002f04 <remoteUpdate+0x1f4>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a4e      	ldr	r2, [pc, #312]	; (8002f08 <remoteUpdate+0x1f8>)
 8002dd0:	6653      	str	r3, [r2, #100]	; 0x64
 8002dd2:	e03c      	b.n	8002e4e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x04)//
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3303      	adds	r3, #3
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	2b04      	cmp	r3, #4
 8002ddc:	d124      	bne.n	8002e28 <remoteUpdate+0x118>
	{
		val=dat[0];
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a48      	ldr	r2, [pc, #288]	; (8002f04 <remoteUpdate+0x1f4>)
 8002de4:	6013      	str	r3, [r2, #0]
		pid_ver[i_conf/3][i_conf%3]=val;
 8002de6:	4b44      	ldr	r3, [pc, #272]	; (8002ef8 <remoteUpdate+0x1e8>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a44      	ldr	r2, [pc, #272]	; (8002efc <remoteUpdate+0x1ec>)
 8002dec:	fb82 1203 	smull	r1, r2, r2, r3
 8002df0:	17db      	asrs	r3, r3, #31
 8002df2:	1ad0      	subs	r0, r2, r3
 8002df4:	4b40      	ldr	r3, [pc, #256]	; (8002ef8 <remoteUpdate+0x1e8>)
 8002df6:	6819      	ldr	r1, [r3, #0]
 8002df8:	4b40      	ldr	r3, [pc, #256]	; (8002efc <remoteUpdate+0x1ec>)
 8002dfa:	fb83 3201 	smull	r3, r2, r3, r1
 8002dfe:	17cb      	asrs	r3, r1, #31
 8002e00:	1ad2      	subs	r2, r2, r3
 8002e02:	4613      	mov	r3, r2
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	4413      	add	r3, r2
 8002e08:	1aca      	subs	r2, r1, r3
 8002e0a:	4b3e      	ldr	r3, [pc, #248]	; (8002f04 <remoteUpdate+0x1f4>)
 8002e0c:	6819      	ldr	r1, [r3, #0]
 8002e0e:	4c3c      	ldr	r4, [pc, #240]	; (8002f00 <remoteUpdate+0x1f0>)
 8002e10:	4603      	mov	r3, r0
 8002e12:	00db      	lsls	r3, r3, #3
 8002e14:	1a1b      	subs	r3, r3, r0
 8002e16:	4413      	add	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	4423      	add	r3, r4
 8002e1c:	6019      	str	r1, [r3, #0]
		frame.fdata[25]=val;
 8002e1e:	4b39      	ldr	r3, [pc, #228]	; (8002f04 <remoteUpdate+0x1f4>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a39      	ldr	r2, [pc, #228]	; (8002f08 <remoteUpdate+0x1f8>)
 8002e24:	6653      	str	r3, [r2, #100]	; 0x64
 8002e26:	e012      	b.n	8002e4e <remoteUpdate+0x13e>
	}else if(remoteBuffer[3]==0x05)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	3303      	adds	r3, #3
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	2b05      	cmp	r3, #5
 8002e30:	d104      	bne.n	8002e3c <remoteUpdate+0x12c>
	{
		ch_float[2]=dat[0];
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a2e      	ldr	r2, [pc, #184]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002e38:	6093      	str	r3, [r2, #8]
 8002e3a:	e008      	b.n	8002e4e <remoteUpdate+0x13e>
		//ch_float[3]=dat[1];
	}else if(remoteBuffer[3]==0x06)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	3303      	adds	r3, #3
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b06      	cmp	r3, #6
 8002e44:	d103      	bne.n	8002e4e <remoteUpdate+0x13e>
	{
		ch_float[3]=dat[0];
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a29      	ldr	r2, [pc, #164]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002e4c:	60d3      	str	r3, [r2, #12]
	}
    target_ver[0] = ch_float[0]*30;
 8002e4e:	4b28      	ldr	r3, [pc, #160]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002e50:	edd3 7a00 	vldr	s15, [r3]
 8002e54:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002e58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e5c:	4b2b      	ldr	r3, [pc, #172]	; (8002f0c <remoteUpdate+0x1fc>)
 8002e5e:	edc3 7a00 	vstr	s15, [r3]
    target_ver[1] = ch_float[1]*30;
 8002e62:	4b23      	ldr	r3, [pc, #140]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002e64:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e68:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002e6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e70:	4b26      	ldr	r3, [pc, #152]	; (8002f0c <remoteUpdate+0x1fc>)
 8002e72:	edc3 7a01 	vstr	s15, [r3, #4]
    yawa = -0.02*ch_float[2]*30;
 8002e76:	4b1e      	ldr	r3, [pc, #120]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7fd fb64 	bl	8000548 <__aeabi_f2d>
 8002e80:	a319      	add	r3, pc, #100	; (adr r3, 8002ee8 <remoteUpdate+0x1d8>)
 8002e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e86:	f7fd fbb7 	bl	80005f8 <__aeabi_dmul>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4610      	mov	r0, r2
 8002e90:	4619      	mov	r1, r3
 8002e92:	f04f 0200 	mov.w	r2, #0
 8002e96:	4b1e      	ldr	r3, [pc, #120]	; (8002f10 <remoteUpdate+0x200>)
 8002e98:	f7fd fbae 	bl	80005f8 <__aeabi_dmul>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	4610      	mov	r0, r2
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	f7fd fe78 	bl	8000b98 <__aeabi_d2f>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	4a1a      	ldr	r2, [pc, #104]	; (8002f14 <remoteUpdate+0x204>)
 8002eac:	6013      	str	r3, [r2, #0]
    target_ver[3] = ch_float[3];
 8002eae:	4b10      	ldr	r3, [pc, #64]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	4a16      	ldr	r2, [pc, #88]	; (8002f0c <remoteUpdate+0x1fc>)
 8002eb4:	60d3      	str	r3, [r2, #12]
    target_ver[4] = ch_float[4];
 8002eb6:	4b0e      	ldr	r3, [pc, #56]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	4a14      	ldr	r2, [pc, #80]	; (8002f0c <remoteUpdate+0x1fc>)
 8002ebc:	6113      	str	r3, [r2, #16]
    target_ver[5] = ch_float[5];
 8002ebe:	4b0c      	ldr	r3, [pc, #48]	; (8002ef0 <remoteUpdate+0x1e0>)
 8002ec0:	695b      	ldr	r3, [r3, #20]
 8002ec2:	4a12      	ldr	r2, [pc, #72]	; (8002f0c <remoteUpdate+0x1fc>)
 8002ec4:	6153      	str	r3, [r2, #20]
    frame.fdata[26]=target_ver[i_conf/3];
 8002ec6:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <remoteUpdate+0x1e8>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a0c      	ldr	r2, [pc, #48]	; (8002efc <remoteUpdate+0x1ec>)
 8002ecc:	fb82 1203 	smull	r1, r2, r2, r3
 8002ed0:	17db      	asrs	r3, r3, #31
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	4a0d      	ldr	r2, [pc, #52]	; (8002f0c <remoteUpdate+0x1fc>)
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	4413      	add	r3, r2
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a0a      	ldr	r2, [pc, #40]	; (8002f08 <remoteUpdate+0x1f8>)
 8002ede:	6693      	str	r3, [r2, #104]	; 0x68
}
 8002ee0:	bf00      	nop
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd90      	pop	{r4, r7, pc}
 8002ee8:	47ae147b 	.word	0x47ae147b
 8002eec:	bf947ae1 	.word	0xbf947ae1
 8002ef0:	20000458 	.word	0x20000458
 8002ef4:	20000404 	.word	0x20000404
 8002ef8:	20000f0c 	.word	0x20000f0c
 8002efc:	55555556 	.word	0x55555556
 8002f00:	20000000 	.word	0x20000000
 8002f04:	20000470 	.word	0x20000470
 8002f08:	200000a8 	.word	0x200000a8
 8002f0c:	20000484 	.word	0x20000484
 8002f10:	403e0000 	.word	0x403e0000
 8002f14:	20000474 	.word	0x20000474

08002f18 <remoteerr>:
void remoteerr(UART_HandleTypeDef *huart)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
    //HAL_UART_AbortReceive(huart);
    if(&huart1==huart)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a0b      	ldr	r2, [pc, #44]	; (8002f50 <remoteerr+0x38>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d106      	bne.n	8002f36 <remoteerr+0x1e>
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer+16, 25);
 8002f28:	4b0a      	ldr	r3, [pc, #40]	; (8002f54 <remoteerr+0x3c>)
 8002f2a:	2219      	movs	r2, #25
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f004 fa74 	bl	800741c <HAL_UART_Receive_DMA>
	}else if(&huart5==huart)
	{
		HAL_UART_Receive_DMA(huart, remoteBuffer, 25);
	}
    //HAL_UART_Receive_DMA(huart, remoteBuffer, 16);
}
 8002f34:	e008      	b.n	8002f48 <remoteerr+0x30>
	}else if(&huart5==huart)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a07      	ldr	r2, [pc, #28]	; (8002f58 <remoteerr+0x40>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d104      	bne.n	8002f48 <remoteerr+0x30>
		HAL_UART_Receive_DMA(huart, remoteBuffer, 25);
 8002f3e:	2219      	movs	r2, #25
 8002f40:	4906      	ldr	r1, [pc, #24]	; (8002f5c <remoteerr+0x44>)
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f004 fa6a 	bl	800741c <HAL_UART_Receive_DMA>
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	20000890 	.word	0x20000890
 8002f54:	20000448 	.word	0x20000448
 8002f58:	200007a4 	.word	0x200007a4
 8002f5c:	20000438 	.word	0x20000438

08002f60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	607b      	str	r3, [r7, #4]
 8002f6a:	4b10      	ldr	r3, [pc, #64]	; (8002fac <HAL_MspInit+0x4c>)
 8002f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6e:	4a0f      	ldr	r2, [pc, #60]	; (8002fac <HAL_MspInit+0x4c>)
 8002f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f74:	6453      	str	r3, [r2, #68]	; 0x44
 8002f76:	4b0d      	ldr	r3, [pc, #52]	; (8002fac <HAL_MspInit+0x4c>)
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f7e:	607b      	str	r3, [r7, #4]
 8002f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f82:	2300      	movs	r3, #0
 8002f84:	603b      	str	r3, [r7, #0]
 8002f86:	4b09      	ldr	r3, [pc, #36]	; (8002fac <HAL_MspInit+0x4c>)
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	4a08      	ldr	r2, [pc, #32]	; (8002fac <HAL_MspInit+0x4c>)
 8002f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f90:	6413      	str	r3, [r2, #64]	; 0x40
 8002f92:	4b06      	ldr	r3, [pc, #24]	; (8002fac <HAL_MspInit+0x4c>)
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40023800 	.word	0x40023800

08002fb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08a      	sub	sp, #40	; 0x28
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb8:	f107 0314 	add.w	r3, r7, #20
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	605a      	str	r2, [r3, #4]
 8002fc2:	609a      	str	r2, [r3, #8]
 8002fc4:	60da      	str	r2, [r3, #12]
 8002fc6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a17      	ldr	r2, [pc, #92]	; (800302c <HAL_ADC_MspInit+0x7c>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d127      	bne.n	8003022 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	4b16      	ldr	r3, [pc, #88]	; (8003030 <HAL_ADC_MspInit+0x80>)
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fda:	4a15      	ldr	r2, [pc, #84]	; (8003030 <HAL_ADC_MspInit+0x80>)
 8002fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8002fe2:	4b13      	ldr	r3, [pc, #76]	; (8003030 <HAL_ADC_MspInit+0x80>)
 8002fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fea:	613b      	str	r3, [r7, #16]
 8002fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	4b0f      	ldr	r3, [pc, #60]	; (8003030 <HAL_ADC_MspInit+0x80>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	4a0e      	ldr	r2, [pc, #56]	; (8003030 <HAL_ADC_MspInit+0x80>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ffe:	4b0c      	ldr	r3, [pc, #48]	; (8003030 <HAL_ADC_MspInit+0x80>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800300a:	2310      	movs	r3, #16
 800300c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800300e:	2303      	movs	r3, #3
 8003010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003012:	2300      	movs	r3, #0
 8003014:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003016:	f107 0314 	add.w	r3, r7, #20
 800301a:	4619      	mov	r1, r3
 800301c:	4805      	ldr	r0, [pc, #20]	; (8003034 <HAL_ADC_MspInit+0x84>)
 800301e:	f001 feef 	bl	8004e00 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003022:	bf00      	nop
 8003024:	3728      	adds	r7, #40	; 0x28
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40012000 	.word	0x40012000
 8003030:	40023800 	.word	0x40023800
 8003034:	40020000 	.word	0x40020000

08003038 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08a      	sub	sp, #40	; 0x28
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003040:	f107 0314 	add.w	r3, r7, #20
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	605a      	str	r2, [r3, #4]
 800304a:	609a      	str	r2, [r3, #8]
 800304c:	60da      	str	r2, [r3, #12]
 800304e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a28      	ldr	r2, [pc, #160]	; (80030f8 <HAL_SPI_MspInit+0xc0>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d149      	bne.n	80030ee <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	4b27      	ldr	r3, [pc, #156]	; (80030fc <HAL_SPI_MspInit+0xc4>)
 8003060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003062:	4a26      	ldr	r2, [pc, #152]	; (80030fc <HAL_SPI_MspInit+0xc4>)
 8003064:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003068:	6453      	str	r3, [r2, #68]	; 0x44
 800306a:	4b24      	ldr	r3, [pc, #144]	; (80030fc <HAL_SPI_MspInit+0xc4>)
 800306c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003072:	613b      	str	r3, [r7, #16]
 8003074:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	4b20      	ldr	r3, [pc, #128]	; (80030fc <HAL_SPI_MspInit+0xc4>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307e:	4a1f      	ldr	r2, [pc, #124]	; (80030fc <HAL_SPI_MspInit+0xc4>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	6313      	str	r3, [r2, #48]	; 0x30
 8003086:	4b1d      	ldr	r3, [pc, #116]	; (80030fc <HAL_SPI_MspInit+0xc4>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	60fb      	str	r3, [r7, #12]
 8003090:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003092:	2300      	movs	r3, #0
 8003094:	60bb      	str	r3, [r7, #8]
 8003096:	4b19      	ldr	r3, [pc, #100]	; (80030fc <HAL_SPI_MspInit+0xc4>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309a:	4a18      	ldr	r2, [pc, #96]	; (80030fc <HAL_SPI_MspInit+0xc4>)
 800309c:	f043 0302 	orr.w	r3, r3, #2
 80030a0:	6313      	str	r3, [r2, #48]	; 0x30
 80030a2:	4b16      	ldr	r3, [pc, #88]	; (80030fc <HAL_SPI_MspInit+0xc4>)
 80030a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	60bb      	str	r3, [r7, #8]
 80030ac:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80030ae:	2320      	movs	r3, #32
 80030b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b2:	2302      	movs	r3, #2
 80030b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b6:	2300      	movs	r3, #0
 80030b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ba:	2303      	movs	r3, #3
 80030bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030be:	2305      	movs	r3, #5
 80030c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c2:	f107 0314 	add.w	r3, r7, #20
 80030c6:	4619      	mov	r1, r3
 80030c8:	480d      	ldr	r0, [pc, #52]	; (8003100 <HAL_SPI_MspInit+0xc8>)
 80030ca:	f001 fe99 	bl	8004e00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80030ce:	2330      	movs	r3, #48	; 0x30
 80030d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d2:	2302      	movs	r3, #2
 80030d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d6:	2300      	movs	r3, #0
 80030d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030da:	2303      	movs	r3, #3
 80030dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030de:	2305      	movs	r3, #5
 80030e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e2:	f107 0314 	add.w	r3, r7, #20
 80030e6:	4619      	mov	r1, r3
 80030e8:	4806      	ldr	r0, [pc, #24]	; (8003104 <HAL_SPI_MspInit+0xcc>)
 80030ea:	f001 fe89 	bl	8004e00 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80030ee:	bf00      	nop
 80030f0:	3728      	adds	r7, #40	; 0x28
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	40013000 	.word	0x40013000
 80030fc:	40023800 	.word	0x40023800
 8003100:	40020000 	.word	0x40020000
 8003104:	40020400 	.word	0x40020400

08003108 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b088      	sub	sp, #32
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a40      	ldr	r2, [pc, #256]	; (8003218 <HAL_TIM_Base_MspInit+0x110>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d116      	bne.n	8003148 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800311a:	2300      	movs	r3, #0
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	4b3f      	ldr	r3, [pc, #252]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 8003120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003122:	4a3e      	ldr	r2, [pc, #248]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 8003124:	f043 0301 	orr.w	r3, r3, #1
 8003128:	6453      	str	r3, [r2, #68]	; 0x44
 800312a:	4b3c      	ldr	r3, [pc, #240]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 800312c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	61fb      	str	r3, [r7, #28]
 8003134:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003136:	2200      	movs	r2, #0
 8003138:	2100      	movs	r1, #0
 800313a:	2019      	movs	r0, #25
 800313c:	f001 fa28 	bl	8004590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003140:	2019      	movs	r0, #25
 8003142:	f001 fa41 	bl	80045c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8003146:	e062      	b.n	800320e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM2)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003150:	d10e      	bne.n	8003170 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	61bb      	str	r3, [r7, #24]
 8003156:	4b31      	ldr	r3, [pc, #196]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	4a30      	ldr	r2, [pc, #192]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 800315c:	f043 0301 	orr.w	r3, r3, #1
 8003160:	6413      	str	r3, [r2, #64]	; 0x40
 8003162:	4b2e      	ldr	r3, [pc, #184]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	61bb      	str	r3, [r7, #24]
 800316c:	69bb      	ldr	r3, [r7, #24]
}
 800316e:	e04e      	b.n	800320e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM3)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a2a      	ldr	r2, [pc, #168]	; (8003220 <HAL_TIM_Base_MspInit+0x118>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d10e      	bne.n	8003198 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	617b      	str	r3, [r7, #20]
 800317e:	4b27      	ldr	r3, [pc, #156]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	4a26      	ldr	r2, [pc, #152]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 8003184:	f043 0302 	orr.w	r3, r3, #2
 8003188:	6413      	str	r3, [r2, #64]	; 0x40
 800318a:	4b24      	ldr	r3, [pc, #144]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	617b      	str	r3, [r7, #20]
 8003194:	697b      	ldr	r3, [r7, #20]
}
 8003196:	e03a      	b.n	800320e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM4)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a21      	ldr	r2, [pc, #132]	; (8003224 <HAL_TIM_Base_MspInit+0x11c>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d10e      	bne.n	80031c0 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031a2:	2300      	movs	r3, #0
 80031a4:	613b      	str	r3, [r7, #16]
 80031a6:	4b1d      	ldr	r3, [pc, #116]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 80031a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031aa:	4a1c      	ldr	r2, [pc, #112]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 80031ac:	f043 0304 	orr.w	r3, r3, #4
 80031b0:	6413      	str	r3, [r2, #64]	; 0x40
 80031b2:	4b1a      	ldr	r3, [pc, #104]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	f003 0304 	and.w	r3, r3, #4
 80031ba:	613b      	str	r3, [r7, #16]
 80031bc:	693b      	ldr	r3, [r7, #16]
}
 80031be:	e026      	b.n	800320e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM8)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a18      	ldr	r2, [pc, #96]	; (8003228 <HAL_TIM_Base_MspInit+0x120>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d10e      	bne.n	80031e8 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	4b13      	ldr	r3, [pc, #76]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 80031d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d2:	4a12      	ldr	r2, [pc, #72]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 80031d4:	f043 0302 	orr.w	r3, r3, #2
 80031d8:	6453      	str	r3, [r2, #68]	; 0x44
 80031da:	4b10      	ldr	r3, [pc, #64]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 80031dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	60fb      	str	r3, [r7, #12]
 80031e4:	68fb      	ldr	r3, [r7, #12]
}
 80031e6:	e012      	b.n	800320e <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM12)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a0f      	ldr	r2, [pc, #60]	; (800322c <HAL_TIM_Base_MspInit+0x124>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d10d      	bne.n	800320e <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	4b09      	ldr	r3, [pc, #36]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	4a08      	ldr	r2, [pc, #32]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 80031fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003200:	6413      	str	r3, [r2, #64]	; 0x40
 8003202:	4b06      	ldr	r3, [pc, #24]	; (800321c <HAL_TIM_Base_MspInit+0x114>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800320a:	60bb      	str	r3, [r7, #8]
 800320c:	68bb      	ldr	r3, [r7, #8]
}
 800320e:	bf00      	nop
 8003210:	3720      	adds	r7, #32
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40010000 	.word	0x40010000
 800321c:	40023800 	.word	0x40023800
 8003220:	40000400 	.word	0x40000400
 8003224:	40000800 	.word	0x40000800
 8003228:	40010400 	.word	0x40010400
 800322c:	40001800 	.word	0x40001800

08003230 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b08a      	sub	sp, #40	; 0x28
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003238:	f107 0314 	add.w	r3, r7, #20
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	609a      	str	r2, [r3, #8]
 8003244:	60da      	str	r2, [r3, #12]
 8003246:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM5)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a19      	ldr	r2, [pc, #100]	; (80032b4 <HAL_TIM_PWM_MspInit+0x84>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d12b      	bne.n	80032aa <HAL_TIM_PWM_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003252:	2300      	movs	r3, #0
 8003254:	613b      	str	r3, [r7, #16]
 8003256:	4b18      	ldr	r3, [pc, #96]	; (80032b8 <HAL_TIM_PWM_MspInit+0x88>)
 8003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325a:	4a17      	ldr	r2, [pc, #92]	; (80032b8 <HAL_TIM_PWM_MspInit+0x88>)
 800325c:	f043 0308 	orr.w	r3, r3, #8
 8003260:	6413      	str	r3, [r2, #64]	; 0x40
 8003262:	4b15      	ldr	r3, [pc, #84]	; (80032b8 <HAL_TIM_PWM_MspInit+0x88>)
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	f003 0308 	and.w	r3, r3, #8
 800326a:	613b      	str	r3, [r7, #16]
 800326c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	4b11      	ldr	r3, [pc, #68]	; (80032b8 <HAL_TIM_PWM_MspInit+0x88>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003276:	4a10      	ldr	r2, [pc, #64]	; (80032b8 <HAL_TIM_PWM_MspInit+0x88>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	6313      	str	r3, [r2, #48]	; 0x30
 800327e:	4b0e      	ldr	r3, [pc, #56]	; (80032b8 <HAL_TIM_PWM_MspInit+0x88>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800328a:	2303      	movs	r3, #3
 800328c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328e:	2302      	movs	r3, #2
 8003290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003292:	2300      	movs	r3, #0
 8003294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003296:	2300      	movs	r3, #0
 8003298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800329a:	2302      	movs	r3, #2
 800329c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800329e:	f107 0314 	add.w	r3, r7, #20
 80032a2:	4619      	mov	r1, r3
 80032a4:	4805      	ldr	r0, [pc, #20]	; (80032bc <HAL_TIM_PWM_MspInit+0x8c>)
 80032a6:	f001 fdab 	bl	8004e00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80032aa:	bf00      	nop
 80032ac:	3728      	adds	r7, #40	; 0x28
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	40000c00 	.word	0x40000c00
 80032b8:	40023800 	.word	0x40023800
 80032bc:	40020000 	.word	0x40020000

080032c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08e      	sub	sp, #56	; 0x38
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	605a      	str	r2, [r3, #4]
 80032d2:	609a      	str	r2, [r3, #8]
 80032d4:	60da      	str	r2, [r3, #12]
 80032d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a6a      	ldr	r2, [pc, #424]	; (8003488 <HAL_TIM_MspPostInit+0x1c8>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d13c      	bne.n	800335c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	623b      	str	r3, [r7, #32]
 80032e6:	4b69      	ldr	r3, [pc, #420]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	4a68      	ldr	r2, [pc, #416]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 80032ec:	f043 0301 	orr.w	r3, r3, #1
 80032f0:	6313      	str	r3, [r2, #48]	; 0x30
 80032f2:	4b66      	ldr	r3, [pc, #408]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	623b      	str	r3, [r7, #32]
 80032fc:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032fe:	2300      	movs	r3, #0
 8003300:	61fb      	str	r3, [r7, #28]
 8003302:	4b62      	ldr	r3, [pc, #392]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	4a61      	ldr	r2, [pc, #388]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 8003308:	f043 0302 	orr.w	r3, r3, #2
 800330c:	6313      	str	r3, [r2, #48]	; 0x30
 800330e:	4b5f      	ldr	r3, [pc, #380]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	61fb      	str	r3, [r7, #28]
 8003318:	69fb      	ldr	r3, [r7, #28]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800331a:	23c0      	movs	r3, #192	; 0xc0
 800331c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800331e:	2302      	movs	r3, #2
 8003320:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003322:	2300      	movs	r3, #0
 8003324:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003326:	2300      	movs	r3, #0
 8003328:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800332a:	2302      	movs	r3, #2
 800332c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800332e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003332:	4619      	mov	r1, r3
 8003334:	4856      	ldr	r0, [pc, #344]	; (8003490 <HAL_TIM_MspPostInit+0x1d0>)
 8003336:	f001 fd63 	bl	8004e00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800333a:	2303      	movs	r3, #3
 800333c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800333e:	2302      	movs	r3, #2
 8003340:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003342:	2300      	movs	r3, #0
 8003344:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003346:	2300      	movs	r3, #0
 8003348:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800334a:	2302      	movs	r3, #2
 800334c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800334e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003352:	4619      	mov	r1, r3
 8003354:	484f      	ldr	r0, [pc, #316]	; (8003494 <HAL_TIM_MspPostInit+0x1d4>)
 8003356:	f001 fd53 	bl	8004e00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800335a:	e091      	b.n	8003480 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM4)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a4d      	ldr	r2, [pc, #308]	; (8003498 <HAL_TIM_MspPostInit+0x1d8>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d11f      	bne.n	80033a6 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003366:	2300      	movs	r3, #0
 8003368:	61bb      	str	r3, [r7, #24]
 800336a:	4b48      	ldr	r3, [pc, #288]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 800336c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336e:	4a47      	ldr	r2, [pc, #284]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 8003370:	f043 0308 	orr.w	r3, r3, #8
 8003374:	6313      	str	r3, [r2, #48]	; 0x30
 8003376:	4b45      	ldr	r3, [pc, #276]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 8003378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337a:	f003 0308 	and.w	r3, r3, #8
 800337e:	61bb      	str	r3, [r7, #24]
 8003380:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003382:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003386:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003388:	2302      	movs	r3, #2
 800338a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338c:	2300      	movs	r3, #0
 800338e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003390:	2300      	movs	r3, #0
 8003392:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003394:	2302      	movs	r3, #2
 8003396:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003398:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800339c:	4619      	mov	r1, r3
 800339e:	483f      	ldr	r0, [pc, #252]	; (800349c <HAL_TIM_MspPostInit+0x1dc>)
 80033a0:	f001 fd2e 	bl	8004e00 <HAL_GPIO_Init>
}
 80033a4:	e06c      	b.n	8003480 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM5)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a3d      	ldr	r2, [pc, #244]	; (80034a0 <HAL_TIM_MspPostInit+0x1e0>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d11e      	bne.n	80033ee <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]
 80033b4:	4b35      	ldr	r3, [pc, #212]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 80033b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b8:	4a34      	ldr	r2, [pc, #208]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 80033ba:	f043 0301 	orr.w	r3, r3, #1
 80033be:	6313      	str	r3, [r2, #48]	; 0x30
 80033c0:	4b32      	ldr	r3, [pc, #200]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 80033c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	617b      	str	r3, [r7, #20]
 80033ca:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80033cc:	230c      	movs	r3, #12
 80033ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d0:	2302      	movs	r3, #2
 80033d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d4:	2300      	movs	r3, #0
 80033d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d8:	2300      	movs	r3, #0
 80033da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80033dc:	2302      	movs	r3, #2
 80033de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033e4:	4619      	mov	r1, r3
 80033e6:	482a      	ldr	r0, [pc, #168]	; (8003490 <HAL_TIM_MspPostInit+0x1d0>)
 80033e8:	f001 fd0a 	bl	8004e00 <HAL_GPIO_Init>
}
 80033ec:	e048      	b.n	8003480 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM8)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a2c      	ldr	r2, [pc, #176]	; (80034a4 <HAL_TIM_MspPostInit+0x1e4>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d11f      	bne.n	8003438 <HAL_TIM_MspPostInit+0x178>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033f8:	2300      	movs	r3, #0
 80033fa:	613b      	str	r3, [r7, #16]
 80033fc:	4b23      	ldr	r3, [pc, #140]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 80033fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003400:	4a22      	ldr	r2, [pc, #136]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 8003402:	f043 0304 	orr.w	r3, r3, #4
 8003406:	6313      	str	r3, [r2, #48]	; 0x30
 8003408:	4b20      	ldr	r3, [pc, #128]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 800340a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	613b      	str	r3, [r7, #16]
 8003412:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003414:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003418:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800341a:	2302      	movs	r3, #2
 800341c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341e:	2300      	movs	r3, #0
 8003420:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003422:	2300      	movs	r3, #0
 8003424:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003426:	2303      	movs	r3, #3
 8003428:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800342a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800342e:	4619      	mov	r1, r3
 8003430:	481d      	ldr	r0, [pc, #116]	; (80034a8 <HAL_TIM_MspPostInit+0x1e8>)
 8003432:	f001 fce5 	bl	8004e00 <HAL_GPIO_Init>
}
 8003436:	e023      	b.n	8003480 <HAL_TIM_MspPostInit+0x1c0>
  else if(htim->Instance==TIM12)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a1b      	ldr	r2, [pc, #108]	; (80034ac <HAL_TIM_MspPostInit+0x1ec>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d11e      	bne.n	8003480 <HAL_TIM_MspPostInit+0x1c0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003442:	2300      	movs	r3, #0
 8003444:	60fb      	str	r3, [r7, #12]
 8003446:	4b11      	ldr	r3, [pc, #68]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 8003448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344a:	4a10      	ldr	r2, [pc, #64]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 800344c:	f043 0302 	orr.w	r3, r3, #2
 8003450:	6313      	str	r3, [r2, #48]	; 0x30
 8003452:	4b0e      	ldr	r3, [pc, #56]	; (800348c <HAL_TIM_MspPostInit+0x1cc>)
 8003454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	60fb      	str	r3, [r7, #12]
 800345c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800345e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003462:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003464:	2302      	movs	r3, #2
 8003466:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003468:	2300      	movs	r3, #0
 800346a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800346c:	2300      	movs	r3, #0
 800346e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003470:	2309      	movs	r3, #9
 8003472:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003474:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003478:	4619      	mov	r1, r3
 800347a:	4806      	ldr	r0, [pc, #24]	; (8003494 <HAL_TIM_MspPostInit+0x1d4>)
 800347c:	f001 fcc0 	bl	8004e00 <HAL_GPIO_Init>
}
 8003480:	bf00      	nop
 8003482:	3738      	adds	r7, #56	; 0x38
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40000400 	.word	0x40000400
 800348c:	40023800 	.word	0x40023800
 8003490:	40020000 	.word	0x40020000
 8003494:	40020400 	.word	0x40020400
 8003498:	40000800 	.word	0x40000800
 800349c:	40020c00 	.word	0x40020c00
 80034a0:	40000c00 	.word	0x40000c00
 80034a4:	40010400 	.word	0x40010400
 80034a8:	40020800 	.word	0x40020800
 80034ac:	40001800 	.word	0x40001800

080034b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b092      	sub	sp, #72	; 0x48
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	605a      	str	r2, [r3, #4]
 80034c2:	609a      	str	r2, [r3, #8]
 80034c4:	60da      	str	r2, [r3, #12]
 80034c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a78      	ldr	r2, [pc, #480]	; (80036b0 <HAL_UART_MspInit+0x200>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d164      	bne.n	800359c <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80034d2:	2300      	movs	r3, #0
 80034d4:	633b      	str	r3, [r7, #48]	; 0x30
 80034d6:	4b77      	ldr	r3, [pc, #476]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	4a76      	ldr	r2, [pc, #472]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80034dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80034e0:	6413      	str	r3, [r2, #64]	; 0x40
 80034e2:	4b74      	ldr	r3, [pc, #464]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034ea:	633b      	str	r3, [r7, #48]	; 0x30
 80034ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034f2:	4b70      	ldr	r3, [pc, #448]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	4a6f      	ldr	r2, [pc, #444]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80034f8:	f043 0304 	orr.w	r3, r3, #4
 80034fc:	6313      	str	r3, [r2, #48]	; 0x30
 80034fe:	4b6d      	ldr	r3, [pc, #436]	; (80036b4 <HAL_UART_MspInit+0x204>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800350a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800350e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003510:	2302      	movs	r3, #2
 8003512:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003514:	2301      	movs	r3, #1
 8003516:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003518:	2303      	movs	r3, #3
 800351a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800351c:	2308      	movs	r3, #8
 800351e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003520:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003524:	4619      	mov	r1, r3
 8003526:	4864      	ldr	r0, [pc, #400]	; (80036b8 <HAL_UART_MspInit+0x208>)
 8003528:	f001 fc6a 	bl	8004e00 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800352c:	4b63      	ldr	r3, [pc, #396]	; (80036bc <HAL_UART_MspInit+0x20c>)
 800352e:	4a64      	ldr	r2, [pc, #400]	; (80036c0 <HAL_UART_MspInit+0x210>)
 8003530:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8003532:	4b62      	ldr	r3, [pc, #392]	; (80036bc <HAL_UART_MspInit+0x20c>)
 8003534:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003538:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800353a:	4b60      	ldr	r3, [pc, #384]	; (80036bc <HAL_UART_MspInit+0x20c>)
 800353c:	2200      	movs	r2, #0
 800353e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003540:	4b5e      	ldr	r3, [pc, #376]	; (80036bc <HAL_UART_MspInit+0x20c>)
 8003542:	2200      	movs	r2, #0
 8003544:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003546:	4b5d      	ldr	r3, [pc, #372]	; (80036bc <HAL_UART_MspInit+0x20c>)
 8003548:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800354c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800354e:	4b5b      	ldr	r3, [pc, #364]	; (80036bc <HAL_UART_MspInit+0x20c>)
 8003550:	2200      	movs	r2, #0
 8003552:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003554:	4b59      	ldr	r3, [pc, #356]	; (80036bc <HAL_UART_MspInit+0x20c>)
 8003556:	2200      	movs	r2, #0
 8003558:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800355a:	4b58      	ldr	r3, [pc, #352]	; (80036bc <HAL_UART_MspInit+0x20c>)
 800355c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003560:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003562:	4b56      	ldr	r3, [pc, #344]	; (80036bc <HAL_UART_MspInit+0x20c>)
 8003564:	2200      	movs	r2, #0
 8003566:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003568:	4b54      	ldr	r3, [pc, #336]	; (80036bc <HAL_UART_MspInit+0x20c>)
 800356a:	2200      	movs	r2, #0
 800356c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800356e:	4853      	ldr	r0, [pc, #332]	; (80036bc <HAL_UART_MspInit+0x20c>)
 8003570:	f001 f838 	bl	80045e4 <HAL_DMA_Init>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800357a:	f7fe fec5 	bl	8002308 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a4e      	ldr	r2, [pc, #312]	; (80036bc <HAL_UART_MspInit+0x20c>)
 8003582:	639a      	str	r2, [r3, #56]	; 0x38
 8003584:	4a4d      	ldr	r2, [pc, #308]	; (80036bc <HAL_UART_MspInit+0x20c>)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800358a:	2200      	movs	r2, #0
 800358c:	2100      	movs	r1, #0
 800358e:	2034      	movs	r0, #52	; 0x34
 8003590:	f000 fffe 	bl	8004590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003594:	2034      	movs	r0, #52	; 0x34
 8003596:	f001 f817 	bl	80045c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800359a:	e1d7      	b.n	800394c <HAL_UART_MspInit+0x49c>
  else if(huart->Instance==UART5)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a48      	ldr	r2, [pc, #288]	; (80036c4 <HAL_UART_MspInit+0x214>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	f040 8096 	bne.w	80036d4 <HAL_UART_MspInit+0x224>
    __HAL_RCC_UART5_CLK_ENABLE();
 80035a8:	2300      	movs	r3, #0
 80035aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80035ac:	4b41      	ldr	r3, [pc, #260]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80035ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b0:	4a40      	ldr	r2, [pc, #256]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80035b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035b6:	6413      	str	r3, [r2, #64]	; 0x40
 80035b8:	4b3e      	ldr	r3, [pc, #248]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80035ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80035c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035c4:	2300      	movs	r3, #0
 80035c6:	627b      	str	r3, [r7, #36]	; 0x24
 80035c8:	4b3a      	ldr	r3, [pc, #232]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80035ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035cc:	4a39      	ldr	r2, [pc, #228]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80035ce:	f043 0304 	orr.w	r3, r3, #4
 80035d2:	6313      	str	r3, [r2, #48]	; 0x30
 80035d4:	4b37      	ldr	r3, [pc, #220]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80035d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	627b      	str	r3, [r7, #36]	; 0x24
 80035de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035e0:	2300      	movs	r3, #0
 80035e2:	623b      	str	r3, [r7, #32]
 80035e4:	4b33      	ldr	r3, [pc, #204]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80035e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e8:	4a32      	ldr	r2, [pc, #200]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80035ea:	f043 0308 	orr.w	r3, r3, #8
 80035ee:	6313      	str	r3, [r2, #48]	; 0x30
 80035f0:	4b30      	ldr	r3, [pc, #192]	; (80036b4 <HAL_UART_MspInit+0x204>)
 80035f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f4:	f003 0308 	and.w	r3, r3, #8
 80035f8:	623b      	str	r3, [r7, #32]
 80035fa:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80035fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003600:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003602:	2302      	movs	r3, #2
 8003604:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003606:	2301      	movs	r3, #1
 8003608:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800360a:	2303      	movs	r3, #3
 800360c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800360e:	2308      	movs	r3, #8
 8003610:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003612:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003616:	4619      	mov	r1, r3
 8003618:	4827      	ldr	r0, [pc, #156]	; (80036b8 <HAL_UART_MspInit+0x208>)
 800361a:	f001 fbf1 	bl	8004e00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800361e:	2304      	movs	r3, #4
 8003620:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003622:	2302      	movs	r3, #2
 8003624:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003626:	2301      	movs	r3, #1
 8003628:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800362a:	2303      	movs	r3, #3
 800362c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800362e:	2308      	movs	r3, #8
 8003630:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003632:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003636:	4619      	mov	r1, r3
 8003638:	4823      	ldr	r0, [pc, #140]	; (80036c8 <HAL_UART_MspInit+0x218>)
 800363a:	f001 fbe1 	bl	8004e00 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800363e:	4b23      	ldr	r3, [pc, #140]	; (80036cc <HAL_UART_MspInit+0x21c>)
 8003640:	4a23      	ldr	r2, [pc, #140]	; (80036d0 <HAL_UART_MspInit+0x220>)
 8003642:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8003644:	4b21      	ldr	r3, [pc, #132]	; (80036cc <HAL_UART_MspInit+0x21c>)
 8003646:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800364a:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800364c:	4b1f      	ldr	r3, [pc, #124]	; (80036cc <HAL_UART_MspInit+0x21c>)
 800364e:	2200      	movs	r2, #0
 8003650:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003652:	4b1e      	ldr	r3, [pc, #120]	; (80036cc <HAL_UART_MspInit+0x21c>)
 8003654:	2200      	movs	r2, #0
 8003656:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003658:	4b1c      	ldr	r3, [pc, #112]	; (80036cc <HAL_UART_MspInit+0x21c>)
 800365a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800365e:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003660:	4b1a      	ldr	r3, [pc, #104]	; (80036cc <HAL_UART_MspInit+0x21c>)
 8003662:	2200      	movs	r2, #0
 8003664:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003666:	4b19      	ldr	r3, [pc, #100]	; (80036cc <HAL_UART_MspInit+0x21c>)
 8003668:	2200      	movs	r2, #0
 800366a:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 800366c:	4b17      	ldr	r3, [pc, #92]	; (80036cc <HAL_UART_MspInit+0x21c>)
 800366e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003672:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003674:	4b15      	ldr	r3, [pc, #84]	; (80036cc <HAL_UART_MspInit+0x21c>)
 8003676:	2200      	movs	r2, #0
 8003678:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800367a:	4b14      	ldr	r3, [pc, #80]	; (80036cc <HAL_UART_MspInit+0x21c>)
 800367c:	2200      	movs	r2, #0
 800367e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8003680:	4812      	ldr	r0, [pc, #72]	; (80036cc <HAL_UART_MspInit+0x21c>)
 8003682:	f000 ffaf 	bl	80045e4 <HAL_DMA_Init>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d001      	beq.n	8003690 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 800368c:	f7fe fe3c 	bl	8002308 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a0e      	ldr	r2, [pc, #56]	; (80036cc <HAL_UART_MspInit+0x21c>)
 8003694:	639a      	str	r2, [r3, #56]	; 0x38
 8003696:	4a0d      	ldr	r2, [pc, #52]	; (80036cc <HAL_UART_MspInit+0x21c>)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800369c:	2200      	movs	r2, #0
 800369e:	2100      	movs	r1, #0
 80036a0:	2035      	movs	r0, #53	; 0x35
 80036a2:	f000 ff75 	bl	8004590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80036a6:	2035      	movs	r0, #53	; 0x35
 80036a8:	f000 ff8e 	bl	80045c8 <HAL_NVIC_EnableIRQ>
}
 80036ac:	e14e      	b.n	800394c <HAL_UART_MspInit+0x49c>
 80036ae:	bf00      	nop
 80036b0:	40004c00 	.word	0x40004c00
 80036b4:	40023800 	.word	0x40023800
 80036b8:	40020800 	.word	0x40020800
 80036bc:	20000520 	.word	0x20000520
 80036c0:	40026040 	.word	0x40026040
 80036c4:	40005000 	.word	0x40005000
 80036c8:	40020c00 	.word	0x40020c00
 80036cc:	20000a44 	.word	0x20000a44
 80036d0:	40026010 	.word	0x40026010
  else if(huart->Instance==USART1)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a9e      	ldr	r2, [pc, #632]	; (8003954 <HAL_UART_MspInit+0x4a4>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d164      	bne.n	80037a8 <HAL_UART_MspInit+0x2f8>
    __HAL_RCC_USART1_CLK_ENABLE();
 80036de:	2300      	movs	r3, #0
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	4b9d      	ldr	r3, [pc, #628]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80036e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e6:	4a9c      	ldr	r2, [pc, #624]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80036e8:	f043 0310 	orr.w	r3, r3, #16
 80036ec:	6453      	str	r3, [r2, #68]	; 0x44
 80036ee:	4b9a      	ldr	r3, [pc, #616]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80036f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f2:	f003 0310 	and.w	r3, r3, #16
 80036f6:	61fb      	str	r3, [r7, #28]
 80036f8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036fa:	2300      	movs	r3, #0
 80036fc:	61bb      	str	r3, [r7, #24]
 80036fe:	4b96      	ldr	r3, [pc, #600]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 8003700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003702:	4a95      	ldr	r2, [pc, #596]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	6313      	str	r3, [r2, #48]	; 0x30
 800370a:	4b93      	ldr	r3, [pc, #588]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 800370c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	61bb      	str	r3, [r7, #24]
 8003714:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003716:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800371a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800371c:	2302      	movs	r3, #2
 800371e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003720:	2300      	movs	r3, #0
 8003722:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003724:	2303      	movs	r3, #3
 8003726:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003728:	2307      	movs	r3, #7
 800372a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003730:	4619      	mov	r1, r3
 8003732:	488a      	ldr	r0, [pc, #552]	; (800395c <HAL_UART_MspInit+0x4ac>)
 8003734:	f001 fb64 	bl	8004e00 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003738:	4b89      	ldr	r3, [pc, #548]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 800373a:	4a8a      	ldr	r2, [pc, #552]	; (8003964 <HAL_UART_MspInit+0x4b4>)
 800373c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800373e:	4b88      	ldr	r3, [pc, #544]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 8003740:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003744:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003746:	4b86      	ldr	r3, [pc, #536]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 8003748:	2200      	movs	r2, #0
 800374a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800374c:	4b84      	ldr	r3, [pc, #528]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 800374e:	2200      	movs	r2, #0
 8003750:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003752:	4b83      	ldr	r3, [pc, #524]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 8003754:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003758:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800375a:	4b81      	ldr	r3, [pc, #516]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 800375c:	2200      	movs	r2, #0
 800375e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003760:	4b7f      	ldr	r3, [pc, #508]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 8003762:	2200      	movs	r2, #0
 8003764:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003766:	4b7e      	ldr	r3, [pc, #504]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 8003768:	f44f 7280 	mov.w	r2, #256	; 0x100
 800376c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800376e:	4b7c      	ldr	r3, [pc, #496]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 8003770:	2200      	movs	r2, #0
 8003772:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003774:	4b7a      	ldr	r3, [pc, #488]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 8003776:	2200      	movs	r2, #0
 8003778:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800377a:	4879      	ldr	r0, [pc, #484]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 800377c:	f000 ff32 	bl	80045e4 <HAL_DMA_Init>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <HAL_UART_MspInit+0x2da>
      Error_Handler();
 8003786:	f7fe fdbf 	bl	8002308 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a74      	ldr	r2, [pc, #464]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 800378e:	639a      	str	r2, [r3, #56]	; 0x38
 8003790:	4a73      	ldr	r2, [pc, #460]	; (8003960 <HAL_UART_MspInit+0x4b0>)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003796:	2200      	movs	r2, #0
 8003798:	2100      	movs	r1, #0
 800379a:	2025      	movs	r0, #37	; 0x25
 800379c:	f000 fef8 	bl	8004590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80037a0:	2025      	movs	r0, #37	; 0x25
 80037a2:	f000 ff11 	bl	80045c8 <HAL_NVIC_EnableIRQ>
}
 80037a6:	e0d1      	b.n	800394c <HAL_UART_MspInit+0x49c>
  else if(huart->Instance==USART2)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a6e      	ldr	r2, [pc, #440]	; (8003968 <HAL_UART_MspInit+0x4b8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d163      	bne.n	800387a <HAL_UART_MspInit+0x3ca>
    __HAL_RCC_USART2_CLK_ENABLE();
 80037b2:	2300      	movs	r3, #0
 80037b4:	617b      	str	r3, [r7, #20]
 80037b6:	4b68      	ldr	r3, [pc, #416]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80037b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ba:	4a67      	ldr	r2, [pc, #412]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80037bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037c0:	6413      	str	r3, [r2, #64]	; 0x40
 80037c2:	4b65      	ldr	r3, [pc, #404]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80037c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ca:	617b      	str	r3, [r7, #20]
 80037cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037ce:	2300      	movs	r3, #0
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	4b61      	ldr	r3, [pc, #388]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80037d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d6:	4a60      	ldr	r2, [pc, #384]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80037d8:	f043 0308 	orr.w	r3, r3, #8
 80037dc:	6313      	str	r3, [r2, #48]	; 0x30
 80037de:	4b5e      	ldr	r3, [pc, #376]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80037e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e2:	f003 0308 	and.w	r3, r3, #8
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80037ea:	2360      	movs	r3, #96	; 0x60
 80037ec:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ee:	2302      	movs	r3, #2
 80037f0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f2:	2300      	movs	r3, #0
 80037f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037f6:	2303      	movs	r3, #3
 80037f8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037fa:	2307      	movs	r3, #7
 80037fc:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037fe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003802:	4619      	mov	r1, r3
 8003804:	4859      	ldr	r0, [pc, #356]	; (800396c <HAL_UART_MspInit+0x4bc>)
 8003806:	f001 fafb 	bl	8004e00 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800380a:	4b59      	ldr	r3, [pc, #356]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 800380c:	4a59      	ldr	r2, [pc, #356]	; (8003974 <HAL_UART_MspInit+0x4c4>)
 800380e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003810:	4b57      	ldr	r3, [pc, #348]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 8003812:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003816:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003818:	4b55      	ldr	r3, [pc, #340]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 800381a:	2200      	movs	r2, #0
 800381c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800381e:	4b54      	ldr	r3, [pc, #336]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 8003820:	2200      	movs	r2, #0
 8003822:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003824:	4b52      	ldr	r3, [pc, #328]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 8003826:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800382a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800382c:	4b50      	ldr	r3, [pc, #320]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 800382e:	2200      	movs	r2, #0
 8003830:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003832:	4b4f      	ldr	r3, [pc, #316]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 8003834:	2200      	movs	r2, #0
 8003836:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003838:	4b4d      	ldr	r3, [pc, #308]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 800383a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800383e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003840:	4b4b      	ldr	r3, [pc, #300]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 8003842:	2200      	movs	r2, #0
 8003844:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003846:	4b4a      	ldr	r3, [pc, #296]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 8003848:	2200      	movs	r2, #0
 800384a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800384c:	4848      	ldr	r0, [pc, #288]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 800384e:	f000 fec9 	bl	80045e4 <HAL_DMA_Init>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <HAL_UART_MspInit+0x3ac>
      Error_Handler();
 8003858:	f7fe fd56 	bl	8002308 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a44      	ldr	r2, [pc, #272]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 8003860:	639a      	str	r2, [r3, #56]	; 0x38
 8003862:	4a43      	ldr	r2, [pc, #268]	; (8003970 <HAL_UART_MspInit+0x4c0>)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003868:	2200      	movs	r2, #0
 800386a:	2100      	movs	r1, #0
 800386c:	2026      	movs	r0, #38	; 0x26
 800386e:	f000 fe8f 	bl	8004590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003872:	2026      	movs	r0, #38	; 0x26
 8003874:	f000 fea8 	bl	80045c8 <HAL_NVIC_EnableIRQ>
}
 8003878:	e068      	b.n	800394c <HAL_UART_MspInit+0x49c>
  else if(huart->Instance==USART3)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a3e      	ldr	r2, [pc, #248]	; (8003978 <HAL_UART_MspInit+0x4c8>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d163      	bne.n	800394c <HAL_UART_MspInit+0x49c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003884:	2300      	movs	r3, #0
 8003886:	60fb      	str	r3, [r7, #12]
 8003888:	4b33      	ldr	r3, [pc, #204]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	4a32      	ldr	r2, [pc, #200]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 800388e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003892:	6413      	str	r3, [r2, #64]	; 0x40
 8003894:	4b30      	ldr	r3, [pc, #192]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 8003896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003898:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038a0:	2300      	movs	r3, #0
 80038a2:	60bb      	str	r3, [r7, #8]
 80038a4:	4b2c      	ldr	r3, [pc, #176]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80038a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a8:	4a2b      	ldr	r2, [pc, #172]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80038aa:	f043 0302 	orr.w	r3, r3, #2
 80038ae:	6313      	str	r3, [r2, #48]	; 0x30
 80038b0:	4b29      	ldr	r3, [pc, #164]	; (8003958 <HAL_UART_MspInit+0x4a8>)
 80038b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	60bb      	str	r3, [r7, #8]
 80038ba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80038bc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80038c0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c2:	2302      	movs	r3, #2
 80038c4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c6:	2300      	movs	r3, #0
 80038c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ca:	2303      	movs	r3, #3
 80038cc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80038ce:	2307      	movs	r3, #7
 80038d0:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038d2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80038d6:	4619      	mov	r1, r3
 80038d8:	4828      	ldr	r0, [pc, #160]	; (800397c <HAL_UART_MspInit+0x4cc>)
 80038da:	f001 fa91 	bl	8004e00 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80038de:	4b28      	ldr	r3, [pc, #160]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 80038e0:	4a28      	ldr	r2, [pc, #160]	; (8003984 <HAL_UART_MspInit+0x4d4>)
 80038e2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80038e4:	4b26      	ldr	r3, [pc, #152]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 80038e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038ea:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038ec:	4b24      	ldr	r3, [pc, #144]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038f2:	4b23      	ldr	r3, [pc, #140]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80038f8:	4b21      	ldr	r3, [pc, #132]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 80038fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038fe:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003900:	4b1f      	ldr	r3, [pc, #124]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 8003902:	2200      	movs	r2, #0
 8003904:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003906:	4b1e      	ldr	r3, [pc, #120]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 8003908:	2200      	movs	r2, #0
 800390a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800390c:	4b1c      	ldr	r3, [pc, #112]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 800390e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003912:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003914:	4b1a      	ldr	r3, [pc, #104]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 8003916:	2200      	movs	r2, #0
 8003918:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800391a:	4b19      	ldr	r3, [pc, #100]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 800391c:	2200      	movs	r2, #0
 800391e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003920:	4817      	ldr	r0, [pc, #92]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 8003922:	f000 fe5f 	bl	80045e4 <HAL_DMA_Init>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <HAL_UART_MspInit+0x480>
      Error_Handler();
 800392c:	f7fe fcec 	bl	8002308 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4a13      	ldr	r2, [pc, #76]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 8003934:	639a      	str	r2, [r3, #56]	; 0x38
 8003936:	4a12      	ldr	r2, [pc, #72]	; (8003980 <HAL_UART_MspInit+0x4d0>)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800393c:	2200      	movs	r2, #0
 800393e:	2100      	movs	r1, #0
 8003940:	2027      	movs	r0, #39	; 0x27
 8003942:	f000 fe25 	bl	8004590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003946:	2027      	movs	r0, #39	; 0x27
 8003948:	f000 fe3e 	bl	80045c8 <HAL_NVIC_EnableIRQ>
}
 800394c:	bf00      	nop
 800394e:	3748      	adds	r7, #72	; 0x48
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40011000 	.word	0x40011000
 8003958:	40023800 	.word	0x40023800
 800395c:	40020000 	.word	0x40020000
 8003960:	20000830 	.word	0x20000830
 8003964:	40026440 	.word	0x40026440
 8003968:	40004400 	.word	0x40004400
 800396c:	40020c00 	.word	0x40020c00
 8003970:	20000580 	.word	0x20000580
 8003974:	40026088 	.word	0x40026088
 8003978:	40004800 	.word	0x40004800
 800397c:	40020400 	.word	0x40020400
 8003980:	20000670 	.word	0x20000670
 8003984:	40026028 	.word	0x40026028

08003988 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b08c      	sub	sp, #48	; 0x30
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003990:	2300      	movs	r3, #0
 8003992:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003994:	2300      	movs	r3, #0
 8003996:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8003998:	2200      	movs	r2, #0
 800399a:	6879      	ldr	r1, [r7, #4]
 800399c:	2037      	movs	r0, #55	; 0x37
 800399e:	f000 fdf7 	bl	8004590 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80039a2:	2037      	movs	r0, #55	; 0x37
 80039a4:	f000 fe10 	bl	80045c8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80039a8:	2300      	movs	r3, #0
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	4b1f      	ldr	r3, [pc, #124]	; (8003a2c <HAL_InitTick+0xa4>)
 80039ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b0:	4a1e      	ldr	r2, [pc, #120]	; (8003a2c <HAL_InitTick+0xa4>)
 80039b2:	f043 0320 	orr.w	r3, r3, #32
 80039b6:	6413      	str	r3, [r2, #64]	; 0x40
 80039b8:	4b1c      	ldr	r3, [pc, #112]	; (8003a2c <HAL_InitTick+0xa4>)
 80039ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039bc:	f003 0320 	and.w	r3, r3, #32
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80039c4:	f107 0210 	add.w	r2, r7, #16
 80039c8:	f107 0314 	add.w	r3, r7, #20
 80039cc:	4611      	mov	r1, r2
 80039ce:	4618      	mov	r0, r3
 80039d0:	f002 f85a 	bl	8005a88 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80039d4:	f002 f830 	bl	8005a38 <HAL_RCC_GetPCLK1Freq>
 80039d8:	4603      	mov	r3, r0
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80039de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039e0:	4a13      	ldr	r2, [pc, #76]	; (8003a30 <HAL_InitTick+0xa8>)
 80039e2:	fba2 2303 	umull	r2, r3, r2, r3
 80039e6:	0c9b      	lsrs	r3, r3, #18
 80039e8:	3b01      	subs	r3, #1
 80039ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80039ec:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <HAL_InitTick+0xac>)
 80039ee:	4a12      	ldr	r2, [pc, #72]	; (8003a38 <HAL_InitTick+0xb0>)
 80039f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80039f2:	4b10      	ldr	r3, [pc, #64]	; (8003a34 <HAL_InitTick+0xac>)
 80039f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80039f8:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80039fa:	4a0e      	ldr	r2, [pc, #56]	; (8003a34 <HAL_InitTick+0xac>)
 80039fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039fe:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003a00:	4b0c      	ldr	r3, [pc, #48]	; (8003a34 <HAL_InitTick+0xac>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a06:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <HAL_InitTick+0xac>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003a0c:	4809      	ldr	r0, [pc, #36]	; (8003a34 <HAL_InitTick+0xac>)
 8003a0e:	f002 fafd 	bl	800600c <HAL_TIM_Base_Init>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d104      	bne.n	8003a22 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003a18:	4806      	ldr	r0, [pc, #24]	; (8003a34 <HAL_InitTick+0xac>)
 8003a1a:	f002 fbaf 	bl	800617c <HAL_TIM_Base_Start_IT>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	e000      	b.n	8003a24 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3730      	adds	r7, #48	; 0x30
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	431bde83 	.word	0x431bde83
 8003a34:	20000f10 	.word	0x20000f10
 8003a38:	40001400 	.word	0x40001400

08003a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a40:	e7fe      	b.n	8003a40 <NMI_Handler+0x4>

08003a42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a42:	b480      	push	{r7}
 8003a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a46:	e7fe      	b.n	8003a46 <HardFault_Handler+0x4>

08003a48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a4c:	e7fe      	b.n	8003a4c <MemManage_Handler+0x4>

08003a4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a4e:	b480      	push	{r7}
 8003a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a52:	e7fe      	b.n	8003a52 <BusFault_Handler+0x4>

08003a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a54:	b480      	push	{r7}
 8003a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a58:	e7fe      	b.n	8003a58 <UsageFault_Handler+0x4>

08003a5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a5e:	bf00      	nop
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a6c:	bf00      	nop
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr

08003a76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a76:	b480      	push	{r7}
 8003a78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a7a:	bf00      	nop
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a88:	bf00      	nop
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
	...

08003a94 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8003a98:	4802      	ldr	r0, [pc, #8]	; (8003aa4 <DMA1_Stream0_IRQHandler+0x10>)
 8003a9a:	f000 ff3b 	bl	8004914 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003a9e:	bf00      	nop
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	20000a44 	.word	0x20000a44

08003aa8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003aac:	4802      	ldr	r0, [pc, #8]	; (8003ab8 <DMA1_Stream1_IRQHandler+0x10>)
 8003aae:	f000 ff31 	bl	8004914 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003ab2:	bf00      	nop
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	20000670 	.word	0x20000670

08003abc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8003ac0:	4802      	ldr	r0, [pc, #8]	; (8003acc <DMA1_Stream2_IRQHandler+0x10>)
 8003ac2:	f000 ff27 	bl	8004914 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003ac6:	bf00      	nop
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	20000520 	.word	0x20000520

08003ad0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003ad4:	4802      	ldr	r0, [pc, #8]	; (8003ae0 <DMA1_Stream5_IRQHandler+0x10>)
 8003ad6:	f000 ff1d 	bl	8004914 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003ada:	bf00      	nop
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	20000580 	.word	0x20000580

08003ae4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003ae8:	4802      	ldr	r0, [pc, #8]	; (8003af4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003aea:	f002 fccf 	bl	800648c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003aee:	bf00      	nop
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	200008d4 	.word	0x200008d4

08003af8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	af00      	add	r7, sp, #0

	        	remoteUpdate(remoteBuffer + 16);
	        }
	    }*/
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003afc:	4802      	ldr	r0, [pc, #8]	; (8003b08 <USART1_IRQHandler+0x10>)
 8003afe:	f003 fd19 	bl	8007534 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003b02:	bf00      	nop
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	20000890 	.word	0x20000890

08003b0c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    extern unsigned char ch110[82];
    if(USART2->SR & 0x10)
 8003b12:	4b12      	ldr	r3, [pc, #72]	; (8003b5c <USART2_IRQHandler+0x50>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0310 	and.w	r3, r3, #16
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d016      	beq.n	8003b4c <USART2_IRQHandler+0x40>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8003b1e:	2300      	movs	r3, #0
 8003b20:	607b      	str	r3, [r7, #4]
 8003b22:	4b0f      	ldr	r3, [pc, #60]	; (8003b60 <USART2_IRQHandler+0x54>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	607b      	str	r3, [r7, #4]
 8003b2a:	4b0d      	ldr	r3, [pc, #52]	; (8003b60 <USART2_IRQHandler+0x54>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	607b      	str	r3, [r7, #4]
 8003b32:	687b      	ldr	r3, [r7, #4]
        if(ch110[0] != 0x5a)
 8003b34:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <USART2_IRQHandler+0x58>)
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2b5a      	cmp	r3, #90	; 0x5a
 8003b3a:	d007      	beq.n	8003b4c <USART2_IRQHandler+0x40>
        {
            HAL_UART_AbortReceive(&huart2);
 8003b3c:	4808      	ldr	r0, [pc, #32]	; (8003b60 <USART2_IRQHandler+0x54>)
 8003b3e:	f003 fc9d 	bl	800747c <HAL_UART_AbortReceive>
            HAL_UART_Receive_DMA(&huart2, ch110, 82);
 8003b42:	2252      	movs	r2, #82	; 0x52
 8003b44:	4907      	ldr	r1, [pc, #28]	; (8003b64 <USART2_IRQHandler+0x58>)
 8003b46:	4806      	ldr	r0, [pc, #24]	; (8003b60 <USART2_IRQHandler+0x54>)
 8003b48:	f003 fc68 	bl	800741c <HAL_UART_Receive_DMA>
        }
    }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003b4c:	4804      	ldr	r0, [pc, #16]	; (8003b60 <USART2_IRQHandler+0x54>)
 8003b4e:	f003 fcf1 	bl	8007534 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b52:	bf00      	nop
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	40004400 	.word	0x40004400
 8003b60:	20000a00 	.word	0x20000a00
 8003b64:	200004a4 	.word	0x200004a4

08003b68 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

    extern unsigned char deepSensorBuff[20];
    if(USART3->SR & 0x10)
 8003b6e:	4b15      	ldr	r3, [pc, #84]	; (8003bc4 <USART3_IRQHandler+0x5c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0310 	and.w	r3, r3, #16
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d01d      	beq.n	8003bb6 <USART3_IRQHandler+0x4e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	607b      	str	r3, [r7, #4]
 8003b7e:	4b12      	ldr	r3, [pc, #72]	; (8003bc8 <USART3_IRQHandler+0x60>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	607b      	str	r3, [r7, #4]
 8003b86:	4b10      	ldr	r3, [pc, #64]	; (8003bc8 <USART3_IRQHandler+0x60>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	607b      	str	r3, [r7, #4]
 8003b8e:	687b      	ldr	r3, [r7, #4]
        HAL_UART_AbortReceive(&huart3);
 8003b90:	480d      	ldr	r0, [pc, #52]	; (8003bc8 <USART3_IRQHandler+0x60>)
 8003b92:	f003 fc73 	bl	800747c <HAL_UART_AbortReceive>
        HAL_UART_Receive_DMA(&huart3, deepSensorBuff, 20);
 8003b96:	2214      	movs	r2, #20
 8003b98:	490c      	ldr	r1, [pc, #48]	; (8003bcc <USART3_IRQHandler+0x64>)
 8003b9a:	480b      	ldr	r0, [pc, #44]	; (8003bc8 <USART3_IRQHandler+0x60>)
 8003b9c:	f003 fc3e 	bl	800741c <HAL_UART_Receive_DMA>
        if (0x54 == deepSensorBuff[0]&&0x3D == deepSensorBuff[1])
 8003ba0:	4b0a      	ldr	r3, [pc, #40]	; (8003bcc <USART3_IRQHandler+0x64>)
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	2b54      	cmp	r3, #84	; 0x54
 8003ba6:	d106      	bne.n	8003bb6 <USART3_IRQHandler+0x4e>
 8003ba8:	4b08      	ldr	r3, [pc, #32]	; (8003bcc <USART3_IRQHandler+0x64>)
 8003baa:	785b      	ldrb	r3, [r3, #1]
 8003bac:	2b3d      	cmp	r3, #61	; 0x3d
 8003bae:	d102      	bne.n	8003bb6 <USART3_IRQHandler+0x4e>
        {
        	void deepSensorUpdate(uint8_t * deepSensorBuff);

        	deepSensorUpdate(deepSensorBuff);
 8003bb0:	4806      	ldr	r0, [pc, #24]	; (8003bcc <USART3_IRQHandler+0x64>)
 8003bb2:	f7fd fbe9 	bl	8001388 <deepSensorUpdate>
        }
    }
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003bb6:	4804      	ldr	r0, [pc, #16]	; (8003bc8 <USART3_IRQHandler+0x60>)
 8003bb8:	f003 fcbc 	bl	8007534 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003bbc:	bf00      	nop
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40004800 	.word	0x40004800
 8003bc8:	200006d0 	.word	0x200006d0
 8003bcc:	2000050c 	.word	0x2000050c

08003bd0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
    extern unsigned char raspiBuffer[82];
    if(UART4->SR & 0x10)
 8003bd6:	4b12      	ldr	r3, [pc, #72]	; (8003c20 <UART4_IRQHandler+0x50>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0310 	and.w	r3, r3, #16
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d016      	beq.n	8003c10 <UART4_IRQHandler+0x40>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8003be2:	2300      	movs	r3, #0
 8003be4:	607b      	str	r3, [r7, #4]
 8003be6:	4b0f      	ldr	r3, [pc, #60]	; (8003c24 <UART4_IRQHandler+0x54>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	607b      	str	r3, [r7, #4]
 8003bee:	4b0d      	ldr	r3, [pc, #52]	; (8003c24 <UART4_IRQHandler+0x54>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	607b      	str	r3, [r7, #4]
 8003bf6:	687b      	ldr	r3, [r7, #4]
        if(raspiBuffer[0] != 0x5a)
 8003bf8:	4b0b      	ldr	r3, [pc, #44]	; (8003c28 <UART4_IRQHandler+0x58>)
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	2b5a      	cmp	r3, #90	; 0x5a
 8003bfe:	d007      	beq.n	8003c10 <UART4_IRQHandler+0x40>
        {
            HAL_UART_AbortReceive(&huart4);
 8003c00:	4808      	ldr	r0, [pc, #32]	; (8003c24 <UART4_IRQHandler+0x54>)
 8003c02:	f003 fc3b 	bl	800747c <HAL_UART_AbortReceive>
            HAL_UART_Receive_DMA(&huart4, raspiBuffer, 12);
 8003c06:	220c      	movs	r2, #12
 8003c08:	4907      	ldr	r1, [pc, #28]	; (8003c28 <UART4_IRQHandler+0x58>)
 8003c0a:	4806      	ldr	r0, [pc, #24]	; (8003c24 <UART4_IRQHandler+0x54>)
 8003c0c:	f003 fc06 	bl	800741c <HAL_UART_Receive_DMA>
        }
    }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003c10:	4804      	ldr	r0, [pc, #16]	; (8003c24 <UART4_IRQHandler+0x54>)
 8003c12:	f003 fc8f 	bl	8007534 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003c16:	bf00      	nop
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	40004c00 	.word	0x40004c00
 8003c24:	2000091c 	.word	0x2000091c
 8003c28:	20000408 	.word	0x20000408

08003c2c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

    extern unsigned char remoteBuffer[32];
    if(UART5->SR & 0x10)
 8003c32:	4b15      	ldr	r3, [pc, #84]	; (8003c88 <UART5_IRQHandler+0x5c>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0310 	and.w	r3, r3, #16
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d01d      	beq.n	8003c7a <UART5_IRQHandler+0x4e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart5);
 8003c3e:	2300      	movs	r3, #0
 8003c40:	607b      	str	r3, [r7, #4]
 8003c42:	4b12      	ldr	r3, [pc, #72]	; (8003c8c <UART5_IRQHandler+0x60>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	607b      	str	r3, [r7, #4]
 8003c4a:	4b10      	ldr	r3, [pc, #64]	; (8003c8c <UART5_IRQHandler+0x60>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	607b      	str	r3, [r7, #4]
 8003c52:	687b      	ldr	r3, [r7, #4]
        HAL_UART_AbortReceive(&huart5);
 8003c54:	480d      	ldr	r0, [pc, #52]	; (8003c8c <UART5_IRQHandler+0x60>)
 8003c56:	f003 fc11 	bl	800747c <HAL_UART_AbortReceive>
        HAL_UART_Receive_DMA(&huart5, remoteBuffer, 25);
 8003c5a:	2219      	movs	r2, #25
 8003c5c:	490c      	ldr	r1, [pc, #48]	; (8003c90 <UART5_IRQHandler+0x64>)
 8003c5e:	480b      	ldr	r0, [pc, #44]	; (8003c8c <UART5_IRQHandler+0x60>)
 8003c60:	f003 fbdc 	bl	800741c <HAL_UART_Receive_DMA>
        if (0x5a == remoteBuffer[0]&&0xa5 == remoteBuffer[1])
 8003c64:	4b0a      	ldr	r3, [pc, #40]	; (8003c90 <UART5_IRQHandler+0x64>)
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	2b5a      	cmp	r3, #90	; 0x5a
 8003c6a:	d106      	bne.n	8003c7a <UART5_IRQHandler+0x4e>
 8003c6c:	4b08      	ldr	r3, [pc, #32]	; (8003c90 <UART5_IRQHandler+0x64>)
 8003c6e:	785b      	ldrb	r3, [r3, #1]
 8003c70:	2ba5      	cmp	r3, #165	; 0xa5
 8003c72:	d102      	bne.n	8003c7a <UART5_IRQHandler+0x4e>
        {
        	void remoteUpdate(uint8_t * remoteBuffer);

        	remoteUpdate(remoteBuffer);
 8003c74:	4806      	ldr	r0, [pc, #24]	; (8003c90 <UART5_IRQHandler+0x64>)
 8003c76:	f7ff f84b 	bl	8002d10 <remoteUpdate>
        }
    }
  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003c7a:	4804      	ldr	r0, [pc, #16]	; (8003c8c <UART5_IRQHandler+0x60>)
 8003c7c:	f003 fc5a 	bl	8007534 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003c80:	bf00      	nop
 8003c82:	3708      	adds	r7, #8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40005000 	.word	0x40005000
 8003c8c:	200007a4 	.word	0x200007a4
 8003c90:	20000438 	.word	0x20000438

08003c94 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003c98:	4802      	ldr	r0, [pc, #8]	; (8003ca4 <TIM7_IRQHandler+0x10>)
 8003c9a:	f002 fbf7 	bl	800648c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003c9e:	bf00      	nop
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20000f10 	.word	0x20000f10

08003ca8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003cac:	4802      	ldr	r0, [pc, #8]	; (8003cb8 <DMA2_Stream2_IRQHandler+0x10>)
 8003cae:	f000 fe31 	bl	8004914 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003cb2:	bf00      	nop
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	20000830 	.word	0x20000830

08003cbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
	return 1;
 8003cc0:	2301      	movs	r3, #1
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <_kill>:

int _kill(int pid, int sig)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003cd6:	f004 fa75 	bl	80081c4 <__errno>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2216      	movs	r2, #22
 8003cde:	601a      	str	r2, [r3, #0]
	return -1;
 8003ce0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3708      	adds	r7, #8
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <_exit>:

void _exit (int status)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f7ff ffe7 	bl	8003ccc <_kill>
	while (1) {}		/* Make sure we hang here */
 8003cfe:	e7fe      	b.n	8003cfe <_exit+0x12>

08003d00 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	e00a      	b.n	8003d28 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003d12:	f3af 8000 	nop.w
 8003d16:	4601      	mov	r1, r0
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	1c5a      	adds	r2, r3, #1
 8003d1c:	60ba      	str	r2, [r7, #8]
 8003d1e:	b2ca      	uxtb	r2, r1
 8003d20:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	3301      	adds	r3, #1
 8003d26:	617b      	str	r3, [r7, #20]
 8003d28:	697a      	ldr	r2, [r7, #20]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	dbf0      	blt.n	8003d12 <_read+0x12>
	}

return len;
 8003d30:	687b      	ldr	r3, [r7, #4]
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <_close>:
	}
	return len;
}

int _close(int file)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b083      	sub	sp, #12
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
	return -1;
 8003d42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr

08003d52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
 8003d5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d62:	605a      	str	r2, [r3, #4]
	return 0;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <_isatty>:

int _isatty(int file)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
	return 1;
 8003d7a:	2301      	movs	r3, #1
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b085      	sub	sp, #20
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
	return 0;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3714      	adds	r7, #20
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
	...

08003da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b086      	sub	sp, #24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dac:	4a14      	ldr	r2, [pc, #80]	; (8003e00 <_sbrk+0x5c>)
 8003dae:	4b15      	ldr	r3, [pc, #84]	; (8003e04 <_sbrk+0x60>)
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003db8:	4b13      	ldr	r3, [pc, #76]	; (8003e08 <_sbrk+0x64>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d102      	bne.n	8003dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003dc0:	4b11      	ldr	r3, [pc, #68]	; (8003e08 <_sbrk+0x64>)
 8003dc2:	4a12      	ldr	r2, [pc, #72]	; (8003e0c <_sbrk+0x68>)
 8003dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dc6:	4b10      	ldr	r3, [pc, #64]	; (8003e08 <_sbrk+0x64>)
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4413      	add	r3, r2
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d207      	bcs.n	8003de4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003dd4:	f004 f9f6 	bl	80081c4 <__errno>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	220c      	movs	r2, #12
 8003ddc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dde:	f04f 33ff 	mov.w	r3, #4294967295
 8003de2:	e009      	b.n	8003df8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003de4:	4b08      	ldr	r3, [pc, #32]	; (8003e08 <_sbrk+0x64>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003dea:	4b07      	ldr	r3, [pc, #28]	; (8003e08 <_sbrk+0x64>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4413      	add	r3, r2
 8003df2:	4a05      	ldr	r2, [pc, #20]	; (8003e08 <_sbrk+0x64>)
 8003df4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003df6:	68fb      	ldr	r3, [r7, #12]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3718      	adds	r7, #24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	20020000 	.word	0x20020000
 8003e04:	00000400 	.word	0x00000400
 8003e08:	20000478 	.word	0x20000478
 8003e0c:	20000f70 	.word	0x20000f70

08003e10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e14:	4b08      	ldr	r3, [pc, #32]	; (8003e38 <SystemInit+0x28>)
 8003e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e1a:	4a07      	ldr	r2, [pc, #28]	; (8003e38 <SystemInit+0x28>)
 8003e1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003e24:	4b04      	ldr	r3, [pc, #16]	; (8003e38 <SystemInit+0x28>)
 8003e26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e2a:	609a      	str	r2, [r3, #8]
#endif
}
 8003e2c:	bf00      	nop
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	e000ed00 	.word	0xe000ed00

08003e3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003e3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e74 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003e40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003e42:	e003      	b.n	8003e4c <LoopCopyDataInit>

08003e44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003e44:	4b0c      	ldr	r3, [pc, #48]	; (8003e78 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003e46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003e48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003e4a:	3104      	adds	r1, #4

08003e4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003e4c:	480b      	ldr	r0, [pc, #44]	; (8003e7c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003e4e:	4b0c      	ldr	r3, [pc, #48]	; (8003e80 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003e50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003e52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003e54:	d3f6      	bcc.n	8003e44 <CopyDataInit>
  ldr  r2, =_sbss
 8003e56:	4a0b      	ldr	r2, [pc, #44]	; (8003e84 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003e58:	e002      	b.n	8003e60 <LoopFillZerobss>

08003e5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003e5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003e5c:	f842 3b04 	str.w	r3, [r2], #4

08003e60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003e60:	4b09      	ldr	r3, [pc, #36]	; (8003e88 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003e62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003e64:	d3f9      	bcc.n	8003e5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003e66:	f7ff ffd3 	bl	8003e10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e6a:	f004 f9b1 	bl	80081d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e6e:	f7fd fb3f 	bl	80014f0 <main>
  bx  lr    
 8003e72:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003e74:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003e78:	0800d088 	.word	0x0800d088
  ldr  r0, =_sdata
 8003e7c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003e80:	200003cc 	.word	0x200003cc
  ldr  r2, =_sbss
 8003e84:	200003cc 	.word	0x200003cc
  ldr  r3, = _ebss
 8003e88:	20000f6c 	.word	0x20000f6c

08003e8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e8c:	e7fe      	b.n	8003e8c <ADC_IRQHandler>
	...

08003e90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e94:	4b0e      	ldr	r3, [pc, #56]	; (8003ed0 <HAL_Init+0x40>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a0d      	ldr	r2, [pc, #52]	; (8003ed0 <HAL_Init+0x40>)
 8003e9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	; (8003ed0 <HAL_Init+0x40>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a0a      	ldr	r2, [pc, #40]	; (8003ed0 <HAL_Init+0x40>)
 8003ea6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003eaa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003eac:	4b08      	ldr	r3, [pc, #32]	; (8003ed0 <HAL_Init+0x40>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a07      	ldr	r2, [pc, #28]	; (8003ed0 <HAL_Init+0x40>)
 8003eb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003eb8:	2003      	movs	r0, #3
 8003eba:	f000 fb5e 	bl	800457a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ebe:	2000      	movs	r0, #0
 8003ec0:	f7ff fd62 	bl	8003988 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ec4:	f7ff f84c 	bl	8002f60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40023c00 	.word	0x40023c00

08003ed4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ed8:	4b06      	ldr	r3, [pc, #24]	; (8003ef4 <HAL_IncTick+0x20>)
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	461a      	mov	r2, r3
 8003ede:	4b06      	ldr	r3, [pc, #24]	; (8003ef8 <HAL_IncTick+0x24>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	4a04      	ldr	r2, [pc, #16]	; (8003ef8 <HAL_IncTick+0x24>)
 8003ee6:	6013      	str	r3, [r2, #0]
}
 8003ee8:	bf00      	nop
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	200001f4 	.word	0x200001f4
 8003ef8:	20000f58 	.word	0x20000f58

08003efc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  return uwTick;
 8003f00:	4b03      	ldr	r3, [pc, #12]	; (8003f10 <HAL_GetTick+0x14>)
 8003f02:	681b      	ldr	r3, [r3, #0]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	20000f58 	.word	0x20000f58

08003f14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f1c:	f7ff ffee 	bl	8003efc <HAL_GetTick>
 8003f20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f2c:	d005      	beq.n	8003f3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f2e:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <HAL_Delay+0x44>)
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	461a      	mov	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	4413      	add	r3, r2
 8003f38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f3a:	bf00      	nop
 8003f3c:	f7ff ffde 	bl	8003efc <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d8f7      	bhi.n	8003f3c <HAL_Delay+0x28>
  {
  }
}
 8003f4c:	bf00      	nop
 8003f4e:	bf00      	nop
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	200001f4 	.word	0x200001f4

08003f5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f64:	2300      	movs	r3, #0
 8003f66:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e033      	b.n	8003fda <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d109      	bne.n	8003f8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7ff f818 	bl	8002fb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	f003 0310 	and.w	r3, r3, #16
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d118      	bne.n	8003fcc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003fa2:	f023 0302 	bic.w	r3, r3, #2
 8003fa6:	f043 0202 	orr.w	r2, r3, #2
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 f93a 	bl	8004228 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbe:	f023 0303 	bic.w	r3, r3, #3
 8003fc2:	f043 0201 	orr.w	r2, r3, #1
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	641a      	str	r2, [r3, #64]	; 0x40
 8003fca:	e001      	b.n	8003fd0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
	...

08003fe4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d101      	bne.n	8004000 <HAL_ADC_ConfigChannel+0x1c>
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	e105      	b.n	800420c <HAL_ADC_ConfigChannel+0x228>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2b09      	cmp	r3, #9
 800400e:	d925      	bls.n	800405c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68d9      	ldr	r1, [r3, #12]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	b29b      	uxth	r3, r3
 800401c:	461a      	mov	r2, r3
 800401e:	4613      	mov	r3, r2
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	4413      	add	r3, r2
 8004024:	3b1e      	subs	r3, #30
 8004026:	2207      	movs	r2, #7
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	43da      	mvns	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	400a      	ands	r2, r1
 8004034:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68d9      	ldr	r1, [r3, #12]
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	b29b      	uxth	r3, r3
 8004046:	4618      	mov	r0, r3
 8004048:	4603      	mov	r3, r0
 800404a:	005b      	lsls	r3, r3, #1
 800404c:	4403      	add	r3, r0
 800404e:	3b1e      	subs	r3, #30
 8004050:	409a      	lsls	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	430a      	orrs	r2, r1
 8004058:	60da      	str	r2, [r3, #12]
 800405a:	e022      	b.n	80040a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6919      	ldr	r1, [r3, #16]
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	b29b      	uxth	r3, r3
 8004068:	461a      	mov	r2, r3
 800406a:	4613      	mov	r3, r2
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	4413      	add	r3, r2
 8004070:	2207      	movs	r2, #7
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	43da      	mvns	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	400a      	ands	r2, r1
 800407e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6919      	ldr	r1, [r3, #16]
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	689a      	ldr	r2, [r3, #8]
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	b29b      	uxth	r3, r3
 8004090:	4618      	mov	r0, r3
 8004092:	4603      	mov	r3, r0
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	4403      	add	r3, r0
 8004098:	409a      	lsls	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	430a      	orrs	r2, r1
 80040a0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2b06      	cmp	r3, #6
 80040a8:	d824      	bhi.n	80040f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	4613      	mov	r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4413      	add	r3, r2
 80040ba:	3b05      	subs	r3, #5
 80040bc:	221f      	movs	r2, #31
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	43da      	mvns	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	400a      	ands	r2, r1
 80040ca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	4618      	mov	r0, r3
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	3b05      	subs	r3, #5
 80040e6:	fa00 f203 	lsl.w	r2, r0, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	430a      	orrs	r2, r1
 80040f0:	635a      	str	r2, [r3, #52]	; 0x34
 80040f2:	e04c      	b.n	800418e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2b0c      	cmp	r3, #12
 80040fa:	d824      	bhi.n	8004146 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	4613      	mov	r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4413      	add	r3, r2
 800410c:	3b23      	subs	r3, #35	; 0x23
 800410e:	221f      	movs	r2, #31
 8004110:	fa02 f303 	lsl.w	r3, r2, r3
 8004114:	43da      	mvns	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	400a      	ands	r2, r1
 800411c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	b29b      	uxth	r3, r3
 800412a:	4618      	mov	r0, r3
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685a      	ldr	r2, [r3, #4]
 8004130:	4613      	mov	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	4413      	add	r3, r2
 8004136:	3b23      	subs	r3, #35	; 0x23
 8004138:	fa00 f203 	lsl.w	r2, r0, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	631a      	str	r2, [r3, #48]	; 0x30
 8004144:	e023      	b.n	800418e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	4613      	mov	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4413      	add	r3, r2
 8004156:	3b41      	subs	r3, #65	; 0x41
 8004158:	221f      	movs	r2, #31
 800415a:	fa02 f303 	lsl.w	r3, r2, r3
 800415e:	43da      	mvns	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	400a      	ands	r2, r1
 8004166:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	b29b      	uxth	r3, r3
 8004174:	4618      	mov	r0, r3
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	4613      	mov	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4413      	add	r3, r2
 8004180:	3b41      	subs	r3, #65	; 0x41
 8004182:	fa00 f203 	lsl.w	r2, r0, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	430a      	orrs	r2, r1
 800418c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800418e:	4b22      	ldr	r3, [pc, #136]	; (8004218 <HAL_ADC_ConfigChannel+0x234>)
 8004190:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a21      	ldr	r2, [pc, #132]	; (800421c <HAL_ADC_ConfigChannel+0x238>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d109      	bne.n	80041b0 <HAL_ADC_ConfigChannel+0x1cc>
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b12      	cmp	r3, #18
 80041a2:	d105      	bne.n	80041b0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a19      	ldr	r2, [pc, #100]	; (800421c <HAL_ADC_ConfigChannel+0x238>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d123      	bne.n	8004202 <HAL_ADC_ConfigChannel+0x21e>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b10      	cmp	r3, #16
 80041c0:	d003      	beq.n	80041ca <HAL_ADC_ConfigChannel+0x1e6>
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b11      	cmp	r3, #17
 80041c8:	d11b      	bne.n	8004202 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b10      	cmp	r3, #16
 80041dc:	d111      	bne.n	8004202 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041de:	4b10      	ldr	r3, [pc, #64]	; (8004220 <HAL_ADC_ConfigChannel+0x23c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a10      	ldr	r2, [pc, #64]	; (8004224 <HAL_ADC_ConfigChannel+0x240>)
 80041e4:	fba2 2303 	umull	r2, r3, r2, r3
 80041e8:	0c9a      	lsrs	r2, r3, #18
 80041ea:	4613      	mov	r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	4413      	add	r3, r2
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041f4:	e002      	b.n	80041fc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	3b01      	subs	r3, #1
 80041fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1f9      	bne.n	80041f6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	40012300 	.word	0x40012300
 800421c:	40012000 	.word	0x40012000
 8004220:	200001ec 	.word	0x200001ec
 8004224:	431bde83 	.word	0x431bde83

08004228 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004230:	4b79      	ldr	r3, [pc, #484]	; (8004418 <ADC_Init+0x1f0>)
 8004232:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	685a      	ldr	r2, [r3, #4]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	431a      	orrs	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800425c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6859      	ldr	r1, [r3, #4]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	021a      	lsls	r2, r3, #8
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	430a      	orrs	r2, r1
 8004270:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004280:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	6859      	ldr	r1, [r3, #4]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689a      	ldr	r2, [r3, #8]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	430a      	orrs	r2, r1
 8004292:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	689a      	ldr	r2, [r3, #8]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6899      	ldr	r1, [r3, #8]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ba:	4a58      	ldr	r2, [pc, #352]	; (800441c <ADC_Init+0x1f4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d022      	beq.n	8004306 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689a      	ldr	r2, [r3, #8]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042ce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6899      	ldr	r1, [r3, #8]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	6899      	ldr	r1, [r3, #8]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	609a      	str	r2, [r3, #8]
 8004304:	e00f      	b.n	8004326 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004314:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004324:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	689a      	ldr	r2, [r3, #8]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0202 	bic.w	r2, r2, #2
 8004334:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6899      	ldr	r1, [r3, #8]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	7e1b      	ldrb	r3, [r3, #24]
 8004340:	005a      	lsls	r2, r3, #1
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d01b      	beq.n	800438c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004362:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004372:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6859      	ldr	r1, [r3, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437e:	3b01      	subs	r3, #1
 8004380:	035a      	lsls	r2, r3, #13
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	430a      	orrs	r2, r1
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	e007      	b.n	800439c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	685a      	ldr	r2, [r3, #4]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800439a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80043aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	3b01      	subs	r3, #1
 80043b8:	051a      	lsls	r2, r3, #20
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80043d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	6899      	ldr	r1, [r3, #8]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80043de:	025a      	lsls	r2, r3, #9
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689a      	ldr	r2, [r3, #8]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6899      	ldr	r1, [r3, #8]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	029a      	lsls	r2, r3, #10
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	430a      	orrs	r2, r1
 800440a:	609a      	str	r2, [r3, #8]
}
 800440c:	bf00      	nop
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr
 8004418:	40012300 	.word	0x40012300
 800441c:	0f000001 	.word	0x0f000001

08004420 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f003 0307 	and.w	r3, r3, #7
 800442e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004430:	4b0c      	ldr	r3, [pc, #48]	; (8004464 <__NVIC_SetPriorityGrouping+0x44>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800443c:	4013      	ands	r3, r2
 800443e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004448:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800444c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004450:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004452:	4a04      	ldr	r2, [pc, #16]	; (8004464 <__NVIC_SetPriorityGrouping+0x44>)
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	60d3      	str	r3, [r2, #12]
}
 8004458:	bf00      	nop
 800445a:	3714      	adds	r7, #20
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr
 8004464:	e000ed00 	.word	0xe000ed00

08004468 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004468:	b480      	push	{r7}
 800446a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800446c:	4b04      	ldr	r3, [pc, #16]	; (8004480 <__NVIC_GetPriorityGrouping+0x18>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	0a1b      	lsrs	r3, r3, #8
 8004472:	f003 0307 	and.w	r3, r3, #7
}
 8004476:	4618      	mov	r0, r3
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr
 8004480:	e000ed00 	.word	0xe000ed00

08004484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	4603      	mov	r3, r0
 800448c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800448e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004492:	2b00      	cmp	r3, #0
 8004494:	db0b      	blt.n	80044ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004496:	79fb      	ldrb	r3, [r7, #7]
 8004498:	f003 021f 	and.w	r2, r3, #31
 800449c:	4907      	ldr	r1, [pc, #28]	; (80044bc <__NVIC_EnableIRQ+0x38>)
 800449e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044a2:	095b      	lsrs	r3, r3, #5
 80044a4:	2001      	movs	r0, #1
 80044a6:	fa00 f202 	lsl.w	r2, r0, r2
 80044aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80044ae:	bf00      	nop
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	e000e100 	.word	0xe000e100

080044c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	4603      	mov	r3, r0
 80044c8:	6039      	str	r1, [r7, #0]
 80044ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	db0a      	blt.n	80044ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	b2da      	uxtb	r2, r3
 80044d8:	490c      	ldr	r1, [pc, #48]	; (800450c <__NVIC_SetPriority+0x4c>)
 80044da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044de:	0112      	lsls	r2, r2, #4
 80044e0:	b2d2      	uxtb	r2, r2
 80044e2:	440b      	add	r3, r1
 80044e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80044e8:	e00a      	b.n	8004500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	b2da      	uxtb	r2, r3
 80044ee:	4908      	ldr	r1, [pc, #32]	; (8004510 <__NVIC_SetPriority+0x50>)
 80044f0:	79fb      	ldrb	r3, [r7, #7]
 80044f2:	f003 030f 	and.w	r3, r3, #15
 80044f6:	3b04      	subs	r3, #4
 80044f8:	0112      	lsls	r2, r2, #4
 80044fa:	b2d2      	uxtb	r2, r2
 80044fc:	440b      	add	r3, r1
 80044fe:	761a      	strb	r2, [r3, #24]
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	e000e100 	.word	0xe000e100
 8004510:	e000ed00 	.word	0xe000ed00

08004514 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004514:	b480      	push	{r7}
 8004516:	b089      	sub	sp, #36	; 0x24
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f003 0307 	and.w	r3, r3, #7
 8004526:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	f1c3 0307 	rsb	r3, r3, #7
 800452e:	2b04      	cmp	r3, #4
 8004530:	bf28      	it	cs
 8004532:	2304      	movcs	r3, #4
 8004534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	3304      	adds	r3, #4
 800453a:	2b06      	cmp	r3, #6
 800453c:	d902      	bls.n	8004544 <NVIC_EncodePriority+0x30>
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	3b03      	subs	r3, #3
 8004542:	e000      	b.n	8004546 <NVIC_EncodePriority+0x32>
 8004544:	2300      	movs	r3, #0
 8004546:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004548:	f04f 32ff 	mov.w	r2, #4294967295
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	43da      	mvns	r2, r3
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	401a      	ands	r2, r3
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800455c:	f04f 31ff 	mov.w	r1, #4294967295
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	fa01 f303 	lsl.w	r3, r1, r3
 8004566:	43d9      	mvns	r1, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800456c:	4313      	orrs	r3, r2
         );
}
 800456e:	4618      	mov	r0, r3
 8004570:	3724      	adds	r7, #36	; 0x24
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b082      	sub	sp, #8
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f7ff ff4c 	bl	8004420 <__NVIC_SetPriorityGrouping>
}
 8004588:	bf00      	nop
 800458a:	3708      	adds	r7, #8
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	4603      	mov	r3, r0
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
 800459c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800459e:	2300      	movs	r3, #0
 80045a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045a2:	f7ff ff61 	bl	8004468 <__NVIC_GetPriorityGrouping>
 80045a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	68b9      	ldr	r1, [r7, #8]
 80045ac:	6978      	ldr	r0, [r7, #20]
 80045ae:	f7ff ffb1 	bl	8004514 <NVIC_EncodePriority>
 80045b2:	4602      	mov	r2, r0
 80045b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045b8:	4611      	mov	r1, r2
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7ff ff80 	bl	80044c0 <__NVIC_SetPriority>
}
 80045c0:	bf00      	nop
 80045c2:	3718      	adds	r7, #24
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	4603      	mov	r3, r0
 80045d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7ff ff54 	bl	8004484 <__NVIC_EnableIRQ>
}
 80045dc:	bf00      	nop
 80045de:	3708      	adds	r7, #8
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80045ec:	2300      	movs	r3, #0
 80045ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80045f0:	f7ff fc84 	bl	8003efc <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e099      	b.n	8004734 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f022 0201 	bic.w	r2, r2, #1
 800461e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004620:	e00f      	b.n	8004642 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004622:	f7ff fc6b 	bl	8003efc <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	2b05      	cmp	r3, #5
 800462e:	d908      	bls.n	8004642 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2220      	movs	r2, #32
 8004634:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2203      	movs	r2, #3
 800463a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e078      	b.n	8004734 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0301 	and.w	r3, r3, #1
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1e8      	bne.n	8004622 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	4b38      	ldr	r3, [pc, #224]	; (800473c <HAL_DMA_Init+0x158>)
 800465c:	4013      	ands	r3, r2
 800465e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685a      	ldr	r2, [r3, #4]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800466e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	691b      	ldr	r3, [r3, #16]
 8004674:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800467a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004686:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a1b      	ldr	r3, [r3, #32]
 800468c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800468e:	697a      	ldr	r2, [r7, #20]
 8004690:	4313      	orrs	r3, r2
 8004692:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004698:	2b04      	cmp	r3, #4
 800469a:	d107      	bne.n	80046ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a4:	4313      	orrs	r3, r2
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	f023 0307 	bic.w	r3, r3, #7
 80046c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	697a      	ldr	r2, [r7, #20]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d2:	2b04      	cmp	r3, #4
 80046d4:	d117      	bne.n	8004706 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	4313      	orrs	r3, r2
 80046de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00e      	beq.n	8004706 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 fb0d 	bl	8004d08 <DMA_CheckFifoParam>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d008      	beq.n	8004706 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2240      	movs	r2, #64	; 0x40
 80046f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004702:	2301      	movs	r3, #1
 8004704:	e016      	b.n	8004734 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 fac4 	bl	8004c9c <DMA_CalcBaseAndBitshift>
 8004714:	4603      	mov	r3, r0
 8004716:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800471c:	223f      	movs	r2, #63	; 0x3f
 800471e:	409a      	lsls	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	3718      	adds	r7, #24
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	f010803f 	.word	0xf010803f

08004740 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004756:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800475e:	2b01      	cmp	r3, #1
 8004760:	d101      	bne.n	8004766 <HAL_DMA_Start_IT+0x26>
 8004762:	2302      	movs	r3, #2
 8004764:	e040      	b.n	80047e8 <HAL_DMA_Start_IT+0xa8>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d12f      	bne.n	80047da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2202      	movs	r2, #2
 800477e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 fa56 	bl	8004c40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004798:	223f      	movs	r2, #63	; 0x3f
 800479a:	409a      	lsls	r2, r3
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 0216 	orr.w	r2, r2, #22
 80047ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d007      	beq.n	80047c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f042 0208 	orr.w	r2, r2, #8
 80047c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0201 	orr.w	r2, r2, #1
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	e005      	b.n	80047e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80047e2:	2302      	movs	r3, #2
 80047e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80047e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047fc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80047fe:	f7ff fb7d 	bl	8003efc <HAL_GetTick>
 8004802:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800480a:	b2db      	uxtb	r3, r3
 800480c:	2b02      	cmp	r3, #2
 800480e:	d008      	beq.n	8004822 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2280      	movs	r2, #128	; 0x80
 8004814:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e052      	b.n	80048c8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f022 0216 	bic.w	r2, r2, #22
 8004830:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695a      	ldr	r2, [r3, #20]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004840:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	2b00      	cmp	r3, #0
 8004848:	d103      	bne.n	8004852 <HAL_DMA_Abort+0x62>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800484e:	2b00      	cmp	r3, #0
 8004850:	d007      	beq.n	8004862 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 0208 	bic.w	r2, r2, #8
 8004860:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0201 	bic.w	r2, r2, #1
 8004870:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004872:	e013      	b.n	800489c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004874:	f7ff fb42 	bl	8003efc <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b05      	cmp	r3, #5
 8004880:	d90c      	bls.n	800489c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2220      	movs	r2, #32
 8004886:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2203      	movs	r2, #3
 8004894:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004898:	2303      	movs	r3, #3
 800489a:	e015      	b.n	80048c8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d1e4      	bne.n	8004874 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ae:	223f      	movs	r2, #63	; 0x3f
 80048b0:	409a      	lsls	r2, r3
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3710      	adds	r7, #16
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d004      	beq.n	80048ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2280      	movs	r2, #128	; 0x80
 80048e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e00c      	b.n	8004908 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2205      	movs	r2, #5
 80048f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f022 0201 	bic.w	r2, r2, #1
 8004904:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800491c:	2300      	movs	r3, #0
 800491e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004920:	4b92      	ldr	r3, [pc, #584]	; (8004b6c <HAL_DMA_IRQHandler+0x258>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a92      	ldr	r2, [pc, #584]	; (8004b70 <HAL_DMA_IRQHandler+0x25c>)
 8004926:	fba2 2303 	umull	r2, r3, r2, r3
 800492a:	0a9b      	lsrs	r3, r3, #10
 800492c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004932:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800493e:	2208      	movs	r2, #8
 8004940:	409a      	lsls	r2, r3
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	4013      	ands	r3, r2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d01a      	beq.n	8004980 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0304 	and.w	r3, r3, #4
 8004954:	2b00      	cmp	r3, #0
 8004956:	d013      	beq.n	8004980 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 0204 	bic.w	r2, r2, #4
 8004966:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800496c:	2208      	movs	r2, #8
 800496e:	409a      	lsls	r2, r3
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004978:	f043 0201 	orr.w	r2, r3, #1
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004984:	2201      	movs	r2, #1
 8004986:	409a      	lsls	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	4013      	ands	r3, r2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d012      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00b      	beq.n	80049b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a2:	2201      	movs	r2, #1
 80049a4:	409a      	lsls	r2, r3
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ae:	f043 0202 	orr.w	r2, r3, #2
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ba:	2204      	movs	r2, #4
 80049bc:	409a      	lsls	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	4013      	ands	r3, r2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d012      	beq.n	80049ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00b      	beq.n	80049ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049d8:	2204      	movs	r2, #4
 80049da:	409a      	lsls	r2, r3
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e4:	f043 0204 	orr.w	r2, r3, #4
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049f0:	2210      	movs	r2, #16
 80049f2:	409a      	lsls	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4013      	ands	r3, r2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d043      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0308 	and.w	r3, r3, #8
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d03c      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a0e:	2210      	movs	r2, #16
 8004a10:	409a      	lsls	r2, r3
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d018      	beq.n	8004a56 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d108      	bne.n	8004a44 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d024      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	4798      	blx	r3
 8004a42:	e01f      	b.n	8004a84 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d01b      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	4798      	blx	r3
 8004a54:	e016      	b.n	8004a84 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d107      	bne.n	8004a74 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 0208 	bic.w	r2, r2, #8
 8004a72:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d003      	beq.n	8004a84 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a88:	2220      	movs	r2, #32
 8004a8a:	409a      	lsls	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4013      	ands	r3, r2
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	f000 808e 	beq.w	8004bb2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0310 	and.w	r3, r3, #16
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 8086 	beq.w	8004bb2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aaa:	2220      	movs	r2, #32
 8004aac:	409a      	lsls	r2, r3
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b05      	cmp	r3, #5
 8004abc:	d136      	bne.n	8004b2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 0216 	bic.w	r2, r2, #22
 8004acc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	695a      	ldr	r2, [r3, #20]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004adc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d103      	bne.n	8004aee <HAL_DMA_IRQHandler+0x1da>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d007      	beq.n	8004afe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 0208 	bic.w	r2, r2, #8
 8004afc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b02:	223f      	movs	r2, #63	; 0x3f
 8004b04:	409a      	lsls	r2, r3
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d07d      	beq.n	8004c1e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	4798      	blx	r3
        }
        return;
 8004b2a:	e078      	b.n	8004c1e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d01c      	beq.n	8004b74 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d108      	bne.n	8004b5a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d030      	beq.n	8004bb2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	4798      	blx	r3
 8004b58:	e02b      	b.n	8004bb2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d027      	beq.n	8004bb2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	4798      	blx	r3
 8004b6a:	e022      	b.n	8004bb2 <HAL_DMA_IRQHandler+0x29e>
 8004b6c:	200001ec 	.word	0x200001ec
 8004b70:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d10f      	bne.n	8004ba2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 0210 	bic.w	r2, r2, #16
 8004b90:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d003      	beq.n	8004bb2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d032      	beq.n	8004c20 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bbe:	f003 0301 	and.w	r3, r3, #1
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d022      	beq.n	8004c0c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2205      	movs	r2, #5
 8004bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 0201 	bic.w	r2, r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	3301      	adds	r3, #1
 8004be2:	60bb      	str	r3, [r7, #8]
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d307      	bcc.n	8004bfa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1f2      	bne.n	8004bde <HAL_DMA_IRQHandler+0x2ca>
 8004bf8:	e000      	b.n	8004bfc <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004bfa:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d005      	beq.n	8004c20 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	4798      	blx	r3
 8004c1c:	e000      	b.n	8004c20 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004c1e:	bf00      	nop
    }
  }
}
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop

08004c28 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	607a      	str	r2, [r7, #4]
 8004c4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	683a      	ldr	r2, [r7, #0]
 8004c64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	2b40      	cmp	r3, #64	; 0x40
 8004c6c:	d108      	bne.n	8004c80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c7e:	e007      	b.n	8004c90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	60da      	str	r2, [r3, #12]
}
 8004c90:	bf00      	nop
 8004c92:	3714      	adds	r7, #20
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	3b10      	subs	r3, #16
 8004cac:	4a14      	ldr	r2, [pc, #80]	; (8004d00 <DMA_CalcBaseAndBitshift+0x64>)
 8004cae:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb2:	091b      	lsrs	r3, r3, #4
 8004cb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004cb6:	4a13      	ldr	r2, [pc, #76]	; (8004d04 <DMA_CalcBaseAndBitshift+0x68>)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	4413      	add	r3, r2
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2b03      	cmp	r3, #3
 8004cc8:	d909      	bls.n	8004cde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004cd2:	f023 0303 	bic.w	r3, r3, #3
 8004cd6:	1d1a      	adds	r2, r3, #4
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	659a      	str	r2, [r3, #88]	; 0x58
 8004cdc:	e007      	b.n	8004cee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ce6:	f023 0303 	bic.w	r3, r3, #3
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	aaaaaaab 	.word	0xaaaaaaab
 8004d04:	0800cc0c 	.word	0x0800cc0c

08004d08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d10:	2300      	movs	r3, #0
 8004d12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d11f      	bne.n	8004d62 <DMA_CheckFifoParam+0x5a>
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	2b03      	cmp	r3, #3
 8004d26:	d856      	bhi.n	8004dd6 <DMA_CheckFifoParam+0xce>
 8004d28:	a201      	add	r2, pc, #4	; (adr r2, 8004d30 <DMA_CheckFifoParam+0x28>)
 8004d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2e:	bf00      	nop
 8004d30:	08004d41 	.word	0x08004d41
 8004d34:	08004d53 	.word	0x08004d53
 8004d38:	08004d41 	.word	0x08004d41
 8004d3c:	08004dd7 	.word	0x08004dd7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d046      	beq.n	8004dda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d50:	e043      	b.n	8004dda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d5a:	d140      	bne.n	8004dde <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d60:	e03d      	b.n	8004dde <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d6a:	d121      	bne.n	8004db0 <DMA_CheckFifoParam+0xa8>
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b03      	cmp	r3, #3
 8004d70:	d837      	bhi.n	8004de2 <DMA_CheckFifoParam+0xda>
 8004d72:	a201      	add	r2, pc, #4	; (adr r2, 8004d78 <DMA_CheckFifoParam+0x70>)
 8004d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d78:	08004d89 	.word	0x08004d89
 8004d7c:	08004d8f 	.word	0x08004d8f
 8004d80:	08004d89 	.word	0x08004d89
 8004d84:	08004da1 	.word	0x08004da1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8004d8c:	e030      	b.n	8004df0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d025      	beq.n	8004de6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d9e:	e022      	b.n	8004de6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004da8:	d11f      	bne.n	8004dea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004dae:	e01c      	b.n	8004dea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d903      	bls.n	8004dbe <DMA_CheckFifoParam+0xb6>
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	2b03      	cmp	r3, #3
 8004dba:	d003      	beq.n	8004dc4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004dbc:	e018      	b.n	8004df0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	73fb      	strb	r3, [r7, #15]
      break;
 8004dc2:	e015      	b.n	8004df0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00e      	beq.n	8004dee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	73fb      	strb	r3, [r7, #15]
      break;
 8004dd4:	e00b      	b.n	8004dee <DMA_CheckFifoParam+0xe6>
      break;
 8004dd6:	bf00      	nop
 8004dd8:	e00a      	b.n	8004df0 <DMA_CheckFifoParam+0xe8>
      break;
 8004dda:	bf00      	nop
 8004ddc:	e008      	b.n	8004df0 <DMA_CheckFifoParam+0xe8>
      break;
 8004dde:	bf00      	nop
 8004de0:	e006      	b.n	8004df0 <DMA_CheckFifoParam+0xe8>
      break;
 8004de2:	bf00      	nop
 8004de4:	e004      	b.n	8004df0 <DMA_CheckFifoParam+0xe8>
      break;
 8004de6:	bf00      	nop
 8004de8:	e002      	b.n	8004df0 <DMA_CheckFifoParam+0xe8>
      break;   
 8004dea:	bf00      	nop
 8004dec:	e000      	b.n	8004df0 <DMA_CheckFifoParam+0xe8>
      break;
 8004dee:	bf00      	nop
    }
  } 
  
  return status; 
 8004df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3714      	adds	r7, #20
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop

08004e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b089      	sub	sp, #36	; 0x24
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e16:	2300      	movs	r3, #0
 8004e18:	61fb      	str	r3, [r7, #28]
 8004e1a:	e16b      	b.n	80050f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	fa02 f303 	lsl.w	r3, r2, r3
 8004e24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	f040 815a 	bne.w	80050ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f003 0303 	and.w	r3, r3, #3
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d005      	beq.n	8004e52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d130      	bne.n	8004eb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	005b      	lsls	r3, r3, #1
 8004e5c:	2203      	movs	r2, #3
 8004e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e62:	43db      	mvns	r3, r3
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	4013      	ands	r3, r2
 8004e68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	68da      	ldr	r2, [r3, #12]
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	005b      	lsls	r3, r3, #1
 8004e72:	fa02 f303 	lsl.w	r3, r2, r3
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e88:	2201      	movs	r2, #1
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e90:	43db      	mvns	r3, r3
 8004e92:	69ba      	ldr	r2, [r7, #24]
 8004e94:	4013      	ands	r3, r2
 8004e96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	091b      	lsrs	r3, r3, #4
 8004e9e:	f003 0201 	and.w	r2, r3, #1
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	69ba      	ldr	r2, [r7, #24]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f003 0303 	and.w	r3, r3, #3
 8004ebc:	2b03      	cmp	r3, #3
 8004ebe:	d017      	beq.n	8004ef0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	005b      	lsls	r3, r3, #1
 8004eca:	2203      	movs	r2, #3
 8004ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed0:	43db      	mvns	r3, r3
 8004ed2:	69ba      	ldr	r2, [r7, #24]
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	689a      	ldr	r2, [r3, #8]
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	005b      	lsls	r3, r3, #1
 8004ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	69ba      	ldr	r2, [r7, #24]
 8004eee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 0303 	and.w	r3, r3, #3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d123      	bne.n	8004f44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	08da      	lsrs	r2, r3, #3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	3208      	adds	r2, #8
 8004f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	f003 0307 	and.w	r3, r3, #7
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	220f      	movs	r2, #15
 8004f14:	fa02 f303 	lsl.w	r3, r2, r3
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	69ba      	ldr	r2, [r7, #24]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	691a      	ldr	r2, [r3, #16]
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	f003 0307 	and.w	r3, r3, #7
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	08da      	lsrs	r2, r3, #3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	3208      	adds	r2, #8
 8004f3e:	69b9      	ldr	r1, [r7, #24]
 8004f40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	2203      	movs	r2, #3
 8004f50:	fa02 f303 	lsl.w	r3, r2, r3
 8004f54:	43db      	mvns	r3, r3
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f003 0203 	and.w	r2, r3, #3
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	005b      	lsls	r3, r3, #1
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	69ba      	ldr	r2, [r7, #24]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f000 80b4 	beq.w	80050ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f86:	2300      	movs	r3, #0
 8004f88:	60fb      	str	r3, [r7, #12]
 8004f8a:	4b60      	ldr	r3, [pc, #384]	; (800510c <HAL_GPIO_Init+0x30c>)
 8004f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f8e:	4a5f      	ldr	r2, [pc, #380]	; (800510c <HAL_GPIO_Init+0x30c>)
 8004f90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f94:	6453      	str	r3, [r2, #68]	; 0x44
 8004f96:	4b5d      	ldr	r3, [pc, #372]	; (800510c <HAL_GPIO_Init+0x30c>)
 8004f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fa2:	4a5b      	ldr	r2, [pc, #364]	; (8005110 <HAL_GPIO_Init+0x310>)
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	089b      	lsrs	r3, r3, #2
 8004fa8:	3302      	adds	r3, #2
 8004faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	f003 0303 	and.w	r3, r3, #3
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	220f      	movs	r2, #15
 8004fba:	fa02 f303 	lsl.w	r3, r2, r3
 8004fbe:	43db      	mvns	r3, r3
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a52      	ldr	r2, [pc, #328]	; (8005114 <HAL_GPIO_Init+0x314>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d02b      	beq.n	8005026 <HAL_GPIO_Init+0x226>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a51      	ldr	r2, [pc, #324]	; (8005118 <HAL_GPIO_Init+0x318>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d025      	beq.n	8005022 <HAL_GPIO_Init+0x222>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a50      	ldr	r2, [pc, #320]	; (800511c <HAL_GPIO_Init+0x31c>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d01f      	beq.n	800501e <HAL_GPIO_Init+0x21e>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a4f      	ldr	r2, [pc, #316]	; (8005120 <HAL_GPIO_Init+0x320>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d019      	beq.n	800501a <HAL_GPIO_Init+0x21a>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a4e      	ldr	r2, [pc, #312]	; (8005124 <HAL_GPIO_Init+0x324>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d013      	beq.n	8005016 <HAL_GPIO_Init+0x216>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a4d      	ldr	r2, [pc, #308]	; (8005128 <HAL_GPIO_Init+0x328>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d00d      	beq.n	8005012 <HAL_GPIO_Init+0x212>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a4c      	ldr	r2, [pc, #304]	; (800512c <HAL_GPIO_Init+0x32c>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d007      	beq.n	800500e <HAL_GPIO_Init+0x20e>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a4b      	ldr	r2, [pc, #300]	; (8005130 <HAL_GPIO_Init+0x330>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d101      	bne.n	800500a <HAL_GPIO_Init+0x20a>
 8005006:	2307      	movs	r3, #7
 8005008:	e00e      	b.n	8005028 <HAL_GPIO_Init+0x228>
 800500a:	2308      	movs	r3, #8
 800500c:	e00c      	b.n	8005028 <HAL_GPIO_Init+0x228>
 800500e:	2306      	movs	r3, #6
 8005010:	e00a      	b.n	8005028 <HAL_GPIO_Init+0x228>
 8005012:	2305      	movs	r3, #5
 8005014:	e008      	b.n	8005028 <HAL_GPIO_Init+0x228>
 8005016:	2304      	movs	r3, #4
 8005018:	e006      	b.n	8005028 <HAL_GPIO_Init+0x228>
 800501a:	2303      	movs	r3, #3
 800501c:	e004      	b.n	8005028 <HAL_GPIO_Init+0x228>
 800501e:	2302      	movs	r3, #2
 8005020:	e002      	b.n	8005028 <HAL_GPIO_Init+0x228>
 8005022:	2301      	movs	r3, #1
 8005024:	e000      	b.n	8005028 <HAL_GPIO_Init+0x228>
 8005026:	2300      	movs	r3, #0
 8005028:	69fa      	ldr	r2, [r7, #28]
 800502a:	f002 0203 	and.w	r2, r2, #3
 800502e:	0092      	lsls	r2, r2, #2
 8005030:	4093      	lsls	r3, r2
 8005032:	69ba      	ldr	r2, [r7, #24]
 8005034:	4313      	orrs	r3, r2
 8005036:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005038:	4935      	ldr	r1, [pc, #212]	; (8005110 <HAL_GPIO_Init+0x310>)
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	089b      	lsrs	r3, r3, #2
 800503e:	3302      	adds	r3, #2
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005046:	4b3b      	ldr	r3, [pc, #236]	; (8005134 <HAL_GPIO_Init+0x334>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	43db      	mvns	r3, r3
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	4013      	ands	r3, r2
 8005054:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d003      	beq.n	800506a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005062:	69ba      	ldr	r2, [r7, #24]
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	4313      	orrs	r3, r2
 8005068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800506a:	4a32      	ldr	r2, [pc, #200]	; (8005134 <HAL_GPIO_Init+0x334>)
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005070:	4b30      	ldr	r3, [pc, #192]	; (8005134 <HAL_GPIO_Init+0x334>)
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	43db      	mvns	r3, r3
 800507a:	69ba      	ldr	r2, [r7, #24]
 800507c:	4013      	ands	r3, r2
 800507e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d003      	beq.n	8005094 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	4313      	orrs	r3, r2
 8005092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005094:	4a27      	ldr	r2, [pc, #156]	; (8005134 <HAL_GPIO_Init+0x334>)
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800509a:	4b26      	ldr	r3, [pc, #152]	; (8005134 <HAL_GPIO_Init+0x334>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	43db      	mvns	r3, r3
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	4013      	ands	r3, r2
 80050a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80050b6:	69ba      	ldr	r2, [r7, #24]
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80050be:	4a1d      	ldr	r2, [pc, #116]	; (8005134 <HAL_GPIO_Init+0x334>)
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80050c4:	4b1b      	ldr	r3, [pc, #108]	; (8005134 <HAL_GPIO_Init+0x334>)
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	43db      	mvns	r3, r3
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	4013      	ands	r3, r2
 80050d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d003      	beq.n	80050e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80050e0:	69ba      	ldr	r2, [r7, #24]
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050e8:	4a12      	ldr	r2, [pc, #72]	; (8005134 <HAL_GPIO_Init+0x334>)
 80050ea:	69bb      	ldr	r3, [r7, #24]
 80050ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	3301      	adds	r3, #1
 80050f2:	61fb      	str	r3, [r7, #28]
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	2b0f      	cmp	r3, #15
 80050f8:	f67f ae90 	bls.w	8004e1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80050fc:	bf00      	nop
 80050fe:	bf00      	nop
 8005100:	3724      	adds	r7, #36	; 0x24
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	40023800 	.word	0x40023800
 8005110:	40013800 	.word	0x40013800
 8005114:	40020000 	.word	0x40020000
 8005118:	40020400 	.word	0x40020400
 800511c:	40020800 	.word	0x40020800
 8005120:	40020c00 	.word	0x40020c00
 8005124:	40021000 	.word	0x40021000
 8005128:	40021400 	.word	0x40021400
 800512c:	40021800 	.word	0x40021800
 8005130:	40021c00 	.word	0x40021c00
 8005134:	40013c00 	.word	0x40013c00

08005138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	460b      	mov	r3, r1
 8005142:	807b      	strh	r3, [r7, #2]
 8005144:	4613      	mov	r3, r2
 8005146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005148:	787b      	ldrb	r3, [r7, #1]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800514e:	887a      	ldrh	r2, [r7, #2]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005154:	e003      	b.n	800515e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005156:	887b      	ldrh	r3, [r7, #2]
 8005158:	041a      	lsls	r2, r3, #16
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	619a      	str	r2, [r3, #24]
}
 800515e:	bf00      	nop
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800516a:	b480      	push	{r7}
 800516c:	b085      	sub	sp, #20
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
 8005172:	460b      	mov	r3, r1
 8005174:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800517c:	887a      	ldrh	r2, [r7, #2]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	4013      	ands	r3, r2
 8005182:	041a      	lsls	r2, r3, #16
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	43d9      	mvns	r1, r3
 8005188:	887b      	ldrh	r3, [r7, #2]
 800518a:	400b      	ands	r3, r1
 800518c:	431a      	orrs	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	619a      	str	r2, [r3, #24]
}
 8005192:	bf00      	nop
 8005194:	3714      	adds	r7, #20
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
	...

080051a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b086      	sub	sp, #24
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e264      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d075      	beq.n	80052aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051be:	4ba3      	ldr	r3, [pc, #652]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f003 030c 	and.w	r3, r3, #12
 80051c6:	2b04      	cmp	r3, #4
 80051c8:	d00c      	beq.n	80051e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051ca:	4ba0      	ldr	r3, [pc, #640]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051d2:	2b08      	cmp	r3, #8
 80051d4:	d112      	bne.n	80051fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051d6:	4b9d      	ldr	r3, [pc, #628]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051e2:	d10b      	bne.n	80051fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051e4:	4b99      	ldr	r3, [pc, #612]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d05b      	beq.n	80052a8 <HAL_RCC_OscConfig+0x108>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d157      	bne.n	80052a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e23f      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005204:	d106      	bne.n	8005214 <HAL_RCC_OscConfig+0x74>
 8005206:	4b91      	ldr	r3, [pc, #580]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a90      	ldr	r2, [pc, #576]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 800520c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005210:	6013      	str	r3, [r2, #0]
 8005212:	e01d      	b.n	8005250 <HAL_RCC_OscConfig+0xb0>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800521c:	d10c      	bne.n	8005238 <HAL_RCC_OscConfig+0x98>
 800521e:	4b8b      	ldr	r3, [pc, #556]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a8a      	ldr	r2, [pc, #552]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005228:	6013      	str	r3, [r2, #0]
 800522a:	4b88      	ldr	r3, [pc, #544]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a87      	ldr	r2, [pc, #540]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005230:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005234:	6013      	str	r3, [r2, #0]
 8005236:	e00b      	b.n	8005250 <HAL_RCC_OscConfig+0xb0>
 8005238:	4b84      	ldr	r3, [pc, #528]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a83      	ldr	r2, [pc, #524]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 800523e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005242:	6013      	str	r3, [r2, #0]
 8005244:	4b81      	ldr	r3, [pc, #516]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a80      	ldr	r2, [pc, #512]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 800524a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800524e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d013      	beq.n	8005280 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005258:	f7fe fe50 	bl	8003efc <HAL_GetTick>
 800525c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800525e:	e008      	b.n	8005272 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005260:	f7fe fe4c 	bl	8003efc <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	2b64      	cmp	r3, #100	; 0x64
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e204      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005272:	4b76      	ldr	r3, [pc, #472]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d0f0      	beq.n	8005260 <HAL_RCC_OscConfig+0xc0>
 800527e:	e014      	b.n	80052aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005280:	f7fe fe3c 	bl	8003efc <HAL_GetTick>
 8005284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005286:	e008      	b.n	800529a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005288:	f7fe fe38 	bl	8003efc <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	2b64      	cmp	r3, #100	; 0x64
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e1f0      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800529a:	4b6c      	ldr	r3, [pc, #432]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1f0      	bne.n	8005288 <HAL_RCC_OscConfig+0xe8>
 80052a6:	e000      	b.n	80052aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0302 	and.w	r3, r3, #2
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d063      	beq.n	800537e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052b6:	4b65      	ldr	r3, [pc, #404]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f003 030c 	and.w	r3, r3, #12
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00b      	beq.n	80052da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052c2:	4b62      	ldr	r3, [pc, #392]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052ca:	2b08      	cmp	r3, #8
 80052cc:	d11c      	bne.n	8005308 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052ce:	4b5f      	ldr	r3, [pc, #380]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d116      	bne.n	8005308 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052da:	4b5c      	ldr	r3, [pc, #368]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d005      	beq.n	80052f2 <HAL_RCC_OscConfig+0x152>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d001      	beq.n	80052f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e1c4      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052f2:	4b56      	ldr	r3, [pc, #344]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	4952      	ldr	r1, [pc, #328]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005302:	4313      	orrs	r3, r2
 8005304:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005306:	e03a      	b.n	800537e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d020      	beq.n	8005352 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005310:	4b4f      	ldr	r3, [pc, #316]	; (8005450 <HAL_RCC_OscConfig+0x2b0>)
 8005312:	2201      	movs	r2, #1
 8005314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005316:	f7fe fdf1 	bl	8003efc <HAL_GetTick>
 800531a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800531c:	e008      	b.n	8005330 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800531e:	f7fe fded 	bl	8003efc <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e1a5      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005330:	4b46      	ldr	r3, [pc, #280]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0302 	and.w	r3, r3, #2
 8005338:	2b00      	cmp	r3, #0
 800533a:	d0f0      	beq.n	800531e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800533c:	4b43      	ldr	r3, [pc, #268]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	00db      	lsls	r3, r3, #3
 800534a:	4940      	ldr	r1, [pc, #256]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 800534c:	4313      	orrs	r3, r2
 800534e:	600b      	str	r3, [r1, #0]
 8005350:	e015      	b.n	800537e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005352:	4b3f      	ldr	r3, [pc, #252]	; (8005450 <HAL_RCC_OscConfig+0x2b0>)
 8005354:	2200      	movs	r2, #0
 8005356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005358:	f7fe fdd0 	bl	8003efc <HAL_GetTick>
 800535c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800535e:	e008      	b.n	8005372 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005360:	f7fe fdcc 	bl	8003efc <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	2b02      	cmp	r3, #2
 800536c:	d901      	bls.n	8005372 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e184      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005372:	4b36      	ldr	r3, [pc, #216]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1f0      	bne.n	8005360 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0308 	and.w	r3, r3, #8
 8005386:	2b00      	cmp	r3, #0
 8005388:	d030      	beq.n	80053ec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d016      	beq.n	80053c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005392:	4b30      	ldr	r3, [pc, #192]	; (8005454 <HAL_RCC_OscConfig+0x2b4>)
 8005394:	2201      	movs	r2, #1
 8005396:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005398:	f7fe fdb0 	bl	8003efc <HAL_GetTick>
 800539c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800539e:	e008      	b.n	80053b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053a0:	f7fe fdac 	bl	8003efc <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d901      	bls.n	80053b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	e164      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053b2:	4b26      	ldr	r3, [pc, #152]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80053b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d0f0      	beq.n	80053a0 <HAL_RCC_OscConfig+0x200>
 80053be:	e015      	b.n	80053ec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053c0:	4b24      	ldr	r3, [pc, #144]	; (8005454 <HAL_RCC_OscConfig+0x2b4>)
 80053c2:	2200      	movs	r2, #0
 80053c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053c6:	f7fe fd99 	bl	8003efc <HAL_GetTick>
 80053ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053cc:	e008      	b.n	80053e0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053ce:	f7fe fd95 	bl	8003efc <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d901      	bls.n	80053e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e14d      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053e0:	4b1a      	ldr	r3, [pc, #104]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 80053e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1f0      	bne.n	80053ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0304 	and.w	r3, r3, #4
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f000 80a0 	beq.w	800553a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053fa:	2300      	movs	r3, #0
 80053fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053fe:	4b13      	ldr	r3, [pc, #76]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10f      	bne.n	800542a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800540a:	2300      	movs	r3, #0
 800540c:	60bb      	str	r3, [r7, #8]
 800540e:	4b0f      	ldr	r3, [pc, #60]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	4a0e      	ldr	r2, [pc, #56]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 8005414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005418:	6413      	str	r3, [r2, #64]	; 0x40
 800541a:	4b0c      	ldr	r3, [pc, #48]	; (800544c <HAL_RCC_OscConfig+0x2ac>)
 800541c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005422:	60bb      	str	r3, [r7, #8]
 8005424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005426:	2301      	movs	r3, #1
 8005428:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800542a:	4b0b      	ldr	r3, [pc, #44]	; (8005458 <HAL_RCC_OscConfig+0x2b8>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005432:	2b00      	cmp	r3, #0
 8005434:	d121      	bne.n	800547a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005436:	4b08      	ldr	r3, [pc, #32]	; (8005458 <HAL_RCC_OscConfig+0x2b8>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a07      	ldr	r2, [pc, #28]	; (8005458 <HAL_RCC_OscConfig+0x2b8>)
 800543c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005440:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005442:	f7fe fd5b 	bl	8003efc <HAL_GetTick>
 8005446:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005448:	e011      	b.n	800546e <HAL_RCC_OscConfig+0x2ce>
 800544a:	bf00      	nop
 800544c:	40023800 	.word	0x40023800
 8005450:	42470000 	.word	0x42470000
 8005454:	42470e80 	.word	0x42470e80
 8005458:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800545c:	f7fe fd4e 	bl	8003efc <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	2b02      	cmp	r3, #2
 8005468:	d901      	bls.n	800546e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e106      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800546e:	4b85      	ldr	r3, [pc, #532]	; (8005684 <HAL_RCC_OscConfig+0x4e4>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005476:	2b00      	cmp	r3, #0
 8005478:	d0f0      	beq.n	800545c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d106      	bne.n	8005490 <HAL_RCC_OscConfig+0x2f0>
 8005482:	4b81      	ldr	r3, [pc, #516]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 8005484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005486:	4a80      	ldr	r2, [pc, #512]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 8005488:	f043 0301 	orr.w	r3, r3, #1
 800548c:	6713      	str	r3, [r2, #112]	; 0x70
 800548e:	e01c      	b.n	80054ca <HAL_RCC_OscConfig+0x32a>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	2b05      	cmp	r3, #5
 8005496:	d10c      	bne.n	80054b2 <HAL_RCC_OscConfig+0x312>
 8005498:	4b7b      	ldr	r3, [pc, #492]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 800549a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800549c:	4a7a      	ldr	r2, [pc, #488]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 800549e:	f043 0304 	orr.w	r3, r3, #4
 80054a2:	6713      	str	r3, [r2, #112]	; 0x70
 80054a4:	4b78      	ldr	r3, [pc, #480]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80054a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a8:	4a77      	ldr	r2, [pc, #476]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80054aa:	f043 0301 	orr.w	r3, r3, #1
 80054ae:	6713      	str	r3, [r2, #112]	; 0x70
 80054b0:	e00b      	b.n	80054ca <HAL_RCC_OscConfig+0x32a>
 80054b2:	4b75      	ldr	r3, [pc, #468]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80054b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b6:	4a74      	ldr	r2, [pc, #464]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80054b8:	f023 0301 	bic.w	r3, r3, #1
 80054bc:	6713      	str	r3, [r2, #112]	; 0x70
 80054be:	4b72      	ldr	r3, [pc, #456]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80054c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c2:	4a71      	ldr	r2, [pc, #452]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80054c4:	f023 0304 	bic.w	r3, r3, #4
 80054c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d015      	beq.n	80054fe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054d2:	f7fe fd13 	bl	8003efc <HAL_GetTick>
 80054d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054d8:	e00a      	b.n	80054f0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054da:	f7fe fd0f 	bl	8003efc <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d901      	bls.n	80054f0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e0c5      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054f0:	4b65      	ldr	r3, [pc, #404]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80054f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d0ee      	beq.n	80054da <HAL_RCC_OscConfig+0x33a>
 80054fc:	e014      	b.n	8005528 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054fe:	f7fe fcfd 	bl	8003efc <HAL_GetTick>
 8005502:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005504:	e00a      	b.n	800551c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005506:	f7fe fcf9 	bl	8003efc <HAL_GetTick>
 800550a:	4602      	mov	r2, r0
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	f241 3288 	movw	r2, #5000	; 0x1388
 8005514:	4293      	cmp	r3, r2
 8005516:	d901      	bls.n	800551c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e0af      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800551c:	4b5a      	ldr	r3, [pc, #360]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 800551e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1ee      	bne.n	8005506 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005528:	7dfb      	ldrb	r3, [r7, #23]
 800552a:	2b01      	cmp	r3, #1
 800552c:	d105      	bne.n	800553a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800552e:	4b56      	ldr	r3, [pc, #344]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	4a55      	ldr	r2, [pc, #340]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 8005534:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005538:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 809b 	beq.w	800567a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005544:	4b50      	ldr	r3, [pc, #320]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	f003 030c 	and.w	r3, r3, #12
 800554c:	2b08      	cmp	r3, #8
 800554e:	d05c      	beq.n	800560a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	2b02      	cmp	r3, #2
 8005556:	d141      	bne.n	80055dc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005558:	4b4c      	ldr	r3, [pc, #304]	; (800568c <HAL_RCC_OscConfig+0x4ec>)
 800555a:	2200      	movs	r2, #0
 800555c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800555e:	f7fe fccd 	bl	8003efc <HAL_GetTick>
 8005562:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005564:	e008      	b.n	8005578 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005566:	f7fe fcc9 	bl	8003efc <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	2b02      	cmp	r3, #2
 8005572:	d901      	bls.n	8005578 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e081      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005578:	4b43      	ldr	r3, [pc, #268]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1f0      	bne.n	8005566 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	69da      	ldr	r2, [r3, #28]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a1b      	ldr	r3, [r3, #32]
 800558c:	431a      	orrs	r2, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005592:	019b      	lsls	r3, r3, #6
 8005594:	431a      	orrs	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800559a:	085b      	lsrs	r3, r3, #1
 800559c:	3b01      	subs	r3, #1
 800559e:	041b      	lsls	r3, r3, #16
 80055a0:	431a      	orrs	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a6:	061b      	lsls	r3, r3, #24
 80055a8:	4937      	ldr	r1, [pc, #220]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80055aa:	4313      	orrs	r3, r2
 80055ac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055ae:	4b37      	ldr	r3, [pc, #220]	; (800568c <HAL_RCC_OscConfig+0x4ec>)
 80055b0:	2201      	movs	r2, #1
 80055b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b4:	f7fe fca2 	bl	8003efc <HAL_GetTick>
 80055b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ba:	e008      	b.n	80055ce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055bc:	f7fe fc9e 	bl	8003efc <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d901      	bls.n	80055ce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e056      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ce:	4b2e      	ldr	r3, [pc, #184]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d0f0      	beq.n	80055bc <HAL_RCC_OscConfig+0x41c>
 80055da:	e04e      	b.n	800567a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055dc:	4b2b      	ldr	r3, [pc, #172]	; (800568c <HAL_RCC_OscConfig+0x4ec>)
 80055de:	2200      	movs	r2, #0
 80055e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e2:	f7fe fc8b 	bl	8003efc <HAL_GetTick>
 80055e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055e8:	e008      	b.n	80055fc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ea:	f7fe fc87 	bl	8003efc <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d901      	bls.n	80055fc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e03f      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055fc:	4b22      	ldr	r3, [pc, #136]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1f0      	bne.n	80055ea <HAL_RCC_OscConfig+0x44a>
 8005608:	e037      	b.n	800567a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d101      	bne.n	8005616 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e032      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005616:	4b1c      	ldr	r3, [pc, #112]	; (8005688 <HAL_RCC_OscConfig+0x4e8>)
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d028      	beq.n	8005676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800562e:	429a      	cmp	r2, r3
 8005630:	d121      	bne.n	8005676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800563c:	429a      	cmp	r2, r3
 800563e:	d11a      	bne.n	8005676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005646:	4013      	ands	r3, r2
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800564c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800564e:	4293      	cmp	r3, r2
 8005650:	d111      	bne.n	8005676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800565c:	085b      	lsrs	r3, r3, #1
 800565e:	3b01      	subs	r3, #1
 8005660:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005662:	429a      	cmp	r2, r3
 8005664:	d107      	bne.n	8005676 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005670:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005672:	429a      	cmp	r2, r3
 8005674:	d001      	beq.n	800567a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e000      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3718      	adds	r7, #24
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	40007000 	.word	0x40007000
 8005688:	40023800 	.word	0x40023800
 800568c:	42470060 	.word	0x42470060

08005690 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e0cc      	b.n	800583e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056a4:	4b68      	ldr	r3, [pc, #416]	; (8005848 <HAL_RCC_ClockConfig+0x1b8>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0307 	and.w	r3, r3, #7
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d90c      	bls.n	80056cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056b2:	4b65      	ldr	r3, [pc, #404]	; (8005848 <HAL_RCC_ClockConfig+0x1b8>)
 80056b4:	683a      	ldr	r2, [r7, #0]
 80056b6:	b2d2      	uxtb	r2, r2
 80056b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ba:	4b63      	ldr	r3, [pc, #396]	; (8005848 <HAL_RCC_ClockConfig+0x1b8>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0307 	and.w	r3, r3, #7
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d001      	beq.n	80056cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e0b8      	b.n	800583e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0302 	and.w	r3, r3, #2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d020      	beq.n	800571a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0304 	and.w	r3, r3, #4
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d005      	beq.n	80056f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056e4:	4b59      	ldr	r3, [pc, #356]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	4a58      	ldr	r2, [pc, #352]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 80056ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80056ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0308 	and.w	r3, r3, #8
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d005      	beq.n	8005708 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056fc:	4b53      	ldr	r3, [pc, #332]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	4a52      	ldr	r2, [pc, #328]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 8005702:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005706:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005708:	4b50      	ldr	r3, [pc, #320]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	494d      	ldr	r1, [pc, #308]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 8005716:	4313      	orrs	r3, r2
 8005718:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0301 	and.w	r3, r3, #1
 8005722:	2b00      	cmp	r3, #0
 8005724:	d044      	beq.n	80057b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2b01      	cmp	r3, #1
 800572c:	d107      	bne.n	800573e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800572e:	4b47      	ldr	r3, [pc, #284]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d119      	bne.n	800576e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e07f      	b.n	800583e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	2b02      	cmp	r3, #2
 8005744:	d003      	beq.n	800574e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800574a:	2b03      	cmp	r3, #3
 800574c:	d107      	bne.n	800575e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800574e:	4b3f      	ldr	r3, [pc, #252]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d109      	bne.n	800576e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e06f      	b.n	800583e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800575e:	4b3b      	ldr	r3, [pc, #236]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b00      	cmp	r3, #0
 8005768:	d101      	bne.n	800576e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e067      	b.n	800583e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800576e:	4b37      	ldr	r3, [pc, #220]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f023 0203 	bic.w	r2, r3, #3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	4934      	ldr	r1, [pc, #208]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 800577c:	4313      	orrs	r3, r2
 800577e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005780:	f7fe fbbc 	bl	8003efc <HAL_GetTick>
 8005784:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005786:	e00a      	b.n	800579e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005788:	f7fe fbb8 	bl	8003efc <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	f241 3288 	movw	r2, #5000	; 0x1388
 8005796:	4293      	cmp	r3, r2
 8005798:	d901      	bls.n	800579e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e04f      	b.n	800583e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800579e:	4b2b      	ldr	r3, [pc, #172]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f003 020c 	and.w	r2, r3, #12
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d1eb      	bne.n	8005788 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057b0:	4b25      	ldr	r3, [pc, #148]	; (8005848 <HAL_RCC_ClockConfig+0x1b8>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0307 	and.w	r3, r3, #7
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d20c      	bcs.n	80057d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057be:	4b22      	ldr	r3, [pc, #136]	; (8005848 <HAL_RCC_ClockConfig+0x1b8>)
 80057c0:	683a      	ldr	r2, [r7, #0]
 80057c2:	b2d2      	uxtb	r2, r2
 80057c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057c6:	4b20      	ldr	r3, [pc, #128]	; (8005848 <HAL_RCC_ClockConfig+0x1b8>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0307 	and.w	r3, r3, #7
 80057ce:	683a      	ldr	r2, [r7, #0]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d001      	beq.n	80057d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e032      	b.n	800583e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0304 	and.w	r3, r3, #4
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d008      	beq.n	80057f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057e4:	4b19      	ldr	r3, [pc, #100]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	4916      	ldr	r1, [pc, #88]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0308 	and.w	r3, r3, #8
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d009      	beq.n	8005816 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005802:	4b12      	ldr	r3, [pc, #72]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	00db      	lsls	r3, r3, #3
 8005810:	490e      	ldr	r1, [pc, #56]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 8005812:	4313      	orrs	r3, r2
 8005814:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005816:	f000 f821 	bl	800585c <HAL_RCC_GetSysClockFreq>
 800581a:	4602      	mov	r2, r0
 800581c:	4b0b      	ldr	r3, [pc, #44]	; (800584c <HAL_RCC_ClockConfig+0x1bc>)
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	091b      	lsrs	r3, r3, #4
 8005822:	f003 030f 	and.w	r3, r3, #15
 8005826:	490a      	ldr	r1, [pc, #40]	; (8005850 <HAL_RCC_ClockConfig+0x1c0>)
 8005828:	5ccb      	ldrb	r3, [r1, r3]
 800582a:	fa22 f303 	lsr.w	r3, r2, r3
 800582e:	4a09      	ldr	r2, [pc, #36]	; (8005854 <HAL_RCC_ClockConfig+0x1c4>)
 8005830:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005832:	4b09      	ldr	r3, [pc, #36]	; (8005858 <HAL_RCC_ClockConfig+0x1c8>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4618      	mov	r0, r3
 8005838:	f7fe f8a6 	bl	8003988 <HAL_InitTick>

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	40023c00 	.word	0x40023c00
 800584c:	40023800 	.word	0x40023800
 8005850:	0800cbf4 	.word	0x0800cbf4
 8005854:	200001ec 	.word	0x200001ec
 8005858:	200001f0 	.word	0x200001f0

0800585c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800585c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005860:	b084      	sub	sp, #16
 8005862:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005864:	2300      	movs	r3, #0
 8005866:	607b      	str	r3, [r7, #4]
 8005868:	2300      	movs	r3, #0
 800586a:	60fb      	str	r3, [r7, #12]
 800586c:	2300      	movs	r3, #0
 800586e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005870:	2300      	movs	r3, #0
 8005872:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005874:	4b67      	ldr	r3, [pc, #412]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f003 030c 	and.w	r3, r3, #12
 800587c:	2b08      	cmp	r3, #8
 800587e:	d00d      	beq.n	800589c <HAL_RCC_GetSysClockFreq+0x40>
 8005880:	2b08      	cmp	r3, #8
 8005882:	f200 80bd 	bhi.w	8005a00 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005886:	2b00      	cmp	r3, #0
 8005888:	d002      	beq.n	8005890 <HAL_RCC_GetSysClockFreq+0x34>
 800588a:	2b04      	cmp	r3, #4
 800588c:	d003      	beq.n	8005896 <HAL_RCC_GetSysClockFreq+0x3a>
 800588e:	e0b7      	b.n	8005a00 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005890:	4b61      	ldr	r3, [pc, #388]	; (8005a18 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005892:	60bb      	str	r3, [r7, #8]
       break;
 8005894:	e0b7      	b.n	8005a06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005896:	4b61      	ldr	r3, [pc, #388]	; (8005a1c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005898:	60bb      	str	r3, [r7, #8]
      break;
 800589a:	e0b4      	b.n	8005a06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800589c:	4b5d      	ldr	r3, [pc, #372]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058a4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058a6:	4b5b      	ldr	r3, [pc, #364]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d04d      	beq.n	800594e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058b2:	4b58      	ldr	r3, [pc, #352]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	099b      	lsrs	r3, r3, #6
 80058b8:	461a      	mov	r2, r3
 80058ba:	f04f 0300 	mov.w	r3, #0
 80058be:	f240 10ff 	movw	r0, #511	; 0x1ff
 80058c2:	f04f 0100 	mov.w	r1, #0
 80058c6:	ea02 0800 	and.w	r8, r2, r0
 80058ca:	ea03 0901 	and.w	r9, r3, r1
 80058ce:	4640      	mov	r0, r8
 80058d0:	4649      	mov	r1, r9
 80058d2:	f04f 0200 	mov.w	r2, #0
 80058d6:	f04f 0300 	mov.w	r3, #0
 80058da:	014b      	lsls	r3, r1, #5
 80058dc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80058e0:	0142      	lsls	r2, r0, #5
 80058e2:	4610      	mov	r0, r2
 80058e4:	4619      	mov	r1, r3
 80058e6:	ebb0 0008 	subs.w	r0, r0, r8
 80058ea:	eb61 0109 	sbc.w	r1, r1, r9
 80058ee:	f04f 0200 	mov.w	r2, #0
 80058f2:	f04f 0300 	mov.w	r3, #0
 80058f6:	018b      	lsls	r3, r1, #6
 80058f8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80058fc:	0182      	lsls	r2, r0, #6
 80058fe:	1a12      	subs	r2, r2, r0
 8005900:	eb63 0301 	sbc.w	r3, r3, r1
 8005904:	f04f 0000 	mov.w	r0, #0
 8005908:	f04f 0100 	mov.w	r1, #0
 800590c:	00d9      	lsls	r1, r3, #3
 800590e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005912:	00d0      	lsls	r0, r2, #3
 8005914:	4602      	mov	r2, r0
 8005916:	460b      	mov	r3, r1
 8005918:	eb12 0208 	adds.w	r2, r2, r8
 800591c:	eb43 0309 	adc.w	r3, r3, r9
 8005920:	f04f 0000 	mov.w	r0, #0
 8005924:	f04f 0100 	mov.w	r1, #0
 8005928:	0259      	lsls	r1, r3, #9
 800592a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800592e:	0250      	lsls	r0, r2, #9
 8005930:	4602      	mov	r2, r0
 8005932:	460b      	mov	r3, r1
 8005934:	4610      	mov	r0, r2
 8005936:	4619      	mov	r1, r3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	461a      	mov	r2, r3
 800593c:	f04f 0300 	mov.w	r3, #0
 8005940:	f7fb f97a 	bl	8000c38 <__aeabi_uldivmod>
 8005944:	4602      	mov	r2, r0
 8005946:	460b      	mov	r3, r1
 8005948:	4613      	mov	r3, r2
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	e04a      	b.n	80059e4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800594e:	4b31      	ldr	r3, [pc, #196]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	099b      	lsrs	r3, r3, #6
 8005954:	461a      	mov	r2, r3
 8005956:	f04f 0300 	mov.w	r3, #0
 800595a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800595e:	f04f 0100 	mov.w	r1, #0
 8005962:	ea02 0400 	and.w	r4, r2, r0
 8005966:	ea03 0501 	and.w	r5, r3, r1
 800596a:	4620      	mov	r0, r4
 800596c:	4629      	mov	r1, r5
 800596e:	f04f 0200 	mov.w	r2, #0
 8005972:	f04f 0300 	mov.w	r3, #0
 8005976:	014b      	lsls	r3, r1, #5
 8005978:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800597c:	0142      	lsls	r2, r0, #5
 800597e:	4610      	mov	r0, r2
 8005980:	4619      	mov	r1, r3
 8005982:	1b00      	subs	r0, r0, r4
 8005984:	eb61 0105 	sbc.w	r1, r1, r5
 8005988:	f04f 0200 	mov.w	r2, #0
 800598c:	f04f 0300 	mov.w	r3, #0
 8005990:	018b      	lsls	r3, r1, #6
 8005992:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005996:	0182      	lsls	r2, r0, #6
 8005998:	1a12      	subs	r2, r2, r0
 800599a:	eb63 0301 	sbc.w	r3, r3, r1
 800599e:	f04f 0000 	mov.w	r0, #0
 80059a2:	f04f 0100 	mov.w	r1, #0
 80059a6:	00d9      	lsls	r1, r3, #3
 80059a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80059ac:	00d0      	lsls	r0, r2, #3
 80059ae:	4602      	mov	r2, r0
 80059b0:	460b      	mov	r3, r1
 80059b2:	1912      	adds	r2, r2, r4
 80059b4:	eb45 0303 	adc.w	r3, r5, r3
 80059b8:	f04f 0000 	mov.w	r0, #0
 80059bc:	f04f 0100 	mov.w	r1, #0
 80059c0:	0299      	lsls	r1, r3, #10
 80059c2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80059c6:	0290      	lsls	r0, r2, #10
 80059c8:	4602      	mov	r2, r0
 80059ca:	460b      	mov	r3, r1
 80059cc:	4610      	mov	r0, r2
 80059ce:	4619      	mov	r1, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	461a      	mov	r2, r3
 80059d4:	f04f 0300 	mov.w	r3, #0
 80059d8:	f7fb f92e 	bl	8000c38 <__aeabi_uldivmod>
 80059dc:	4602      	mov	r2, r0
 80059de:	460b      	mov	r3, r1
 80059e0:	4613      	mov	r3, r2
 80059e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059e4:	4b0b      	ldr	r3, [pc, #44]	; (8005a14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	0c1b      	lsrs	r3, r3, #16
 80059ea:	f003 0303 	and.w	r3, r3, #3
 80059ee:	3301      	adds	r3, #1
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059fc:	60bb      	str	r3, [r7, #8]
      break;
 80059fe:	e002      	b.n	8005a06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a00:	4b05      	ldr	r3, [pc, #20]	; (8005a18 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005a02:	60bb      	str	r3, [r7, #8]
      break;
 8005a04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a06:	68bb      	ldr	r3, [r7, #8]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005a12:	bf00      	nop
 8005a14:	40023800 	.word	0x40023800
 8005a18:	00f42400 	.word	0x00f42400
 8005a1c:	007a1200 	.word	0x007a1200

08005a20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a24:	4b03      	ldr	r3, [pc, #12]	; (8005a34 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a26:	681b      	ldr	r3, [r3, #0]
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	200001ec 	.word	0x200001ec

08005a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a3c:	f7ff fff0 	bl	8005a20 <HAL_RCC_GetHCLKFreq>
 8005a40:	4602      	mov	r2, r0
 8005a42:	4b05      	ldr	r3, [pc, #20]	; (8005a58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	0a9b      	lsrs	r3, r3, #10
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	4903      	ldr	r1, [pc, #12]	; (8005a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a4e:	5ccb      	ldrb	r3, [r1, r3]
 8005a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40023800 	.word	0x40023800
 8005a5c:	0800cc04 	.word	0x0800cc04

08005a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a64:	f7ff ffdc 	bl	8005a20 <HAL_RCC_GetHCLKFreq>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	4b05      	ldr	r3, [pc, #20]	; (8005a80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	0b5b      	lsrs	r3, r3, #13
 8005a70:	f003 0307 	and.w	r3, r3, #7
 8005a74:	4903      	ldr	r1, [pc, #12]	; (8005a84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a76:	5ccb      	ldrb	r3, [r1, r3]
 8005a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	40023800 	.word	0x40023800
 8005a84:	0800cc04 	.word	0x0800cc04

08005a88 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	220f      	movs	r2, #15
 8005a96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005a98:	4b12      	ldr	r3, [pc, #72]	; (8005ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 0203 	and.w	r2, r3, #3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005aa4:	4b0f      	ldr	r3, [pc, #60]	; (8005ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005ab0:	4b0c      	ldr	r3, [pc, #48]	; (8005ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005abc:	4b09      	ldr	r3, [pc, #36]	; (8005ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	08db      	lsrs	r3, r3, #3
 8005ac2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005aca:	4b07      	ldr	r3, [pc, #28]	; (8005ae8 <HAL_RCC_GetClockConfig+0x60>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0207 	and.w	r2, r3, #7
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	601a      	str	r2, [r3, #0]
}
 8005ad6:	bf00      	nop
 8005ad8:	370c      	adds	r7, #12
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	40023800 	.word	0x40023800
 8005ae8:	40023c00 	.word	0x40023c00

08005aec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d101      	bne.n	8005afe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e07b      	b.n	8005bf6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d108      	bne.n	8005b18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b0e:	d009      	beq.n	8005b24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	61da      	str	r2, [r3, #28]
 8005b16:	e005      	b.n	8005b24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d106      	bne.n	8005b44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7fd fa7a 	bl	8003038 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2202      	movs	r2, #2
 8005b48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b5a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005b6c:	431a      	orrs	r2, r3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b76:	431a      	orrs	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	691b      	ldr	r3, [r3, #16]
 8005b7c:	f003 0302 	and.w	r3, r3, #2
 8005b80:	431a      	orrs	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b94:	431a      	orrs	r2, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	69db      	ldr	r3, [r3, #28]
 8005b9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b9e:	431a      	orrs	r2, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6a1b      	ldr	r3, [r3, #32]
 8005ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ba8:	ea42 0103 	orr.w	r1, r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	430a      	orrs	r2, r1
 8005bba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	699b      	ldr	r3, [r3, #24]
 8005bc0:	0c1b      	lsrs	r3, r3, #16
 8005bc2:	f003 0104 	and.w	r1, r3, #4
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bca:	f003 0210 	and.w	r2, r3, #16
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	430a      	orrs	r2, r1
 8005bd4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69da      	ldr	r2, [r3, #28]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005be4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3708      	adds	r7, #8
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}

08005bfe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bfe:	b580      	push	{r7, lr}
 8005c00:	b088      	sub	sp, #32
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	60f8      	str	r0, [r7, #12]
 8005c06:	60b9      	str	r1, [r7, #8]
 8005c08:	603b      	str	r3, [r7, #0]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_SPI_Transmit+0x22>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e126      	b.n	8005e6e <HAL_SPI_Transmit+0x270>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c28:	f7fe f968 	bl	8003efc <HAL_GetTick>
 8005c2c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005c2e:	88fb      	ldrh	r3, [r7, #6]
 8005c30:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d002      	beq.n	8005c44 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005c3e:	2302      	movs	r3, #2
 8005c40:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c42:	e10b      	b.n	8005e5c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d002      	beq.n	8005c50 <HAL_SPI_Transmit+0x52>
 8005c4a:	88fb      	ldrh	r3, [r7, #6]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d102      	bne.n	8005c56 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c54:	e102      	b.n	8005e5c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2203      	movs	r2, #3
 8005c5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2200      	movs	r2, #0
 8005c62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	68ba      	ldr	r2, [r7, #8]
 8005c68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	88fa      	ldrh	r2, [r7, #6]
 8005c6e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	88fa      	ldrh	r2, [r7, #6]
 8005c74:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c9c:	d10f      	bne.n	8005cbe <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005cbc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc8:	2b40      	cmp	r3, #64	; 0x40
 8005cca:	d007      	beq.n	8005cdc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ce4:	d14b      	bne.n	8005d7e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d002      	beq.n	8005cf4 <HAL_SPI_Transmit+0xf6>
 8005cee:	8afb      	ldrh	r3, [r7, #22]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d13e      	bne.n	8005d72 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf8:	881a      	ldrh	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d04:	1c9a      	adds	r2, r3, #2
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	3b01      	subs	r3, #1
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d18:	e02b      	b.n	8005d72 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f003 0302 	and.w	r3, r3, #2
 8005d24:	2b02      	cmp	r3, #2
 8005d26:	d112      	bne.n	8005d4e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2c:	881a      	ldrh	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d38:	1c9a      	adds	r2, r3, #2
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	3b01      	subs	r3, #1
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	86da      	strh	r2, [r3, #54]	; 0x36
 8005d4c:	e011      	b.n	8005d72 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d4e:	f7fe f8d5 	bl	8003efc <HAL_GetTick>
 8005d52:	4602      	mov	r2, r0
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d803      	bhi.n	8005d66 <HAL_SPI_Transmit+0x168>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d64:	d102      	bne.n	8005d6c <HAL_SPI_Transmit+0x16e>
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d102      	bne.n	8005d72 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d70:	e074      	b.n	8005e5c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1ce      	bne.n	8005d1a <HAL_SPI_Transmit+0x11c>
 8005d7c:	e04c      	b.n	8005e18 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <HAL_SPI_Transmit+0x18e>
 8005d86:	8afb      	ldrh	r3, [r7, #22]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d140      	bne.n	8005e0e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	330c      	adds	r3, #12
 8005d96:	7812      	ldrb	r2, [r2, #0]
 8005d98:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d9e:	1c5a      	adds	r2, r3, #1
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005db2:	e02c      	b.n	8005e0e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f003 0302 	and.w	r3, r3, #2
 8005dbe:	2b02      	cmp	r3, #2
 8005dc0:	d113      	bne.n	8005dea <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	330c      	adds	r3, #12
 8005dcc:	7812      	ldrb	r2, [r2, #0]
 8005dce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	3b01      	subs	r3, #1
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	86da      	strh	r2, [r3, #54]	; 0x36
 8005de8:	e011      	b.n	8005e0e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dea:	f7fe f887 	bl	8003efc <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d803      	bhi.n	8005e02 <HAL_SPI_Transmit+0x204>
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e00:	d102      	bne.n	8005e08 <HAL_SPI_Transmit+0x20a>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d102      	bne.n	8005e0e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005e0c:	e026      	b.n	8005e5c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1cd      	bne.n	8005db4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	6839      	ldr	r1, [r7, #0]
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	f000 f8b3 	bl	8005f88 <SPI_EndRxTxTransaction>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d002      	beq.n	8005e2e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2220      	movs	r2, #32
 8005e2c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10a      	bne.n	8005e4c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e36:	2300      	movs	r3, #0
 8005e38:	613b      	str	r3, [r7, #16]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	613b      	str	r3, [r7, #16]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	613b      	str	r3, [r7, #16]
 8005e4a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d002      	beq.n	8005e5a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	77fb      	strb	r3, [r7, #31]
 8005e58:	e000      	b.n	8005e5c <HAL_SPI_Transmit+0x25e>
  }

error:
 8005e5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3720      	adds	r7, #32
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
	...

08005e78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b088      	sub	sp, #32
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	603b      	str	r3, [r7, #0]
 8005e84:	4613      	mov	r3, r2
 8005e86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e88:	f7fe f838 	bl	8003efc <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e90:	1a9b      	subs	r3, r3, r2
 8005e92:	683a      	ldr	r2, [r7, #0]
 8005e94:	4413      	add	r3, r2
 8005e96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e98:	f7fe f830 	bl	8003efc <HAL_GetTick>
 8005e9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e9e:	4b39      	ldr	r3, [pc, #228]	; (8005f84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	015b      	lsls	r3, r3, #5
 8005ea4:	0d1b      	lsrs	r3, r3, #20
 8005ea6:	69fa      	ldr	r2, [r7, #28]
 8005ea8:	fb02 f303 	mul.w	r3, r2, r3
 8005eac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005eae:	e054      	b.n	8005f5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb6:	d050      	beq.n	8005f5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005eb8:	f7fe f820 	bl	8003efc <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	69fa      	ldr	r2, [r7, #28]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d902      	bls.n	8005ece <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d13d      	bne.n	8005f4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005edc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ee6:	d111      	bne.n	8005f0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ef0:	d004      	beq.n	8005efc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005efa:	d107      	bne.n	8005f0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f14:	d10f      	bne.n	8005f36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f24:	601a      	str	r2, [r3, #0]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e017      	b.n	8005f7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f50:	2300      	movs	r3, #0
 8005f52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	3b01      	subs	r3, #1
 8005f58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	689a      	ldr	r2, [r3, #8]
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	4013      	ands	r3, r2
 8005f64:	68ba      	ldr	r2, [r7, #8]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	bf0c      	ite	eq
 8005f6a:	2301      	moveq	r3, #1
 8005f6c:	2300      	movne	r3, #0
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	461a      	mov	r2, r3
 8005f72:	79fb      	ldrb	r3, [r7, #7]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d19b      	bne.n	8005eb0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3720      	adds	r7, #32
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	200001ec 	.word	0x200001ec

08005f88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b088      	sub	sp, #32
 8005f8c:	af02      	add	r7, sp, #8
 8005f8e:	60f8      	str	r0, [r7, #12]
 8005f90:	60b9      	str	r1, [r7, #8]
 8005f92:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f94:	4b1b      	ldr	r3, [pc, #108]	; (8006004 <SPI_EndRxTxTransaction+0x7c>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a1b      	ldr	r2, [pc, #108]	; (8006008 <SPI_EndRxTxTransaction+0x80>)
 8005f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f9e:	0d5b      	lsrs	r3, r3, #21
 8005fa0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005fa4:	fb02 f303 	mul.w	r3, r2, r3
 8005fa8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fb2:	d112      	bne.n	8005fda <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	9300      	str	r3, [sp, #0]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	2180      	movs	r1, #128	; 0x80
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f7ff ff5a 	bl	8005e78 <SPI_WaitFlagStateUntilTimeout>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d016      	beq.n	8005ff8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fce:	f043 0220 	orr.w	r2, r3, #32
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e00f      	b.n	8005ffa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d00a      	beq.n	8005ff6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ff0:	2b80      	cmp	r3, #128	; 0x80
 8005ff2:	d0f2      	beq.n	8005fda <SPI_EndRxTxTransaction+0x52>
 8005ff4:	e000      	b.n	8005ff8 <SPI_EndRxTxTransaction+0x70>
        break;
 8005ff6:	bf00      	nop
  }

  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3718      	adds	r7, #24
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	200001ec 	.word	0x200001ec
 8006008:	165e9f81 	.word	0x165e9f81

0800600c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b082      	sub	sp, #8
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d101      	bne.n	800601e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	e041      	b.n	80060a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d106      	bne.n	8006038 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f7fd f868 	bl	8003108 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	3304      	adds	r3, #4
 8006048:	4619      	mov	r1, r3
 800604a:	4610      	mov	r0, r2
 800604c:	f000 fcd0 	bl	80069f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3708      	adds	r7, #8
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
	...

080060ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d001      	beq.n	80060c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e046      	b.n	8006152 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2202      	movs	r2, #2
 80060c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a23      	ldr	r2, [pc, #140]	; (8006160 <HAL_TIM_Base_Start+0xb4>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d022      	beq.n	800611c <HAL_TIM_Base_Start+0x70>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060de:	d01d      	beq.n	800611c <HAL_TIM_Base_Start+0x70>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a1f      	ldr	r2, [pc, #124]	; (8006164 <HAL_TIM_Base_Start+0xb8>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d018      	beq.n	800611c <HAL_TIM_Base_Start+0x70>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a1e      	ldr	r2, [pc, #120]	; (8006168 <HAL_TIM_Base_Start+0xbc>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d013      	beq.n	800611c <HAL_TIM_Base_Start+0x70>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a1c      	ldr	r2, [pc, #112]	; (800616c <HAL_TIM_Base_Start+0xc0>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d00e      	beq.n	800611c <HAL_TIM_Base_Start+0x70>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a1b      	ldr	r2, [pc, #108]	; (8006170 <HAL_TIM_Base_Start+0xc4>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d009      	beq.n	800611c <HAL_TIM_Base_Start+0x70>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a19      	ldr	r2, [pc, #100]	; (8006174 <HAL_TIM_Base_Start+0xc8>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d004      	beq.n	800611c <HAL_TIM_Base_Start+0x70>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a18      	ldr	r2, [pc, #96]	; (8006178 <HAL_TIM_Base_Start+0xcc>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d111      	bne.n	8006140 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f003 0307 	and.w	r3, r3, #7
 8006126:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2b06      	cmp	r3, #6
 800612c:	d010      	beq.n	8006150 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f042 0201 	orr.w	r2, r2, #1
 800613c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800613e:	e007      	b.n	8006150 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f042 0201 	orr.w	r2, r2, #1
 800614e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3714      	adds	r7, #20
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	40010000 	.word	0x40010000
 8006164:	40000400 	.word	0x40000400
 8006168:	40000800 	.word	0x40000800
 800616c:	40000c00 	.word	0x40000c00
 8006170:	40010400 	.word	0x40010400
 8006174:	40014000 	.word	0x40014000
 8006178:	40001800 	.word	0x40001800

0800617c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800618a:	b2db      	uxtb	r3, r3
 800618c:	2b01      	cmp	r3, #1
 800618e:	d001      	beq.n	8006194 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e04e      	b.n	8006232 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2202      	movs	r2, #2
 8006198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68da      	ldr	r2, [r3, #12]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f042 0201 	orr.w	r2, r2, #1
 80061aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a23      	ldr	r2, [pc, #140]	; (8006240 <HAL_TIM_Base_Start_IT+0xc4>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d022      	beq.n	80061fc <HAL_TIM_Base_Start_IT+0x80>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061be:	d01d      	beq.n	80061fc <HAL_TIM_Base_Start_IT+0x80>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a1f      	ldr	r2, [pc, #124]	; (8006244 <HAL_TIM_Base_Start_IT+0xc8>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d018      	beq.n	80061fc <HAL_TIM_Base_Start_IT+0x80>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a1e      	ldr	r2, [pc, #120]	; (8006248 <HAL_TIM_Base_Start_IT+0xcc>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d013      	beq.n	80061fc <HAL_TIM_Base_Start_IT+0x80>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a1c      	ldr	r2, [pc, #112]	; (800624c <HAL_TIM_Base_Start_IT+0xd0>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d00e      	beq.n	80061fc <HAL_TIM_Base_Start_IT+0x80>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a1b      	ldr	r2, [pc, #108]	; (8006250 <HAL_TIM_Base_Start_IT+0xd4>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d009      	beq.n	80061fc <HAL_TIM_Base_Start_IT+0x80>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a19      	ldr	r2, [pc, #100]	; (8006254 <HAL_TIM_Base_Start_IT+0xd8>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d004      	beq.n	80061fc <HAL_TIM_Base_Start_IT+0x80>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a18      	ldr	r2, [pc, #96]	; (8006258 <HAL_TIM_Base_Start_IT+0xdc>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d111      	bne.n	8006220 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f003 0307 	and.w	r3, r3, #7
 8006206:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2b06      	cmp	r3, #6
 800620c:	d010      	beq.n	8006230 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f042 0201 	orr.w	r2, r2, #1
 800621c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800621e:	e007      	b.n	8006230 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f042 0201 	orr.w	r2, r2, #1
 800622e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	40010000 	.word	0x40010000
 8006244:	40000400 	.word	0x40000400
 8006248:	40000800 	.word	0x40000800
 800624c:	40000c00 	.word	0x40000c00
 8006250:	40010400 	.word	0x40010400
 8006254:	40014000 	.word	0x40014000
 8006258:	40001800 	.word	0x40001800

0800625c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b082      	sub	sp, #8
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e041      	b.n	80062f2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006274:	b2db      	uxtb	r3, r3
 8006276:	2b00      	cmp	r3, #0
 8006278:	d106      	bne.n	8006288 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f7fc ffd4 	bl	8003230 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2202      	movs	r2, #2
 800628c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	3304      	adds	r3, #4
 8006298:	4619      	mov	r1, r3
 800629a:	4610      	mov	r0, r2
 800629c:	f000 fba8 	bl	80069f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3708      	adds	r7, #8
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
	...

080062fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d109      	bne.n	8006320 <HAL_TIM_PWM_Start+0x24>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2b01      	cmp	r3, #1
 8006316:	bf14      	ite	ne
 8006318:	2301      	movne	r3, #1
 800631a:	2300      	moveq	r3, #0
 800631c:	b2db      	uxtb	r3, r3
 800631e:	e022      	b.n	8006366 <HAL_TIM_PWM_Start+0x6a>
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	2b04      	cmp	r3, #4
 8006324:	d109      	bne.n	800633a <HAL_TIM_PWM_Start+0x3e>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b01      	cmp	r3, #1
 8006330:	bf14      	ite	ne
 8006332:	2301      	movne	r3, #1
 8006334:	2300      	moveq	r3, #0
 8006336:	b2db      	uxtb	r3, r3
 8006338:	e015      	b.n	8006366 <HAL_TIM_PWM_Start+0x6a>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b08      	cmp	r3, #8
 800633e:	d109      	bne.n	8006354 <HAL_TIM_PWM_Start+0x58>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006346:	b2db      	uxtb	r3, r3
 8006348:	2b01      	cmp	r3, #1
 800634a:	bf14      	ite	ne
 800634c:	2301      	movne	r3, #1
 800634e:	2300      	moveq	r3, #0
 8006350:	b2db      	uxtb	r3, r3
 8006352:	e008      	b.n	8006366 <HAL_TIM_PWM_Start+0x6a>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800635a:	b2db      	uxtb	r3, r3
 800635c:	2b01      	cmp	r3, #1
 800635e:	bf14      	ite	ne
 8006360:	2301      	movne	r3, #1
 8006362:	2300      	moveq	r3, #0
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b00      	cmp	r3, #0
 8006368:	d001      	beq.n	800636e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e07c      	b.n	8006468 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d104      	bne.n	800637e <HAL_TIM_PWM_Start+0x82>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2202      	movs	r2, #2
 8006378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800637c:	e013      	b.n	80063a6 <HAL_TIM_PWM_Start+0xaa>
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b04      	cmp	r3, #4
 8006382:	d104      	bne.n	800638e <HAL_TIM_PWM_Start+0x92>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2202      	movs	r2, #2
 8006388:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800638c:	e00b      	b.n	80063a6 <HAL_TIM_PWM_Start+0xaa>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b08      	cmp	r3, #8
 8006392:	d104      	bne.n	800639e <HAL_TIM_PWM_Start+0xa2>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2202      	movs	r2, #2
 8006398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800639c:	e003      	b.n	80063a6 <HAL_TIM_PWM_Start+0xaa>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2202      	movs	r2, #2
 80063a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2201      	movs	r2, #1
 80063ac:	6839      	ldr	r1, [r7, #0]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 fe08 	bl	8006fc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a2d      	ldr	r2, [pc, #180]	; (8006470 <HAL_TIM_PWM_Start+0x174>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d004      	beq.n	80063c8 <HAL_TIM_PWM_Start+0xcc>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a2c      	ldr	r2, [pc, #176]	; (8006474 <HAL_TIM_PWM_Start+0x178>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d101      	bne.n	80063cc <HAL_TIM_PWM_Start+0xd0>
 80063c8:	2301      	movs	r3, #1
 80063ca:	e000      	b.n	80063ce <HAL_TIM_PWM_Start+0xd2>
 80063cc:	2300      	movs	r3, #0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d007      	beq.n	80063e2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a22      	ldr	r2, [pc, #136]	; (8006470 <HAL_TIM_PWM_Start+0x174>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d022      	beq.n	8006432 <HAL_TIM_PWM_Start+0x136>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063f4:	d01d      	beq.n	8006432 <HAL_TIM_PWM_Start+0x136>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a1f      	ldr	r2, [pc, #124]	; (8006478 <HAL_TIM_PWM_Start+0x17c>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d018      	beq.n	8006432 <HAL_TIM_PWM_Start+0x136>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a1d      	ldr	r2, [pc, #116]	; (800647c <HAL_TIM_PWM_Start+0x180>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d013      	beq.n	8006432 <HAL_TIM_PWM_Start+0x136>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a1c      	ldr	r2, [pc, #112]	; (8006480 <HAL_TIM_PWM_Start+0x184>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d00e      	beq.n	8006432 <HAL_TIM_PWM_Start+0x136>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a16      	ldr	r2, [pc, #88]	; (8006474 <HAL_TIM_PWM_Start+0x178>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d009      	beq.n	8006432 <HAL_TIM_PWM_Start+0x136>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a18      	ldr	r2, [pc, #96]	; (8006484 <HAL_TIM_PWM_Start+0x188>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d004      	beq.n	8006432 <HAL_TIM_PWM_Start+0x136>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a16      	ldr	r2, [pc, #88]	; (8006488 <HAL_TIM_PWM_Start+0x18c>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d111      	bne.n	8006456 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	f003 0307 	and.w	r3, r3, #7
 800643c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2b06      	cmp	r3, #6
 8006442:	d010      	beq.n	8006466 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f042 0201 	orr.w	r2, r2, #1
 8006452:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006454:	e007      	b.n	8006466 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0201 	orr.w	r2, r2, #1
 8006464:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3710      	adds	r7, #16
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}
 8006470:	40010000 	.word	0x40010000
 8006474:	40010400 	.word	0x40010400
 8006478:	40000400 	.word	0x40000400
 800647c:	40000800 	.word	0x40000800
 8006480:	40000c00 	.word	0x40000c00
 8006484:	40014000 	.word	0x40014000
 8006488:	40001800 	.word	0x40001800

0800648c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	f003 0302 	and.w	r3, r3, #2
 800649e:	2b02      	cmp	r3, #2
 80064a0:	d122      	bne.n	80064e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	f003 0302 	and.w	r3, r3, #2
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d11b      	bne.n	80064e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f06f 0202 	mvn.w	r2, #2
 80064b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	f003 0303 	and.w	r3, r3, #3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d003      	beq.n	80064d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 fa70 	bl	80069b4 <HAL_TIM_IC_CaptureCallback>
 80064d4:	e005      	b.n	80064e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 fa62 	bl	80069a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 fa73 	bl	80069c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	f003 0304 	and.w	r3, r3, #4
 80064f2:	2b04      	cmp	r3, #4
 80064f4:	d122      	bne.n	800653c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f003 0304 	and.w	r3, r3, #4
 8006500:	2b04      	cmp	r3, #4
 8006502:	d11b      	bne.n	800653c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f06f 0204 	mvn.w	r2, #4
 800650c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2202      	movs	r2, #2
 8006512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800651e:	2b00      	cmp	r3, #0
 8006520:	d003      	beq.n	800652a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fa46 	bl	80069b4 <HAL_TIM_IC_CaptureCallback>
 8006528:	e005      	b.n	8006536 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 fa38 	bl	80069a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 fa49 	bl	80069c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	f003 0308 	and.w	r3, r3, #8
 8006546:	2b08      	cmp	r3, #8
 8006548:	d122      	bne.n	8006590 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	f003 0308 	and.w	r3, r3, #8
 8006554:	2b08      	cmp	r3, #8
 8006556:	d11b      	bne.n	8006590 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f06f 0208 	mvn.w	r2, #8
 8006560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2204      	movs	r2, #4
 8006566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	69db      	ldr	r3, [r3, #28]
 800656e:	f003 0303 	and.w	r3, r3, #3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d003      	beq.n	800657e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fa1c 	bl	80069b4 <HAL_TIM_IC_CaptureCallback>
 800657c:	e005      	b.n	800658a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 fa0e 	bl	80069a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 fa1f 	bl	80069c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	f003 0310 	and.w	r3, r3, #16
 800659a:	2b10      	cmp	r3, #16
 800659c:	d122      	bne.n	80065e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	f003 0310 	and.w	r3, r3, #16
 80065a8:	2b10      	cmp	r3, #16
 80065aa:	d11b      	bne.n	80065e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f06f 0210 	mvn.w	r2, #16
 80065b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2208      	movs	r2, #8
 80065ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	69db      	ldr	r3, [r3, #28]
 80065c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d003      	beq.n	80065d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f9f2 	bl	80069b4 <HAL_TIM_IC_CaptureCallback>
 80065d0:	e005      	b.n	80065de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f9e4 	bl	80069a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f9f5 	bl	80069c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	691b      	ldr	r3, [r3, #16]
 80065ea:	f003 0301 	and.w	r3, r3, #1
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d10e      	bne.n	8006610 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	f003 0301 	and.w	r3, r3, #1
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d107      	bne.n	8006610 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f06f 0201 	mvn.w	r2, #1
 8006608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f7fb fe48 	bl	80022a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800661a:	2b80      	cmp	r3, #128	; 0x80
 800661c:	d10e      	bne.n	800663c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006628:	2b80      	cmp	r3, #128	; 0x80
 800662a:	d107      	bne.n	800663c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 fdc2 	bl	80071c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006646:	2b40      	cmp	r3, #64	; 0x40
 8006648:	d10e      	bne.n	8006668 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006654:	2b40      	cmp	r3, #64	; 0x40
 8006656:	d107      	bne.n	8006668 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 f9ba 	bl	80069dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	f003 0320 	and.w	r3, r3, #32
 8006672:	2b20      	cmp	r3, #32
 8006674:	d10e      	bne.n	8006694 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	f003 0320 	and.w	r3, r3, #32
 8006680:	2b20      	cmp	r3, #32
 8006682:	d107      	bne.n	8006694 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f06f 0220 	mvn.w	r2, #32
 800668c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 fd8c 	bl	80071ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006694:	bf00      	nop
 8006696:	3708      	adds	r7, #8
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d101      	bne.n	80066b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80066b2:	2302      	movs	r3, #2
 80066b4:	e0ac      	b.n	8006810 <HAL_TIM_PWM_ConfigChannel+0x174>
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2b0c      	cmp	r3, #12
 80066c2:	f200 809f 	bhi.w	8006804 <HAL_TIM_PWM_ConfigChannel+0x168>
 80066c6:	a201      	add	r2, pc, #4	; (adr r2, 80066cc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80066c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066cc:	08006701 	.word	0x08006701
 80066d0:	08006805 	.word	0x08006805
 80066d4:	08006805 	.word	0x08006805
 80066d8:	08006805 	.word	0x08006805
 80066dc:	08006741 	.word	0x08006741
 80066e0:	08006805 	.word	0x08006805
 80066e4:	08006805 	.word	0x08006805
 80066e8:	08006805 	.word	0x08006805
 80066ec:	08006783 	.word	0x08006783
 80066f0:	08006805 	.word	0x08006805
 80066f4:	08006805 	.word	0x08006805
 80066f8:	08006805 	.word	0x08006805
 80066fc:	080067c3 	.word	0x080067c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68b9      	ldr	r1, [r7, #8]
 8006706:	4618      	mov	r0, r3
 8006708:	f000 fa12 	bl	8006b30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	699a      	ldr	r2, [r3, #24]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f042 0208 	orr.w	r2, r2, #8
 800671a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	699a      	ldr	r2, [r3, #24]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f022 0204 	bic.w	r2, r2, #4
 800672a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6999      	ldr	r1, [r3, #24]
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	691a      	ldr	r2, [r3, #16]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	430a      	orrs	r2, r1
 800673c:	619a      	str	r2, [r3, #24]
      break;
 800673e:	e062      	b.n	8006806 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	68b9      	ldr	r1, [r7, #8]
 8006746:	4618      	mov	r0, r3
 8006748:	f000 fa62 	bl	8006c10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	699a      	ldr	r2, [r3, #24]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800675a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	699a      	ldr	r2, [r3, #24]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800676a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6999      	ldr	r1, [r3, #24]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	021a      	lsls	r2, r3, #8
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	430a      	orrs	r2, r1
 800677e:	619a      	str	r2, [r3, #24]
      break;
 8006780:	e041      	b.n	8006806 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68b9      	ldr	r1, [r7, #8]
 8006788:	4618      	mov	r0, r3
 800678a:	f000 fab7 	bl	8006cfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	69da      	ldr	r2, [r3, #28]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f042 0208 	orr.w	r2, r2, #8
 800679c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69da      	ldr	r2, [r3, #28]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 0204 	bic.w	r2, r2, #4
 80067ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69d9      	ldr	r1, [r3, #28]
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	691a      	ldr	r2, [r3, #16]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	430a      	orrs	r2, r1
 80067be:	61da      	str	r2, [r3, #28]
      break;
 80067c0:	e021      	b.n	8006806 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68b9      	ldr	r1, [r7, #8]
 80067c8:	4618      	mov	r0, r3
 80067ca:	f000 fb0b 	bl	8006de4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	69da      	ldr	r2, [r3, #28]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	69da      	ldr	r2, [r3, #28]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	69d9      	ldr	r1, [r3, #28]
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	021a      	lsls	r2, r3, #8
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	430a      	orrs	r2, r1
 8006800:	61da      	str	r2, [r3, #28]
      break;
 8006802:	e000      	b.n	8006806 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006804:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800680e:	2300      	movs	r3, #0
}
 8006810:	4618      	mov	r0, r3
 8006812:	3710      	adds	r7, #16
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006828:	2b01      	cmp	r3, #1
 800682a:	d101      	bne.n	8006830 <HAL_TIM_ConfigClockSource+0x18>
 800682c:	2302      	movs	r3, #2
 800682e:	e0b3      	b.n	8006998 <HAL_TIM_ConfigClockSource+0x180>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2202      	movs	r2, #2
 800683c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800684e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006856:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006868:	d03e      	beq.n	80068e8 <HAL_TIM_ConfigClockSource+0xd0>
 800686a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800686e:	f200 8087 	bhi.w	8006980 <HAL_TIM_ConfigClockSource+0x168>
 8006872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006876:	f000 8085 	beq.w	8006984 <HAL_TIM_ConfigClockSource+0x16c>
 800687a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800687e:	d87f      	bhi.n	8006980 <HAL_TIM_ConfigClockSource+0x168>
 8006880:	2b70      	cmp	r3, #112	; 0x70
 8006882:	d01a      	beq.n	80068ba <HAL_TIM_ConfigClockSource+0xa2>
 8006884:	2b70      	cmp	r3, #112	; 0x70
 8006886:	d87b      	bhi.n	8006980 <HAL_TIM_ConfigClockSource+0x168>
 8006888:	2b60      	cmp	r3, #96	; 0x60
 800688a:	d050      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x116>
 800688c:	2b60      	cmp	r3, #96	; 0x60
 800688e:	d877      	bhi.n	8006980 <HAL_TIM_ConfigClockSource+0x168>
 8006890:	2b50      	cmp	r3, #80	; 0x50
 8006892:	d03c      	beq.n	800690e <HAL_TIM_ConfigClockSource+0xf6>
 8006894:	2b50      	cmp	r3, #80	; 0x50
 8006896:	d873      	bhi.n	8006980 <HAL_TIM_ConfigClockSource+0x168>
 8006898:	2b40      	cmp	r3, #64	; 0x40
 800689a:	d058      	beq.n	800694e <HAL_TIM_ConfigClockSource+0x136>
 800689c:	2b40      	cmp	r3, #64	; 0x40
 800689e:	d86f      	bhi.n	8006980 <HAL_TIM_ConfigClockSource+0x168>
 80068a0:	2b30      	cmp	r3, #48	; 0x30
 80068a2:	d064      	beq.n	800696e <HAL_TIM_ConfigClockSource+0x156>
 80068a4:	2b30      	cmp	r3, #48	; 0x30
 80068a6:	d86b      	bhi.n	8006980 <HAL_TIM_ConfigClockSource+0x168>
 80068a8:	2b20      	cmp	r3, #32
 80068aa:	d060      	beq.n	800696e <HAL_TIM_ConfigClockSource+0x156>
 80068ac:	2b20      	cmp	r3, #32
 80068ae:	d867      	bhi.n	8006980 <HAL_TIM_ConfigClockSource+0x168>
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d05c      	beq.n	800696e <HAL_TIM_ConfigClockSource+0x156>
 80068b4:	2b10      	cmp	r3, #16
 80068b6:	d05a      	beq.n	800696e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80068b8:	e062      	b.n	8006980 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6818      	ldr	r0, [r3, #0]
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	6899      	ldr	r1, [r3, #8]
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	f000 fb5b 	bl	8006f84 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80068dc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	609a      	str	r2, [r3, #8]
      break;
 80068e6:	e04e      	b.n	8006986 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6818      	ldr	r0, [r3, #0]
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	6899      	ldr	r1, [r3, #8]
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	685a      	ldr	r2, [r3, #4]
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	68db      	ldr	r3, [r3, #12]
 80068f8:	f000 fb44 	bl	8006f84 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	689a      	ldr	r2, [r3, #8]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800690a:	609a      	str	r2, [r3, #8]
      break;
 800690c:	e03b      	b.n	8006986 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6818      	ldr	r0, [r3, #0]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	6859      	ldr	r1, [r3, #4]
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	461a      	mov	r2, r3
 800691c:	f000 fab8 	bl	8006e90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2150      	movs	r1, #80	; 0x50
 8006926:	4618      	mov	r0, r3
 8006928:	f000 fb11 	bl	8006f4e <TIM_ITRx_SetConfig>
      break;
 800692c:	e02b      	b.n	8006986 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6818      	ldr	r0, [r3, #0]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	6859      	ldr	r1, [r3, #4]
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	461a      	mov	r2, r3
 800693c:	f000 fad7 	bl	8006eee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2160      	movs	r1, #96	; 0x60
 8006946:	4618      	mov	r0, r3
 8006948:	f000 fb01 	bl	8006f4e <TIM_ITRx_SetConfig>
      break;
 800694c:	e01b      	b.n	8006986 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6818      	ldr	r0, [r3, #0]
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	6859      	ldr	r1, [r3, #4]
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	461a      	mov	r2, r3
 800695c:	f000 fa98 	bl	8006e90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	2140      	movs	r1, #64	; 0x40
 8006966:	4618      	mov	r0, r3
 8006968:	f000 faf1 	bl	8006f4e <TIM_ITRx_SetConfig>
      break;
 800696c:	e00b      	b.n	8006986 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4619      	mov	r1, r3
 8006978:	4610      	mov	r0, r2
 800697a:	f000 fae8 	bl	8006f4e <TIM_ITRx_SetConfig>
        break;
 800697e:	e002      	b.n	8006986 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006980:	bf00      	nop
 8006982:	e000      	b.n	8006986 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006984:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b085      	sub	sp, #20
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a40      	ldr	r2, [pc, #256]	; (8006b04 <TIM_Base_SetConfig+0x114>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d013      	beq.n	8006a30 <TIM_Base_SetConfig+0x40>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a0e:	d00f      	beq.n	8006a30 <TIM_Base_SetConfig+0x40>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a3d      	ldr	r2, [pc, #244]	; (8006b08 <TIM_Base_SetConfig+0x118>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d00b      	beq.n	8006a30 <TIM_Base_SetConfig+0x40>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a3c      	ldr	r2, [pc, #240]	; (8006b0c <TIM_Base_SetConfig+0x11c>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d007      	beq.n	8006a30 <TIM_Base_SetConfig+0x40>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a3b      	ldr	r2, [pc, #236]	; (8006b10 <TIM_Base_SetConfig+0x120>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d003      	beq.n	8006a30 <TIM_Base_SetConfig+0x40>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a3a      	ldr	r2, [pc, #232]	; (8006b14 <TIM_Base_SetConfig+0x124>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d108      	bne.n	8006a42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	68fa      	ldr	r2, [r7, #12]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a2f      	ldr	r2, [pc, #188]	; (8006b04 <TIM_Base_SetConfig+0x114>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d02b      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a50:	d027      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a2c      	ldr	r2, [pc, #176]	; (8006b08 <TIM_Base_SetConfig+0x118>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d023      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a2b      	ldr	r2, [pc, #172]	; (8006b0c <TIM_Base_SetConfig+0x11c>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d01f      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a2a      	ldr	r2, [pc, #168]	; (8006b10 <TIM_Base_SetConfig+0x120>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d01b      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a29      	ldr	r2, [pc, #164]	; (8006b14 <TIM_Base_SetConfig+0x124>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d017      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a28      	ldr	r2, [pc, #160]	; (8006b18 <TIM_Base_SetConfig+0x128>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d013      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a27      	ldr	r2, [pc, #156]	; (8006b1c <TIM_Base_SetConfig+0x12c>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d00f      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a26      	ldr	r2, [pc, #152]	; (8006b20 <TIM_Base_SetConfig+0x130>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d00b      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a25      	ldr	r2, [pc, #148]	; (8006b24 <TIM_Base_SetConfig+0x134>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d007      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a24      	ldr	r2, [pc, #144]	; (8006b28 <TIM_Base_SetConfig+0x138>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d003      	beq.n	8006aa2 <TIM_Base_SetConfig+0xb2>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a23      	ldr	r2, [pc, #140]	; (8006b2c <TIM_Base_SetConfig+0x13c>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d108      	bne.n	8006ab4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006aa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	689a      	ldr	r2, [r3, #8]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	4a0a      	ldr	r2, [pc, #40]	; (8006b04 <TIM_Base_SetConfig+0x114>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d003      	beq.n	8006ae8 <TIM_Base_SetConfig+0xf8>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a0c      	ldr	r2, [pc, #48]	; (8006b14 <TIM_Base_SetConfig+0x124>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d103      	bne.n	8006af0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	691a      	ldr	r2, [r3, #16]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	615a      	str	r2, [r3, #20]
}
 8006af6:	bf00      	nop
 8006af8:	3714      	adds	r7, #20
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop
 8006b04:	40010000 	.word	0x40010000
 8006b08:	40000400 	.word	0x40000400
 8006b0c:	40000800 	.word	0x40000800
 8006b10:	40000c00 	.word	0x40000c00
 8006b14:	40010400 	.word	0x40010400
 8006b18:	40014000 	.word	0x40014000
 8006b1c:	40014400 	.word	0x40014400
 8006b20:	40014800 	.word	0x40014800
 8006b24:	40001800 	.word	0x40001800
 8006b28:	40001c00 	.word	0x40001c00
 8006b2c:	40002000 	.word	0x40002000

08006b30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b087      	sub	sp, #28
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	f023 0201 	bic.w	r2, r3, #1
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6a1b      	ldr	r3, [r3, #32]
 8006b4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	699b      	ldr	r3, [r3, #24]
 8006b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 0303 	bic.w	r3, r3, #3
 8006b66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	f023 0302 	bic.w	r3, r3, #2
 8006b78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a20      	ldr	r2, [pc, #128]	; (8006c08 <TIM_OC1_SetConfig+0xd8>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d003      	beq.n	8006b94 <TIM_OC1_SetConfig+0x64>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a1f      	ldr	r2, [pc, #124]	; (8006c0c <TIM_OC1_SetConfig+0xdc>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d10c      	bne.n	8006bae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	f023 0308 	bic.w	r3, r3, #8
 8006b9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	697a      	ldr	r2, [r7, #20]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f023 0304 	bic.w	r3, r3, #4
 8006bac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a15      	ldr	r2, [pc, #84]	; (8006c08 <TIM_OC1_SetConfig+0xd8>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d003      	beq.n	8006bbe <TIM_OC1_SetConfig+0x8e>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a14      	ldr	r2, [pc, #80]	; (8006c0c <TIM_OC1_SetConfig+0xdc>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d111      	bne.n	8006be2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006bc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	685a      	ldr	r2, [r3, #4]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	697a      	ldr	r2, [r7, #20]
 8006bfa:	621a      	str	r2, [r3, #32]
}
 8006bfc:	bf00      	nop
 8006bfe:	371c      	adds	r7, #28
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr
 8006c08:	40010000 	.word	0x40010000
 8006c0c:	40010400 	.word	0x40010400

08006c10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a1b      	ldr	r3, [r3, #32]
 8006c1e:	f023 0210 	bic.w	r2, r3, #16
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a1b      	ldr	r3, [r3, #32]
 8006c2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	021b      	lsls	r3, r3, #8
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	f023 0320 	bic.w	r3, r3, #32
 8006c5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	011b      	lsls	r3, r3, #4
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	4a22      	ldr	r2, [pc, #136]	; (8006cf4 <TIM_OC2_SetConfig+0xe4>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d003      	beq.n	8006c78 <TIM_OC2_SetConfig+0x68>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	4a21      	ldr	r2, [pc, #132]	; (8006cf8 <TIM_OC2_SetConfig+0xe8>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d10d      	bne.n	8006c94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c78:	697b      	ldr	r3, [r7, #20]
 8006c7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	011b      	lsls	r3, r3, #4
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a17      	ldr	r2, [pc, #92]	; (8006cf4 <TIM_OC2_SetConfig+0xe4>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d003      	beq.n	8006ca4 <TIM_OC2_SetConfig+0x94>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a16      	ldr	r2, [pc, #88]	; (8006cf8 <TIM_OC2_SetConfig+0xe8>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d113      	bne.n	8006ccc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006caa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006cb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	695b      	ldr	r3, [r3, #20]
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	693a      	ldr	r2, [r7, #16]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	693a      	ldr	r2, [r7, #16]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	697a      	ldr	r2, [r7, #20]
 8006ce4:	621a      	str	r2, [r3, #32]
}
 8006ce6:	bf00      	nop
 8006ce8:	371c      	adds	r7, #28
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	40010000 	.word	0x40010000
 8006cf8:	40010400 	.word	0x40010400

08006cfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b087      	sub	sp, #28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a1b      	ldr	r3, [r3, #32]
 8006d0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a1b      	ldr	r3, [r3, #32]
 8006d16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	69db      	ldr	r3, [r3, #28]
 8006d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f023 0303 	bic.w	r3, r3, #3
 8006d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	021b      	lsls	r3, r3, #8
 8006d4c:	697a      	ldr	r2, [r7, #20]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a21      	ldr	r2, [pc, #132]	; (8006ddc <TIM_OC3_SetConfig+0xe0>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d003      	beq.n	8006d62 <TIM_OC3_SetConfig+0x66>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a20      	ldr	r2, [pc, #128]	; (8006de0 <TIM_OC3_SetConfig+0xe4>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d10d      	bne.n	8006d7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	021b      	lsls	r3, r3, #8
 8006d70:	697a      	ldr	r2, [r7, #20]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a16      	ldr	r2, [pc, #88]	; (8006ddc <TIM_OC3_SetConfig+0xe0>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d003      	beq.n	8006d8e <TIM_OC3_SetConfig+0x92>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a15      	ldr	r2, [pc, #84]	; (8006de0 <TIM_OC3_SetConfig+0xe4>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d113      	bne.n	8006db6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	011b      	lsls	r3, r3, #4
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	011b      	lsls	r3, r3, #4
 8006db0:	693a      	ldr	r2, [r7, #16]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	68fa      	ldr	r2, [r7, #12]
 8006dc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	685a      	ldr	r2, [r3, #4]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	697a      	ldr	r2, [r7, #20]
 8006dce:	621a      	str	r2, [r3, #32]
}
 8006dd0:	bf00      	nop
 8006dd2:	371c      	adds	r7, #28
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr
 8006ddc:	40010000 	.word	0x40010000
 8006de0:	40010400 	.word	0x40010400

08006de4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b087      	sub	sp, #28
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6a1b      	ldr	r3, [r3, #32]
 8006df2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a1b      	ldr	r3, [r3, #32]
 8006dfe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	69db      	ldr	r3, [r3, #28]
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	021b      	lsls	r3, r3, #8
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	4313      	orrs	r3, r2
 8006e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	031b      	lsls	r3, r3, #12
 8006e36:	693a      	ldr	r2, [r7, #16]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a12      	ldr	r2, [pc, #72]	; (8006e88 <TIM_OC4_SetConfig+0xa4>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d003      	beq.n	8006e4c <TIM_OC4_SetConfig+0x68>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	4a11      	ldr	r2, [pc, #68]	; (8006e8c <TIM_OC4_SetConfig+0xa8>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d109      	bne.n	8006e60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	695b      	ldr	r3, [r3, #20]
 8006e58:	019b      	lsls	r3, r3, #6
 8006e5a:	697a      	ldr	r2, [r7, #20]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	68fa      	ldr	r2, [r7, #12]
 8006e6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	685a      	ldr	r2, [r3, #4]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	693a      	ldr	r2, [r7, #16]
 8006e78:	621a      	str	r2, [r3, #32]
}
 8006e7a:	bf00      	nop
 8006e7c:	371c      	adds	r7, #28
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	40010000 	.word	0x40010000
 8006e8c:	40010400 	.word	0x40010400

08006e90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b087      	sub	sp, #28
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6a1b      	ldr	r3, [r3, #32]
 8006ea0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	f023 0201 	bic.w	r2, r3, #1
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006eba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	011b      	lsls	r3, r3, #4
 8006ec0:	693a      	ldr	r2, [r7, #16]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	f023 030a 	bic.w	r3, r3, #10
 8006ecc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	621a      	str	r2, [r3, #32]
}
 8006ee2:	bf00      	nop
 8006ee4:	371c      	adds	r7, #28
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr

08006eee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b087      	sub	sp, #28
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	60f8      	str	r0, [r7, #12]
 8006ef6:	60b9      	str	r1, [r7, #8]
 8006ef8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6a1b      	ldr	r3, [r3, #32]
 8006efe:	f023 0210 	bic.w	r2, r3, #16
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	031b      	lsls	r3, r3, #12
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	011b      	lsls	r3, r3, #4
 8006f30:	693a      	ldr	r2, [r7, #16]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	697a      	ldr	r2, [r7, #20]
 8006f3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	693a      	ldr	r2, [r7, #16]
 8006f40:	621a      	str	r2, [r3, #32]
}
 8006f42:	bf00      	nop
 8006f44:	371c      	adds	r7, #28
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr

08006f4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f4e:	b480      	push	{r7}
 8006f50:	b085      	sub	sp, #20
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
 8006f56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f66:	683a      	ldr	r2, [r7, #0]
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	f043 0307 	orr.w	r3, r3, #7
 8006f70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	68fa      	ldr	r2, [r7, #12]
 8006f76:	609a      	str	r2, [r3, #8]
}
 8006f78:	bf00      	nop
 8006f7a:	3714      	adds	r7, #20
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b087      	sub	sp, #28
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	60f8      	str	r0, [r7, #12]
 8006f8c:	60b9      	str	r1, [r7, #8]
 8006f8e:	607a      	str	r2, [r7, #4]
 8006f90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	021a      	lsls	r2, r3, #8
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	431a      	orrs	r2, r3
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	4313      	orrs	r3, r2
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	609a      	str	r2, [r3, #8]
}
 8006fb8:	bf00      	nop
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b087      	sub	sp, #28
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	f003 031f 	and.w	r3, r3, #31
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6a1a      	ldr	r2, [r3, #32]
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	43db      	mvns	r3, r3
 8006fe6:	401a      	ands	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6a1a      	ldr	r2, [r3, #32]
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	f003 031f 	and.w	r3, r3, #31
 8006ff6:	6879      	ldr	r1, [r7, #4]
 8006ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8006ffc:	431a      	orrs	r2, r3
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	621a      	str	r2, [r3, #32]
}
 8007002:	bf00      	nop
 8007004:	371c      	adds	r7, #28
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
	...

08007010 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007010:	b480      	push	{r7}
 8007012:	b085      	sub	sp, #20
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
 8007018:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007020:	2b01      	cmp	r3, #1
 8007022:	d101      	bne.n	8007028 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007024:	2302      	movs	r3, #2
 8007026:	e05a      	b.n	80070de <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2202      	movs	r2, #2
 8007034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800704e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	4313      	orrs	r3, r2
 8007058:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a21      	ldr	r2, [pc, #132]	; (80070ec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d022      	beq.n	80070b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007074:	d01d      	beq.n	80070b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a1d      	ldr	r2, [pc, #116]	; (80070f0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d018      	beq.n	80070b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a1b      	ldr	r2, [pc, #108]	; (80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d013      	beq.n	80070b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a1a      	ldr	r2, [pc, #104]	; (80070f8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d00e      	beq.n	80070b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a18      	ldr	r2, [pc, #96]	; (80070fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d009      	beq.n	80070b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a17      	ldr	r2, [pc, #92]	; (8007100 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d004      	beq.n	80070b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a15      	ldr	r2, [pc, #84]	; (8007104 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d10c      	bne.n	80070cc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	68ba      	ldr	r2, [r7, #8]
 80070c0:	4313      	orrs	r3, r2
 80070c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68ba      	ldr	r2, [r7, #8]
 80070ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2201      	movs	r2, #1
 80070d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070dc:	2300      	movs	r3, #0
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3714      	adds	r7, #20
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr
 80070ea:	bf00      	nop
 80070ec:	40010000 	.word	0x40010000
 80070f0:	40000400 	.word	0x40000400
 80070f4:	40000800 	.word	0x40000800
 80070f8:	40000c00 	.word	0x40000c00
 80070fc:	40010400 	.word	0x40010400
 8007100:	40014000 	.word	0x40014000
 8007104:	40001800 	.word	0x40001800

08007108 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007108:	b480      	push	{r7}
 800710a:	b085      	sub	sp, #20
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007112:	2300      	movs	r3, #0
 8007114:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800711c:	2b01      	cmp	r3, #1
 800711e:	d101      	bne.n	8007124 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007120:	2302      	movs	r3, #2
 8007122:	e03d      	b.n	80071a0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	68db      	ldr	r3, [r3, #12]
 8007136:	4313      	orrs	r3, r2
 8007138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	4313      	orrs	r3, r2
 8007146:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	4313      	orrs	r3, r2
 8007154:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4313      	orrs	r3, r2
 8007162:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	691b      	ldr	r3, [r3, #16]
 800716e:	4313      	orrs	r3, r2
 8007170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	4313      	orrs	r3, r2
 800717e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	69db      	ldr	r3, [r3, #28]
 800718a:	4313      	orrs	r3, r2
 800718c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	68fa      	ldr	r2, [r7, #12]
 8007194:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3714      	adds	r7, #20
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071b4:	bf00      	nop
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071c8:	bf00      	nop
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d101      	bne.n	80071e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e03f      	b.n	8007266 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d106      	bne.n	8007200 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f7fc f958 	bl	80034b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2224      	movs	r2, #36	; 0x24
 8007204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68da      	ldr	r2, [r3, #12]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007216:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fe0b 	bl	8007e34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	691a      	ldr	r2, [r3, #16]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800722c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	695a      	ldr	r2, [r3, #20]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800723c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	68da      	ldr	r2, [r3, #12]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800724c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2200      	movs	r2, #0
 8007252:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2220      	movs	r2, #32
 8007258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2220      	movs	r2, #32
 8007260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3708      	adds	r7, #8
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b08a      	sub	sp, #40	; 0x28
 8007272:	af02      	add	r7, sp, #8
 8007274:	60f8      	str	r0, [r7, #12]
 8007276:	60b9      	str	r1, [r7, #8]
 8007278:	603b      	str	r3, [r7, #0]
 800727a:	4613      	mov	r3, r2
 800727c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800727e:	2300      	movs	r3, #0
 8007280:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b20      	cmp	r3, #32
 800728c:	d17c      	bne.n	8007388 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d002      	beq.n	800729a <HAL_UART_Transmit+0x2c>
 8007294:	88fb      	ldrh	r3, [r7, #6]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d101      	bne.n	800729e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e075      	b.n	800738a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d101      	bne.n	80072ac <HAL_UART_Transmit+0x3e>
 80072a8:	2302      	movs	r3, #2
 80072aa:	e06e      	b.n	800738a <HAL_UART_Transmit+0x11c>
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2200      	movs	r2, #0
 80072b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2221      	movs	r2, #33	; 0x21
 80072be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072c2:	f7fc fe1b 	bl	8003efc <HAL_GetTick>
 80072c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	88fa      	ldrh	r2, [r7, #6]
 80072cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	88fa      	ldrh	r2, [r7, #6]
 80072d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072dc:	d108      	bne.n	80072f0 <HAL_UART_Transmit+0x82>
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d104      	bne.n	80072f0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80072e6:	2300      	movs	r3, #0
 80072e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	61bb      	str	r3, [r7, #24]
 80072ee:	e003      	b.n	80072f8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072f4:	2300      	movs	r3, #0
 80072f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2200      	movs	r2, #0
 80072fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007300:	e02a      	b.n	8007358 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	2200      	movs	r2, #0
 800730a:	2180      	movs	r1, #128	; 0x80
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	f000 fb8d 	bl	8007a2c <UART_WaitOnFlagUntilTimeout>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	d001      	beq.n	800731c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e036      	b.n	800738a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800731c:	69fb      	ldr	r3, [r7, #28]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d10b      	bne.n	800733a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	881b      	ldrh	r3, [r3, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007330:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	3302      	adds	r3, #2
 8007336:	61bb      	str	r3, [r7, #24]
 8007338:	e007      	b.n	800734a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800733a:	69fb      	ldr	r3, [r7, #28]
 800733c:	781a      	ldrb	r2, [r3, #0]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007344:	69fb      	ldr	r3, [r7, #28]
 8007346:	3301      	adds	r3, #1
 8007348:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800734e:	b29b      	uxth	r3, r3
 8007350:	3b01      	subs	r3, #1
 8007352:	b29a      	uxth	r2, r3
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800735c:	b29b      	uxth	r3, r3
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1cf      	bne.n	8007302 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	9300      	str	r3, [sp, #0]
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	2200      	movs	r2, #0
 800736a:	2140      	movs	r1, #64	; 0x40
 800736c:	68f8      	ldr	r0, [r7, #12]
 800736e:	f000 fb5d 	bl	8007a2c <UART_WaitOnFlagUntilTimeout>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d001      	beq.n	800737c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007378:	2303      	movs	r3, #3
 800737a:	e006      	b.n	800738a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2220      	movs	r2, #32
 8007380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007384:	2300      	movs	r3, #0
 8007386:	e000      	b.n	800738a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007388:	2302      	movs	r3, #2
  }
}
 800738a:	4618      	mov	r0, r3
 800738c:	3720      	adds	r7, #32
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007392:	b480      	push	{r7}
 8007394:	b085      	sub	sp, #20
 8007396:	af00      	add	r7, sp, #0
 8007398:	60f8      	str	r0, [r7, #12]
 800739a:	60b9      	str	r1, [r7, #8]
 800739c:	4613      	mov	r3, r2
 800739e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	2b20      	cmp	r3, #32
 80073aa:	d130      	bne.n	800740e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d002      	beq.n	80073b8 <HAL_UART_Transmit_IT+0x26>
 80073b2:	88fb      	ldrh	r3, [r7, #6]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d101      	bne.n	80073bc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	e029      	b.n	8007410 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d101      	bne.n	80073ca <HAL_UART_Transmit_IT+0x38>
 80073c6:	2302      	movs	r3, #2
 80073c8:	e022      	b.n	8007410 <HAL_UART_Transmit_IT+0x7e>
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	68ba      	ldr	r2, [r7, #8]
 80073d6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	88fa      	ldrh	r2, [r7, #6]
 80073dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	88fa      	ldrh	r2, [r7, #6]
 80073e2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2221      	movs	r2, #33	; 0x21
 80073ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68da      	ldr	r2, [r3, #12]
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007408:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800740a:	2300      	movs	r3, #0
 800740c:	e000      	b.n	8007410 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800740e:	2302      	movs	r3, #2
  }
}
 8007410:	4618      	mov	r0, r3
 8007412:	3714      	adds	r7, #20
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	60f8      	str	r0, [r7, #12]
 8007424:	60b9      	str	r1, [r7, #8]
 8007426:	4613      	mov	r3, r2
 8007428:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007430:	b2db      	uxtb	r3, r3
 8007432:	2b20      	cmp	r3, #32
 8007434:	d11d      	bne.n	8007472 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d002      	beq.n	8007442 <HAL_UART_Receive_DMA+0x26>
 800743c:	88fb      	ldrh	r3, [r7, #6]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e016      	b.n	8007474 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800744c:	2b01      	cmp	r3, #1
 800744e:	d101      	bne.n	8007454 <HAL_UART_Receive_DMA+0x38>
 8007450:	2302      	movs	r3, #2
 8007452:	e00f      	b.n	8007474 <HAL_UART_Receive_DMA+0x58>
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2201      	movs	r2, #1
 8007458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2200      	movs	r2, #0
 8007460:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8007462:	88fb      	ldrh	r3, [r7, #6]
 8007464:	461a      	mov	r2, r3
 8007466:	68b9      	ldr	r1, [r7, #8]
 8007468:	68f8      	ldr	r0, [r7, #12]
 800746a:	f000 fb29 	bl	8007ac0 <UART_Start_Receive_DMA>
 800746e:	4603      	mov	r3, r0
 8007470:	e000      	b.n	8007474 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007472:	2302      	movs	r3, #2
  }
}
 8007474:	4618      	mov	r0, r3
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b082      	sub	sp, #8
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68da      	ldr	r2, [r3, #12]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007492:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	695a      	ldr	r2, [r3, #20]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f022 0201 	bic.w	r2, r2, #1
 80074a2:	615a      	str	r2, [r3, #20]

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d107      	bne.n	80074bc <HAL_UART_AbortReceive+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68da      	ldr	r2, [r3, #12]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f022 0210 	bic.w	r2, r2, #16
 80074ba:	60da      	str	r2, [r3, #12]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074c6:	2b40      	cmp	r3, #64	; 0x40
 80074c8:	d124      	bne.n	8007514 <HAL_UART_AbortReceive+0x98>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	695a      	ldr	r2, [r3, #20]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074d8:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d018      	beq.n	8007514 <HAL_UART_AbortReceive+0x98>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e6:	2200      	movs	r2, #0
 80074e8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7fd f97e 	bl	80047f0 <HAL_DMA_Abort>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00c      	beq.n	8007514 <HAL_UART_AbortReceive+0x98>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074fe:	4618      	mov	r0, r3
 8007500:	f7fd fb92 	bl	8004c28 <HAL_DMA_GetError>
 8007504:	4603      	mov	r3, r0
 8007506:	2b20      	cmp	r3, #32
 8007508:	d104      	bne.n	8007514 <HAL_UART_AbortReceive+0x98>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2210      	movs	r2, #16
 800750e:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8007510:	2303      	movs	r3, #3
 8007512:	e00a      	b.n	800752a <HAL_UART_AbortReceive+0xae>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2220      	movs	r2, #32
 800751e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2200      	movs	r2, #0
 8007526:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3708      	adds	r7, #8
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
	...

08007534 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b08a      	sub	sp, #40	; 0x28
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007554:	2300      	movs	r3, #0
 8007556:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007558:	2300      	movs	r3, #0
 800755a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800755c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755e:	f003 030f 	and.w	r3, r3, #15
 8007562:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007564:	69bb      	ldr	r3, [r7, #24]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d10d      	bne.n	8007586 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800756a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756c:	f003 0320 	and.w	r3, r3, #32
 8007570:	2b00      	cmp	r3, #0
 8007572:	d008      	beq.n	8007586 <HAL_UART_IRQHandler+0x52>
 8007574:	6a3b      	ldr	r3, [r7, #32]
 8007576:	f003 0320 	and.w	r3, r3, #32
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f000 fbc1 	bl	8007d06 <UART_Receive_IT>
      return;
 8007584:	e17c      	b.n	8007880 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	2b00      	cmp	r3, #0
 800758a:	f000 80b1 	beq.w	80076f0 <HAL_UART_IRQHandler+0x1bc>
 800758e:	69fb      	ldr	r3, [r7, #28]
 8007590:	f003 0301 	and.w	r3, r3, #1
 8007594:	2b00      	cmp	r3, #0
 8007596:	d105      	bne.n	80075a4 <HAL_UART_IRQHandler+0x70>
 8007598:	6a3b      	ldr	r3, [r7, #32]
 800759a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800759e:	2b00      	cmp	r3, #0
 80075a0:	f000 80a6 	beq.w	80076f0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80075a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a6:	f003 0301 	and.w	r3, r3, #1
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d00a      	beq.n	80075c4 <HAL_UART_IRQHandler+0x90>
 80075ae:	6a3b      	ldr	r3, [r7, #32]
 80075b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d005      	beq.n	80075c4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075bc:	f043 0201 	orr.w	r2, r3, #1
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075c6:	f003 0304 	and.w	r3, r3, #4
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00a      	beq.n	80075e4 <HAL_UART_IRQHandler+0xb0>
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	f003 0301 	and.w	r3, r3, #1
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d005      	beq.n	80075e4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075dc:	f043 0202 	orr.w	r2, r3, #2
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e6:	f003 0302 	and.w	r3, r3, #2
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00a      	beq.n	8007604 <HAL_UART_IRQHandler+0xd0>
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	f003 0301 	and.w	r3, r3, #1
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d005      	beq.n	8007604 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075fc:	f043 0204 	orr.w	r2, r3, #4
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007606:	f003 0308 	and.w	r3, r3, #8
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00f      	beq.n	800762e <HAL_UART_IRQHandler+0xfa>
 800760e:	6a3b      	ldr	r3, [r7, #32]
 8007610:	f003 0320 	and.w	r3, r3, #32
 8007614:	2b00      	cmp	r3, #0
 8007616:	d104      	bne.n	8007622 <HAL_UART_IRQHandler+0xee>
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	d005      	beq.n	800762e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007626:	f043 0208 	orr.w	r2, r3, #8
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007632:	2b00      	cmp	r3, #0
 8007634:	f000 811f 	beq.w	8007876 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763a:	f003 0320 	and.w	r3, r3, #32
 800763e:	2b00      	cmp	r3, #0
 8007640:	d007      	beq.n	8007652 <HAL_UART_IRQHandler+0x11e>
 8007642:	6a3b      	ldr	r3, [r7, #32]
 8007644:	f003 0320 	and.w	r3, r3, #32
 8007648:	2b00      	cmp	r3, #0
 800764a:	d002      	beq.n	8007652 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 fb5a 	bl	8007d06 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800765c:	2b40      	cmp	r3, #64	; 0x40
 800765e:	bf0c      	ite	eq
 8007660:	2301      	moveq	r3, #1
 8007662:	2300      	movne	r3, #0
 8007664:	b2db      	uxtb	r3, r3
 8007666:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766c:	f003 0308 	and.w	r3, r3, #8
 8007670:	2b00      	cmp	r3, #0
 8007672:	d102      	bne.n	800767a <HAL_UART_IRQHandler+0x146>
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d031      	beq.n	80076de <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 fa9a 	bl	8007bb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768a:	2b40      	cmp	r3, #64	; 0x40
 800768c:	d123      	bne.n	80076d6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	695a      	ldr	r2, [r3, #20]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800769c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d013      	beq.n	80076ce <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076aa:	4a77      	ldr	r2, [pc, #476]	; (8007888 <HAL_UART_IRQHandler+0x354>)
 80076ac:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fd f90c 	bl	80048d0 <HAL_DMA_Abort_IT>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d016      	beq.n	80076ec <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076c4:	687a      	ldr	r2, [r7, #4]
 80076c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80076c8:	4610      	mov	r0, r2
 80076ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076cc:	e00e      	b.n	80076ec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7f9 fed8 	bl	8001484 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d4:	e00a      	b.n	80076ec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f7f9 fed4 	bl	8001484 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076dc:	e006      	b.n	80076ec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f7f9 fed0 	bl	8001484 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80076ea:	e0c4      	b.n	8007876 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ec:	bf00      	nop
    return;
 80076ee:	e0c2      	b.n	8007876 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	f040 80a2 	bne.w	800783e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80076fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fc:	f003 0310 	and.w	r3, r3, #16
 8007700:	2b00      	cmp	r3, #0
 8007702:	f000 809c 	beq.w	800783e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007706:	6a3b      	ldr	r3, [r7, #32]
 8007708:	f003 0310 	and.w	r3, r3, #16
 800770c:	2b00      	cmp	r3, #0
 800770e:	f000 8096 	beq.w	800783e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007712:	2300      	movs	r3, #0
 8007714:	60fb      	str	r3, [r7, #12]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	60fb      	str	r3, [r7, #12]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	60fb      	str	r3, [r7, #12]
 8007726:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007732:	2b40      	cmp	r3, #64	; 0x40
 8007734:	d14f      	bne.n	80077d6 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007740:	8a3b      	ldrh	r3, [r7, #16]
 8007742:	2b00      	cmp	r3, #0
 8007744:	f000 8099 	beq.w	800787a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800774c:	8a3a      	ldrh	r2, [r7, #16]
 800774e:	429a      	cmp	r2, r3
 8007750:	f080 8093 	bcs.w	800787a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	8a3a      	ldrh	r2, [r7, #16]
 8007758:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800775e:	69db      	ldr	r3, [r3, #28]
 8007760:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007764:	d02b      	beq.n	80077be <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68da      	ldr	r2, [r3, #12]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007774:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	695a      	ldr	r2, [r3, #20]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f022 0201 	bic.w	r2, r2, #1
 8007784:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	695a      	ldr	r2, [r3, #20]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007794:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2220      	movs	r2, #32
 800779a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	68da      	ldr	r2, [r3, #12]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f022 0210 	bic.w	r2, r2, #16
 80077b2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b8:	4618      	mov	r0, r3
 80077ba:	f7fd f819 	bl	80047f0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	4619      	mov	r1, r3
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 f870 	bl	80078b4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80077d4:	e051      	b.n	800787a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077de:	b29b      	uxth	r3, r3
 80077e0:	1ad3      	subs	r3, r2, r3
 80077e2:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d047      	beq.n	800787e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80077ee:	8a7b      	ldrh	r3, [r7, #18]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d044      	beq.n	800787e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68da      	ldr	r2, [r3, #12]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007802:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	695a      	ldr	r2, [r3, #20]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f022 0201 	bic.w	r2, r2, #1
 8007812:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2220      	movs	r2, #32
 8007818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	68da      	ldr	r2, [r3, #12]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f022 0210 	bic.w	r2, r2, #16
 8007830:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007832:	8a7b      	ldrh	r3, [r7, #18]
 8007834:	4619      	mov	r1, r3
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f83c 	bl	80078b4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800783c:	e01f      	b.n	800787e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800783e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007844:	2b00      	cmp	r3, #0
 8007846:	d008      	beq.n	800785a <HAL_UART_IRQHandler+0x326>
 8007848:	6a3b      	ldr	r3, [r7, #32]
 800784a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800784e:	2b00      	cmp	r3, #0
 8007850:	d003      	beq.n	800785a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 f9ef 	bl	8007c36 <UART_Transmit_IT>
    return;
 8007858:	e012      	b.n	8007880 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800785a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007860:	2b00      	cmp	r3, #0
 8007862:	d00d      	beq.n	8007880 <HAL_UART_IRQHandler+0x34c>
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800786a:	2b00      	cmp	r3, #0
 800786c:	d008      	beq.n	8007880 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 fa31 	bl	8007cd6 <UART_EndTransmit_IT>
    return;
 8007874:	e004      	b.n	8007880 <HAL_UART_IRQHandler+0x34c>
    return;
 8007876:	bf00      	nop
 8007878:	e002      	b.n	8007880 <HAL_UART_IRQHandler+0x34c>
      return;
 800787a:	bf00      	nop
 800787c:	e000      	b.n	8007880 <HAL_UART_IRQHandler+0x34c>
      return;
 800787e:	bf00      	nop
  }
}
 8007880:	3728      	adds	r7, #40	; 0x28
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	08007c0f 	.word	0x08007c0f

0800788c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007894:	bf00      	nop
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80078a8:	bf00      	nop
 80078aa:	370c      	adds	r7, #12
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr

080078b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b083      	sub	sp, #12
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	460b      	mov	r3, r1
 80078be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d12a      	bne.n	800793e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68da      	ldr	r2, [r3, #12]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80078fc:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	695a      	ldr	r2, [r3, #20]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f022 0201 	bic.w	r2, r2, #1
 800790c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	695a      	ldr	r2, [r3, #20]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800791c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2220      	movs	r2, #32
 8007922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800792a:	2b01      	cmp	r3, #1
 800792c:	d107      	bne.n	800793e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68da      	ldr	r2, [r3, #12]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f022 0210 	bic.w	r2, r2, #16
 800793c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007942:	2b01      	cmp	r3, #1
 8007944:	d106      	bne.n	8007954 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800794a:	4619      	mov	r1, r3
 800794c:	68f8      	ldr	r0, [r7, #12]
 800794e:	f7ff ffb1 	bl	80078b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007952:	e002      	b.n	800795a <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	f7f9 fd7b 	bl	8001450 <HAL_UART_RxCpltCallback>
}
 800795a:	bf00      	nop
 800795c:	3710      	adds	r7, #16
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}

08007962 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007962:	b580      	push	{r7, lr}
 8007964:	b084      	sub	sp, #16
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800796e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007974:	2b01      	cmp	r3, #1
 8007976:	d108      	bne.n	800798a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800797c:	085b      	lsrs	r3, r3, #1
 800797e:	b29b      	uxth	r3, r3
 8007980:	4619      	mov	r1, r3
 8007982:	68f8      	ldr	r0, [r7, #12]
 8007984:	f7ff ff96 	bl	80078b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007988:	e002      	b.n	8007990 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800798a:	68f8      	ldr	r0, [r7, #12]
 800798c:	f7ff ff88 	bl	80078a0 <HAL_UART_RxHalfCpltCallback>
}
 8007990:	bf00      	nop
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80079a0:	2300      	movs	r3, #0
 80079a2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079a8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	695b      	ldr	r3, [r3, #20]
 80079b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079b4:	2b80      	cmp	r3, #128	; 0x80
 80079b6:	bf0c      	ite	eq
 80079b8:	2301      	moveq	r3, #1
 80079ba:	2300      	movne	r3, #0
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	2b21      	cmp	r3, #33	; 0x21
 80079ca:	d108      	bne.n	80079de <UART_DMAError+0x46>
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d005      	beq.n	80079de <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	2200      	movs	r2, #0
 80079d6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80079d8:	68b8      	ldr	r0, [r7, #8]
 80079da:	f000 f8d5 	bl	8007b88 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	695b      	ldr	r3, [r3, #20]
 80079e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079e8:	2b40      	cmp	r3, #64	; 0x40
 80079ea:	bf0c      	ite	eq
 80079ec:	2301      	moveq	r3, #1
 80079ee:	2300      	movne	r3, #0
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b22      	cmp	r3, #34	; 0x22
 80079fe:	d108      	bne.n	8007a12 <UART_DMAError+0x7a>
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d005      	beq.n	8007a12 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007a0c:	68b8      	ldr	r0, [r7, #8]
 8007a0e:	f000 f8d1 	bl	8007bb4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a16:	f043 0210 	orr.w	r2, r3, #16
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a1e:	68b8      	ldr	r0, [r7, #8]
 8007a20:	f7f9 fd30 	bl	8001484 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a24:	bf00      	nop
 8007a26:	3710      	adds	r7, #16
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	603b      	str	r3, [r7, #0]
 8007a38:	4613      	mov	r3, r2
 8007a3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a3c:	e02c      	b.n	8007a98 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a3e:	69bb      	ldr	r3, [r7, #24]
 8007a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a44:	d028      	beq.n	8007a98 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d007      	beq.n	8007a5c <UART_WaitOnFlagUntilTimeout+0x30>
 8007a4c:	f7fc fa56 	bl	8003efc <HAL_GetTick>
 8007a50:	4602      	mov	r2, r0
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	1ad3      	subs	r3, r2, r3
 8007a56:	69ba      	ldr	r2, [r7, #24]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d21d      	bcs.n	8007a98 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68da      	ldr	r2, [r3, #12]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007a6a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	695a      	ldr	r2, [r3, #20]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f022 0201 	bic.w	r2, r2, #1
 8007a7a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2220      	movs	r2, #32
 8007a88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007a94:	2303      	movs	r3, #3
 8007a96:	e00f      	b.n	8007ab8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	68ba      	ldr	r2, [r7, #8]
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	bf0c      	ite	eq
 8007aa8:	2301      	moveq	r3, #1
 8007aaa:	2300      	movne	r3, #0
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	461a      	mov	r2, r3
 8007ab0:	79fb      	ldrb	r3, [r7, #7]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d0c3      	beq.n	8007a3e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007ab6:	2300      	movs	r3, #0
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3710      	adds	r7, #16
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b086      	sub	sp, #24
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	4613      	mov	r3, r2
 8007acc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007ace:	68ba      	ldr	r2, [r7, #8]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	88fa      	ldrh	r2, [r7, #6]
 8007ad8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2200      	movs	r2, #0
 8007ade:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	2222      	movs	r2, #34	; 0x22
 8007ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aec:	4a23      	ldr	r2, [pc, #140]	; (8007b7c <UART_Start_Receive_DMA+0xbc>)
 8007aee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af4:	4a22      	ldr	r2, [pc, #136]	; (8007b80 <UART_Start_Receive_DMA+0xc0>)
 8007af6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007afc:	4a21      	ldr	r2, [pc, #132]	; (8007b84 <UART_Start_Receive_DMA+0xc4>)
 8007afe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b04:	2200      	movs	r2, #0
 8007b06:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007b08:	f107 0308 	add.w	r3, r7, #8
 8007b0c:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	3304      	adds	r3, #4
 8007b18:	4619      	mov	r1, r3
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	88fb      	ldrh	r3, [r7, #6]
 8007b20:	f7fc fe0e 	bl	8004740 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007b24:	2300      	movs	r3, #0
 8007b26:	613b      	str	r3, [r7, #16]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	613b      	str	r3, [r7, #16]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	613b      	str	r3, [r7, #16]
 8007b38:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	68da      	ldr	r2, [r3, #12]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b50:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	695a      	ldr	r2, [r3, #20]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f042 0201 	orr.w	r2, r2, #1
 8007b60:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	695a      	ldr	r2, [r3, #20]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b70:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007b72:	2300      	movs	r3, #0
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3718      	adds	r7, #24
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	080078cd 	.word	0x080078cd
 8007b80:	08007963 	.word	0x08007963
 8007b84:	08007999 	.word	0x08007999

08007b88 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68da      	ldr	r2, [r3, #12]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007b9e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2220      	movs	r2, #32
 8007ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007ba8:	bf00      	nop
 8007baa:	370c      	adds	r7, #12
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68da      	ldr	r2, [r3, #12]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007bca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	695a      	ldr	r2, [r3, #20]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f022 0201 	bic.w	r2, r2, #1
 8007bda:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d107      	bne.n	8007bf4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	68da      	ldr	r2, [r3, #12]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f022 0210 	bic.w	r2, r2, #16
 8007bf2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007c02:	bf00      	nop
 8007c04:	370c      	adds	r7, #12
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c0e:	b580      	push	{r7, lr}
 8007c10:	b084      	sub	sp, #16
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c1a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2200      	movs	r2, #0
 8007c26:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c28:	68f8      	ldr	r0, [r7, #12]
 8007c2a:	f7f9 fc2b 	bl	8001484 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c2e:	bf00      	nop
 8007c30:	3710      	adds	r7, #16
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007c36:	b480      	push	{r7}
 8007c38:	b085      	sub	sp, #20
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	2b21      	cmp	r3, #33	; 0x21
 8007c48:	d13e      	bne.n	8007cc8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c52:	d114      	bne.n	8007c7e <UART_Transmit_IT+0x48>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	691b      	ldr	r3, [r3, #16]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d110      	bne.n	8007c7e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6a1b      	ldr	r3, [r3, #32]
 8007c60:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	881b      	ldrh	r3, [r3, #0]
 8007c66:	461a      	mov	r2, r3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c70:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6a1b      	ldr	r3, [r3, #32]
 8007c76:	1c9a      	adds	r2, r3, #2
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	621a      	str	r2, [r3, #32]
 8007c7c:	e008      	b.n	8007c90 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	1c59      	adds	r1, r3, #1
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	6211      	str	r1, [r2, #32]
 8007c88:	781a      	ldrb	r2, [r3, #0]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	3b01      	subs	r3, #1
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	4619      	mov	r1, r3
 8007c9e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d10f      	bne.n	8007cc4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	68da      	ldr	r2, [r3, #12]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007cb2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	68da      	ldr	r2, [r3, #12]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cc2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	e000      	b.n	8007cca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007cc8:	2302      	movs	r3, #2
  }
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3714      	adds	r7, #20
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd4:	4770      	bx	lr

08007cd6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007cd6:	b580      	push	{r7, lr}
 8007cd8:	b082      	sub	sp, #8
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	68da      	ldr	r2, [r3, #12]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2220      	movs	r2, #32
 8007cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f7ff fdc8 	bl	800788c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3708      	adds	r7, #8
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}

08007d06 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007d06:	b580      	push	{r7, lr}
 8007d08:	b084      	sub	sp, #16
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d14:	b2db      	uxtb	r3, r3
 8007d16:	2b22      	cmp	r3, #34	; 0x22
 8007d18:	f040 8087 	bne.w	8007e2a <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d24:	d117      	bne.n	8007d56 <UART_Receive_IT+0x50>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	691b      	ldr	r3, [r3, #16]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d113      	bne.n	8007d56 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d36:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d4e:	1c9a      	adds	r2, r3, #2
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	629a      	str	r2, [r3, #40]	; 0x28
 8007d54:	e026      	b.n	8007da4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d5a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d68:	d007      	beq.n	8007d7a <UART_Receive_IT+0x74>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d10a      	bne.n	8007d88 <UART_Receive_IT+0x82>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d106      	bne.n	8007d88 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	701a      	strb	r2, [r3, #0]
 8007d86:	e008      	b.n	8007d9a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d94:	b2da      	uxtb	r2, r3
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d9e:	1c5a      	adds	r2, r3, #1
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	3b01      	subs	r3, #1
 8007dac:	b29b      	uxth	r3, r3
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	4619      	mov	r1, r3
 8007db2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d136      	bne.n	8007e26 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68da      	ldr	r2, [r3, #12]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f022 0220 	bic.w	r2, r2, #32
 8007dc6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68da      	ldr	r2, [r3, #12]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007dd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	695a      	ldr	r2, [r3, #20]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f022 0201 	bic.w	r2, r2, #1
 8007de6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2220      	movs	r2, #32
 8007dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d10e      	bne.n	8007e16 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	68da      	ldr	r2, [r3, #12]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f022 0210 	bic.w	r2, r2, #16
 8007e06:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f7ff fd50 	bl	80078b4 <HAL_UARTEx_RxEventCallback>
 8007e14:	e002      	b.n	8007e1c <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f7f9 fb1a 	bl	8001450 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8007e22:	2300      	movs	r3, #0
 8007e24:	e002      	b.n	8007e2c <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007e26:	2300      	movs	r3, #0
 8007e28:	e000      	b.n	8007e2c <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007e2a:	2302      	movs	r3, #2
  }
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3710      	adds	r7, #16
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e38:	b09f      	sub	sp, #124	; 0x7c
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	691b      	ldr	r3, [r3, #16]
 8007e44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e4a:	68d9      	ldr	r1, [r3, #12]
 8007e4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	ea40 0301 	orr.w	r3, r0, r1
 8007e54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e58:	689a      	ldr	r2, [r3, #8]
 8007e5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e5c:	691b      	ldr	r3, [r3, #16]
 8007e5e:	431a      	orrs	r2, r3
 8007e60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e62:	695b      	ldr	r3, [r3, #20]
 8007e64:	431a      	orrs	r2, r3
 8007e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e68:	69db      	ldr	r3, [r3, #28]
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007e6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	68db      	ldr	r3, [r3, #12]
 8007e74:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007e78:	f021 010c 	bic.w	r1, r1, #12
 8007e7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e82:	430b      	orrs	r3, r1
 8007e84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	695b      	ldr	r3, [r3, #20]
 8007e8c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e92:	6999      	ldr	r1, [r3, #24]
 8007e94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	ea40 0301 	orr.w	r3, r0, r1
 8007e9c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	4bc5      	ldr	r3, [pc, #788]	; (80081b8 <UART_SetConfig+0x384>)
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d004      	beq.n	8007eb2 <UART_SetConfig+0x7e>
 8007ea8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	4bc3      	ldr	r3, [pc, #780]	; (80081bc <UART_SetConfig+0x388>)
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d103      	bne.n	8007eba <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007eb2:	f7fd fdd5 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 8007eb6:	6778      	str	r0, [r7, #116]	; 0x74
 8007eb8:	e002      	b.n	8007ec0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007eba:	f7fd fdbd 	bl	8005a38 <HAL_RCC_GetPCLK1Freq>
 8007ebe:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ec0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ec2:	69db      	ldr	r3, [r3, #28]
 8007ec4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ec8:	f040 80b6 	bne.w	8008038 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ecc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ece:	461c      	mov	r4, r3
 8007ed0:	f04f 0500 	mov.w	r5, #0
 8007ed4:	4622      	mov	r2, r4
 8007ed6:	462b      	mov	r3, r5
 8007ed8:	1891      	adds	r1, r2, r2
 8007eda:	6439      	str	r1, [r7, #64]	; 0x40
 8007edc:	415b      	adcs	r3, r3
 8007ede:	647b      	str	r3, [r7, #68]	; 0x44
 8007ee0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007ee4:	1912      	adds	r2, r2, r4
 8007ee6:	eb45 0303 	adc.w	r3, r5, r3
 8007eea:	f04f 0000 	mov.w	r0, #0
 8007eee:	f04f 0100 	mov.w	r1, #0
 8007ef2:	00d9      	lsls	r1, r3, #3
 8007ef4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007ef8:	00d0      	lsls	r0, r2, #3
 8007efa:	4602      	mov	r2, r0
 8007efc:	460b      	mov	r3, r1
 8007efe:	1911      	adds	r1, r2, r4
 8007f00:	6639      	str	r1, [r7, #96]	; 0x60
 8007f02:	416b      	adcs	r3, r5
 8007f04:	667b      	str	r3, [r7, #100]	; 0x64
 8007f06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	f04f 0300 	mov.w	r3, #0
 8007f10:	1891      	adds	r1, r2, r2
 8007f12:	63b9      	str	r1, [r7, #56]	; 0x38
 8007f14:	415b      	adcs	r3, r3
 8007f16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007f1c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007f20:	f7f8 fe8a 	bl	8000c38 <__aeabi_uldivmod>
 8007f24:	4602      	mov	r2, r0
 8007f26:	460b      	mov	r3, r1
 8007f28:	4ba5      	ldr	r3, [pc, #660]	; (80081c0 <UART_SetConfig+0x38c>)
 8007f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8007f2e:	095b      	lsrs	r3, r3, #5
 8007f30:	011e      	lsls	r6, r3, #4
 8007f32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f34:	461c      	mov	r4, r3
 8007f36:	f04f 0500 	mov.w	r5, #0
 8007f3a:	4622      	mov	r2, r4
 8007f3c:	462b      	mov	r3, r5
 8007f3e:	1891      	adds	r1, r2, r2
 8007f40:	6339      	str	r1, [r7, #48]	; 0x30
 8007f42:	415b      	adcs	r3, r3
 8007f44:	637b      	str	r3, [r7, #52]	; 0x34
 8007f46:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007f4a:	1912      	adds	r2, r2, r4
 8007f4c:	eb45 0303 	adc.w	r3, r5, r3
 8007f50:	f04f 0000 	mov.w	r0, #0
 8007f54:	f04f 0100 	mov.w	r1, #0
 8007f58:	00d9      	lsls	r1, r3, #3
 8007f5a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f5e:	00d0      	lsls	r0, r2, #3
 8007f60:	4602      	mov	r2, r0
 8007f62:	460b      	mov	r3, r1
 8007f64:	1911      	adds	r1, r2, r4
 8007f66:	65b9      	str	r1, [r7, #88]	; 0x58
 8007f68:	416b      	adcs	r3, r5
 8007f6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	461a      	mov	r2, r3
 8007f72:	f04f 0300 	mov.w	r3, #0
 8007f76:	1891      	adds	r1, r2, r2
 8007f78:	62b9      	str	r1, [r7, #40]	; 0x28
 8007f7a:	415b      	adcs	r3, r3
 8007f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007f82:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007f86:	f7f8 fe57 	bl	8000c38 <__aeabi_uldivmod>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	4b8c      	ldr	r3, [pc, #560]	; (80081c0 <UART_SetConfig+0x38c>)
 8007f90:	fba3 1302 	umull	r1, r3, r3, r2
 8007f94:	095b      	lsrs	r3, r3, #5
 8007f96:	2164      	movs	r1, #100	; 0x64
 8007f98:	fb01 f303 	mul.w	r3, r1, r3
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	00db      	lsls	r3, r3, #3
 8007fa0:	3332      	adds	r3, #50	; 0x32
 8007fa2:	4a87      	ldr	r2, [pc, #540]	; (80081c0 <UART_SetConfig+0x38c>)
 8007fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa8:	095b      	lsrs	r3, r3, #5
 8007faa:	005b      	lsls	r3, r3, #1
 8007fac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007fb0:	441e      	add	r6, r3
 8007fb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f04f 0100 	mov.w	r1, #0
 8007fba:	4602      	mov	r2, r0
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	1894      	adds	r4, r2, r2
 8007fc0:	623c      	str	r4, [r7, #32]
 8007fc2:	415b      	adcs	r3, r3
 8007fc4:	627b      	str	r3, [r7, #36]	; 0x24
 8007fc6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007fca:	1812      	adds	r2, r2, r0
 8007fcc:	eb41 0303 	adc.w	r3, r1, r3
 8007fd0:	f04f 0400 	mov.w	r4, #0
 8007fd4:	f04f 0500 	mov.w	r5, #0
 8007fd8:	00dd      	lsls	r5, r3, #3
 8007fda:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007fde:	00d4      	lsls	r4, r2, #3
 8007fe0:	4622      	mov	r2, r4
 8007fe2:	462b      	mov	r3, r5
 8007fe4:	1814      	adds	r4, r2, r0
 8007fe6:	653c      	str	r4, [r7, #80]	; 0x50
 8007fe8:	414b      	adcs	r3, r1
 8007fea:	657b      	str	r3, [r7, #84]	; 0x54
 8007fec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	f04f 0300 	mov.w	r3, #0
 8007ff6:	1891      	adds	r1, r2, r2
 8007ff8:	61b9      	str	r1, [r7, #24]
 8007ffa:	415b      	adcs	r3, r3
 8007ffc:	61fb      	str	r3, [r7, #28]
 8007ffe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008002:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008006:	f7f8 fe17 	bl	8000c38 <__aeabi_uldivmod>
 800800a:	4602      	mov	r2, r0
 800800c:	460b      	mov	r3, r1
 800800e:	4b6c      	ldr	r3, [pc, #432]	; (80081c0 <UART_SetConfig+0x38c>)
 8008010:	fba3 1302 	umull	r1, r3, r3, r2
 8008014:	095b      	lsrs	r3, r3, #5
 8008016:	2164      	movs	r1, #100	; 0x64
 8008018:	fb01 f303 	mul.w	r3, r1, r3
 800801c:	1ad3      	subs	r3, r2, r3
 800801e:	00db      	lsls	r3, r3, #3
 8008020:	3332      	adds	r3, #50	; 0x32
 8008022:	4a67      	ldr	r2, [pc, #412]	; (80081c0 <UART_SetConfig+0x38c>)
 8008024:	fba2 2303 	umull	r2, r3, r2, r3
 8008028:	095b      	lsrs	r3, r3, #5
 800802a:	f003 0207 	and.w	r2, r3, #7
 800802e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4432      	add	r2, r6
 8008034:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008036:	e0b9      	b.n	80081ac <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008038:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800803a:	461c      	mov	r4, r3
 800803c:	f04f 0500 	mov.w	r5, #0
 8008040:	4622      	mov	r2, r4
 8008042:	462b      	mov	r3, r5
 8008044:	1891      	adds	r1, r2, r2
 8008046:	6139      	str	r1, [r7, #16]
 8008048:	415b      	adcs	r3, r3
 800804a:	617b      	str	r3, [r7, #20]
 800804c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008050:	1912      	adds	r2, r2, r4
 8008052:	eb45 0303 	adc.w	r3, r5, r3
 8008056:	f04f 0000 	mov.w	r0, #0
 800805a:	f04f 0100 	mov.w	r1, #0
 800805e:	00d9      	lsls	r1, r3, #3
 8008060:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008064:	00d0      	lsls	r0, r2, #3
 8008066:	4602      	mov	r2, r0
 8008068:	460b      	mov	r3, r1
 800806a:	eb12 0804 	adds.w	r8, r2, r4
 800806e:	eb43 0905 	adc.w	r9, r3, r5
 8008072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	4618      	mov	r0, r3
 8008078:	f04f 0100 	mov.w	r1, #0
 800807c:	f04f 0200 	mov.w	r2, #0
 8008080:	f04f 0300 	mov.w	r3, #0
 8008084:	008b      	lsls	r3, r1, #2
 8008086:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800808a:	0082      	lsls	r2, r0, #2
 800808c:	4640      	mov	r0, r8
 800808e:	4649      	mov	r1, r9
 8008090:	f7f8 fdd2 	bl	8000c38 <__aeabi_uldivmod>
 8008094:	4602      	mov	r2, r0
 8008096:	460b      	mov	r3, r1
 8008098:	4b49      	ldr	r3, [pc, #292]	; (80081c0 <UART_SetConfig+0x38c>)
 800809a:	fba3 2302 	umull	r2, r3, r3, r2
 800809e:	095b      	lsrs	r3, r3, #5
 80080a0:	011e      	lsls	r6, r3, #4
 80080a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080a4:	4618      	mov	r0, r3
 80080a6:	f04f 0100 	mov.w	r1, #0
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	1894      	adds	r4, r2, r2
 80080b0:	60bc      	str	r4, [r7, #8]
 80080b2:	415b      	adcs	r3, r3
 80080b4:	60fb      	str	r3, [r7, #12]
 80080b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80080ba:	1812      	adds	r2, r2, r0
 80080bc:	eb41 0303 	adc.w	r3, r1, r3
 80080c0:	f04f 0400 	mov.w	r4, #0
 80080c4:	f04f 0500 	mov.w	r5, #0
 80080c8:	00dd      	lsls	r5, r3, #3
 80080ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80080ce:	00d4      	lsls	r4, r2, #3
 80080d0:	4622      	mov	r2, r4
 80080d2:	462b      	mov	r3, r5
 80080d4:	1814      	adds	r4, r2, r0
 80080d6:	64bc      	str	r4, [r7, #72]	; 0x48
 80080d8:	414b      	adcs	r3, r1
 80080da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	4618      	mov	r0, r3
 80080e2:	f04f 0100 	mov.w	r1, #0
 80080e6:	f04f 0200 	mov.w	r2, #0
 80080ea:	f04f 0300 	mov.w	r3, #0
 80080ee:	008b      	lsls	r3, r1, #2
 80080f0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80080f4:	0082      	lsls	r2, r0, #2
 80080f6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80080fa:	f7f8 fd9d 	bl	8000c38 <__aeabi_uldivmod>
 80080fe:	4602      	mov	r2, r0
 8008100:	460b      	mov	r3, r1
 8008102:	4b2f      	ldr	r3, [pc, #188]	; (80081c0 <UART_SetConfig+0x38c>)
 8008104:	fba3 1302 	umull	r1, r3, r3, r2
 8008108:	095b      	lsrs	r3, r3, #5
 800810a:	2164      	movs	r1, #100	; 0x64
 800810c:	fb01 f303 	mul.w	r3, r1, r3
 8008110:	1ad3      	subs	r3, r2, r3
 8008112:	011b      	lsls	r3, r3, #4
 8008114:	3332      	adds	r3, #50	; 0x32
 8008116:	4a2a      	ldr	r2, [pc, #168]	; (80081c0 <UART_SetConfig+0x38c>)
 8008118:	fba2 2303 	umull	r2, r3, r2, r3
 800811c:	095b      	lsrs	r3, r3, #5
 800811e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008122:	441e      	add	r6, r3
 8008124:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008126:	4618      	mov	r0, r3
 8008128:	f04f 0100 	mov.w	r1, #0
 800812c:	4602      	mov	r2, r0
 800812e:	460b      	mov	r3, r1
 8008130:	1894      	adds	r4, r2, r2
 8008132:	603c      	str	r4, [r7, #0]
 8008134:	415b      	adcs	r3, r3
 8008136:	607b      	str	r3, [r7, #4]
 8008138:	e9d7 2300 	ldrd	r2, r3, [r7]
 800813c:	1812      	adds	r2, r2, r0
 800813e:	eb41 0303 	adc.w	r3, r1, r3
 8008142:	f04f 0400 	mov.w	r4, #0
 8008146:	f04f 0500 	mov.w	r5, #0
 800814a:	00dd      	lsls	r5, r3, #3
 800814c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008150:	00d4      	lsls	r4, r2, #3
 8008152:	4622      	mov	r2, r4
 8008154:	462b      	mov	r3, r5
 8008156:	eb12 0a00 	adds.w	sl, r2, r0
 800815a:	eb43 0b01 	adc.w	fp, r3, r1
 800815e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	4618      	mov	r0, r3
 8008164:	f04f 0100 	mov.w	r1, #0
 8008168:	f04f 0200 	mov.w	r2, #0
 800816c:	f04f 0300 	mov.w	r3, #0
 8008170:	008b      	lsls	r3, r1, #2
 8008172:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008176:	0082      	lsls	r2, r0, #2
 8008178:	4650      	mov	r0, sl
 800817a:	4659      	mov	r1, fp
 800817c:	f7f8 fd5c 	bl	8000c38 <__aeabi_uldivmod>
 8008180:	4602      	mov	r2, r0
 8008182:	460b      	mov	r3, r1
 8008184:	4b0e      	ldr	r3, [pc, #56]	; (80081c0 <UART_SetConfig+0x38c>)
 8008186:	fba3 1302 	umull	r1, r3, r3, r2
 800818a:	095b      	lsrs	r3, r3, #5
 800818c:	2164      	movs	r1, #100	; 0x64
 800818e:	fb01 f303 	mul.w	r3, r1, r3
 8008192:	1ad3      	subs	r3, r2, r3
 8008194:	011b      	lsls	r3, r3, #4
 8008196:	3332      	adds	r3, #50	; 0x32
 8008198:	4a09      	ldr	r2, [pc, #36]	; (80081c0 <UART_SetConfig+0x38c>)
 800819a:	fba2 2303 	umull	r2, r3, r2, r3
 800819e:	095b      	lsrs	r3, r3, #5
 80081a0:	f003 020f 	and.w	r2, r3, #15
 80081a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4432      	add	r2, r6
 80081aa:	609a      	str	r2, [r3, #8]
}
 80081ac:	bf00      	nop
 80081ae:	377c      	adds	r7, #124	; 0x7c
 80081b0:	46bd      	mov	sp, r7
 80081b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081b6:	bf00      	nop
 80081b8:	40011000 	.word	0x40011000
 80081bc:	40011400 	.word	0x40011400
 80081c0:	51eb851f 	.word	0x51eb851f

080081c4 <__errno>:
 80081c4:	4b01      	ldr	r3, [pc, #4]	; (80081cc <__errno+0x8>)
 80081c6:	6818      	ldr	r0, [r3, #0]
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop
 80081cc:	200001f8 	.word	0x200001f8

080081d0 <__libc_init_array>:
 80081d0:	b570      	push	{r4, r5, r6, lr}
 80081d2:	4d0d      	ldr	r5, [pc, #52]	; (8008208 <__libc_init_array+0x38>)
 80081d4:	4c0d      	ldr	r4, [pc, #52]	; (800820c <__libc_init_array+0x3c>)
 80081d6:	1b64      	subs	r4, r4, r5
 80081d8:	10a4      	asrs	r4, r4, #2
 80081da:	2600      	movs	r6, #0
 80081dc:	42a6      	cmp	r6, r4
 80081de:	d109      	bne.n	80081f4 <__libc_init_array+0x24>
 80081e0:	4d0b      	ldr	r5, [pc, #44]	; (8008210 <__libc_init_array+0x40>)
 80081e2:	4c0c      	ldr	r4, [pc, #48]	; (8008214 <__libc_init_array+0x44>)
 80081e4:	f003 ffa6 	bl	800c134 <_init>
 80081e8:	1b64      	subs	r4, r4, r5
 80081ea:	10a4      	asrs	r4, r4, #2
 80081ec:	2600      	movs	r6, #0
 80081ee:	42a6      	cmp	r6, r4
 80081f0:	d105      	bne.n	80081fe <__libc_init_array+0x2e>
 80081f2:	bd70      	pop	{r4, r5, r6, pc}
 80081f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80081f8:	4798      	blx	r3
 80081fa:	3601      	adds	r6, #1
 80081fc:	e7ee      	b.n	80081dc <__libc_init_array+0xc>
 80081fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008202:	4798      	blx	r3
 8008204:	3601      	adds	r6, #1
 8008206:	e7f2      	b.n	80081ee <__libc_init_array+0x1e>
 8008208:	0800d080 	.word	0x0800d080
 800820c:	0800d080 	.word	0x0800d080
 8008210:	0800d080 	.word	0x0800d080
 8008214:	0800d084 	.word	0x0800d084

08008218 <memset>:
 8008218:	4402      	add	r2, r0
 800821a:	4603      	mov	r3, r0
 800821c:	4293      	cmp	r3, r2
 800821e:	d100      	bne.n	8008222 <memset+0xa>
 8008220:	4770      	bx	lr
 8008222:	f803 1b01 	strb.w	r1, [r3], #1
 8008226:	e7f9      	b.n	800821c <memset+0x4>

08008228 <_scanf_float>:
 8008228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800822c:	b087      	sub	sp, #28
 800822e:	4617      	mov	r7, r2
 8008230:	9303      	str	r3, [sp, #12]
 8008232:	688b      	ldr	r3, [r1, #8]
 8008234:	1e5a      	subs	r2, r3, #1
 8008236:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800823a:	bf83      	ittte	hi
 800823c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008240:	195b      	addhi	r3, r3, r5
 8008242:	9302      	strhi	r3, [sp, #8]
 8008244:	2300      	movls	r3, #0
 8008246:	bf86      	itte	hi
 8008248:	f240 135d 	movwhi	r3, #349	; 0x15d
 800824c:	608b      	strhi	r3, [r1, #8]
 800824e:	9302      	strls	r3, [sp, #8]
 8008250:	680b      	ldr	r3, [r1, #0]
 8008252:	468b      	mov	fp, r1
 8008254:	2500      	movs	r5, #0
 8008256:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800825a:	f84b 3b1c 	str.w	r3, [fp], #28
 800825e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008262:	4680      	mov	r8, r0
 8008264:	460c      	mov	r4, r1
 8008266:	465e      	mov	r6, fp
 8008268:	46aa      	mov	sl, r5
 800826a:	46a9      	mov	r9, r5
 800826c:	9501      	str	r5, [sp, #4]
 800826e:	68a2      	ldr	r2, [r4, #8]
 8008270:	b152      	cbz	r2, 8008288 <_scanf_float+0x60>
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	2b4e      	cmp	r3, #78	; 0x4e
 8008278:	d864      	bhi.n	8008344 <_scanf_float+0x11c>
 800827a:	2b40      	cmp	r3, #64	; 0x40
 800827c:	d83c      	bhi.n	80082f8 <_scanf_float+0xd0>
 800827e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008282:	b2c8      	uxtb	r0, r1
 8008284:	280e      	cmp	r0, #14
 8008286:	d93a      	bls.n	80082fe <_scanf_float+0xd6>
 8008288:	f1b9 0f00 	cmp.w	r9, #0
 800828c:	d003      	beq.n	8008296 <_scanf_float+0x6e>
 800828e:	6823      	ldr	r3, [r4, #0]
 8008290:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008294:	6023      	str	r3, [r4, #0]
 8008296:	f10a 3aff 	add.w	sl, sl, #4294967295
 800829a:	f1ba 0f01 	cmp.w	sl, #1
 800829e:	f200 8113 	bhi.w	80084c8 <_scanf_float+0x2a0>
 80082a2:	455e      	cmp	r6, fp
 80082a4:	f200 8105 	bhi.w	80084b2 <_scanf_float+0x28a>
 80082a8:	2501      	movs	r5, #1
 80082aa:	4628      	mov	r0, r5
 80082ac:	b007      	add	sp, #28
 80082ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80082b6:	2a0d      	cmp	r2, #13
 80082b8:	d8e6      	bhi.n	8008288 <_scanf_float+0x60>
 80082ba:	a101      	add	r1, pc, #4	; (adr r1, 80082c0 <_scanf_float+0x98>)
 80082bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80082c0:	080083ff 	.word	0x080083ff
 80082c4:	08008289 	.word	0x08008289
 80082c8:	08008289 	.word	0x08008289
 80082cc:	08008289 	.word	0x08008289
 80082d0:	0800845f 	.word	0x0800845f
 80082d4:	08008437 	.word	0x08008437
 80082d8:	08008289 	.word	0x08008289
 80082dc:	08008289 	.word	0x08008289
 80082e0:	0800840d 	.word	0x0800840d
 80082e4:	08008289 	.word	0x08008289
 80082e8:	08008289 	.word	0x08008289
 80082ec:	08008289 	.word	0x08008289
 80082f0:	08008289 	.word	0x08008289
 80082f4:	080083c5 	.word	0x080083c5
 80082f8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80082fc:	e7db      	b.n	80082b6 <_scanf_float+0x8e>
 80082fe:	290e      	cmp	r1, #14
 8008300:	d8c2      	bhi.n	8008288 <_scanf_float+0x60>
 8008302:	a001      	add	r0, pc, #4	; (adr r0, 8008308 <_scanf_float+0xe0>)
 8008304:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008308:	080083b7 	.word	0x080083b7
 800830c:	08008289 	.word	0x08008289
 8008310:	080083b7 	.word	0x080083b7
 8008314:	0800844b 	.word	0x0800844b
 8008318:	08008289 	.word	0x08008289
 800831c:	08008365 	.word	0x08008365
 8008320:	080083a1 	.word	0x080083a1
 8008324:	080083a1 	.word	0x080083a1
 8008328:	080083a1 	.word	0x080083a1
 800832c:	080083a1 	.word	0x080083a1
 8008330:	080083a1 	.word	0x080083a1
 8008334:	080083a1 	.word	0x080083a1
 8008338:	080083a1 	.word	0x080083a1
 800833c:	080083a1 	.word	0x080083a1
 8008340:	080083a1 	.word	0x080083a1
 8008344:	2b6e      	cmp	r3, #110	; 0x6e
 8008346:	d809      	bhi.n	800835c <_scanf_float+0x134>
 8008348:	2b60      	cmp	r3, #96	; 0x60
 800834a:	d8b2      	bhi.n	80082b2 <_scanf_float+0x8a>
 800834c:	2b54      	cmp	r3, #84	; 0x54
 800834e:	d077      	beq.n	8008440 <_scanf_float+0x218>
 8008350:	2b59      	cmp	r3, #89	; 0x59
 8008352:	d199      	bne.n	8008288 <_scanf_float+0x60>
 8008354:	2d07      	cmp	r5, #7
 8008356:	d197      	bne.n	8008288 <_scanf_float+0x60>
 8008358:	2508      	movs	r5, #8
 800835a:	e029      	b.n	80083b0 <_scanf_float+0x188>
 800835c:	2b74      	cmp	r3, #116	; 0x74
 800835e:	d06f      	beq.n	8008440 <_scanf_float+0x218>
 8008360:	2b79      	cmp	r3, #121	; 0x79
 8008362:	e7f6      	b.n	8008352 <_scanf_float+0x12a>
 8008364:	6821      	ldr	r1, [r4, #0]
 8008366:	05c8      	lsls	r0, r1, #23
 8008368:	d51a      	bpl.n	80083a0 <_scanf_float+0x178>
 800836a:	9b02      	ldr	r3, [sp, #8]
 800836c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008370:	6021      	str	r1, [r4, #0]
 8008372:	f109 0901 	add.w	r9, r9, #1
 8008376:	b11b      	cbz	r3, 8008380 <_scanf_float+0x158>
 8008378:	3b01      	subs	r3, #1
 800837a:	3201      	adds	r2, #1
 800837c:	9302      	str	r3, [sp, #8]
 800837e:	60a2      	str	r2, [r4, #8]
 8008380:	68a3      	ldr	r3, [r4, #8]
 8008382:	3b01      	subs	r3, #1
 8008384:	60a3      	str	r3, [r4, #8]
 8008386:	6923      	ldr	r3, [r4, #16]
 8008388:	3301      	adds	r3, #1
 800838a:	6123      	str	r3, [r4, #16]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	3b01      	subs	r3, #1
 8008390:	2b00      	cmp	r3, #0
 8008392:	607b      	str	r3, [r7, #4]
 8008394:	f340 8084 	ble.w	80084a0 <_scanf_float+0x278>
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	3301      	adds	r3, #1
 800839c:	603b      	str	r3, [r7, #0]
 800839e:	e766      	b.n	800826e <_scanf_float+0x46>
 80083a0:	eb1a 0f05 	cmn.w	sl, r5
 80083a4:	f47f af70 	bne.w	8008288 <_scanf_float+0x60>
 80083a8:	6822      	ldr	r2, [r4, #0]
 80083aa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80083ae:	6022      	str	r2, [r4, #0]
 80083b0:	f806 3b01 	strb.w	r3, [r6], #1
 80083b4:	e7e4      	b.n	8008380 <_scanf_float+0x158>
 80083b6:	6822      	ldr	r2, [r4, #0]
 80083b8:	0610      	lsls	r0, r2, #24
 80083ba:	f57f af65 	bpl.w	8008288 <_scanf_float+0x60>
 80083be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80083c2:	e7f4      	b.n	80083ae <_scanf_float+0x186>
 80083c4:	f1ba 0f00 	cmp.w	sl, #0
 80083c8:	d10e      	bne.n	80083e8 <_scanf_float+0x1c0>
 80083ca:	f1b9 0f00 	cmp.w	r9, #0
 80083ce:	d10e      	bne.n	80083ee <_scanf_float+0x1c6>
 80083d0:	6822      	ldr	r2, [r4, #0]
 80083d2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80083d6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80083da:	d108      	bne.n	80083ee <_scanf_float+0x1c6>
 80083dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80083e0:	6022      	str	r2, [r4, #0]
 80083e2:	f04f 0a01 	mov.w	sl, #1
 80083e6:	e7e3      	b.n	80083b0 <_scanf_float+0x188>
 80083e8:	f1ba 0f02 	cmp.w	sl, #2
 80083ec:	d055      	beq.n	800849a <_scanf_float+0x272>
 80083ee:	2d01      	cmp	r5, #1
 80083f0:	d002      	beq.n	80083f8 <_scanf_float+0x1d0>
 80083f2:	2d04      	cmp	r5, #4
 80083f4:	f47f af48 	bne.w	8008288 <_scanf_float+0x60>
 80083f8:	3501      	adds	r5, #1
 80083fa:	b2ed      	uxtb	r5, r5
 80083fc:	e7d8      	b.n	80083b0 <_scanf_float+0x188>
 80083fe:	f1ba 0f01 	cmp.w	sl, #1
 8008402:	f47f af41 	bne.w	8008288 <_scanf_float+0x60>
 8008406:	f04f 0a02 	mov.w	sl, #2
 800840a:	e7d1      	b.n	80083b0 <_scanf_float+0x188>
 800840c:	b97d      	cbnz	r5, 800842e <_scanf_float+0x206>
 800840e:	f1b9 0f00 	cmp.w	r9, #0
 8008412:	f47f af3c 	bne.w	800828e <_scanf_float+0x66>
 8008416:	6822      	ldr	r2, [r4, #0]
 8008418:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800841c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008420:	f47f af39 	bne.w	8008296 <_scanf_float+0x6e>
 8008424:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008428:	6022      	str	r2, [r4, #0]
 800842a:	2501      	movs	r5, #1
 800842c:	e7c0      	b.n	80083b0 <_scanf_float+0x188>
 800842e:	2d03      	cmp	r5, #3
 8008430:	d0e2      	beq.n	80083f8 <_scanf_float+0x1d0>
 8008432:	2d05      	cmp	r5, #5
 8008434:	e7de      	b.n	80083f4 <_scanf_float+0x1cc>
 8008436:	2d02      	cmp	r5, #2
 8008438:	f47f af26 	bne.w	8008288 <_scanf_float+0x60>
 800843c:	2503      	movs	r5, #3
 800843e:	e7b7      	b.n	80083b0 <_scanf_float+0x188>
 8008440:	2d06      	cmp	r5, #6
 8008442:	f47f af21 	bne.w	8008288 <_scanf_float+0x60>
 8008446:	2507      	movs	r5, #7
 8008448:	e7b2      	b.n	80083b0 <_scanf_float+0x188>
 800844a:	6822      	ldr	r2, [r4, #0]
 800844c:	0591      	lsls	r1, r2, #22
 800844e:	f57f af1b 	bpl.w	8008288 <_scanf_float+0x60>
 8008452:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008456:	6022      	str	r2, [r4, #0]
 8008458:	f8cd 9004 	str.w	r9, [sp, #4]
 800845c:	e7a8      	b.n	80083b0 <_scanf_float+0x188>
 800845e:	6822      	ldr	r2, [r4, #0]
 8008460:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008464:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008468:	d006      	beq.n	8008478 <_scanf_float+0x250>
 800846a:	0550      	lsls	r0, r2, #21
 800846c:	f57f af0c 	bpl.w	8008288 <_scanf_float+0x60>
 8008470:	f1b9 0f00 	cmp.w	r9, #0
 8008474:	f43f af0f 	beq.w	8008296 <_scanf_float+0x6e>
 8008478:	0591      	lsls	r1, r2, #22
 800847a:	bf58      	it	pl
 800847c:	9901      	ldrpl	r1, [sp, #4]
 800847e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008482:	bf58      	it	pl
 8008484:	eba9 0101 	subpl.w	r1, r9, r1
 8008488:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800848c:	bf58      	it	pl
 800848e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008492:	6022      	str	r2, [r4, #0]
 8008494:	f04f 0900 	mov.w	r9, #0
 8008498:	e78a      	b.n	80083b0 <_scanf_float+0x188>
 800849a:	f04f 0a03 	mov.w	sl, #3
 800849e:	e787      	b.n	80083b0 <_scanf_float+0x188>
 80084a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80084a4:	4639      	mov	r1, r7
 80084a6:	4640      	mov	r0, r8
 80084a8:	4798      	blx	r3
 80084aa:	2800      	cmp	r0, #0
 80084ac:	f43f aedf 	beq.w	800826e <_scanf_float+0x46>
 80084b0:	e6ea      	b.n	8008288 <_scanf_float+0x60>
 80084b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80084b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80084ba:	463a      	mov	r2, r7
 80084bc:	4640      	mov	r0, r8
 80084be:	4798      	blx	r3
 80084c0:	6923      	ldr	r3, [r4, #16]
 80084c2:	3b01      	subs	r3, #1
 80084c4:	6123      	str	r3, [r4, #16]
 80084c6:	e6ec      	b.n	80082a2 <_scanf_float+0x7a>
 80084c8:	1e6b      	subs	r3, r5, #1
 80084ca:	2b06      	cmp	r3, #6
 80084cc:	d825      	bhi.n	800851a <_scanf_float+0x2f2>
 80084ce:	2d02      	cmp	r5, #2
 80084d0:	d836      	bhi.n	8008540 <_scanf_float+0x318>
 80084d2:	455e      	cmp	r6, fp
 80084d4:	f67f aee8 	bls.w	80082a8 <_scanf_float+0x80>
 80084d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80084dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80084e0:	463a      	mov	r2, r7
 80084e2:	4640      	mov	r0, r8
 80084e4:	4798      	blx	r3
 80084e6:	6923      	ldr	r3, [r4, #16]
 80084e8:	3b01      	subs	r3, #1
 80084ea:	6123      	str	r3, [r4, #16]
 80084ec:	e7f1      	b.n	80084d2 <_scanf_float+0x2aa>
 80084ee:	9802      	ldr	r0, [sp, #8]
 80084f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80084f4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80084f8:	9002      	str	r0, [sp, #8]
 80084fa:	463a      	mov	r2, r7
 80084fc:	4640      	mov	r0, r8
 80084fe:	4798      	blx	r3
 8008500:	6923      	ldr	r3, [r4, #16]
 8008502:	3b01      	subs	r3, #1
 8008504:	6123      	str	r3, [r4, #16]
 8008506:	f10a 3aff 	add.w	sl, sl, #4294967295
 800850a:	fa5f fa8a 	uxtb.w	sl, sl
 800850e:	f1ba 0f02 	cmp.w	sl, #2
 8008512:	d1ec      	bne.n	80084ee <_scanf_float+0x2c6>
 8008514:	3d03      	subs	r5, #3
 8008516:	b2ed      	uxtb	r5, r5
 8008518:	1b76      	subs	r6, r6, r5
 800851a:	6823      	ldr	r3, [r4, #0]
 800851c:	05da      	lsls	r2, r3, #23
 800851e:	d52f      	bpl.n	8008580 <_scanf_float+0x358>
 8008520:	055b      	lsls	r3, r3, #21
 8008522:	d510      	bpl.n	8008546 <_scanf_float+0x31e>
 8008524:	455e      	cmp	r6, fp
 8008526:	f67f aebf 	bls.w	80082a8 <_scanf_float+0x80>
 800852a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800852e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008532:	463a      	mov	r2, r7
 8008534:	4640      	mov	r0, r8
 8008536:	4798      	blx	r3
 8008538:	6923      	ldr	r3, [r4, #16]
 800853a:	3b01      	subs	r3, #1
 800853c:	6123      	str	r3, [r4, #16]
 800853e:	e7f1      	b.n	8008524 <_scanf_float+0x2fc>
 8008540:	46aa      	mov	sl, r5
 8008542:	9602      	str	r6, [sp, #8]
 8008544:	e7df      	b.n	8008506 <_scanf_float+0x2de>
 8008546:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800854a:	6923      	ldr	r3, [r4, #16]
 800854c:	2965      	cmp	r1, #101	; 0x65
 800854e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008552:	f106 35ff 	add.w	r5, r6, #4294967295
 8008556:	6123      	str	r3, [r4, #16]
 8008558:	d00c      	beq.n	8008574 <_scanf_float+0x34c>
 800855a:	2945      	cmp	r1, #69	; 0x45
 800855c:	d00a      	beq.n	8008574 <_scanf_float+0x34c>
 800855e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008562:	463a      	mov	r2, r7
 8008564:	4640      	mov	r0, r8
 8008566:	4798      	blx	r3
 8008568:	6923      	ldr	r3, [r4, #16]
 800856a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800856e:	3b01      	subs	r3, #1
 8008570:	1eb5      	subs	r5, r6, #2
 8008572:	6123      	str	r3, [r4, #16]
 8008574:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008578:	463a      	mov	r2, r7
 800857a:	4640      	mov	r0, r8
 800857c:	4798      	blx	r3
 800857e:	462e      	mov	r6, r5
 8008580:	6825      	ldr	r5, [r4, #0]
 8008582:	f015 0510 	ands.w	r5, r5, #16
 8008586:	d158      	bne.n	800863a <_scanf_float+0x412>
 8008588:	7035      	strb	r5, [r6, #0]
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008590:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008594:	d11c      	bne.n	80085d0 <_scanf_float+0x3a8>
 8008596:	9b01      	ldr	r3, [sp, #4]
 8008598:	454b      	cmp	r3, r9
 800859a:	eba3 0209 	sub.w	r2, r3, r9
 800859e:	d124      	bne.n	80085ea <_scanf_float+0x3c2>
 80085a0:	2200      	movs	r2, #0
 80085a2:	4659      	mov	r1, fp
 80085a4:	4640      	mov	r0, r8
 80085a6:	f000 ff85 	bl	80094b4 <_strtod_r>
 80085aa:	9b03      	ldr	r3, [sp, #12]
 80085ac:	6821      	ldr	r1, [r4, #0]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f011 0f02 	tst.w	r1, #2
 80085b4:	ec57 6b10 	vmov	r6, r7, d0
 80085b8:	f103 0204 	add.w	r2, r3, #4
 80085bc:	d020      	beq.n	8008600 <_scanf_float+0x3d8>
 80085be:	9903      	ldr	r1, [sp, #12]
 80085c0:	600a      	str	r2, [r1, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	e9c3 6700 	strd	r6, r7, [r3]
 80085c8:	68e3      	ldr	r3, [r4, #12]
 80085ca:	3301      	adds	r3, #1
 80085cc:	60e3      	str	r3, [r4, #12]
 80085ce:	e66c      	b.n	80082aa <_scanf_float+0x82>
 80085d0:	9b04      	ldr	r3, [sp, #16]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d0e4      	beq.n	80085a0 <_scanf_float+0x378>
 80085d6:	9905      	ldr	r1, [sp, #20]
 80085d8:	230a      	movs	r3, #10
 80085da:	462a      	mov	r2, r5
 80085dc:	3101      	adds	r1, #1
 80085de:	4640      	mov	r0, r8
 80085e0:	f000 fff2 	bl	80095c8 <_strtol_r>
 80085e4:	9b04      	ldr	r3, [sp, #16]
 80085e6:	9e05      	ldr	r6, [sp, #20]
 80085e8:	1ac2      	subs	r2, r0, r3
 80085ea:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80085ee:	429e      	cmp	r6, r3
 80085f0:	bf28      	it	cs
 80085f2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80085f6:	4912      	ldr	r1, [pc, #72]	; (8008640 <_scanf_float+0x418>)
 80085f8:	4630      	mov	r0, r6
 80085fa:	f000 f8a1 	bl	8008740 <siprintf>
 80085fe:	e7cf      	b.n	80085a0 <_scanf_float+0x378>
 8008600:	f011 0f04 	tst.w	r1, #4
 8008604:	9903      	ldr	r1, [sp, #12]
 8008606:	600a      	str	r2, [r1, #0]
 8008608:	d1db      	bne.n	80085c2 <_scanf_float+0x39a>
 800860a:	f8d3 8000 	ldr.w	r8, [r3]
 800860e:	ee10 2a10 	vmov	r2, s0
 8008612:	ee10 0a10 	vmov	r0, s0
 8008616:	463b      	mov	r3, r7
 8008618:	4639      	mov	r1, r7
 800861a:	f7f8 fa87 	bl	8000b2c <__aeabi_dcmpun>
 800861e:	b128      	cbz	r0, 800862c <_scanf_float+0x404>
 8008620:	4808      	ldr	r0, [pc, #32]	; (8008644 <_scanf_float+0x41c>)
 8008622:	f000 f887 	bl	8008734 <nanf>
 8008626:	ed88 0a00 	vstr	s0, [r8]
 800862a:	e7cd      	b.n	80085c8 <_scanf_float+0x3a0>
 800862c:	4630      	mov	r0, r6
 800862e:	4639      	mov	r1, r7
 8008630:	f7f8 fab2 	bl	8000b98 <__aeabi_d2f>
 8008634:	f8c8 0000 	str.w	r0, [r8]
 8008638:	e7c6      	b.n	80085c8 <_scanf_float+0x3a0>
 800863a:	2500      	movs	r5, #0
 800863c:	e635      	b.n	80082aa <_scanf_float+0x82>
 800863e:	bf00      	nop
 8008640:	0800cc18 	.word	0x0800cc18
 8008644:	0800d075 	.word	0x0800d075

08008648 <_puts_r>:
 8008648:	b570      	push	{r4, r5, r6, lr}
 800864a:	460e      	mov	r6, r1
 800864c:	4605      	mov	r5, r0
 800864e:	b118      	cbz	r0, 8008658 <_puts_r+0x10>
 8008650:	6983      	ldr	r3, [r0, #24]
 8008652:	b90b      	cbnz	r3, 8008658 <_puts_r+0x10>
 8008654:	f001 f9b6 	bl	80099c4 <__sinit>
 8008658:	69ab      	ldr	r3, [r5, #24]
 800865a:	68ac      	ldr	r4, [r5, #8]
 800865c:	b913      	cbnz	r3, 8008664 <_puts_r+0x1c>
 800865e:	4628      	mov	r0, r5
 8008660:	f001 f9b0 	bl	80099c4 <__sinit>
 8008664:	4b2c      	ldr	r3, [pc, #176]	; (8008718 <_puts_r+0xd0>)
 8008666:	429c      	cmp	r4, r3
 8008668:	d120      	bne.n	80086ac <_puts_r+0x64>
 800866a:	686c      	ldr	r4, [r5, #4]
 800866c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800866e:	07db      	lsls	r3, r3, #31
 8008670:	d405      	bmi.n	800867e <_puts_r+0x36>
 8008672:	89a3      	ldrh	r3, [r4, #12]
 8008674:	0598      	lsls	r0, r3, #22
 8008676:	d402      	bmi.n	800867e <_puts_r+0x36>
 8008678:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800867a:	f001 fdb0 	bl	800a1de <__retarget_lock_acquire_recursive>
 800867e:	89a3      	ldrh	r3, [r4, #12]
 8008680:	0719      	lsls	r1, r3, #28
 8008682:	d51d      	bpl.n	80086c0 <_puts_r+0x78>
 8008684:	6923      	ldr	r3, [r4, #16]
 8008686:	b1db      	cbz	r3, 80086c0 <_puts_r+0x78>
 8008688:	3e01      	subs	r6, #1
 800868a:	68a3      	ldr	r3, [r4, #8]
 800868c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008690:	3b01      	subs	r3, #1
 8008692:	60a3      	str	r3, [r4, #8]
 8008694:	bb39      	cbnz	r1, 80086e6 <_puts_r+0x9e>
 8008696:	2b00      	cmp	r3, #0
 8008698:	da38      	bge.n	800870c <_puts_r+0xc4>
 800869a:	4622      	mov	r2, r4
 800869c:	210a      	movs	r1, #10
 800869e:	4628      	mov	r0, r5
 80086a0:	f000 ff94 	bl	80095cc <__swbuf_r>
 80086a4:	3001      	adds	r0, #1
 80086a6:	d011      	beq.n	80086cc <_puts_r+0x84>
 80086a8:	250a      	movs	r5, #10
 80086aa:	e011      	b.n	80086d0 <_puts_r+0x88>
 80086ac:	4b1b      	ldr	r3, [pc, #108]	; (800871c <_puts_r+0xd4>)
 80086ae:	429c      	cmp	r4, r3
 80086b0:	d101      	bne.n	80086b6 <_puts_r+0x6e>
 80086b2:	68ac      	ldr	r4, [r5, #8]
 80086b4:	e7da      	b.n	800866c <_puts_r+0x24>
 80086b6:	4b1a      	ldr	r3, [pc, #104]	; (8008720 <_puts_r+0xd8>)
 80086b8:	429c      	cmp	r4, r3
 80086ba:	bf08      	it	eq
 80086bc:	68ec      	ldreq	r4, [r5, #12]
 80086be:	e7d5      	b.n	800866c <_puts_r+0x24>
 80086c0:	4621      	mov	r1, r4
 80086c2:	4628      	mov	r0, r5
 80086c4:	f000 ffe6 	bl	8009694 <__swsetup_r>
 80086c8:	2800      	cmp	r0, #0
 80086ca:	d0dd      	beq.n	8008688 <_puts_r+0x40>
 80086cc:	f04f 35ff 	mov.w	r5, #4294967295
 80086d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086d2:	07da      	lsls	r2, r3, #31
 80086d4:	d405      	bmi.n	80086e2 <_puts_r+0x9a>
 80086d6:	89a3      	ldrh	r3, [r4, #12]
 80086d8:	059b      	lsls	r3, r3, #22
 80086da:	d402      	bmi.n	80086e2 <_puts_r+0x9a>
 80086dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086de:	f001 fd7f 	bl	800a1e0 <__retarget_lock_release_recursive>
 80086e2:	4628      	mov	r0, r5
 80086e4:	bd70      	pop	{r4, r5, r6, pc}
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	da04      	bge.n	80086f4 <_puts_r+0xac>
 80086ea:	69a2      	ldr	r2, [r4, #24]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	dc06      	bgt.n	80086fe <_puts_r+0xb6>
 80086f0:	290a      	cmp	r1, #10
 80086f2:	d004      	beq.n	80086fe <_puts_r+0xb6>
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	1c5a      	adds	r2, r3, #1
 80086f8:	6022      	str	r2, [r4, #0]
 80086fa:	7019      	strb	r1, [r3, #0]
 80086fc:	e7c5      	b.n	800868a <_puts_r+0x42>
 80086fe:	4622      	mov	r2, r4
 8008700:	4628      	mov	r0, r5
 8008702:	f000 ff63 	bl	80095cc <__swbuf_r>
 8008706:	3001      	adds	r0, #1
 8008708:	d1bf      	bne.n	800868a <_puts_r+0x42>
 800870a:	e7df      	b.n	80086cc <_puts_r+0x84>
 800870c:	6823      	ldr	r3, [r4, #0]
 800870e:	250a      	movs	r5, #10
 8008710:	1c5a      	adds	r2, r3, #1
 8008712:	6022      	str	r2, [r4, #0]
 8008714:	701d      	strb	r5, [r3, #0]
 8008716:	e7db      	b.n	80086d0 <_puts_r+0x88>
 8008718:	0800cda4 	.word	0x0800cda4
 800871c:	0800cdc4 	.word	0x0800cdc4
 8008720:	0800cd84 	.word	0x0800cd84

08008724 <puts>:
 8008724:	4b02      	ldr	r3, [pc, #8]	; (8008730 <puts+0xc>)
 8008726:	4601      	mov	r1, r0
 8008728:	6818      	ldr	r0, [r3, #0]
 800872a:	f7ff bf8d 	b.w	8008648 <_puts_r>
 800872e:	bf00      	nop
 8008730:	200001f8 	.word	0x200001f8

08008734 <nanf>:
 8008734:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800873c <nanf+0x8>
 8008738:	4770      	bx	lr
 800873a:	bf00      	nop
 800873c:	7fc00000 	.word	0x7fc00000

08008740 <siprintf>:
 8008740:	b40e      	push	{r1, r2, r3}
 8008742:	b500      	push	{lr}
 8008744:	b09c      	sub	sp, #112	; 0x70
 8008746:	ab1d      	add	r3, sp, #116	; 0x74
 8008748:	9002      	str	r0, [sp, #8]
 800874a:	9006      	str	r0, [sp, #24]
 800874c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008750:	4809      	ldr	r0, [pc, #36]	; (8008778 <siprintf+0x38>)
 8008752:	9107      	str	r1, [sp, #28]
 8008754:	9104      	str	r1, [sp, #16]
 8008756:	4909      	ldr	r1, [pc, #36]	; (800877c <siprintf+0x3c>)
 8008758:	f853 2b04 	ldr.w	r2, [r3], #4
 800875c:	9105      	str	r1, [sp, #20]
 800875e:	6800      	ldr	r0, [r0, #0]
 8008760:	9301      	str	r3, [sp, #4]
 8008762:	a902      	add	r1, sp, #8
 8008764:	f002 fba4 	bl	800aeb0 <_svfiprintf_r>
 8008768:	9b02      	ldr	r3, [sp, #8]
 800876a:	2200      	movs	r2, #0
 800876c:	701a      	strb	r2, [r3, #0]
 800876e:	b01c      	add	sp, #112	; 0x70
 8008770:	f85d eb04 	ldr.w	lr, [sp], #4
 8008774:	b003      	add	sp, #12
 8008776:	4770      	bx	lr
 8008778:	200001f8 	.word	0x200001f8
 800877c:	ffff0208 	.word	0xffff0208

08008780 <siscanf>:
 8008780:	b40e      	push	{r1, r2, r3}
 8008782:	b510      	push	{r4, lr}
 8008784:	b09f      	sub	sp, #124	; 0x7c
 8008786:	ac21      	add	r4, sp, #132	; 0x84
 8008788:	f44f 7101 	mov.w	r1, #516	; 0x204
 800878c:	f854 2b04 	ldr.w	r2, [r4], #4
 8008790:	9201      	str	r2, [sp, #4]
 8008792:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008796:	9004      	str	r0, [sp, #16]
 8008798:	9008      	str	r0, [sp, #32]
 800879a:	f7f7 fd19 	bl	80001d0 <strlen>
 800879e:	4b0c      	ldr	r3, [pc, #48]	; (80087d0 <siscanf+0x50>)
 80087a0:	9005      	str	r0, [sp, #20]
 80087a2:	9009      	str	r0, [sp, #36]	; 0x24
 80087a4:	930d      	str	r3, [sp, #52]	; 0x34
 80087a6:	480b      	ldr	r0, [pc, #44]	; (80087d4 <siscanf+0x54>)
 80087a8:	9a01      	ldr	r2, [sp, #4]
 80087aa:	6800      	ldr	r0, [r0, #0]
 80087ac:	9403      	str	r4, [sp, #12]
 80087ae:	2300      	movs	r3, #0
 80087b0:	9311      	str	r3, [sp, #68]	; 0x44
 80087b2:	9316      	str	r3, [sp, #88]	; 0x58
 80087b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80087b8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80087bc:	a904      	add	r1, sp, #16
 80087be:	4623      	mov	r3, r4
 80087c0:	f002 fcd0 	bl	800b164 <__ssvfiscanf_r>
 80087c4:	b01f      	add	sp, #124	; 0x7c
 80087c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087ca:	b003      	add	sp, #12
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop
 80087d0:	080087fb 	.word	0x080087fb
 80087d4:	200001f8 	.word	0x200001f8

080087d8 <__sread>:
 80087d8:	b510      	push	{r4, lr}
 80087da:	460c      	mov	r4, r1
 80087dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087e0:	f003 f918 	bl	800ba14 <_read_r>
 80087e4:	2800      	cmp	r0, #0
 80087e6:	bfab      	itete	ge
 80087e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80087ea:	89a3      	ldrhlt	r3, [r4, #12]
 80087ec:	181b      	addge	r3, r3, r0
 80087ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80087f2:	bfac      	ite	ge
 80087f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80087f6:	81a3      	strhlt	r3, [r4, #12]
 80087f8:	bd10      	pop	{r4, pc}

080087fa <__seofread>:
 80087fa:	2000      	movs	r0, #0
 80087fc:	4770      	bx	lr

080087fe <__swrite>:
 80087fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008802:	461f      	mov	r7, r3
 8008804:	898b      	ldrh	r3, [r1, #12]
 8008806:	05db      	lsls	r3, r3, #23
 8008808:	4605      	mov	r5, r0
 800880a:	460c      	mov	r4, r1
 800880c:	4616      	mov	r6, r2
 800880e:	d505      	bpl.n	800881c <__swrite+0x1e>
 8008810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008814:	2302      	movs	r3, #2
 8008816:	2200      	movs	r2, #0
 8008818:	f001 fce4 	bl	800a1e4 <_lseek_r>
 800881c:	89a3      	ldrh	r3, [r4, #12]
 800881e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008822:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008826:	81a3      	strh	r3, [r4, #12]
 8008828:	4632      	mov	r2, r6
 800882a:	463b      	mov	r3, r7
 800882c:	4628      	mov	r0, r5
 800882e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008832:	f000 bf1d 	b.w	8009670 <_write_r>

08008836 <__sseek>:
 8008836:	b510      	push	{r4, lr}
 8008838:	460c      	mov	r4, r1
 800883a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800883e:	f001 fcd1 	bl	800a1e4 <_lseek_r>
 8008842:	1c43      	adds	r3, r0, #1
 8008844:	89a3      	ldrh	r3, [r4, #12]
 8008846:	bf15      	itete	ne
 8008848:	6560      	strne	r0, [r4, #84]	; 0x54
 800884a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800884e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008852:	81a3      	strheq	r3, [r4, #12]
 8008854:	bf18      	it	ne
 8008856:	81a3      	strhne	r3, [r4, #12]
 8008858:	bd10      	pop	{r4, pc}

0800885a <__sclose>:
 800885a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800885e:	f000 bf87 	b.w	8009770 <_close_r>

08008862 <sulp>:
 8008862:	b570      	push	{r4, r5, r6, lr}
 8008864:	4604      	mov	r4, r0
 8008866:	460d      	mov	r5, r1
 8008868:	ec45 4b10 	vmov	d0, r4, r5
 800886c:	4616      	mov	r6, r2
 800886e:	f002 f8bb 	bl	800a9e8 <__ulp>
 8008872:	ec51 0b10 	vmov	r0, r1, d0
 8008876:	b17e      	cbz	r6, 8008898 <sulp+0x36>
 8008878:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800887c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008880:	2b00      	cmp	r3, #0
 8008882:	dd09      	ble.n	8008898 <sulp+0x36>
 8008884:	051b      	lsls	r3, r3, #20
 8008886:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800888a:	2400      	movs	r4, #0
 800888c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008890:	4622      	mov	r2, r4
 8008892:	462b      	mov	r3, r5
 8008894:	f7f7 feb0 	bl	80005f8 <__aeabi_dmul>
 8008898:	bd70      	pop	{r4, r5, r6, pc}
 800889a:	0000      	movs	r0, r0
 800889c:	0000      	movs	r0, r0
	...

080088a0 <_strtod_l>:
 80088a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088a4:	b0a3      	sub	sp, #140	; 0x8c
 80088a6:	461f      	mov	r7, r3
 80088a8:	2300      	movs	r3, #0
 80088aa:	931e      	str	r3, [sp, #120]	; 0x78
 80088ac:	4ba4      	ldr	r3, [pc, #656]	; (8008b40 <_strtod_l+0x2a0>)
 80088ae:	9219      	str	r2, [sp, #100]	; 0x64
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	9307      	str	r3, [sp, #28]
 80088b4:	4604      	mov	r4, r0
 80088b6:	4618      	mov	r0, r3
 80088b8:	4688      	mov	r8, r1
 80088ba:	f7f7 fc89 	bl	80001d0 <strlen>
 80088be:	f04f 0a00 	mov.w	sl, #0
 80088c2:	4605      	mov	r5, r0
 80088c4:	f04f 0b00 	mov.w	fp, #0
 80088c8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80088cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80088ce:	781a      	ldrb	r2, [r3, #0]
 80088d0:	2a2b      	cmp	r2, #43	; 0x2b
 80088d2:	d04c      	beq.n	800896e <_strtod_l+0xce>
 80088d4:	d839      	bhi.n	800894a <_strtod_l+0xaa>
 80088d6:	2a0d      	cmp	r2, #13
 80088d8:	d832      	bhi.n	8008940 <_strtod_l+0xa0>
 80088da:	2a08      	cmp	r2, #8
 80088dc:	d832      	bhi.n	8008944 <_strtod_l+0xa4>
 80088de:	2a00      	cmp	r2, #0
 80088e0:	d03c      	beq.n	800895c <_strtod_l+0xbc>
 80088e2:	2300      	movs	r3, #0
 80088e4:	930e      	str	r3, [sp, #56]	; 0x38
 80088e6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80088e8:	7833      	ldrb	r3, [r6, #0]
 80088ea:	2b30      	cmp	r3, #48	; 0x30
 80088ec:	f040 80b4 	bne.w	8008a58 <_strtod_l+0x1b8>
 80088f0:	7873      	ldrb	r3, [r6, #1]
 80088f2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80088f6:	2b58      	cmp	r3, #88	; 0x58
 80088f8:	d16c      	bne.n	80089d4 <_strtod_l+0x134>
 80088fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088fc:	9301      	str	r3, [sp, #4]
 80088fe:	ab1e      	add	r3, sp, #120	; 0x78
 8008900:	9702      	str	r7, [sp, #8]
 8008902:	9300      	str	r3, [sp, #0]
 8008904:	4a8f      	ldr	r2, [pc, #572]	; (8008b44 <_strtod_l+0x2a4>)
 8008906:	ab1f      	add	r3, sp, #124	; 0x7c
 8008908:	a91d      	add	r1, sp, #116	; 0x74
 800890a:	4620      	mov	r0, r4
 800890c:	f001 f95e 	bl	8009bcc <__gethex>
 8008910:	f010 0707 	ands.w	r7, r0, #7
 8008914:	4605      	mov	r5, r0
 8008916:	d005      	beq.n	8008924 <_strtod_l+0x84>
 8008918:	2f06      	cmp	r7, #6
 800891a:	d12a      	bne.n	8008972 <_strtod_l+0xd2>
 800891c:	3601      	adds	r6, #1
 800891e:	2300      	movs	r3, #0
 8008920:	961d      	str	r6, [sp, #116]	; 0x74
 8008922:	930e      	str	r3, [sp, #56]	; 0x38
 8008924:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008926:	2b00      	cmp	r3, #0
 8008928:	f040 8596 	bne.w	8009458 <_strtod_l+0xbb8>
 800892c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800892e:	b1db      	cbz	r3, 8008968 <_strtod_l+0xc8>
 8008930:	4652      	mov	r2, sl
 8008932:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008936:	ec43 2b10 	vmov	d0, r2, r3
 800893a:	b023      	add	sp, #140	; 0x8c
 800893c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008940:	2a20      	cmp	r2, #32
 8008942:	d1ce      	bne.n	80088e2 <_strtod_l+0x42>
 8008944:	3301      	adds	r3, #1
 8008946:	931d      	str	r3, [sp, #116]	; 0x74
 8008948:	e7c0      	b.n	80088cc <_strtod_l+0x2c>
 800894a:	2a2d      	cmp	r2, #45	; 0x2d
 800894c:	d1c9      	bne.n	80088e2 <_strtod_l+0x42>
 800894e:	2201      	movs	r2, #1
 8008950:	920e      	str	r2, [sp, #56]	; 0x38
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	921d      	str	r2, [sp, #116]	; 0x74
 8008956:	785b      	ldrb	r3, [r3, #1]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1c4      	bne.n	80088e6 <_strtod_l+0x46>
 800895c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800895e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008962:	2b00      	cmp	r3, #0
 8008964:	f040 8576 	bne.w	8009454 <_strtod_l+0xbb4>
 8008968:	4652      	mov	r2, sl
 800896a:	465b      	mov	r3, fp
 800896c:	e7e3      	b.n	8008936 <_strtod_l+0x96>
 800896e:	2200      	movs	r2, #0
 8008970:	e7ee      	b.n	8008950 <_strtod_l+0xb0>
 8008972:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008974:	b13a      	cbz	r2, 8008986 <_strtod_l+0xe6>
 8008976:	2135      	movs	r1, #53	; 0x35
 8008978:	a820      	add	r0, sp, #128	; 0x80
 800897a:	f002 f940 	bl	800abfe <__copybits>
 800897e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008980:	4620      	mov	r0, r4
 8008982:	f001 fd05 	bl	800a390 <_Bfree>
 8008986:	3f01      	subs	r7, #1
 8008988:	2f05      	cmp	r7, #5
 800898a:	d807      	bhi.n	800899c <_strtod_l+0xfc>
 800898c:	e8df f007 	tbb	[pc, r7]
 8008990:	1d180b0e 	.word	0x1d180b0e
 8008994:	030e      	.short	0x030e
 8008996:	f04f 0b00 	mov.w	fp, #0
 800899a:	46da      	mov	sl, fp
 800899c:	0728      	lsls	r0, r5, #28
 800899e:	d5c1      	bpl.n	8008924 <_strtod_l+0x84>
 80089a0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80089a4:	e7be      	b.n	8008924 <_strtod_l+0x84>
 80089a6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80089aa:	e7f7      	b.n	800899c <_strtod_l+0xfc>
 80089ac:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80089b0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80089b2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80089b6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80089ba:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80089be:	e7ed      	b.n	800899c <_strtod_l+0xfc>
 80089c0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8008b48 <_strtod_l+0x2a8>
 80089c4:	f04f 0a00 	mov.w	sl, #0
 80089c8:	e7e8      	b.n	800899c <_strtod_l+0xfc>
 80089ca:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80089ce:	f04f 3aff 	mov.w	sl, #4294967295
 80089d2:	e7e3      	b.n	800899c <_strtod_l+0xfc>
 80089d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80089d6:	1c5a      	adds	r2, r3, #1
 80089d8:	921d      	str	r2, [sp, #116]	; 0x74
 80089da:	785b      	ldrb	r3, [r3, #1]
 80089dc:	2b30      	cmp	r3, #48	; 0x30
 80089de:	d0f9      	beq.n	80089d4 <_strtod_l+0x134>
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d09f      	beq.n	8008924 <_strtod_l+0x84>
 80089e4:	2301      	movs	r3, #1
 80089e6:	f04f 0900 	mov.w	r9, #0
 80089ea:	9304      	str	r3, [sp, #16]
 80089ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80089ee:	930a      	str	r3, [sp, #40]	; 0x28
 80089f0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80089f4:	464f      	mov	r7, r9
 80089f6:	220a      	movs	r2, #10
 80089f8:	981d      	ldr	r0, [sp, #116]	; 0x74
 80089fa:	7806      	ldrb	r6, [r0, #0]
 80089fc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008a00:	b2d9      	uxtb	r1, r3
 8008a02:	2909      	cmp	r1, #9
 8008a04:	d92a      	bls.n	8008a5c <_strtod_l+0x1bc>
 8008a06:	9907      	ldr	r1, [sp, #28]
 8008a08:	462a      	mov	r2, r5
 8008a0a:	f003 f867 	bl	800badc <strncmp>
 8008a0e:	b398      	cbz	r0, 8008a78 <_strtod_l+0x1d8>
 8008a10:	2000      	movs	r0, #0
 8008a12:	4633      	mov	r3, r6
 8008a14:	463d      	mov	r5, r7
 8008a16:	9007      	str	r0, [sp, #28]
 8008a18:	4602      	mov	r2, r0
 8008a1a:	2b65      	cmp	r3, #101	; 0x65
 8008a1c:	d001      	beq.n	8008a22 <_strtod_l+0x182>
 8008a1e:	2b45      	cmp	r3, #69	; 0x45
 8008a20:	d118      	bne.n	8008a54 <_strtod_l+0x1b4>
 8008a22:	b91d      	cbnz	r5, 8008a2c <_strtod_l+0x18c>
 8008a24:	9b04      	ldr	r3, [sp, #16]
 8008a26:	4303      	orrs	r3, r0
 8008a28:	d098      	beq.n	800895c <_strtod_l+0xbc>
 8008a2a:	2500      	movs	r5, #0
 8008a2c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8008a30:	f108 0301 	add.w	r3, r8, #1
 8008a34:	931d      	str	r3, [sp, #116]	; 0x74
 8008a36:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008a3a:	2b2b      	cmp	r3, #43	; 0x2b
 8008a3c:	d075      	beq.n	8008b2a <_strtod_l+0x28a>
 8008a3e:	2b2d      	cmp	r3, #45	; 0x2d
 8008a40:	d07b      	beq.n	8008b3a <_strtod_l+0x29a>
 8008a42:	f04f 0c00 	mov.w	ip, #0
 8008a46:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008a4a:	2909      	cmp	r1, #9
 8008a4c:	f240 8082 	bls.w	8008b54 <_strtod_l+0x2b4>
 8008a50:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008a54:	2600      	movs	r6, #0
 8008a56:	e09d      	b.n	8008b94 <_strtod_l+0x2f4>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	e7c4      	b.n	80089e6 <_strtod_l+0x146>
 8008a5c:	2f08      	cmp	r7, #8
 8008a5e:	bfd8      	it	le
 8008a60:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008a62:	f100 0001 	add.w	r0, r0, #1
 8008a66:	bfda      	itte	le
 8008a68:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a6c:	9309      	strle	r3, [sp, #36]	; 0x24
 8008a6e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008a72:	3701      	adds	r7, #1
 8008a74:	901d      	str	r0, [sp, #116]	; 0x74
 8008a76:	e7bf      	b.n	80089f8 <_strtod_l+0x158>
 8008a78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008a7a:	195a      	adds	r2, r3, r5
 8008a7c:	921d      	str	r2, [sp, #116]	; 0x74
 8008a7e:	5d5b      	ldrb	r3, [r3, r5]
 8008a80:	2f00      	cmp	r7, #0
 8008a82:	d037      	beq.n	8008af4 <_strtod_l+0x254>
 8008a84:	9007      	str	r0, [sp, #28]
 8008a86:	463d      	mov	r5, r7
 8008a88:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008a8c:	2a09      	cmp	r2, #9
 8008a8e:	d912      	bls.n	8008ab6 <_strtod_l+0x216>
 8008a90:	2201      	movs	r2, #1
 8008a92:	e7c2      	b.n	8008a1a <_strtod_l+0x17a>
 8008a94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008a96:	1c5a      	adds	r2, r3, #1
 8008a98:	921d      	str	r2, [sp, #116]	; 0x74
 8008a9a:	785b      	ldrb	r3, [r3, #1]
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	2b30      	cmp	r3, #48	; 0x30
 8008aa0:	d0f8      	beq.n	8008a94 <_strtod_l+0x1f4>
 8008aa2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8008aa6:	2a08      	cmp	r2, #8
 8008aa8:	f200 84db 	bhi.w	8009462 <_strtod_l+0xbc2>
 8008aac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008aae:	9007      	str	r0, [sp, #28]
 8008ab0:	2000      	movs	r0, #0
 8008ab2:	920a      	str	r2, [sp, #40]	; 0x28
 8008ab4:	4605      	mov	r5, r0
 8008ab6:	3b30      	subs	r3, #48	; 0x30
 8008ab8:	f100 0201 	add.w	r2, r0, #1
 8008abc:	d014      	beq.n	8008ae8 <_strtod_l+0x248>
 8008abe:	9907      	ldr	r1, [sp, #28]
 8008ac0:	4411      	add	r1, r2
 8008ac2:	9107      	str	r1, [sp, #28]
 8008ac4:	462a      	mov	r2, r5
 8008ac6:	eb00 0e05 	add.w	lr, r0, r5
 8008aca:	210a      	movs	r1, #10
 8008acc:	4572      	cmp	r2, lr
 8008ace:	d113      	bne.n	8008af8 <_strtod_l+0x258>
 8008ad0:	182a      	adds	r2, r5, r0
 8008ad2:	2a08      	cmp	r2, #8
 8008ad4:	f105 0501 	add.w	r5, r5, #1
 8008ad8:	4405      	add	r5, r0
 8008ada:	dc1c      	bgt.n	8008b16 <_strtod_l+0x276>
 8008adc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ade:	220a      	movs	r2, #10
 8008ae0:	fb02 3301 	mla	r3, r2, r1, r3
 8008ae4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008aea:	1c59      	adds	r1, r3, #1
 8008aec:	911d      	str	r1, [sp, #116]	; 0x74
 8008aee:	785b      	ldrb	r3, [r3, #1]
 8008af0:	4610      	mov	r0, r2
 8008af2:	e7c9      	b.n	8008a88 <_strtod_l+0x1e8>
 8008af4:	4638      	mov	r0, r7
 8008af6:	e7d2      	b.n	8008a9e <_strtod_l+0x1fe>
 8008af8:	2a08      	cmp	r2, #8
 8008afa:	dc04      	bgt.n	8008b06 <_strtod_l+0x266>
 8008afc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008afe:	434e      	muls	r6, r1
 8008b00:	9609      	str	r6, [sp, #36]	; 0x24
 8008b02:	3201      	adds	r2, #1
 8008b04:	e7e2      	b.n	8008acc <_strtod_l+0x22c>
 8008b06:	f102 0c01 	add.w	ip, r2, #1
 8008b0a:	f1bc 0f10 	cmp.w	ip, #16
 8008b0e:	bfd8      	it	le
 8008b10:	fb01 f909 	mulle.w	r9, r1, r9
 8008b14:	e7f5      	b.n	8008b02 <_strtod_l+0x262>
 8008b16:	2d10      	cmp	r5, #16
 8008b18:	bfdc      	itt	le
 8008b1a:	220a      	movle	r2, #10
 8008b1c:	fb02 3909 	mlale	r9, r2, r9, r3
 8008b20:	e7e1      	b.n	8008ae6 <_strtod_l+0x246>
 8008b22:	2300      	movs	r3, #0
 8008b24:	9307      	str	r3, [sp, #28]
 8008b26:	2201      	movs	r2, #1
 8008b28:	e77c      	b.n	8008a24 <_strtod_l+0x184>
 8008b2a:	f04f 0c00 	mov.w	ip, #0
 8008b2e:	f108 0302 	add.w	r3, r8, #2
 8008b32:	931d      	str	r3, [sp, #116]	; 0x74
 8008b34:	f898 3002 	ldrb.w	r3, [r8, #2]
 8008b38:	e785      	b.n	8008a46 <_strtod_l+0x1a6>
 8008b3a:	f04f 0c01 	mov.w	ip, #1
 8008b3e:	e7f6      	b.n	8008b2e <_strtod_l+0x28e>
 8008b40:	0800ce60 	.word	0x0800ce60
 8008b44:	0800cc2c 	.word	0x0800cc2c
 8008b48:	7ff00000 	.word	0x7ff00000
 8008b4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008b4e:	1c59      	adds	r1, r3, #1
 8008b50:	911d      	str	r1, [sp, #116]	; 0x74
 8008b52:	785b      	ldrb	r3, [r3, #1]
 8008b54:	2b30      	cmp	r3, #48	; 0x30
 8008b56:	d0f9      	beq.n	8008b4c <_strtod_l+0x2ac>
 8008b58:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8008b5c:	2908      	cmp	r1, #8
 8008b5e:	f63f af79 	bhi.w	8008a54 <_strtod_l+0x1b4>
 8008b62:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8008b66:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008b68:	9308      	str	r3, [sp, #32]
 8008b6a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008b6c:	1c59      	adds	r1, r3, #1
 8008b6e:	911d      	str	r1, [sp, #116]	; 0x74
 8008b70:	785b      	ldrb	r3, [r3, #1]
 8008b72:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8008b76:	2e09      	cmp	r6, #9
 8008b78:	d937      	bls.n	8008bea <_strtod_l+0x34a>
 8008b7a:	9e08      	ldr	r6, [sp, #32]
 8008b7c:	1b89      	subs	r1, r1, r6
 8008b7e:	2908      	cmp	r1, #8
 8008b80:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008b84:	dc02      	bgt.n	8008b8c <_strtod_l+0x2ec>
 8008b86:	4576      	cmp	r6, lr
 8008b88:	bfa8      	it	ge
 8008b8a:	4676      	movge	r6, lr
 8008b8c:	f1bc 0f00 	cmp.w	ip, #0
 8008b90:	d000      	beq.n	8008b94 <_strtod_l+0x2f4>
 8008b92:	4276      	negs	r6, r6
 8008b94:	2d00      	cmp	r5, #0
 8008b96:	d14f      	bne.n	8008c38 <_strtod_l+0x398>
 8008b98:	9904      	ldr	r1, [sp, #16]
 8008b9a:	4301      	orrs	r1, r0
 8008b9c:	f47f aec2 	bne.w	8008924 <_strtod_l+0x84>
 8008ba0:	2a00      	cmp	r2, #0
 8008ba2:	f47f aedb 	bne.w	800895c <_strtod_l+0xbc>
 8008ba6:	2b69      	cmp	r3, #105	; 0x69
 8008ba8:	d027      	beq.n	8008bfa <_strtod_l+0x35a>
 8008baa:	dc24      	bgt.n	8008bf6 <_strtod_l+0x356>
 8008bac:	2b49      	cmp	r3, #73	; 0x49
 8008bae:	d024      	beq.n	8008bfa <_strtod_l+0x35a>
 8008bb0:	2b4e      	cmp	r3, #78	; 0x4e
 8008bb2:	f47f aed3 	bne.w	800895c <_strtod_l+0xbc>
 8008bb6:	499e      	ldr	r1, [pc, #632]	; (8008e30 <_strtod_l+0x590>)
 8008bb8:	a81d      	add	r0, sp, #116	; 0x74
 8008bba:	f001 fa5f 	bl	800a07c <__match>
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	f43f aecc 	beq.w	800895c <_strtod_l+0xbc>
 8008bc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	2b28      	cmp	r3, #40	; 0x28
 8008bca:	d12d      	bne.n	8008c28 <_strtod_l+0x388>
 8008bcc:	4999      	ldr	r1, [pc, #612]	; (8008e34 <_strtod_l+0x594>)
 8008bce:	aa20      	add	r2, sp, #128	; 0x80
 8008bd0:	a81d      	add	r0, sp, #116	; 0x74
 8008bd2:	f001 fa67 	bl	800a0a4 <__hexnan>
 8008bd6:	2805      	cmp	r0, #5
 8008bd8:	d126      	bne.n	8008c28 <_strtod_l+0x388>
 8008bda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008bdc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8008be0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008be4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008be8:	e69c      	b.n	8008924 <_strtod_l+0x84>
 8008bea:	210a      	movs	r1, #10
 8008bec:	fb01 3e0e 	mla	lr, r1, lr, r3
 8008bf0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008bf4:	e7b9      	b.n	8008b6a <_strtod_l+0x2ca>
 8008bf6:	2b6e      	cmp	r3, #110	; 0x6e
 8008bf8:	e7db      	b.n	8008bb2 <_strtod_l+0x312>
 8008bfa:	498f      	ldr	r1, [pc, #572]	; (8008e38 <_strtod_l+0x598>)
 8008bfc:	a81d      	add	r0, sp, #116	; 0x74
 8008bfe:	f001 fa3d 	bl	800a07c <__match>
 8008c02:	2800      	cmp	r0, #0
 8008c04:	f43f aeaa 	beq.w	800895c <_strtod_l+0xbc>
 8008c08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c0a:	498c      	ldr	r1, [pc, #560]	; (8008e3c <_strtod_l+0x59c>)
 8008c0c:	3b01      	subs	r3, #1
 8008c0e:	a81d      	add	r0, sp, #116	; 0x74
 8008c10:	931d      	str	r3, [sp, #116]	; 0x74
 8008c12:	f001 fa33 	bl	800a07c <__match>
 8008c16:	b910      	cbnz	r0, 8008c1e <_strtod_l+0x37e>
 8008c18:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	931d      	str	r3, [sp, #116]	; 0x74
 8008c1e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8008e4c <_strtod_l+0x5ac>
 8008c22:	f04f 0a00 	mov.w	sl, #0
 8008c26:	e67d      	b.n	8008924 <_strtod_l+0x84>
 8008c28:	4885      	ldr	r0, [pc, #532]	; (8008e40 <_strtod_l+0x5a0>)
 8008c2a:	f002 ff05 	bl	800ba38 <nan>
 8008c2e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008c32:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008c36:	e675      	b.n	8008924 <_strtod_l+0x84>
 8008c38:	9b07      	ldr	r3, [sp, #28]
 8008c3a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c3c:	1af3      	subs	r3, r6, r3
 8008c3e:	2f00      	cmp	r7, #0
 8008c40:	bf08      	it	eq
 8008c42:	462f      	moveq	r7, r5
 8008c44:	2d10      	cmp	r5, #16
 8008c46:	9308      	str	r3, [sp, #32]
 8008c48:	46a8      	mov	r8, r5
 8008c4a:	bfa8      	it	ge
 8008c4c:	f04f 0810 	movge.w	r8, #16
 8008c50:	f7f7 fc58 	bl	8000504 <__aeabi_ui2d>
 8008c54:	2d09      	cmp	r5, #9
 8008c56:	4682      	mov	sl, r0
 8008c58:	468b      	mov	fp, r1
 8008c5a:	dd13      	ble.n	8008c84 <_strtod_l+0x3e4>
 8008c5c:	4b79      	ldr	r3, [pc, #484]	; (8008e44 <_strtod_l+0x5a4>)
 8008c5e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008c62:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008c66:	f7f7 fcc7 	bl	80005f8 <__aeabi_dmul>
 8008c6a:	4682      	mov	sl, r0
 8008c6c:	4648      	mov	r0, r9
 8008c6e:	468b      	mov	fp, r1
 8008c70:	f7f7 fc48 	bl	8000504 <__aeabi_ui2d>
 8008c74:	4602      	mov	r2, r0
 8008c76:	460b      	mov	r3, r1
 8008c78:	4650      	mov	r0, sl
 8008c7a:	4659      	mov	r1, fp
 8008c7c:	f7f7 fb06 	bl	800028c <__adddf3>
 8008c80:	4682      	mov	sl, r0
 8008c82:	468b      	mov	fp, r1
 8008c84:	2d0f      	cmp	r5, #15
 8008c86:	dc38      	bgt.n	8008cfa <_strtod_l+0x45a>
 8008c88:	9b08      	ldr	r3, [sp, #32]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	f43f ae4a 	beq.w	8008924 <_strtod_l+0x84>
 8008c90:	dd24      	ble.n	8008cdc <_strtod_l+0x43c>
 8008c92:	2b16      	cmp	r3, #22
 8008c94:	dc0b      	bgt.n	8008cae <_strtod_l+0x40e>
 8008c96:	4d6b      	ldr	r5, [pc, #428]	; (8008e44 <_strtod_l+0x5a4>)
 8008c98:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8008c9c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008ca0:	4652      	mov	r2, sl
 8008ca2:	465b      	mov	r3, fp
 8008ca4:	f7f7 fca8 	bl	80005f8 <__aeabi_dmul>
 8008ca8:	4682      	mov	sl, r0
 8008caa:	468b      	mov	fp, r1
 8008cac:	e63a      	b.n	8008924 <_strtod_l+0x84>
 8008cae:	9a08      	ldr	r2, [sp, #32]
 8008cb0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	db20      	blt.n	8008cfa <_strtod_l+0x45a>
 8008cb8:	4c62      	ldr	r4, [pc, #392]	; (8008e44 <_strtod_l+0x5a4>)
 8008cba:	f1c5 050f 	rsb	r5, r5, #15
 8008cbe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008cc2:	4652      	mov	r2, sl
 8008cc4:	465b      	mov	r3, fp
 8008cc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cca:	f7f7 fc95 	bl	80005f8 <__aeabi_dmul>
 8008cce:	9b08      	ldr	r3, [sp, #32]
 8008cd0:	1b5d      	subs	r5, r3, r5
 8008cd2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008cd6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008cda:	e7e3      	b.n	8008ca4 <_strtod_l+0x404>
 8008cdc:	9b08      	ldr	r3, [sp, #32]
 8008cde:	3316      	adds	r3, #22
 8008ce0:	db0b      	blt.n	8008cfa <_strtod_l+0x45a>
 8008ce2:	9b07      	ldr	r3, [sp, #28]
 8008ce4:	4a57      	ldr	r2, [pc, #348]	; (8008e44 <_strtod_l+0x5a4>)
 8008ce6:	1b9e      	subs	r6, r3, r6
 8008ce8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008cec:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008cf0:	4650      	mov	r0, sl
 8008cf2:	4659      	mov	r1, fp
 8008cf4:	f7f7 fdaa 	bl	800084c <__aeabi_ddiv>
 8008cf8:	e7d6      	b.n	8008ca8 <_strtod_l+0x408>
 8008cfa:	9b08      	ldr	r3, [sp, #32]
 8008cfc:	eba5 0808 	sub.w	r8, r5, r8
 8008d00:	4498      	add	r8, r3
 8008d02:	f1b8 0f00 	cmp.w	r8, #0
 8008d06:	dd71      	ble.n	8008dec <_strtod_l+0x54c>
 8008d08:	f018 030f 	ands.w	r3, r8, #15
 8008d0c:	d00a      	beq.n	8008d24 <_strtod_l+0x484>
 8008d0e:	494d      	ldr	r1, [pc, #308]	; (8008e44 <_strtod_l+0x5a4>)
 8008d10:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d14:	4652      	mov	r2, sl
 8008d16:	465b      	mov	r3, fp
 8008d18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d1c:	f7f7 fc6c 	bl	80005f8 <__aeabi_dmul>
 8008d20:	4682      	mov	sl, r0
 8008d22:	468b      	mov	fp, r1
 8008d24:	f038 080f 	bics.w	r8, r8, #15
 8008d28:	d04d      	beq.n	8008dc6 <_strtod_l+0x526>
 8008d2a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008d2e:	dd22      	ble.n	8008d76 <_strtod_l+0x4d6>
 8008d30:	2500      	movs	r5, #0
 8008d32:	462e      	mov	r6, r5
 8008d34:	9509      	str	r5, [sp, #36]	; 0x24
 8008d36:	9507      	str	r5, [sp, #28]
 8008d38:	2322      	movs	r3, #34	; 0x22
 8008d3a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8008e4c <_strtod_l+0x5ac>
 8008d3e:	6023      	str	r3, [r4, #0]
 8008d40:	f04f 0a00 	mov.w	sl, #0
 8008d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	f43f adec 	beq.w	8008924 <_strtod_l+0x84>
 8008d4c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008d4e:	4620      	mov	r0, r4
 8008d50:	f001 fb1e 	bl	800a390 <_Bfree>
 8008d54:	9907      	ldr	r1, [sp, #28]
 8008d56:	4620      	mov	r0, r4
 8008d58:	f001 fb1a 	bl	800a390 <_Bfree>
 8008d5c:	4631      	mov	r1, r6
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f001 fb16 	bl	800a390 <_Bfree>
 8008d64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d66:	4620      	mov	r0, r4
 8008d68:	f001 fb12 	bl	800a390 <_Bfree>
 8008d6c:	4629      	mov	r1, r5
 8008d6e:	4620      	mov	r0, r4
 8008d70:	f001 fb0e 	bl	800a390 <_Bfree>
 8008d74:	e5d6      	b.n	8008924 <_strtod_l+0x84>
 8008d76:	2300      	movs	r3, #0
 8008d78:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008d7c:	4650      	mov	r0, sl
 8008d7e:	4659      	mov	r1, fp
 8008d80:	4699      	mov	r9, r3
 8008d82:	f1b8 0f01 	cmp.w	r8, #1
 8008d86:	dc21      	bgt.n	8008dcc <_strtod_l+0x52c>
 8008d88:	b10b      	cbz	r3, 8008d8e <_strtod_l+0x4ee>
 8008d8a:	4682      	mov	sl, r0
 8008d8c:	468b      	mov	fp, r1
 8008d8e:	4b2e      	ldr	r3, [pc, #184]	; (8008e48 <_strtod_l+0x5a8>)
 8008d90:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008d94:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008d98:	4652      	mov	r2, sl
 8008d9a:	465b      	mov	r3, fp
 8008d9c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008da0:	f7f7 fc2a 	bl	80005f8 <__aeabi_dmul>
 8008da4:	4b29      	ldr	r3, [pc, #164]	; (8008e4c <_strtod_l+0x5ac>)
 8008da6:	460a      	mov	r2, r1
 8008da8:	400b      	ands	r3, r1
 8008daa:	4929      	ldr	r1, [pc, #164]	; (8008e50 <_strtod_l+0x5b0>)
 8008dac:	428b      	cmp	r3, r1
 8008dae:	4682      	mov	sl, r0
 8008db0:	d8be      	bhi.n	8008d30 <_strtod_l+0x490>
 8008db2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008db6:	428b      	cmp	r3, r1
 8008db8:	bf86      	itte	hi
 8008dba:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8008e54 <_strtod_l+0x5b4>
 8008dbe:	f04f 3aff 	movhi.w	sl, #4294967295
 8008dc2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	9304      	str	r3, [sp, #16]
 8008dca:	e081      	b.n	8008ed0 <_strtod_l+0x630>
 8008dcc:	f018 0f01 	tst.w	r8, #1
 8008dd0:	d007      	beq.n	8008de2 <_strtod_l+0x542>
 8008dd2:	4b1d      	ldr	r3, [pc, #116]	; (8008e48 <_strtod_l+0x5a8>)
 8008dd4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ddc:	f7f7 fc0c 	bl	80005f8 <__aeabi_dmul>
 8008de0:	2301      	movs	r3, #1
 8008de2:	f109 0901 	add.w	r9, r9, #1
 8008de6:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008dea:	e7ca      	b.n	8008d82 <_strtod_l+0x4e2>
 8008dec:	d0eb      	beq.n	8008dc6 <_strtod_l+0x526>
 8008dee:	f1c8 0800 	rsb	r8, r8, #0
 8008df2:	f018 020f 	ands.w	r2, r8, #15
 8008df6:	d00a      	beq.n	8008e0e <_strtod_l+0x56e>
 8008df8:	4b12      	ldr	r3, [pc, #72]	; (8008e44 <_strtod_l+0x5a4>)
 8008dfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dfe:	4650      	mov	r0, sl
 8008e00:	4659      	mov	r1, fp
 8008e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e06:	f7f7 fd21 	bl	800084c <__aeabi_ddiv>
 8008e0a:	4682      	mov	sl, r0
 8008e0c:	468b      	mov	fp, r1
 8008e0e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008e12:	d0d8      	beq.n	8008dc6 <_strtod_l+0x526>
 8008e14:	f1b8 0f1f 	cmp.w	r8, #31
 8008e18:	dd1e      	ble.n	8008e58 <_strtod_l+0x5b8>
 8008e1a:	2500      	movs	r5, #0
 8008e1c:	462e      	mov	r6, r5
 8008e1e:	9509      	str	r5, [sp, #36]	; 0x24
 8008e20:	9507      	str	r5, [sp, #28]
 8008e22:	2322      	movs	r3, #34	; 0x22
 8008e24:	f04f 0a00 	mov.w	sl, #0
 8008e28:	f04f 0b00 	mov.w	fp, #0
 8008e2c:	6023      	str	r3, [r4, #0]
 8008e2e:	e789      	b.n	8008d44 <_strtod_l+0x4a4>
 8008e30:	0800cc26 	.word	0x0800cc26
 8008e34:	0800cc40 	.word	0x0800cc40
 8008e38:	0800cc1d 	.word	0x0800cc1d
 8008e3c:	0800cc20 	.word	0x0800cc20
 8008e40:	0800d075 	.word	0x0800d075
 8008e44:	0800cf18 	.word	0x0800cf18
 8008e48:	0800cef0 	.word	0x0800cef0
 8008e4c:	7ff00000 	.word	0x7ff00000
 8008e50:	7ca00000 	.word	0x7ca00000
 8008e54:	7fefffff 	.word	0x7fefffff
 8008e58:	f018 0310 	ands.w	r3, r8, #16
 8008e5c:	bf18      	it	ne
 8008e5e:	236a      	movne	r3, #106	; 0x6a
 8008e60:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8009218 <_strtod_l+0x978>
 8008e64:	9304      	str	r3, [sp, #16]
 8008e66:	4650      	mov	r0, sl
 8008e68:	4659      	mov	r1, fp
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	f018 0f01 	tst.w	r8, #1
 8008e70:	d004      	beq.n	8008e7c <_strtod_l+0x5dc>
 8008e72:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008e76:	f7f7 fbbf 	bl	80005f8 <__aeabi_dmul>
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008e80:	f109 0908 	add.w	r9, r9, #8
 8008e84:	d1f2      	bne.n	8008e6c <_strtod_l+0x5cc>
 8008e86:	b10b      	cbz	r3, 8008e8c <_strtod_l+0x5ec>
 8008e88:	4682      	mov	sl, r0
 8008e8a:	468b      	mov	fp, r1
 8008e8c:	9b04      	ldr	r3, [sp, #16]
 8008e8e:	b1bb      	cbz	r3, 8008ec0 <_strtod_l+0x620>
 8008e90:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8008e94:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	4659      	mov	r1, fp
 8008e9c:	dd10      	ble.n	8008ec0 <_strtod_l+0x620>
 8008e9e:	2b1f      	cmp	r3, #31
 8008ea0:	f340 8128 	ble.w	80090f4 <_strtod_l+0x854>
 8008ea4:	2b34      	cmp	r3, #52	; 0x34
 8008ea6:	bfde      	ittt	le
 8008ea8:	3b20      	suble	r3, #32
 8008eaa:	f04f 32ff 	movle.w	r2, #4294967295
 8008eae:	fa02 f303 	lslle.w	r3, r2, r3
 8008eb2:	f04f 0a00 	mov.w	sl, #0
 8008eb6:	bfcc      	ite	gt
 8008eb8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008ebc:	ea03 0b01 	andle.w	fp, r3, r1
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	4650      	mov	r0, sl
 8008ec6:	4659      	mov	r1, fp
 8008ec8:	f7f7 fdfe 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ecc:	2800      	cmp	r0, #0
 8008ece:	d1a4      	bne.n	8008e1a <_strtod_l+0x57a>
 8008ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ed2:	9300      	str	r3, [sp, #0]
 8008ed4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ed6:	462b      	mov	r3, r5
 8008ed8:	463a      	mov	r2, r7
 8008eda:	4620      	mov	r0, r4
 8008edc:	f001 fac4 	bl	800a468 <__s2b>
 8008ee0:	9009      	str	r0, [sp, #36]	; 0x24
 8008ee2:	2800      	cmp	r0, #0
 8008ee4:	f43f af24 	beq.w	8008d30 <_strtod_l+0x490>
 8008ee8:	9b07      	ldr	r3, [sp, #28]
 8008eea:	1b9e      	subs	r6, r3, r6
 8008eec:	9b08      	ldr	r3, [sp, #32]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	bfb4      	ite	lt
 8008ef2:	4633      	movlt	r3, r6
 8008ef4:	2300      	movge	r3, #0
 8008ef6:	9310      	str	r3, [sp, #64]	; 0x40
 8008ef8:	9b08      	ldr	r3, [sp, #32]
 8008efa:	2500      	movs	r5, #0
 8008efc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008f00:	9318      	str	r3, [sp, #96]	; 0x60
 8008f02:	462e      	mov	r6, r5
 8008f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f06:	4620      	mov	r0, r4
 8008f08:	6859      	ldr	r1, [r3, #4]
 8008f0a:	f001 fa01 	bl	800a310 <_Balloc>
 8008f0e:	9007      	str	r0, [sp, #28]
 8008f10:	2800      	cmp	r0, #0
 8008f12:	f43f af11 	beq.w	8008d38 <_strtod_l+0x498>
 8008f16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f18:	691a      	ldr	r2, [r3, #16]
 8008f1a:	3202      	adds	r2, #2
 8008f1c:	f103 010c 	add.w	r1, r3, #12
 8008f20:	0092      	lsls	r2, r2, #2
 8008f22:	300c      	adds	r0, #12
 8008f24:	f001 f9e6 	bl	800a2f4 <memcpy>
 8008f28:	ec4b ab10 	vmov	d0, sl, fp
 8008f2c:	aa20      	add	r2, sp, #128	; 0x80
 8008f2e:	a91f      	add	r1, sp, #124	; 0x7c
 8008f30:	4620      	mov	r0, r4
 8008f32:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008f36:	f001 fdd3 	bl	800aae0 <__d2b>
 8008f3a:	901e      	str	r0, [sp, #120]	; 0x78
 8008f3c:	2800      	cmp	r0, #0
 8008f3e:	f43f aefb 	beq.w	8008d38 <_strtod_l+0x498>
 8008f42:	2101      	movs	r1, #1
 8008f44:	4620      	mov	r0, r4
 8008f46:	f001 fb29 	bl	800a59c <__i2b>
 8008f4a:	4606      	mov	r6, r0
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	f43f aef3 	beq.w	8008d38 <_strtod_l+0x498>
 8008f52:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008f54:	9904      	ldr	r1, [sp, #16]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	bfab      	itete	ge
 8008f5a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8008f5c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8008f5e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8008f60:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8008f64:	bfac      	ite	ge
 8008f66:	eb03 0902 	addge.w	r9, r3, r2
 8008f6a:	1ad7      	sublt	r7, r2, r3
 8008f6c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008f6e:	eba3 0801 	sub.w	r8, r3, r1
 8008f72:	4490      	add	r8, r2
 8008f74:	4ba3      	ldr	r3, [pc, #652]	; (8009204 <_strtod_l+0x964>)
 8008f76:	f108 38ff 	add.w	r8, r8, #4294967295
 8008f7a:	4598      	cmp	r8, r3
 8008f7c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008f80:	f280 80cc 	bge.w	800911c <_strtod_l+0x87c>
 8008f84:	eba3 0308 	sub.w	r3, r3, r8
 8008f88:	2b1f      	cmp	r3, #31
 8008f8a:	eba2 0203 	sub.w	r2, r2, r3
 8008f8e:	f04f 0101 	mov.w	r1, #1
 8008f92:	f300 80b6 	bgt.w	8009102 <_strtod_l+0x862>
 8008f96:	fa01 f303 	lsl.w	r3, r1, r3
 8008f9a:	9311      	str	r3, [sp, #68]	; 0x44
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	930c      	str	r3, [sp, #48]	; 0x30
 8008fa0:	eb09 0802 	add.w	r8, r9, r2
 8008fa4:	9b04      	ldr	r3, [sp, #16]
 8008fa6:	45c1      	cmp	r9, r8
 8008fa8:	4417      	add	r7, r2
 8008faa:	441f      	add	r7, r3
 8008fac:	464b      	mov	r3, r9
 8008fae:	bfa8      	it	ge
 8008fb0:	4643      	movge	r3, r8
 8008fb2:	42bb      	cmp	r3, r7
 8008fb4:	bfa8      	it	ge
 8008fb6:	463b      	movge	r3, r7
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	bfc2      	ittt	gt
 8008fbc:	eba8 0803 	subgt.w	r8, r8, r3
 8008fc0:	1aff      	subgt	r7, r7, r3
 8008fc2:	eba9 0903 	subgt.w	r9, r9, r3
 8008fc6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	dd17      	ble.n	8008ffc <_strtod_l+0x75c>
 8008fcc:	4631      	mov	r1, r6
 8008fce:	461a      	mov	r2, r3
 8008fd0:	4620      	mov	r0, r4
 8008fd2:	f001 fb9f 	bl	800a714 <__pow5mult>
 8008fd6:	4606      	mov	r6, r0
 8008fd8:	2800      	cmp	r0, #0
 8008fda:	f43f aead 	beq.w	8008d38 <_strtod_l+0x498>
 8008fde:	4601      	mov	r1, r0
 8008fe0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008fe2:	4620      	mov	r0, r4
 8008fe4:	f001 faf0 	bl	800a5c8 <__multiply>
 8008fe8:	900f      	str	r0, [sp, #60]	; 0x3c
 8008fea:	2800      	cmp	r0, #0
 8008fec:	f43f aea4 	beq.w	8008d38 <_strtod_l+0x498>
 8008ff0:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	f001 f9cc 	bl	800a390 <_Bfree>
 8008ff8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ffa:	931e      	str	r3, [sp, #120]	; 0x78
 8008ffc:	f1b8 0f00 	cmp.w	r8, #0
 8009000:	f300 8091 	bgt.w	8009126 <_strtod_l+0x886>
 8009004:	9b08      	ldr	r3, [sp, #32]
 8009006:	2b00      	cmp	r3, #0
 8009008:	dd08      	ble.n	800901c <_strtod_l+0x77c>
 800900a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800900c:	9907      	ldr	r1, [sp, #28]
 800900e:	4620      	mov	r0, r4
 8009010:	f001 fb80 	bl	800a714 <__pow5mult>
 8009014:	9007      	str	r0, [sp, #28]
 8009016:	2800      	cmp	r0, #0
 8009018:	f43f ae8e 	beq.w	8008d38 <_strtod_l+0x498>
 800901c:	2f00      	cmp	r7, #0
 800901e:	dd08      	ble.n	8009032 <_strtod_l+0x792>
 8009020:	9907      	ldr	r1, [sp, #28]
 8009022:	463a      	mov	r2, r7
 8009024:	4620      	mov	r0, r4
 8009026:	f001 fbcf 	bl	800a7c8 <__lshift>
 800902a:	9007      	str	r0, [sp, #28]
 800902c:	2800      	cmp	r0, #0
 800902e:	f43f ae83 	beq.w	8008d38 <_strtod_l+0x498>
 8009032:	f1b9 0f00 	cmp.w	r9, #0
 8009036:	dd08      	ble.n	800904a <_strtod_l+0x7aa>
 8009038:	4631      	mov	r1, r6
 800903a:	464a      	mov	r2, r9
 800903c:	4620      	mov	r0, r4
 800903e:	f001 fbc3 	bl	800a7c8 <__lshift>
 8009042:	4606      	mov	r6, r0
 8009044:	2800      	cmp	r0, #0
 8009046:	f43f ae77 	beq.w	8008d38 <_strtod_l+0x498>
 800904a:	9a07      	ldr	r2, [sp, #28]
 800904c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800904e:	4620      	mov	r0, r4
 8009050:	f001 fc42 	bl	800a8d8 <__mdiff>
 8009054:	4605      	mov	r5, r0
 8009056:	2800      	cmp	r0, #0
 8009058:	f43f ae6e 	beq.w	8008d38 <_strtod_l+0x498>
 800905c:	68c3      	ldr	r3, [r0, #12]
 800905e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009060:	2300      	movs	r3, #0
 8009062:	60c3      	str	r3, [r0, #12]
 8009064:	4631      	mov	r1, r6
 8009066:	f001 fc1b 	bl	800a8a0 <__mcmp>
 800906a:	2800      	cmp	r0, #0
 800906c:	da65      	bge.n	800913a <_strtod_l+0x89a>
 800906e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009070:	ea53 030a 	orrs.w	r3, r3, sl
 8009074:	f040 8087 	bne.w	8009186 <_strtod_l+0x8e6>
 8009078:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800907c:	2b00      	cmp	r3, #0
 800907e:	f040 8082 	bne.w	8009186 <_strtod_l+0x8e6>
 8009082:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009086:	0d1b      	lsrs	r3, r3, #20
 8009088:	051b      	lsls	r3, r3, #20
 800908a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800908e:	d97a      	bls.n	8009186 <_strtod_l+0x8e6>
 8009090:	696b      	ldr	r3, [r5, #20]
 8009092:	b913      	cbnz	r3, 800909a <_strtod_l+0x7fa>
 8009094:	692b      	ldr	r3, [r5, #16]
 8009096:	2b01      	cmp	r3, #1
 8009098:	dd75      	ble.n	8009186 <_strtod_l+0x8e6>
 800909a:	4629      	mov	r1, r5
 800909c:	2201      	movs	r2, #1
 800909e:	4620      	mov	r0, r4
 80090a0:	f001 fb92 	bl	800a7c8 <__lshift>
 80090a4:	4631      	mov	r1, r6
 80090a6:	4605      	mov	r5, r0
 80090a8:	f001 fbfa 	bl	800a8a0 <__mcmp>
 80090ac:	2800      	cmp	r0, #0
 80090ae:	dd6a      	ble.n	8009186 <_strtod_l+0x8e6>
 80090b0:	9904      	ldr	r1, [sp, #16]
 80090b2:	4a55      	ldr	r2, [pc, #340]	; (8009208 <_strtod_l+0x968>)
 80090b4:	465b      	mov	r3, fp
 80090b6:	2900      	cmp	r1, #0
 80090b8:	f000 8085 	beq.w	80091c6 <_strtod_l+0x926>
 80090bc:	ea02 010b 	and.w	r1, r2, fp
 80090c0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80090c4:	dc7f      	bgt.n	80091c6 <_strtod_l+0x926>
 80090c6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80090ca:	f77f aeaa 	ble.w	8008e22 <_strtod_l+0x582>
 80090ce:	4a4f      	ldr	r2, [pc, #316]	; (800920c <_strtod_l+0x96c>)
 80090d0:	2300      	movs	r3, #0
 80090d2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80090d6:	4650      	mov	r0, sl
 80090d8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80090dc:	4659      	mov	r1, fp
 80090de:	f7f7 fa8b 	bl	80005f8 <__aeabi_dmul>
 80090e2:	460b      	mov	r3, r1
 80090e4:	4303      	orrs	r3, r0
 80090e6:	bf08      	it	eq
 80090e8:	2322      	moveq	r3, #34	; 0x22
 80090ea:	4682      	mov	sl, r0
 80090ec:	468b      	mov	fp, r1
 80090ee:	bf08      	it	eq
 80090f0:	6023      	streq	r3, [r4, #0]
 80090f2:	e62b      	b.n	8008d4c <_strtod_l+0x4ac>
 80090f4:	f04f 32ff 	mov.w	r2, #4294967295
 80090f8:	fa02 f303 	lsl.w	r3, r2, r3
 80090fc:	ea03 0a0a 	and.w	sl, r3, sl
 8009100:	e6de      	b.n	8008ec0 <_strtod_l+0x620>
 8009102:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009106:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800910a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800910e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009112:	fa01 f308 	lsl.w	r3, r1, r8
 8009116:	930c      	str	r3, [sp, #48]	; 0x30
 8009118:	9111      	str	r1, [sp, #68]	; 0x44
 800911a:	e741      	b.n	8008fa0 <_strtod_l+0x700>
 800911c:	2300      	movs	r3, #0
 800911e:	930c      	str	r3, [sp, #48]	; 0x30
 8009120:	2301      	movs	r3, #1
 8009122:	9311      	str	r3, [sp, #68]	; 0x44
 8009124:	e73c      	b.n	8008fa0 <_strtod_l+0x700>
 8009126:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009128:	4642      	mov	r2, r8
 800912a:	4620      	mov	r0, r4
 800912c:	f001 fb4c 	bl	800a7c8 <__lshift>
 8009130:	901e      	str	r0, [sp, #120]	; 0x78
 8009132:	2800      	cmp	r0, #0
 8009134:	f47f af66 	bne.w	8009004 <_strtod_l+0x764>
 8009138:	e5fe      	b.n	8008d38 <_strtod_l+0x498>
 800913a:	465f      	mov	r7, fp
 800913c:	d16e      	bne.n	800921c <_strtod_l+0x97c>
 800913e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009140:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009144:	b342      	cbz	r2, 8009198 <_strtod_l+0x8f8>
 8009146:	4a32      	ldr	r2, [pc, #200]	; (8009210 <_strtod_l+0x970>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d128      	bne.n	800919e <_strtod_l+0x8fe>
 800914c:	9b04      	ldr	r3, [sp, #16]
 800914e:	4650      	mov	r0, sl
 8009150:	b1eb      	cbz	r3, 800918e <_strtod_l+0x8ee>
 8009152:	4a2d      	ldr	r2, [pc, #180]	; (8009208 <_strtod_l+0x968>)
 8009154:	403a      	ands	r2, r7
 8009156:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800915a:	f04f 31ff 	mov.w	r1, #4294967295
 800915e:	d819      	bhi.n	8009194 <_strtod_l+0x8f4>
 8009160:	0d12      	lsrs	r2, r2, #20
 8009162:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009166:	fa01 f303 	lsl.w	r3, r1, r3
 800916a:	4298      	cmp	r0, r3
 800916c:	d117      	bne.n	800919e <_strtod_l+0x8fe>
 800916e:	4b29      	ldr	r3, [pc, #164]	; (8009214 <_strtod_l+0x974>)
 8009170:	429f      	cmp	r7, r3
 8009172:	d102      	bne.n	800917a <_strtod_l+0x8da>
 8009174:	3001      	adds	r0, #1
 8009176:	f43f addf 	beq.w	8008d38 <_strtod_l+0x498>
 800917a:	4b23      	ldr	r3, [pc, #140]	; (8009208 <_strtod_l+0x968>)
 800917c:	403b      	ands	r3, r7
 800917e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009182:	f04f 0a00 	mov.w	sl, #0
 8009186:	9b04      	ldr	r3, [sp, #16]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d1a0      	bne.n	80090ce <_strtod_l+0x82e>
 800918c:	e5de      	b.n	8008d4c <_strtod_l+0x4ac>
 800918e:	f04f 33ff 	mov.w	r3, #4294967295
 8009192:	e7ea      	b.n	800916a <_strtod_l+0x8ca>
 8009194:	460b      	mov	r3, r1
 8009196:	e7e8      	b.n	800916a <_strtod_l+0x8ca>
 8009198:	ea53 030a 	orrs.w	r3, r3, sl
 800919c:	d088      	beq.n	80090b0 <_strtod_l+0x810>
 800919e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091a0:	b1db      	cbz	r3, 80091da <_strtod_l+0x93a>
 80091a2:	423b      	tst	r3, r7
 80091a4:	d0ef      	beq.n	8009186 <_strtod_l+0x8e6>
 80091a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091a8:	9a04      	ldr	r2, [sp, #16]
 80091aa:	4650      	mov	r0, sl
 80091ac:	4659      	mov	r1, fp
 80091ae:	b1c3      	cbz	r3, 80091e2 <_strtod_l+0x942>
 80091b0:	f7ff fb57 	bl	8008862 <sulp>
 80091b4:	4602      	mov	r2, r0
 80091b6:	460b      	mov	r3, r1
 80091b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80091bc:	f7f7 f866 	bl	800028c <__adddf3>
 80091c0:	4682      	mov	sl, r0
 80091c2:	468b      	mov	fp, r1
 80091c4:	e7df      	b.n	8009186 <_strtod_l+0x8e6>
 80091c6:	4013      	ands	r3, r2
 80091c8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80091cc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80091d0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80091d4:	f04f 3aff 	mov.w	sl, #4294967295
 80091d8:	e7d5      	b.n	8009186 <_strtod_l+0x8e6>
 80091da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80091dc:	ea13 0f0a 	tst.w	r3, sl
 80091e0:	e7e0      	b.n	80091a4 <_strtod_l+0x904>
 80091e2:	f7ff fb3e 	bl	8008862 <sulp>
 80091e6:	4602      	mov	r2, r0
 80091e8:	460b      	mov	r3, r1
 80091ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80091ee:	f7f7 f84b 	bl	8000288 <__aeabi_dsub>
 80091f2:	2200      	movs	r2, #0
 80091f4:	2300      	movs	r3, #0
 80091f6:	4682      	mov	sl, r0
 80091f8:	468b      	mov	fp, r1
 80091fa:	f7f7 fc65 	bl	8000ac8 <__aeabi_dcmpeq>
 80091fe:	2800      	cmp	r0, #0
 8009200:	d0c1      	beq.n	8009186 <_strtod_l+0x8e6>
 8009202:	e60e      	b.n	8008e22 <_strtod_l+0x582>
 8009204:	fffffc02 	.word	0xfffffc02
 8009208:	7ff00000 	.word	0x7ff00000
 800920c:	39500000 	.word	0x39500000
 8009210:	000fffff 	.word	0x000fffff
 8009214:	7fefffff 	.word	0x7fefffff
 8009218:	0800cc58 	.word	0x0800cc58
 800921c:	4631      	mov	r1, r6
 800921e:	4628      	mov	r0, r5
 8009220:	f001 fcba 	bl	800ab98 <__ratio>
 8009224:	ec59 8b10 	vmov	r8, r9, d0
 8009228:	ee10 0a10 	vmov	r0, s0
 800922c:	2200      	movs	r2, #0
 800922e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009232:	4649      	mov	r1, r9
 8009234:	f7f7 fc5c 	bl	8000af0 <__aeabi_dcmple>
 8009238:	2800      	cmp	r0, #0
 800923a:	d07c      	beq.n	8009336 <_strtod_l+0xa96>
 800923c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800923e:	2b00      	cmp	r3, #0
 8009240:	d04c      	beq.n	80092dc <_strtod_l+0xa3c>
 8009242:	4b95      	ldr	r3, [pc, #596]	; (8009498 <_strtod_l+0xbf8>)
 8009244:	2200      	movs	r2, #0
 8009246:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800924a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009498 <_strtod_l+0xbf8>
 800924e:	f04f 0800 	mov.w	r8, #0
 8009252:	4b92      	ldr	r3, [pc, #584]	; (800949c <_strtod_l+0xbfc>)
 8009254:	403b      	ands	r3, r7
 8009256:	9311      	str	r3, [sp, #68]	; 0x44
 8009258:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800925a:	4b91      	ldr	r3, [pc, #580]	; (80094a0 <_strtod_l+0xc00>)
 800925c:	429a      	cmp	r2, r3
 800925e:	f040 80b2 	bne.w	80093c6 <_strtod_l+0xb26>
 8009262:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009266:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800926a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800926e:	ec4b ab10 	vmov	d0, sl, fp
 8009272:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8009276:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800927a:	f001 fbb5 	bl	800a9e8 <__ulp>
 800927e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009282:	ec53 2b10 	vmov	r2, r3, d0
 8009286:	f7f7 f9b7 	bl	80005f8 <__aeabi_dmul>
 800928a:	4652      	mov	r2, sl
 800928c:	465b      	mov	r3, fp
 800928e:	f7f6 fffd 	bl	800028c <__adddf3>
 8009292:	460b      	mov	r3, r1
 8009294:	4981      	ldr	r1, [pc, #516]	; (800949c <_strtod_l+0xbfc>)
 8009296:	4a83      	ldr	r2, [pc, #524]	; (80094a4 <_strtod_l+0xc04>)
 8009298:	4019      	ands	r1, r3
 800929a:	4291      	cmp	r1, r2
 800929c:	4682      	mov	sl, r0
 800929e:	d95e      	bls.n	800935e <_strtod_l+0xabe>
 80092a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092a2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d103      	bne.n	80092b2 <_strtod_l+0xa12>
 80092aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092ac:	3301      	adds	r3, #1
 80092ae:	f43f ad43 	beq.w	8008d38 <_strtod_l+0x498>
 80092b2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80094b0 <_strtod_l+0xc10>
 80092b6:	f04f 3aff 	mov.w	sl, #4294967295
 80092ba:	991e      	ldr	r1, [sp, #120]	; 0x78
 80092bc:	4620      	mov	r0, r4
 80092be:	f001 f867 	bl	800a390 <_Bfree>
 80092c2:	9907      	ldr	r1, [sp, #28]
 80092c4:	4620      	mov	r0, r4
 80092c6:	f001 f863 	bl	800a390 <_Bfree>
 80092ca:	4631      	mov	r1, r6
 80092cc:	4620      	mov	r0, r4
 80092ce:	f001 f85f 	bl	800a390 <_Bfree>
 80092d2:	4629      	mov	r1, r5
 80092d4:	4620      	mov	r0, r4
 80092d6:	f001 f85b 	bl	800a390 <_Bfree>
 80092da:	e613      	b.n	8008f04 <_strtod_l+0x664>
 80092dc:	f1ba 0f00 	cmp.w	sl, #0
 80092e0:	d11b      	bne.n	800931a <_strtod_l+0xa7a>
 80092e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092e6:	b9f3      	cbnz	r3, 8009326 <_strtod_l+0xa86>
 80092e8:	4b6b      	ldr	r3, [pc, #428]	; (8009498 <_strtod_l+0xbf8>)
 80092ea:	2200      	movs	r2, #0
 80092ec:	4640      	mov	r0, r8
 80092ee:	4649      	mov	r1, r9
 80092f0:	f7f7 fbf4 	bl	8000adc <__aeabi_dcmplt>
 80092f4:	b9d0      	cbnz	r0, 800932c <_strtod_l+0xa8c>
 80092f6:	4640      	mov	r0, r8
 80092f8:	4649      	mov	r1, r9
 80092fa:	4b6b      	ldr	r3, [pc, #428]	; (80094a8 <_strtod_l+0xc08>)
 80092fc:	2200      	movs	r2, #0
 80092fe:	f7f7 f97b 	bl	80005f8 <__aeabi_dmul>
 8009302:	4680      	mov	r8, r0
 8009304:	4689      	mov	r9, r1
 8009306:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800930a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800930e:	931b      	str	r3, [sp, #108]	; 0x6c
 8009310:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8009314:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009318:	e79b      	b.n	8009252 <_strtod_l+0x9b2>
 800931a:	f1ba 0f01 	cmp.w	sl, #1
 800931e:	d102      	bne.n	8009326 <_strtod_l+0xa86>
 8009320:	2f00      	cmp	r7, #0
 8009322:	f43f ad7e 	beq.w	8008e22 <_strtod_l+0x582>
 8009326:	4b61      	ldr	r3, [pc, #388]	; (80094ac <_strtod_l+0xc0c>)
 8009328:	2200      	movs	r2, #0
 800932a:	e78c      	b.n	8009246 <_strtod_l+0x9a6>
 800932c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80094a8 <_strtod_l+0xc08>
 8009330:	f04f 0800 	mov.w	r8, #0
 8009334:	e7e7      	b.n	8009306 <_strtod_l+0xa66>
 8009336:	4b5c      	ldr	r3, [pc, #368]	; (80094a8 <_strtod_l+0xc08>)
 8009338:	4640      	mov	r0, r8
 800933a:	4649      	mov	r1, r9
 800933c:	2200      	movs	r2, #0
 800933e:	f7f7 f95b 	bl	80005f8 <__aeabi_dmul>
 8009342:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009344:	4680      	mov	r8, r0
 8009346:	4689      	mov	r9, r1
 8009348:	b933      	cbnz	r3, 8009358 <_strtod_l+0xab8>
 800934a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800934e:	9012      	str	r0, [sp, #72]	; 0x48
 8009350:	9313      	str	r3, [sp, #76]	; 0x4c
 8009352:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8009356:	e7dd      	b.n	8009314 <_strtod_l+0xa74>
 8009358:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800935c:	e7f9      	b.n	8009352 <_strtod_l+0xab2>
 800935e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009362:	9b04      	ldr	r3, [sp, #16]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d1a8      	bne.n	80092ba <_strtod_l+0xa1a>
 8009368:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800936c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800936e:	0d1b      	lsrs	r3, r3, #20
 8009370:	051b      	lsls	r3, r3, #20
 8009372:	429a      	cmp	r2, r3
 8009374:	d1a1      	bne.n	80092ba <_strtod_l+0xa1a>
 8009376:	4640      	mov	r0, r8
 8009378:	4649      	mov	r1, r9
 800937a:	f7f7 fc75 	bl	8000c68 <__aeabi_d2lz>
 800937e:	f7f7 f90d 	bl	800059c <__aeabi_l2d>
 8009382:	4602      	mov	r2, r0
 8009384:	460b      	mov	r3, r1
 8009386:	4640      	mov	r0, r8
 8009388:	4649      	mov	r1, r9
 800938a:	f7f6 ff7d 	bl	8000288 <__aeabi_dsub>
 800938e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009390:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009394:	ea43 030a 	orr.w	r3, r3, sl
 8009398:	4313      	orrs	r3, r2
 800939a:	4680      	mov	r8, r0
 800939c:	4689      	mov	r9, r1
 800939e:	d053      	beq.n	8009448 <_strtod_l+0xba8>
 80093a0:	a335      	add	r3, pc, #212	; (adr r3, 8009478 <_strtod_l+0xbd8>)
 80093a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a6:	f7f7 fb99 	bl	8000adc <__aeabi_dcmplt>
 80093aa:	2800      	cmp	r0, #0
 80093ac:	f47f acce 	bne.w	8008d4c <_strtod_l+0x4ac>
 80093b0:	a333      	add	r3, pc, #204	; (adr r3, 8009480 <_strtod_l+0xbe0>)
 80093b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b6:	4640      	mov	r0, r8
 80093b8:	4649      	mov	r1, r9
 80093ba:	f7f7 fbad 	bl	8000b18 <__aeabi_dcmpgt>
 80093be:	2800      	cmp	r0, #0
 80093c0:	f43f af7b 	beq.w	80092ba <_strtod_l+0xa1a>
 80093c4:	e4c2      	b.n	8008d4c <_strtod_l+0x4ac>
 80093c6:	9b04      	ldr	r3, [sp, #16]
 80093c8:	b333      	cbz	r3, 8009418 <_strtod_l+0xb78>
 80093ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80093cc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80093d0:	d822      	bhi.n	8009418 <_strtod_l+0xb78>
 80093d2:	a32d      	add	r3, pc, #180	; (adr r3, 8009488 <_strtod_l+0xbe8>)
 80093d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d8:	4640      	mov	r0, r8
 80093da:	4649      	mov	r1, r9
 80093dc:	f7f7 fb88 	bl	8000af0 <__aeabi_dcmple>
 80093e0:	b1a0      	cbz	r0, 800940c <_strtod_l+0xb6c>
 80093e2:	4649      	mov	r1, r9
 80093e4:	4640      	mov	r0, r8
 80093e6:	f7f7 fbb7 	bl	8000b58 <__aeabi_d2uiz>
 80093ea:	2801      	cmp	r0, #1
 80093ec:	bf38      	it	cc
 80093ee:	2001      	movcc	r0, #1
 80093f0:	f7f7 f888 	bl	8000504 <__aeabi_ui2d>
 80093f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093f6:	4680      	mov	r8, r0
 80093f8:	4689      	mov	r9, r1
 80093fa:	bb13      	cbnz	r3, 8009442 <_strtod_l+0xba2>
 80093fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009400:	9014      	str	r0, [sp, #80]	; 0x50
 8009402:	9315      	str	r3, [sp, #84]	; 0x54
 8009404:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009408:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800940c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800940e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009410:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009414:	1a9b      	subs	r3, r3, r2
 8009416:	930d      	str	r3, [sp, #52]	; 0x34
 8009418:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800941c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009420:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009424:	f001 fae0 	bl	800a9e8 <__ulp>
 8009428:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800942c:	ec53 2b10 	vmov	r2, r3, d0
 8009430:	f7f7 f8e2 	bl	80005f8 <__aeabi_dmul>
 8009434:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009438:	f7f6 ff28 	bl	800028c <__adddf3>
 800943c:	4682      	mov	sl, r0
 800943e:	468b      	mov	fp, r1
 8009440:	e78f      	b.n	8009362 <_strtod_l+0xac2>
 8009442:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8009446:	e7dd      	b.n	8009404 <_strtod_l+0xb64>
 8009448:	a311      	add	r3, pc, #68	; (adr r3, 8009490 <_strtod_l+0xbf0>)
 800944a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800944e:	f7f7 fb45 	bl	8000adc <__aeabi_dcmplt>
 8009452:	e7b4      	b.n	80093be <_strtod_l+0xb1e>
 8009454:	2300      	movs	r3, #0
 8009456:	930e      	str	r3, [sp, #56]	; 0x38
 8009458:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800945a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800945c:	6013      	str	r3, [r2, #0]
 800945e:	f7ff ba65 	b.w	800892c <_strtod_l+0x8c>
 8009462:	2b65      	cmp	r3, #101	; 0x65
 8009464:	f43f ab5d 	beq.w	8008b22 <_strtod_l+0x282>
 8009468:	2b45      	cmp	r3, #69	; 0x45
 800946a:	f43f ab5a 	beq.w	8008b22 <_strtod_l+0x282>
 800946e:	2201      	movs	r2, #1
 8009470:	f7ff bb92 	b.w	8008b98 <_strtod_l+0x2f8>
 8009474:	f3af 8000 	nop.w
 8009478:	94a03595 	.word	0x94a03595
 800947c:	3fdfffff 	.word	0x3fdfffff
 8009480:	35afe535 	.word	0x35afe535
 8009484:	3fe00000 	.word	0x3fe00000
 8009488:	ffc00000 	.word	0xffc00000
 800948c:	41dfffff 	.word	0x41dfffff
 8009490:	94a03595 	.word	0x94a03595
 8009494:	3fcfffff 	.word	0x3fcfffff
 8009498:	3ff00000 	.word	0x3ff00000
 800949c:	7ff00000 	.word	0x7ff00000
 80094a0:	7fe00000 	.word	0x7fe00000
 80094a4:	7c9fffff 	.word	0x7c9fffff
 80094a8:	3fe00000 	.word	0x3fe00000
 80094ac:	bff00000 	.word	0xbff00000
 80094b0:	7fefffff 	.word	0x7fefffff

080094b4 <_strtod_r>:
 80094b4:	4b01      	ldr	r3, [pc, #4]	; (80094bc <_strtod_r+0x8>)
 80094b6:	f7ff b9f3 	b.w	80088a0 <_strtod_l>
 80094ba:	bf00      	nop
 80094bc:	20000260 	.word	0x20000260

080094c0 <_strtol_l.isra.0>:
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094c6:	d001      	beq.n	80094cc <_strtol_l.isra.0+0xc>
 80094c8:	2b24      	cmp	r3, #36	; 0x24
 80094ca:	d906      	bls.n	80094da <_strtol_l.isra.0+0x1a>
 80094cc:	f7fe fe7a 	bl	80081c4 <__errno>
 80094d0:	2316      	movs	r3, #22
 80094d2:	6003      	str	r3, [r0, #0]
 80094d4:	2000      	movs	r0, #0
 80094d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094da:	4f3a      	ldr	r7, [pc, #232]	; (80095c4 <_strtol_l.isra.0+0x104>)
 80094dc:	468e      	mov	lr, r1
 80094de:	4676      	mov	r6, lr
 80094e0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80094e4:	5de5      	ldrb	r5, [r4, r7]
 80094e6:	f015 0508 	ands.w	r5, r5, #8
 80094ea:	d1f8      	bne.n	80094de <_strtol_l.isra.0+0x1e>
 80094ec:	2c2d      	cmp	r4, #45	; 0x2d
 80094ee:	d134      	bne.n	800955a <_strtol_l.isra.0+0x9a>
 80094f0:	f89e 4000 	ldrb.w	r4, [lr]
 80094f4:	f04f 0801 	mov.w	r8, #1
 80094f8:	f106 0e02 	add.w	lr, r6, #2
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d05c      	beq.n	80095ba <_strtol_l.isra.0+0xfa>
 8009500:	2b10      	cmp	r3, #16
 8009502:	d10c      	bne.n	800951e <_strtol_l.isra.0+0x5e>
 8009504:	2c30      	cmp	r4, #48	; 0x30
 8009506:	d10a      	bne.n	800951e <_strtol_l.isra.0+0x5e>
 8009508:	f89e 4000 	ldrb.w	r4, [lr]
 800950c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009510:	2c58      	cmp	r4, #88	; 0x58
 8009512:	d14d      	bne.n	80095b0 <_strtol_l.isra.0+0xf0>
 8009514:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8009518:	2310      	movs	r3, #16
 800951a:	f10e 0e02 	add.w	lr, lr, #2
 800951e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8009522:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009526:	2600      	movs	r6, #0
 8009528:	fbbc f9f3 	udiv	r9, ip, r3
 800952c:	4635      	mov	r5, r6
 800952e:	fb03 ca19 	mls	sl, r3, r9, ip
 8009532:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009536:	2f09      	cmp	r7, #9
 8009538:	d818      	bhi.n	800956c <_strtol_l.isra.0+0xac>
 800953a:	463c      	mov	r4, r7
 800953c:	42a3      	cmp	r3, r4
 800953e:	dd24      	ble.n	800958a <_strtol_l.isra.0+0xca>
 8009540:	2e00      	cmp	r6, #0
 8009542:	db1f      	blt.n	8009584 <_strtol_l.isra.0+0xc4>
 8009544:	45a9      	cmp	r9, r5
 8009546:	d31d      	bcc.n	8009584 <_strtol_l.isra.0+0xc4>
 8009548:	d101      	bne.n	800954e <_strtol_l.isra.0+0x8e>
 800954a:	45a2      	cmp	sl, r4
 800954c:	db1a      	blt.n	8009584 <_strtol_l.isra.0+0xc4>
 800954e:	fb05 4503 	mla	r5, r5, r3, r4
 8009552:	2601      	movs	r6, #1
 8009554:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009558:	e7eb      	b.n	8009532 <_strtol_l.isra.0+0x72>
 800955a:	2c2b      	cmp	r4, #43	; 0x2b
 800955c:	bf08      	it	eq
 800955e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8009562:	46a8      	mov	r8, r5
 8009564:	bf08      	it	eq
 8009566:	f106 0e02 	addeq.w	lr, r6, #2
 800956a:	e7c7      	b.n	80094fc <_strtol_l.isra.0+0x3c>
 800956c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009570:	2f19      	cmp	r7, #25
 8009572:	d801      	bhi.n	8009578 <_strtol_l.isra.0+0xb8>
 8009574:	3c37      	subs	r4, #55	; 0x37
 8009576:	e7e1      	b.n	800953c <_strtol_l.isra.0+0x7c>
 8009578:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800957c:	2f19      	cmp	r7, #25
 800957e:	d804      	bhi.n	800958a <_strtol_l.isra.0+0xca>
 8009580:	3c57      	subs	r4, #87	; 0x57
 8009582:	e7db      	b.n	800953c <_strtol_l.isra.0+0x7c>
 8009584:	f04f 36ff 	mov.w	r6, #4294967295
 8009588:	e7e4      	b.n	8009554 <_strtol_l.isra.0+0x94>
 800958a:	2e00      	cmp	r6, #0
 800958c:	da05      	bge.n	800959a <_strtol_l.isra.0+0xda>
 800958e:	2322      	movs	r3, #34	; 0x22
 8009590:	6003      	str	r3, [r0, #0]
 8009592:	4665      	mov	r5, ip
 8009594:	b942      	cbnz	r2, 80095a8 <_strtol_l.isra.0+0xe8>
 8009596:	4628      	mov	r0, r5
 8009598:	e79d      	b.n	80094d6 <_strtol_l.isra.0+0x16>
 800959a:	f1b8 0f00 	cmp.w	r8, #0
 800959e:	d000      	beq.n	80095a2 <_strtol_l.isra.0+0xe2>
 80095a0:	426d      	negs	r5, r5
 80095a2:	2a00      	cmp	r2, #0
 80095a4:	d0f7      	beq.n	8009596 <_strtol_l.isra.0+0xd6>
 80095a6:	b10e      	cbz	r6, 80095ac <_strtol_l.isra.0+0xec>
 80095a8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80095ac:	6011      	str	r1, [r2, #0]
 80095ae:	e7f2      	b.n	8009596 <_strtol_l.isra.0+0xd6>
 80095b0:	2430      	movs	r4, #48	; 0x30
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d1b3      	bne.n	800951e <_strtol_l.isra.0+0x5e>
 80095b6:	2308      	movs	r3, #8
 80095b8:	e7b1      	b.n	800951e <_strtol_l.isra.0+0x5e>
 80095ba:	2c30      	cmp	r4, #48	; 0x30
 80095bc:	d0a4      	beq.n	8009508 <_strtol_l.isra.0+0x48>
 80095be:	230a      	movs	r3, #10
 80095c0:	e7ad      	b.n	800951e <_strtol_l.isra.0+0x5e>
 80095c2:	bf00      	nop
 80095c4:	0800cc81 	.word	0x0800cc81

080095c8 <_strtol_r>:
 80095c8:	f7ff bf7a 	b.w	80094c0 <_strtol_l.isra.0>

080095cc <__swbuf_r>:
 80095cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ce:	460e      	mov	r6, r1
 80095d0:	4614      	mov	r4, r2
 80095d2:	4605      	mov	r5, r0
 80095d4:	b118      	cbz	r0, 80095de <__swbuf_r+0x12>
 80095d6:	6983      	ldr	r3, [r0, #24]
 80095d8:	b90b      	cbnz	r3, 80095de <__swbuf_r+0x12>
 80095da:	f000 f9f3 	bl	80099c4 <__sinit>
 80095de:	4b21      	ldr	r3, [pc, #132]	; (8009664 <__swbuf_r+0x98>)
 80095e0:	429c      	cmp	r4, r3
 80095e2:	d12b      	bne.n	800963c <__swbuf_r+0x70>
 80095e4:	686c      	ldr	r4, [r5, #4]
 80095e6:	69a3      	ldr	r3, [r4, #24]
 80095e8:	60a3      	str	r3, [r4, #8]
 80095ea:	89a3      	ldrh	r3, [r4, #12]
 80095ec:	071a      	lsls	r2, r3, #28
 80095ee:	d52f      	bpl.n	8009650 <__swbuf_r+0x84>
 80095f0:	6923      	ldr	r3, [r4, #16]
 80095f2:	b36b      	cbz	r3, 8009650 <__swbuf_r+0x84>
 80095f4:	6923      	ldr	r3, [r4, #16]
 80095f6:	6820      	ldr	r0, [r4, #0]
 80095f8:	1ac0      	subs	r0, r0, r3
 80095fa:	6963      	ldr	r3, [r4, #20]
 80095fc:	b2f6      	uxtb	r6, r6
 80095fe:	4283      	cmp	r3, r0
 8009600:	4637      	mov	r7, r6
 8009602:	dc04      	bgt.n	800960e <__swbuf_r+0x42>
 8009604:	4621      	mov	r1, r4
 8009606:	4628      	mov	r0, r5
 8009608:	f000 f948 	bl	800989c <_fflush_r>
 800960c:	bb30      	cbnz	r0, 800965c <__swbuf_r+0x90>
 800960e:	68a3      	ldr	r3, [r4, #8]
 8009610:	3b01      	subs	r3, #1
 8009612:	60a3      	str	r3, [r4, #8]
 8009614:	6823      	ldr	r3, [r4, #0]
 8009616:	1c5a      	adds	r2, r3, #1
 8009618:	6022      	str	r2, [r4, #0]
 800961a:	701e      	strb	r6, [r3, #0]
 800961c:	6963      	ldr	r3, [r4, #20]
 800961e:	3001      	adds	r0, #1
 8009620:	4283      	cmp	r3, r0
 8009622:	d004      	beq.n	800962e <__swbuf_r+0x62>
 8009624:	89a3      	ldrh	r3, [r4, #12]
 8009626:	07db      	lsls	r3, r3, #31
 8009628:	d506      	bpl.n	8009638 <__swbuf_r+0x6c>
 800962a:	2e0a      	cmp	r6, #10
 800962c:	d104      	bne.n	8009638 <__swbuf_r+0x6c>
 800962e:	4621      	mov	r1, r4
 8009630:	4628      	mov	r0, r5
 8009632:	f000 f933 	bl	800989c <_fflush_r>
 8009636:	b988      	cbnz	r0, 800965c <__swbuf_r+0x90>
 8009638:	4638      	mov	r0, r7
 800963a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800963c:	4b0a      	ldr	r3, [pc, #40]	; (8009668 <__swbuf_r+0x9c>)
 800963e:	429c      	cmp	r4, r3
 8009640:	d101      	bne.n	8009646 <__swbuf_r+0x7a>
 8009642:	68ac      	ldr	r4, [r5, #8]
 8009644:	e7cf      	b.n	80095e6 <__swbuf_r+0x1a>
 8009646:	4b09      	ldr	r3, [pc, #36]	; (800966c <__swbuf_r+0xa0>)
 8009648:	429c      	cmp	r4, r3
 800964a:	bf08      	it	eq
 800964c:	68ec      	ldreq	r4, [r5, #12]
 800964e:	e7ca      	b.n	80095e6 <__swbuf_r+0x1a>
 8009650:	4621      	mov	r1, r4
 8009652:	4628      	mov	r0, r5
 8009654:	f000 f81e 	bl	8009694 <__swsetup_r>
 8009658:	2800      	cmp	r0, #0
 800965a:	d0cb      	beq.n	80095f4 <__swbuf_r+0x28>
 800965c:	f04f 37ff 	mov.w	r7, #4294967295
 8009660:	e7ea      	b.n	8009638 <__swbuf_r+0x6c>
 8009662:	bf00      	nop
 8009664:	0800cda4 	.word	0x0800cda4
 8009668:	0800cdc4 	.word	0x0800cdc4
 800966c:	0800cd84 	.word	0x0800cd84

08009670 <_write_r>:
 8009670:	b538      	push	{r3, r4, r5, lr}
 8009672:	4d07      	ldr	r5, [pc, #28]	; (8009690 <_write_r+0x20>)
 8009674:	4604      	mov	r4, r0
 8009676:	4608      	mov	r0, r1
 8009678:	4611      	mov	r1, r2
 800967a:	2200      	movs	r2, #0
 800967c:	602a      	str	r2, [r5, #0]
 800967e:	461a      	mov	r2, r3
 8009680:	f7f7 fed0 	bl	8001424 <_write>
 8009684:	1c43      	adds	r3, r0, #1
 8009686:	d102      	bne.n	800968e <_write_r+0x1e>
 8009688:	682b      	ldr	r3, [r5, #0]
 800968a:	b103      	cbz	r3, 800968e <_write_r+0x1e>
 800968c:	6023      	str	r3, [r4, #0]
 800968e:	bd38      	pop	{r3, r4, r5, pc}
 8009690:	20000f68 	.word	0x20000f68

08009694 <__swsetup_r>:
 8009694:	4b32      	ldr	r3, [pc, #200]	; (8009760 <__swsetup_r+0xcc>)
 8009696:	b570      	push	{r4, r5, r6, lr}
 8009698:	681d      	ldr	r5, [r3, #0]
 800969a:	4606      	mov	r6, r0
 800969c:	460c      	mov	r4, r1
 800969e:	b125      	cbz	r5, 80096aa <__swsetup_r+0x16>
 80096a0:	69ab      	ldr	r3, [r5, #24]
 80096a2:	b913      	cbnz	r3, 80096aa <__swsetup_r+0x16>
 80096a4:	4628      	mov	r0, r5
 80096a6:	f000 f98d 	bl	80099c4 <__sinit>
 80096aa:	4b2e      	ldr	r3, [pc, #184]	; (8009764 <__swsetup_r+0xd0>)
 80096ac:	429c      	cmp	r4, r3
 80096ae:	d10f      	bne.n	80096d0 <__swsetup_r+0x3c>
 80096b0:	686c      	ldr	r4, [r5, #4]
 80096b2:	89a3      	ldrh	r3, [r4, #12]
 80096b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096b8:	0719      	lsls	r1, r3, #28
 80096ba:	d42c      	bmi.n	8009716 <__swsetup_r+0x82>
 80096bc:	06dd      	lsls	r5, r3, #27
 80096be:	d411      	bmi.n	80096e4 <__swsetup_r+0x50>
 80096c0:	2309      	movs	r3, #9
 80096c2:	6033      	str	r3, [r6, #0]
 80096c4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80096c8:	81a3      	strh	r3, [r4, #12]
 80096ca:	f04f 30ff 	mov.w	r0, #4294967295
 80096ce:	e03e      	b.n	800974e <__swsetup_r+0xba>
 80096d0:	4b25      	ldr	r3, [pc, #148]	; (8009768 <__swsetup_r+0xd4>)
 80096d2:	429c      	cmp	r4, r3
 80096d4:	d101      	bne.n	80096da <__swsetup_r+0x46>
 80096d6:	68ac      	ldr	r4, [r5, #8]
 80096d8:	e7eb      	b.n	80096b2 <__swsetup_r+0x1e>
 80096da:	4b24      	ldr	r3, [pc, #144]	; (800976c <__swsetup_r+0xd8>)
 80096dc:	429c      	cmp	r4, r3
 80096de:	bf08      	it	eq
 80096e0:	68ec      	ldreq	r4, [r5, #12]
 80096e2:	e7e6      	b.n	80096b2 <__swsetup_r+0x1e>
 80096e4:	0758      	lsls	r0, r3, #29
 80096e6:	d512      	bpl.n	800970e <__swsetup_r+0x7a>
 80096e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096ea:	b141      	cbz	r1, 80096fe <__swsetup_r+0x6a>
 80096ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096f0:	4299      	cmp	r1, r3
 80096f2:	d002      	beq.n	80096fa <__swsetup_r+0x66>
 80096f4:	4630      	mov	r0, r6
 80096f6:	f001 fad5 	bl	800aca4 <_free_r>
 80096fa:	2300      	movs	r3, #0
 80096fc:	6363      	str	r3, [r4, #52]	; 0x34
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009704:	81a3      	strh	r3, [r4, #12]
 8009706:	2300      	movs	r3, #0
 8009708:	6063      	str	r3, [r4, #4]
 800970a:	6923      	ldr	r3, [r4, #16]
 800970c:	6023      	str	r3, [r4, #0]
 800970e:	89a3      	ldrh	r3, [r4, #12]
 8009710:	f043 0308 	orr.w	r3, r3, #8
 8009714:	81a3      	strh	r3, [r4, #12]
 8009716:	6923      	ldr	r3, [r4, #16]
 8009718:	b94b      	cbnz	r3, 800972e <__swsetup_r+0x9a>
 800971a:	89a3      	ldrh	r3, [r4, #12]
 800971c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009720:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009724:	d003      	beq.n	800972e <__swsetup_r+0x9a>
 8009726:	4621      	mov	r1, r4
 8009728:	4630      	mov	r0, r6
 800972a:	f000 fd91 	bl	800a250 <__smakebuf_r>
 800972e:	89a0      	ldrh	r0, [r4, #12]
 8009730:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009734:	f010 0301 	ands.w	r3, r0, #1
 8009738:	d00a      	beq.n	8009750 <__swsetup_r+0xbc>
 800973a:	2300      	movs	r3, #0
 800973c:	60a3      	str	r3, [r4, #8]
 800973e:	6963      	ldr	r3, [r4, #20]
 8009740:	425b      	negs	r3, r3
 8009742:	61a3      	str	r3, [r4, #24]
 8009744:	6923      	ldr	r3, [r4, #16]
 8009746:	b943      	cbnz	r3, 800975a <__swsetup_r+0xc6>
 8009748:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800974c:	d1ba      	bne.n	80096c4 <__swsetup_r+0x30>
 800974e:	bd70      	pop	{r4, r5, r6, pc}
 8009750:	0781      	lsls	r1, r0, #30
 8009752:	bf58      	it	pl
 8009754:	6963      	ldrpl	r3, [r4, #20]
 8009756:	60a3      	str	r3, [r4, #8]
 8009758:	e7f4      	b.n	8009744 <__swsetup_r+0xb0>
 800975a:	2000      	movs	r0, #0
 800975c:	e7f7      	b.n	800974e <__swsetup_r+0xba>
 800975e:	bf00      	nop
 8009760:	200001f8 	.word	0x200001f8
 8009764:	0800cda4 	.word	0x0800cda4
 8009768:	0800cdc4 	.word	0x0800cdc4
 800976c:	0800cd84 	.word	0x0800cd84

08009770 <_close_r>:
 8009770:	b538      	push	{r3, r4, r5, lr}
 8009772:	4d06      	ldr	r5, [pc, #24]	; (800978c <_close_r+0x1c>)
 8009774:	2300      	movs	r3, #0
 8009776:	4604      	mov	r4, r0
 8009778:	4608      	mov	r0, r1
 800977a:	602b      	str	r3, [r5, #0]
 800977c:	f7fa fadd 	bl	8003d3a <_close>
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	d102      	bne.n	800978a <_close_r+0x1a>
 8009784:	682b      	ldr	r3, [r5, #0]
 8009786:	b103      	cbz	r3, 800978a <_close_r+0x1a>
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	bd38      	pop	{r3, r4, r5, pc}
 800978c:	20000f68 	.word	0x20000f68

08009790 <__sflush_r>:
 8009790:	898a      	ldrh	r2, [r1, #12]
 8009792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009796:	4605      	mov	r5, r0
 8009798:	0710      	lsls	r0, r2, #28
 800979a:	460c      	mov	r4, r1
 800979c:	d458      	bmi.n	8009850 <__sflush_r+0xc0>
 800979e:	684b      	ldr	r3, [r1, #4]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	dc05      	bgt.n	80097b0 <__sflush_r+0x20>
 80097a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	dc02      	bgt.n	80097b0 <__sflush_r+0x20>
 80097aa:	2000      	movs	r0, #0
 80097ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097b2:	2e00      	cmp	r6, #0
 80097b4:	d0f9      	beq.n	80097aa <__sflush_r+0x1a>
 80097b6:	2300      	movs	r3, #0
 80097b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80097bc:	682f      	ldr	r7, [r5, #0]
 80097be:	602b      	str	r3, [r5, #0]
 80097c0:	d032      	beq.n	8009828 <__sflush_r+0x98>
 80097c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80097c4:	89a3      	ldrh	r3, [r4, #12]
 80097c6:	075a      	lsls	r2, r3, #29
 80097c8:	d505      	bpl.n	80097d6 <__sflush_r+0x46>
 80097ca:	6863      	ldr	r3, [r4, #4]
 80097cc:	1ac0      	subs	r0, r0, r3
 80097ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80097d0:	b10b      	cbz	r3, 80097d6 <__sflush_r+0x46>
 80097d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097d4:	1ac0      	subs	r0, r0, r3
 80097d6:	2300      	movs	r3, #0
 80097d8:	4602      	mov	r2, r0
 80097da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097dc:	6a21      	ldr	r1, [r4, #32]
 80097de:	4628      	mov	r0, r5
 80097e0:	47b0      	blx	r6
 80097e2:	1c43      	adds	r3, r0, #1
 80097e4:	89a3      	ldrh	r3, [r4, #12]
 80097e6:	d106      	bne.n	80097f6 <__sflush_r+0x66>
 80097e8:	6829      	ldr	r1, [r5, #0]
 80097ea:	291d      	cmp	r1, #29
 80097ec:	d82c      	bhi.n	8009848 <__sflush_r+0xb8>
 80097ee:	4a2a      	ldr	r2, [pc, #168]	; (8009898 <__sflush_r+0x108>)
 80097f0:	40ca      	lsrs	r2, r1
 80097f2:	07d6      	lsls	r6, r2, #31
 80097f4:	d528      	bpl.n	8009848 <__sflush_r+0xb8>
 80097f6:	2200      	movs	r2, #0
 80097f8:	6062      	str	r2, [r4, #4]
 80097fa:	04d9      	lsls	r1, r3, #19
 80097fc:	6922      	ldr	r2, [r4, #16]
 80097fe:	6022      	str	r2, [r4, #0]
 8009800:	d504      	bpl.n	800980c <__sflush_r+0x7c>
 8009802:	1c42      	adds	r2, r0, #1
 8009804:	d101      	bne.n	800980a <__sflush_r+0x7a>
 8009806:	682b      	ldr	r3, [r5, #0]
 8009808:	b903      	cbnz	r3, 800980c <__sflush_r+0x7c>
 800980a:	6560      	str	r0, [r4, #84]	; 0x54
 800980c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800980e:	602f      	str	r7, [r5, #0]
 8009810:	2900      	cmp	r1, #0
 8009812:	d0ca      	beq.n	80097aa <__sflush_r+0x1a>
 8009814:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009818:	4299      	cmp	r1, r3
 800981a:	d002      	beq.n	8009822 <__sflush_r+0x92>
 800981c:	4628      	mov	r0, r5
 800981e:	f001 fa41 	bl	800aca4 <_free_r>
 8009822:	2000      	movs	r0, #0
 8009824:	6360      	str	r0, [r4, #52]	; 0x34
 8009826:	e7c1      	b.n	80097ac <__sflush_r+0x1c>
 8009828:	6a21      	ldr	r1, [r4, #32]
 800982a:	2301      	movs	r3, #1
 800982c:	4628      	mov	r0, r5
 800982e:	47b0      	blx	r6
 8009830:	1c41      	adds	r1, r0, #1
 8009832:	d1c7      	bne.n	80097c4 <__sflush_r+0x34>
 8009834:	682b      	ldr	r3, [r5, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d0c4      	beq.n	80097c4 <__sflush_r+0x34>
 800983a:	2b1d      	cmp	r3, #29
 800983c:	d001      	beq.n	8009842 <__sflush_r+0xb2>
 800983e:	2b16      	cmp	r3, #22
 8009840:	d101      	bne.n	8009846 <__sflush_r+0xb6>
 8009842:	602f      	str	r7, [r5, #0]
 8009844:	e7b1      	b.n	80097aa <__sflush_r+0x1a>
 8009846:	89a3      	ldrh	r3, [r4, #12]
 8009848:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800984c:	81a3      	strh	r3, [r4, #12]
 800984e:	e7ad      	b.n	80097ac <__sflush_r+0x1c>
 8009850:	690f      	ldr	r7, [r1, #16]
 8009852:	2f00      	cmp	r7, #0
 8009854:	d0a9      	beq.n	80097aa <__sflush_r+0x1a>
 8009856:	0793      	lsls	r3, r2, #30
 8009858:	680e      	ldr	r6, [r1, #0]
 800985a:	bf08      	it	eq
 800985c:	694b      	ldreq	r3, [r1, #20]
 800985e:	600f      	str	r7, [r1, #0]
 8009860:	bf18      	it	ne
 8009862:	2300      	movne	r3, #0
 8009864:	eba6 0807 	sub.w	r8, r6, r7
 8009868:	608b      	str	r3, [r1, #8]
 800986a:	f1b8 0f00 	cmp.w	r8, #0
 800986e:	dd9c      	ble.n	80097aa <__sflush_r+0x1a>
 8009870:	6a21      	ldr	r1, [r4, #32]
 8009872:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009874:	4643      	mov	r3, r8
 8009876:	463a      	mov	r2, r7
 8009878:	4628      	mov	r0, r5
 800987a:	47b0      	blx	r6
 800987c:	2800      	cmp	r0, #0
 800987e:	dc06      	bgt.n	800988e <__sflush_r+0xfe>
 8009880:	89a3      	ldrh	r3, [r4, #12]
 8009882:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009886:	81a3      	strh	r3, [r4, #12]
 8009888:	f04f 30ff 	mov.w	r0, #4294967295
 800988c:	e78e      	b.n	80097ac <__sflush_r+0x1c>
 800988e:	4407      	add	r7, r0
 8009890:	eba8 0800 	sub.w	r8, r8, r0
 8009894:	e7e9      	b.n	800986a <__sflush_r+0xda>
 8009896:	bf00      	nop
 8009898:	20400001 	.word	0x20400001

0800989c <_fflush_r>:
 800989c:	b538      	push	{r3, r4, r5, lr}
 800989e:	690b      	ldr	r3, [r1, #16]
 80098a0:	4605      	mov	r5, r0
 80098a2:	460c      	mov	r4, r1
 80098a4:	b913      	cbnz	r3, 80098ac <_fflush_r+0x10>
 80098a6:	2500      	movs	r5, #0
 80098a8:	4628      	mov	r0, r5
 80098aa:	bd38      	pop	{r3, r4, r5, pc}
 80098ac:	b118      	cbz	r0, 80098b6 <_fflush_r+0x1a>
 80098ae:	6983      	ldr	r3, [r0, #24]
 80098b0:	b90b      	cbnz	r3, 80098b6 <_fflush_r+0x1a>
 80098b2:	f000 f887 	bl	80099c4 <__sinit>
 80098b6:	4b14      	ldr	r3, [pc, #80]	; (8009908 <_fflush_r+0x6c>)
 80098b8:	429c      	cmp	r4, r3
 80098ba:	d11b      	bne.n	80098f4 <_fflush_r+0x58>
 80098bc:	686c      	ldr	r4, [r5, #4]
 80098be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d0ef      	beq.n	80098a6 <_fflush_r+0xa>
 80098c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80098c8:	07d0      	lsls	r0, r2, #31
 80098ca:	d404      	bmi.n	80098d6 <_fflush_r+0x3a>
 80098cc:	0599      	lsls	r1, r3, #22
 80098ce:	d402      	bmi.n	80098d6 <_fflush_r+0x3a>
 80098d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098d2:	f000 fc84 	bl	800a1de <__retarget_lock_acquire_recursive>
 80098d6:	4628      	mov	r0, r5
 80098d8:	4621      	mov	r1, r4
 80098da:	f7ff ff59 	bl	8009790 <__sflush_r>
 80098de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098e0:	07da      	lsls	r2, r3, #31
 80098e2:	4605      	mov	r5, r0
 80098e4:	d4e0      	bmi.n	80098a8 <_fflush_r+0xc>
 80098e6:	89a3      	ldrh	r3, [r4, #12]
 80098e8:	059b      	lsls	r3, r3, #22
 80098ea:	d4dd      	bmi.n	80098a8 <_fflush_r+0xc>
 80098ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098ee:	f000 fc77 	bl	800a1e0 <__retarget_lock_release_recursive>
 80098f2:	e7d9      	b.n	80098a8 <_fflush_r+0xc>
 80098f4:	4b05      	ldr	r3, [pc, #20]	; (800990c <_fflush_r+0x70>)
 80098f6:	429c      	cmp	r4, r3
 80098f8:	d101      	bne.n	80098fe <_fflush_r+0x62>
 80098fa:	68ac      	ldr	r4, [r5, #8]
 80098fc:	e7df      	b.n	80098be <_fflush_r+0x22>
 80098fe:	4b04      	ldr	r3, [pc, #16]	; (8009910 <_fflush_r+0x74>)
 8009900:	429c      	cmp	r4, r3
 8009902:	bf08      	it	eq
 8009904:	68ec      	ldreq	r4, [r5, #12]
 8009906:	e7da      	b.n	80098be <_fflush_r+0x22>
 8009908:	0800cda4 	.word	0x0800cda4
 800990c:	0800cdc4 	.word	0x0800cdc4
 8009910:	0800cd84 	.word	0x0800cd84

08009914 <std>:
 8009914:	2300      	movs	r3, #0
 8009916:	b510      	push	{r4, lr}
 8009918:	4604      	mov	r4, r0
 800991a:	e9c0 3300 	strd	r3, r3, [r0]
 800991e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009922:	6083      	str	r3, [r0, #8]
 8009924:	8181      	strh	r1, [r0, #12]
 8009926:	6643      	str	r3, [r0, #100]	; 0x64
 8009928:	81c2      	strh	r2, [r0, #14]
 800992a:	6183      	str	r3, [r0, #24]
 800992c:	4619      	mov	r1, r3
 800992e:	2208      	movs	r2, #8
 8009930:	305c      	adds	r0, #92	; 0x5c
 8009932:	f7fe fc71 	bl	8008218 <memset>
 8009936:	4b05      	ldr	r3, [pc, #20]	; (800994c <std+0x38>)
 8009938:	6263      	str	r3, [r4, #36]	; 0x24
 800993a:	4b05      	ldr	r3, [pc, #20]	; (8009950 <std+0x3c>)
 800993c:	62a3      	str	r3, [r4, #40]	; 0x28
 800993e:	4b05      	ldr	r3, [pc, #20]	; (8009954 <std+0x40>)
 8009940:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009942:	4b05      	ldr	r3, [pc, #20]	; (8009958 <std+0x44>)
 8009944:	6224      	str	r4, [r4, #32]
 8009946:	6323      	str	r3, [r4, #48]	; 0x30
 8009948:	bd10      	pop	{r4, pc}
 800994a:	bf00      	nop
 800994c:	080087d9 	.word	0x080087d9
 8009950:	080087ff 	.word	0x080087ff
 8009954:	08008837 	.word	0x08008837
 8009958:	0800885b 	.word	0x0800885b

0800995c <_cleanup_r>:
 800995c:	4901      	ldr	r1, [pc, #4]	; (8009964 <_cleanup_r+0x8>)
 800995e:	f000 b8af 	b.w	8009ac0 <_fwalk_reent>
 8009962:	bf00      	nop
 8009964:	0800989d 	.word	0x0800989d

08009968 <__sfmoreglue>:
 8009968:	b570      	push	{r4, r5, r6, lr}
 800996a:	1e4a      	subs	r2, r1, #1
 800996c:	2568      	movs	r5, #104	; 0x68
 800996e:	4355      	muls	r5, r2
 8009970:	460e      	mov	r6, r1
 8009972:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009976:	f001 f9e5 	bl	800ad44 <_malloc_r>
 800997a:	4604      	mov	r4, r0
 800997c:	b140      	cbz	r0, 8009990 <__sfmoreglue+0x28>
 800997e:	2100      	movs	r1, #0
 8009980:	e9c0 1600 	strd	r1, r6, [r0]
 8009984:	300c      	adds	r0, #12
 8009986:	60a0      	str	r0, [r4, #8]
 8009988:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800998c:	f7fe fc44 	bl	8008218 <memset>
 8009990:	4620      	mov	r0, r4
 8009992:	bd70      	pop	{r4, r5, r6, pc}

08009994 <__sfp_lock_acquire>:
 8009994:	4801      	ldr	r0, [pc, #4]	; (800999c <__sfp_lock_acquire+0x8>)
 8009996:	f000 bc22 	b.w	800a1de <__retarget_lock_acquire_recursive>
 800999a:	bf00      	nop
 800999c:	20000f64 	.word	0x20000f64

080099a0 <__sfp_lock_release>:
 80099a0:	4801      	ldr	r0, [pc, #4]	; (80099a8 <__sfp_lock_release+0x8>)
 80099a2:	f000 bc1d 	b.w	800a1e0 <__retarget_lock_release_recursive>
 80099a6:	bf00      	nop
 80099a8:	20000f64 	.word	0x20000f64

080099ac <__sinit_lock_acquire>:
 80099ac:	4801      	ldr	r0, [pc, #4]	; (80099b4 <__sinit_lock_acquire+0x8>)
 80099ae:	f000 bc16 	b.w	800a1de <__retarget_lock_acquire_recursive>
 80099b2:	bf00      	nop
 80099b4:	20000f5f 	.word	0x20000f5f

080099b8 <__sinit_lock_release>:
 80099b8:	4801      	ldr	r0, [pc, #4]	; (80099c0 <__sinit_lock_release+0x8>)
 80099ba:	f000 bc11 	b.w	800a1e0 <__retarget_lock_release_recursive>
 80099be:	bf00      	nop
 80099c0:	20000f5f 	.word	0x20000f5f

080099c4 <__sinit>:
 80099c4:	b510      	push	{r4, lr}
 80099c6:	4604      	mov	r4, r0
 80099c8:	f7ff fff0 	bl	80099ac <__sinit_lock_acquire>
 80099cc:	69a3      	ldr	r3, [r4, #24]
 80099ce:	b11b      	cbz	r3, 80099d8 <__sinit+0x14>
 80099d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099d4:	f7ff bff0 	b.w	80099b8 <__sinit_lock_release>
 80099d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80099dc:	6523      	str	r3, [r4, #80]	; 0x50
 80099de:	4b13      	ldr	r3, [pc, #76]	; (8009a2c <__sinit+0x68>)
 80099e0:	4a13      	ldr	r2, [pc, #76]	; (8009a30 <__sinit+0x6c>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80099e6:	42a3      	cmp	r3, r4
 80099e8:	bf04      	itt	eq
 80099ea:	2301      	moveq	r3, #1
 80099ec:	61a3      	streq	r3, [r4, #24]
 80099ee:	4620      	mov	r0, r4
 80099f0:	f000 f820 	bl	8009a34 <__sfp>
 80099f4:	6060      	str	r0, [r4, #4]
 80099f6:	4620      	mov	r0, r4
 80099f8:	f000 f81c 	bl	8009a34 <__sfp>
 80099fc:	60a0      	str	r0, [r4, #8]
 80099fe:	4620      	mov	r0, r4
 8009a00:	f000 f818 	bl	8009a34 <__sfp>
 8009a04:	2200      	movs	r2, #0
 8009a06:	60e0      	str	r0, [r4, #12]
 8009a08:	2104      	movs	r1, #4
 8009a0a:	6860      	ldr	r0, [r4, #4]
 8009a0c:	f7ff ff82 	bl	8009914 <std>
 8009a10:	68a0      	ldr	r0, [r4, #8]
 8009a12:	2201      	movs	r2, #1
 8009a14:	2109      	movs	r1, #9
 8009a16:	f7ff ff7d 	bl	8009914 <std>
 8009a1a:	68e0      	ldr	r0, [r4, #12]
 8009a1c:	2202      	movs	r2, #2
 8009a1e:	2112      	movs	r1, #18
 8009a20:	f7ff ff78 	bl	8009914 <std>
 8009a24:	2301      	movs	r3, #1
 8009a26:	61a3      	str	r3, [r4, #24]
 8009a28:	e7d2      	b.n	80099d0 <__sinit+0xc>
 8009a2a:	bf00      	nop
 8009a2c:	0800cc14 	.word	0x0800cc14
 8009a30:	0800995d 	.word	0x0800995d

08009a34 <__sfp>:
 8009a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a36:	4607      	mov	r7, r0
 8009a38:	f7ff ffac 	bl	8009994 <__sfp_lock_acquire>
 8009a3c:	4b1e      	ldr	r3, [pc, #120]	; (8009ab8 <__sfp+0x84>)
 8009a3e:	681e      	ldr	r6, [r3, #0]
 8009a40:	69b3      	ldr	r3, [r6, #24]
 8009a42:	b913      	cbnz	r3, 8009a4a <__sfp+0x16>
 8009a44:	4630      	mov	r0, r6
 8009a46:	f7ff ffbd 	bl	80099c4 <__sinit>
 8009a4a:	3648      	adds	r6, #72	; 0x48
 8009a4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009a50:	3b01      	subs	r3, #1
 8009a52:	d503      	bpl.n	8009a5c <__sfp+0x28>
 8009a54:	6833      	ldr	r3, [r6, #0]
 8009a56:	b30b      	cbz	r3, 8009a9c <__sfp+0x68>
 8009a58:	6836      	ldr	r6, [r6, #0]
 8009a5a:	e7f7      	b.n	8009a4c <__sfp+0x18>
 8009a5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009a60:	b9d5      	cbnz	r5, 8009a98 <__sfp+0x64>
 8009a62:	4b16      	ldr	r3, [pc, #88]	; (8009abc <__sfp+0x88>)
 8009a64:	60e3      	str	r3, [r4, #12]
 8009a66:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009a6a:	6665      	str	r5, [r4, #100]	; 0x64
 8009a6c:	f000 fbb6 	bl	800a1dc <__retarget_lock_init_recursive>
 8009a70:	f7ff ff96 	bl	80099a0 <__sfp_lock_release>
 8009a74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009a78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009a7c:	6025      	str	r5, [r4, #0]
 8009a7e:	61a5      	str	r5, [r4, #24]
 8009a80:	2208      	movs	r2, #8
 8009a82:	4629      	mov	r1, r5
 8009a84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009a88:	f7fe fbc6 	bl	8008218 <memset>
 8009a8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009a90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009a94:	4620      	mov	r0, r4
 8009a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a98:	3468      	adds	r4, #104	; 0x68
 8009a9a:	e7d9      	b.n	8009a50 <__sfp+0x1c>
 8009a9c:	2104      	movs	r1, #4
 8009a9e:	4638      	mov	r0, r7
 8009aa0:	f7ff ff62 	bl	8009968 <__sfmoreglue>
 8009aa4:	4604      	mov	r4, r0
 8009aa6:	6030      	str	r0, [r6, #0]
 8009aa8:	2800      	cmp	r0, #0
 8009aaa:	d1d5      	bne.n	8009a58 <__sfp+0x24>
 8009aac:	f7ff ff78 	bl	80099a0 <__sfp_lock_release>
 8009ab0:	230c      	movs	r3, #12
 8009ab2:	603b      	str	r3, [r7, #0]
 8009ab4:	e7ee      	b.n	8009a94 <__sfp+0x60>
 8009ab6:	bf00      	nop
 8009ab8:	0800cc14 	.word	0x0800cc14
 8009abc:	ffff0001 	.word	0xffff0001

08009ac0 <_fwalk_reent>:
 8009ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ac4:	4606      	mov	r6, r0
 8009ac6:	4688      	mov	r8, r1
 8009ac8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009acc:	2700      	movs	r7, #0
 8009ace:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ad2:	f1b9 0901 	subs.w	r9, r9, #1
 8009ad6:	d505      	bpl.n	8009ae4 <_fwalk_reent+0x24>
 8009ad8:	6824      	ldr	r4, [r4, #0]
 8009ada:	2c00      	cmp	r4, #0
 8009adc:	d1f7      	bne.n	8009ace <_fwalk_reent+0xe>
 8009ade:	4638      	mov	r0, r7
 8009ae0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ae4:	89ab      	ldrh	r3, [r5, #12]
 8009ae6:	2b01      	cmp	r3, #1
 8009ae8:	d907      	bls.n	8009afa <_fwalk_reent+0x3a>
 8009aea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009aee:	3301      	adds	r3, #1
 8009af0:	d003      	beq.n	8009afa <_fwalk_reent+0x3a>
 8009af2:	4629      	mov	r1, r5
 8009af4:	4630      	mov	r0, r6
 8009af6:	47c0      	blx	r8
 8009af8:	4307      	orrs	r7, r0
 8009afa:	3568      	adds	r5, #104	; 0x68
 8009afc:	e7e9      	b.n	8009ad2 <_fwalk_reent+0x12>

08009afe <rshift>:
 8009afe:	6903      	ldr	r3, [r0, #16]
 8009b00:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b08:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b0c:	f100 0414 	add.w	r4, r0, #20
 8009b10:	dd45      	ble.n	8009b9e <rshift+0xa0>
 8009b12:	f011 011f 	ands.w	r1, r1, #31
 8009b16:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b1a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b1e:	d10c      	bne.n	8009b3a <rshift+0x3c>
 8009b20:	f100 0710 	add.w	r7, r0, #16
 8009b24:	4629      	mov	r1, r5
 8009b26:	42b1      	cmp	r1, r6
 8009b28:	d334      	bcc.n	8009b94 <rshift+0x96>
 8009b2a:	1a9b      	subs	r3, r3, r2
 8009b2c:	009b      	lsls	r3, r3, #2
 8009b2e:	1eea      	subs	r2, r5, #3
 8009b30:	4296      	cmp	r6, r2
 8009b32:	bf38      	it	cc
 8009b34:	2300      	movcc	r3, #0
 8009b36:	4423      	add	r3, r4
 8009b38:	e015      	b.n	8009b66 <rshift+0x68>
 8009b3a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b3e:	f1c1 0820 	rsb	r8, r1, #32
 8009b42:	40cf      	lsrs	r7, r1
 8009b44:	f105 0e04 	add.w	lr, r5, #4
 8009b48:	46a1      	mov	r9, r4
 8009b4a:	4576      	cmp	r6, lr
 8009b4c:	46f4      	mov	ip, lr
 8009b4e:	d815      	bhi.n	8009b7c <rshift+0x7e>
 8009b50:	1a9b      	subs	r3, r3, r2
 8009b52:	009a      	lsls	r2, r3, #2
 8009b54:	3a04      	subs	r2, #4
 8009b56:	3501      	adds	r5, #1
 8009b58:	42ae      	cmp	r6, r5
 8009b5a:	bf38      	it	cc
 8009b5c:	2200      	movcc	r2, #0
 8009b5e:	18a3      	adds	r3, r4, r2
 8009b60:	50a7      	str	r7, [r4, r2]
 8009b62:	b107      	cbz	r7, 8009b66 <rshift+0x68>
 8009b64:	3304      	adds	r3, #4
 8009b66:	1b1a      	subs	r2, r3, r4
 8009b68:	42a3      	cmp	r3, r4
 8009b6a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009b6e:	bf08      	it	eq
 8009b70:	2300      	moveq	r3, #0
 8009b72:	6102      	str	r2, [r0, #16]
 8009b74:	bf08      	it	eq
 8009b76:	6143      	streq	r3, [r0, #20]
 8009b78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b7c:	f8dc c000 	ldr.w	ip, [ip]
 8009b80:	fa0c fc08 	lsl.w	ip, ip, r8
 8009b84:	ea4c 0707 	orr.w	r7, ip, r7
 8009b88:	f849 7b04 	str.w	r7, [r9], #4
 8009b8c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b90:	40cf      	lsrs	r7, r1
 8009b92:	e7da      	b.n	8009b4a <rshift+0x4c>
 8009b94:	f851 cb04 	ldr.w	ip, [r1], #4
 8009b98:	f847 cf04 	str.w	ip, [r7, #4]!
 8009b9c:	e7c3      	b.n	8009b26 <rshift+0x28>
 8009b9e:	4623      	mov	r3, r4
 8009ba0:	e7e1      	b.n	8009b66 <rshift+0x68>

08009ba2 <__hexdig_fun>:
 8009ba2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009ba6:	2b09      	cmp	r3, #9
 8009ba8:	d802      	bhi.n	8009bb0 <__hexdig_fun+0xe>
 8009baa:	3820      	subs	r0, #32
 8009bac:	b2c0      	uxtb	r0, r0
 8009bae:	4770      	bx	lr
 8009bb0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009bb4:	2b05      	cmp	r3, #5
 8009bb6:	d801      	bhi.n	8009bbc <__hexdig_fun+0x1a>
 8009bb8:	3847      	subs	r0, #71	; 0x47
 8009bba:	e7f7      	b.n	8009bac <__hexdig_fun+0xa>
 8009bbc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009bc0:	2b05      	cmp	r3, #5
 8009bc2:	d801      	bhi.n	8009bc8 <__hexdig_fun+0x26>
 8009bc4:	3827      	subs	r0, #39	; 0x27
 8009bc6:	e7f1      	b.n	8009bac <__hexdig_fun+0xa>
 8009bc8:	2000      	movs	r0, #0
 8009bca:	4770      	bx	lr

08009bcc <__gethex>:
 8009bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd0:	ed2d 8b02 	vpush	{d8}
 8009bd4:	b089      	sub	sp, #36	; 0x24
 8009bd6:	ee08 0a10 	vmov	s16, r0
 8009bda:	9304      	str	r3, [sp, #16]
 8009bdc:	4bbc      	ldr	r3, [pc, #752]	; (8009ed0 <__gethex+0x304>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	9301      	str	r3, [sp, #4]
 8009be2:	4618      	mov	r0, r3
 8009be4:	468b      	mov	fp, r1
 8009be6:	4690      	mov	r8, r2
 8009be8:	f7f6 faf2 	bl	80001d0 <strlen>
 8009bec:	9b01      	ldr	r3, [sp, #4]
 8009bee:	f8db 2000 	ldr.w	r2, [fp]
 8009bf2:	4403      	add	r3, r0
 8009bf4:	4682      	mov	sl, r0
 8009bf6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009bfa:	9305      	str	r3, [sp, #20]
 8009bfc:	1c93      	adds	r3, r2, #2
 8009bfe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009c02:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009c06:	32fe      	adds	r2, #254	; 0xfe
 8009c08:	18d1      	adds	r1, r2, r3
 8009c0a:	461f      	mov	r7, r3
 8009c0c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009c10:	9100      	str	r1, [sp, #0]
 8009c12:	2830      	cmp	r0, #48	; 0x30
 8009c14:	d0f8      	beq.n	8009c08 <__gethex+0x3c>
 8009c16:	f7ff ffc4 	bl	8009ba2 <__hexdig_fun>
 8009c1a:	4604      	mov	r4, r0
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	d13a      	bne.n	8009c96 <__gethex+0xca>
 8009c20:	9901      	ldr	r1, [sp, #4]
 8009c22:	4652      	mov	r2, sl
 8009c24:	4638      	mov	r0, r7
 8009c26:	f001 ff59 	bl	800badc <strncmp>
 8009c2a:	4605      	mov	r5, r0
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d168      	bne.n	8009d02 <__gethex+0x136>
 8009c30:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009c34:	eb07 060a 	add.w	r6, r7, sl
 8009c38:	f7ff ffb3 	bl	8009ba2 <__hexdig_fun>
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	d062      	beq.n	8009d06 <__gethex+0x13a>
 8009c40:	4633      	mov	r3, r6
 8009c42:	7818      	ldrb	r0, [r3, #0]
 8009c44:	2830      	cmp	r0, #48	; 0x30
 8009c46:	461f      	mov	r7, r3
 8009c48:	f103 0301 	add.w	r3, r3, #1
 8009c4c:	d0f9      	beq.n	8009c42 <__gethex+0x76>
 8009c4e:	f7ff ffa8 	bl	8009ba2 <__hexdig_fun>
 8009c52:	2301      	movs	r3, #1
 8009c54:	fab0 f480 	clz	r4, r0
 8009c58:	0964      	lsrs	r4, r4, #5
 8009c5a:	4635      	mov	r5, r6
 8009c5c:	9300      	str	r3, [sp, #0]
 8009c5e:	463a      	mov	r2, r7
 8009c60:	4616      	mov	r6, r2
 8009c62:	3201      	adds	r2, #1
 8009c64:	7830      	ldrb	r0, [r6, #0]
 8009c66:	f7ff ff9c 	bl	8009ba2 <__hexdig_fun>
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d1f8      	bne.n	8009c60 <__gethex+0x94>
 8009c6e:	9901      	ldr	r1, [sp, #4]
 8009c70:	4652      	mov	r2, sl
 8009c72:	4630      	mov	r0, r6
 8009c74:	f001 ff32 	bl	800badc <strncmp>
 8009c78:	b980      	cbnz	r0, 8009c9c <__gethex+0xd0>
 8009c7a:	b94d      	cbnz	r5, 8009c90 <__gethex+0xc4>
 8009c7c:	eb06 050a 	add.w	r5, r6, sl
 8009c80:	462a      	mov	r2, r5
 8009c82:	4616      	mov	r6, r2
 8009c84:	3201      	adds	r2, #1
 8009c86:	7830      	ldrb	r0, [r6, #0]
 8009c88:	f7ff ff8b 	bl	8009ba2 <__hexdig_fun>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d1f8      	bne.n	8009c82 <__gethex+0xb6>
 8009c90:	1bad      	subs	r5, r5, r6
 8009c92:	00ad      	lsls	r5, r5, #2
 8009c94:	e004      	b.n	8009ca0 <__gethex+0xd4>
 8009c96:	2400      	movs	r4, #0
 8009c98:	4625      	mov	r5, r4
 8009c9a:	e7e0      	b.n	8009c5e <__gethex+0x92>
 8009c9c:	2d00      	cmp	r5, #0
 8009c9e:	d1f7      	bne.n	8009c90 <__gethex+0xc4>
 8009ca0:	7833      	ldrb	r3, [r6, #0]
 8009ca2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009ca6:	2b50      	cmp	r3, #80	; 0x50
 8009ca8:	d13b      	bne.n	8009d22 <__gethex+0x156>
 8009caa:	7873      	ldrb	r3, [r6, #1]
 8009cac:	2b2b      	cmp	r3, #43	; 0x2b
 8009cae:	d02c      	beq.n	8009d0a <__gethex+0x13e>
 8009cb0:	2b2d      	cmp	r3, #45	; 0x2d
 8009cb2:	d02e      	beq.n	8009d12 <__gethex+0x146>
 8009cb4:	1c71      	adds	r1, r6, #1
 8009cb6:	f04f 0900 	mov.w	r9, #0
 8009cba:	7808      	ldrb	r0, [r1, #0]
 8009cbc:	f7ff ff71 	bl	8009ba2 <__hexdig_fun>
 8009cc0:	1e43      	subs	r3, r0, #1
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	2b18      	cmp	r3, #24
 8009cc6:	d82c      	bhi.n	8009d22 <__gethex+0x156>
 8009cc8:	f1a0 0210 	sub.w	r2, r0, #16
 8009ccc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009cd0:	f7ff ff67 	bl	8009ba2 <__hexdig_fun>
 8009cd4:	1e43      	subs	r3, r0, #1
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	2b18      	cmp	r3, #24
 8009cda:	d91d      	bls.n	8009d18 <__gethex+0x14c>
 8009cdc:	f1b9 0f00 	cmp.w	r9, #0
 8009ce0:	d000      	beq.n	8009ce4 <__gethex+0x118>
 8009ce2:	4252      	negs	r2, r2
 8009ce4:	4415      	add	r5, r2
 8009ce6:	f8cb 1000 	str.w	r1, [fp]
 8009cea:	b1e4      	cbz	r4, 8009d26 <__gethex+0x15a>
 8009cec:	9b00      	ldr	r3, [sp, #0]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	bf14      	ite	ne
 8009cf2:	2700      	movne	r7, #0
 8009cf4:	2706      	moveq	r7, #6
 8009cf6:	4638      	mov	r0, r7
 8009cf8:	b009      	add	sp, #36	; 0x24
 8009cfa:	ecbd 8b02 	vpop	{d8}
 8009cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d02:	463e      	mov	r6, r7
 8009d04:	4625      	mov	r5, r4
 8009d06:	2401      	movs	r4, #1
 8009d08:	e7ca      	b.n	8009ca0 <__gethex+0xd4>
 8009d0a:	f04f 0900 	mov.w	r9, #0
 8009d0e:	1cb1      	adds	r1, r6, #2
 8009d10:	e7d3      	b.n	8009cba <__gethex+0xee>
 8009d12:	f04f 0901 	mov.w	r9, #1
 8009d16:	e7fa      	b.n	8009d0e <__gethex+0x142>
 8009d18:	230a      	movs	r3, #10
 8009d1a:	fb03 0202 	mla	r2, r3, r2, r0
 8009d1e:	3a10      	subs	r2, #16
 8009d20:	e7d4      	b.n	8009ccc <__gethex+0x100>
 8009d22:	4631      	mov	r1, r6
 8009d24:	e7df      	b.n	8009ce6 <__gethex+0x11a>
 8009d26:	1bf3      	subs	r3, r6, r7
 8009d28:	3b01      	subs	r3, #1
 8009d2a:	4621      	mov	r1, r4
 8009d2c:	2b07      	cmp	r3, #7
 8009d2e:	dc0b      	bgt.n	8009d48 <__gethex+0x17c>
 8009d30:	ee18 0a10 	vmov	r0, s16
 8009d34:	f000 faec 	bl	800a310 <_Balloc>
 8009d38:	4604      	mov	r4, r0
 8009d3a:	b940      	cbnz	r0, 8009d4e <__gethex+0x182>
 8009d3c:	4b65      	ldr	r3, [pc, #404]	; (8009ed4 <__gethex+0x308>)
 8009d3e:	4602      	mov	r2, r0
 8009d40:	21de      	movs	r1, #222	; 0xde
 8009d42:	4865      	ldr	r0, [pc, #404]	; (8009ed8 <__gethex+0x30c>)
 8009d44:	f001 ffa2 	bl	800bc8c <__assert_func>
 8009d48:	3101      	adds	r1, #1
 8009d4a:	105b      	asrs	r3, r3, #1
 8009d4c:	e7ee      	b.n	8009d2c <__gethex+0x160>
 8009d4e:	f100 0914 	add.w	r9, r0, #20
 8009d52:	f04f 0b00 	mov.w	fp, #0
 8009d56:	f1ca 0301 	rsb	r3, sl, #1
 8009d5a:	f8cd 9008 	str.w	r9, [sp, #8]
 8009d5e:	f8cd b000 	str.w	fp, [sp]
 8009d62:	9306      	str	r3, [sp, #24]
 8009d64:	42b7      	cmp	r7, r6
 8009d66:	d340      	bcc.n	8009dea <__gethex+0x21e>
 8009d68:	9802      	ldr	r0, [sp, #8]
 8009d6a:	9b00      	ldr	r3, [sp, #0]
 8009d6c:	f840 3b04 	str.w	r3, [r0], #4
 8009d70:	eba0 0009 	sub.w	r0, r0, r9
 8009d74:	1080      	asrs	r0, r0, #2
 8009d76:	0146      	lsls	r6, r0, #5
 8009d78:	6120      	str	r0, [r4, #16]
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	f000 fbbe 	bl	800a4fc <__hi0bits>
 8009d80:	1a30      	subs	r0, r6, r0
 8009d82:	f8d8 6000 	ldr.w	r6, [r8]
 8009d86:	42b0      	cmp	r0, r6
 8009d88:	dd63      	ble.n	8009e52 <__gethex+0x286>
 8009d8a:	1b87      	subs	r7, r0, r6
 8009d8c:	4639      	mov	r1, r7
 8009d8e:	4620      	mov	r0, r4
 8009d90:	f000 ff58 	bl	800ac44 <__any_on>
 8009d94:	4682      	mov	sl, r0
 8009d96:	b1a8      	cbz	r0, 8009dc4 <__gethex+0x1f8>
 8009d98:	1e7b      	subs	r3, r7, #1
 8009d9a:	1159      	asrs	r1, r3, #5
 8009d9c:	f003 021f 	and.w	r2, r3, #31
 8009da0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009da4:	f04f 0a01 	mov.w	sl, #1
 8009da8:	fa0a f202 	lsl.w	r2, sl, r2
 8009dac:	420a      	tst	r2, r1
 8009dae:	d009      	beq.n	8009dc4 <__gethex+0x1f8>
 8009db0:	4553      	cmp	r3, sl
 8009db2:	dd05      	ble.n	8009dc0 <__gethex+0x1f4>
 8009db4:	1eb9      	subs	r1, r7, #2
 8009db6:	4620      	mov	r0, r4
 8009db8:	f000 ff44 	bl	800ac44 <__any_on>
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	d145      	bne.n	8009e4c <__gethex+0x280>
 8009dc0:	f04f 0a02 	mov.w	sl, #2
 8009dc4:	4639      	mov	r1, r7
 8009dc6:	4620      	mov	r0, r4
 8009dc8:	f7ff fe99 	bl	8009afe <rshift>
 8009dcc:	443d      	add	r5, r7
 8009dce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009dd2:	42ab      	cmp	r3, r5
 8009dd4:	da4c      	bge.n	8009e70 <__gethex+0x2a4>
 8009dd6:	ee18 0a10 	vmov	r0, s16
 8009dda:	4621      	mov	r1, r4
 8009ddc:	f000 fad8 	bl	800a390 <_Bfree>
 8009de0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009de2:	2300      	movs	r3, #0
 8009de4:	6013      	str	r3, [r2, #0]
 8009de6:	27a3      	movs	r7, #163	; 0xa3
 8009de8:	e785      	b.n	8009cf6 <__gethex+0x12a>
 8009dea:	1e73      	subs	r3, r6, #1
 8009dec:	9a05      	ldr	r2, [sp, #20]
 8009dee:	9303      	str	r3, [sp, #12]
 8009df0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d019      	beq.n	8009e2c <__gethex+0x260>
 8009df8:	f1bb 0f20 	cmp.w	fp, #32
 8009dfc:	d107      	bne.n	8009e0e <__gethex+0x242>
 8009dfe:	9b02      	ldr	r3, [sp, #8]
 8009e00:	9a00      	ldr	r2, [sp, #0]
 8009e02:	f843 2b04 	str.w	r2, [r3], #4
 8009e06:	9302      	str	r3, [sp, #8]
 8009e08:	2300      	movs	r3, #0
 8009e0a:	9300      	str	r3, [sp, #0]
 8009e0c:	469b      	mov	fp, r3
 8009e0e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009e12:	f7ff fec6 	bl	8009ba2 <__hexdig_fun>
 8009e16:	9b00      	ldr	r3, [sp, #0]
 8009e18:	f000 000f 	and.w	r0, r0, #15
 8009e1c:	fa00 f00b 	lsl.w	r0, r0, fp
 8009e20:	4303      	orrs	r3, r0
 8009e22:	9300      	str	r3, [sp, #0]
 8009e24:	f10b 0b04 	add.w	fp, fp, #4
 8009e28:	9b03      	ldr	r3, [sp, #12]
 8009e2a:	e00d      	b.n	8009e48 <__gethex+0x27c>
 8009e2c:	9b03      	ldr	r3, [sp, #12]
 8009e2e:	9a06      	ldr	r2, [sp, #24]
 8009e30:	4413      	add	r3, r2
 8009e32:	42bb      	cmp	r3, r7
 8009e34:	d3e0      	bcc.n	8009df8 <__gethex+0x22c>
 8009e36:	4618      	mov	r0, r3
 8009e38:	9901      	ldr	r1, [sp, #4]
 8009e3a:	9307      	str	r3, [sp, #28]
 8009e3c:	4652      	mov	r2, sl
 8009e3e:	f001 fe4d 	bl	800badc <strncmp>
 8009e42:	9b07      	ldr	r3, [sp, #28]
 8009e44:	2800      	cmp	r0, #0
 8009e46:	d1d7      	bne.n	8009df8 <__gethex+0x22c>
 8009e48:	461e      	mov	r6, r3
 8009e4a:	e78b      	b.n	8009d64 <__gethex+0x198>
 8009e4c:	f04f 0a03 	mov.w	sl, #3
 8009e50:	e7b8      	b.n	8009dc4 <__gethex+0x1f8>
 8009e52:	da0a      	bge.n	8009e6a <__gethex+0x29e>
 8009e54:	1a37      	subs	r7, r6, r0
 8009e56:	4621      	mov	r1, r4
 8009e58:	ee18 0a10 	vmov	r0, s16
 8009e5c:	463a      	mov	r2, r7
 8009e5e:	f000 fcb3 	bl	800a7c8 <__lshift>
 8009e62:	1bed      	subs	r5, r5, r7
 8009e64:	4604      	mov	r4, r0
 8009e66:	f100 0914 	add.w	r9, r0, #20
 8009e6a:	f04f 0a00 	mov.w	sl, #0
 8009e6e:	e7ae      	b.n	8009dce <__gethex+0x202>
 8009e70:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009e74:	42a8      	cmp	r0, r5
 8009e76:	dd72      	ble.n	8009f5e <__gethex+0x392>
 8009e78:	1b45      	subs	r5, r0, r5
 8009e7a:	42ae      	cmp	r6, r5
 8009e7c:	dc36      	bgt.n	8009eec <__gethex+0x320>
 8009e7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e82:	2b02      	cmp	r3, #2
 8009e84:	d02a      	beq.n	8009edc <__gethex+0x310>
 8009e86:	2b03      	cmp	r3, #3
 8009e88:	d02c      	beq.n	8009ee4 <__gethex+0x318>
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d115      	bne.n	8009eba <__gethex+0x2ee>
 8009e8e:	42ae      	cmp	r6, r5
 8009e90:	d113      	bne.n	8009eba <__gethex+0x2ee>
 8009e92:	2e01      	cmp	r6, #1
 8009e94:	d10b      	bne.n	8009eae <__gethex+0x2e2>
 8009e96:	9a04      	ldr	r2, [sp, #16]
 8009e98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009e9c:	6013      	str	r3, [r2, #0]
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	6123      	str	r3, [r4, #16]
 8009ea2:	f8c9 3000 	str.w	r3, [r9]
 8009ea6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ea8:	2762      	movs	r7, #98	; 0x62
 8009eaa:	601c      	str	r4, [r3, #0]
 8009eac:	e723      	b.n	8009cf6 <__gethex+0x12a>
 8009eae:	1e71      	subs	r1, r6, #1
 8009eb0:	4620      	mov	r0, r4
 8009eb2:	f000 fec7 	bl	800ac44 <__any_on>
 8009eb6:	2800      	cmp	r0, #0
 8009eb8:	d1ed      	bne.n	8009e96 <__gethex+0x2ca>
 8009eba:	ee18 0a10 	vmov	r0, s16
 8009ebe:	4621      	mov	r1, r4
 8009ec0:	f000 fa66 	bl	800a390 <_Bfree>
 8009ec4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	6013      	str	r3, [r2, #0]
 8009eca:	2750      	movs	r7, #80	; 0x50
 8009ecc:	e713      	b.n	8009cf6 <__gethex+0x12a>
 8009ece:	bf00      	nop
 8009ed0:	0800ce60 	.word	0x0800ce60
 8009ed4:	0800cde4 	.word	0x0800cde4
 8009ed8:	0800cdf5 	.word	0x0800cdf5
 8009edc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d1eb      	bne.n	8009eba <__gethex+0x2ee>
 8009ee2:	e7d8      	b.n	8009e96 <__gethex+0x2ca>
 8009ee4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d1d5      	bne.n	8009e96 <__gethex+0x2ca>
 8009eea:	e7e6      	b.n	8009eba <__gethex+0x2ee>
 8009eec:	1e6f      	subs	r7, r5, #1
 8009eee:	f1ba 0f00 	cmp.w	sl, #0
 8009ef2:	d131      	bne.n	8009f58 <__gethex+0x38c>
 8009ef4:	b127      	cbz	r7, 8009f00 <__gethex+0x334>
 8009ef6:	4639      	mov	r1, r7
 8009ef8:	4620      	mov	r0, r4
 8009efa:	f000 fea3 	bl	800ac44 <__any_on>
 8009efe:	4682      	mov	sl, r0
 8009f00:	117b      	asrs	r3, r7, #5
 8009f02:	2101      	movs	r1, #1
 8009f04:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009f08:	f007 071f 	and.w	r7, r7, #31
 8009f0c:	fa01 f707 	lsl.w	r7, r1, r7
 8009f10:	421f      	tst	r7, r3
 8009f12:	4629      	mov	r1, r5
 8009f14:	4620      	mov	r0, r4
 8009f16:	bf18      	it	ne
 8009f18:	f04a 0a02 	orrne.w	sl, sl, #2
 8009f1c:	1b76      	subs	r6, r6, r5
 8009f1e:	f7ff fdee 	bl	8009afe <rshift>
 8009f22:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009f26:	2702      	movs	r7, #2
 8009f28:	f1ba 0f00 	cmp.w	sl, #0
 8009f2c:	d048      	beq.n	8009fc0 <__gethex+0x3f4>
 8009f2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	d015      	beq.n	8009f62 <__gethex+0x396>
 8009f36:	2b03      	cmp	r3, #3
 8009f38:	d017      	beq.n	8009f6a <__gethex+0x39e>
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d109      	bne.n	8009f52 <__gethex+0x386>
 8009f3e:	f01a 0f02 	tst.w	sl, #2
 8009f42:	d006      	beq.n	8009f52 <__gethex+0x386>
 8009f44:	f8d9 0000 	ldr.w	r0, [r9]
 8009f48:	ea4a 0a00 	orr.w	sl, sl, r0
 8009f4c:	f01a 0f01 	tst.w	sl, #1
 8009f50:	d10e      	bne.n	8009f70 <__gethex+0x3a4>
 8009f52:	f047 0710 	orr.w	r7, r7, #16
 8009f56:	e033      	b.n	8009fc0 <__gethex+0x3f4>
 8009f58:	f04f 0a01 	mov.w	sl, #1
 8009f5c:	e7d0      	b.n	8009f00 <__gethex+0x334>
 8009f5e:	2701      	movs	r7, #1
 8009f60:	e7e2      	b.n	8009f28 <__gethex+0x35c>
 8009f62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f64:	f1c3 0301 	rsb	r3, r3, #1
 8009f68:	9315      	str	r3, [sp, #84]	; 0x54
 8009f6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d0f0      	beq.n	8009f52 <__gethex+0x386>
 8009f70:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f74:	f104 0314 	add.w	r3, r4, #20
 8009f78:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009f7c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009f80:	f04f 0c00 	mov.w	ip, #0
 8009f84:	4618      	mov	r0, r3
 8009f86:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f8a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009f8e:	d01c      	beq.n	8009fca <__gethex+0x3fe>
 8009f90:	3201      	adds	r2, #1
 8009f92:	6002      	str	r2, [r0, #0]
 8009f94:	2f02      	cmp	r7, #2
 8009f96:	f104 0314 	add.w	r3, r4, #20
 8009f9a:	d13f      	bne.n	800a01c <__gethex+0x450>
 8009f9c:	f8d8 2000 	ldr.w	r2, [r8]
 8009fa0:	3a01      	subs	r2, #1
 8009fa2:	42b2      	cmp	r2, r6
 8009fa4:	d10a      	bne.n	8009fbc <__gethex+0x3f0>
 8009fa6:	1171      	asrs	r1, r6, #5
 8009fa8:	2201      	movs	r2, #1
 8009faa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009fae:	f006 061f 	and.w	r6, r6, #31
 8009fb2:	fa02 f606 	lsl.w	r6, r2, r6
 8009fb6:	421e      	tst	r6, r3
 8009fb8:	bf18      	it	ne
 8009fba:	4617      	movne	r7, r2
 8009fbc:	f047 0720 	orr.w	r7, r7, #32
 8009fc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009fc2:	601c      	str	r4, [r3, #0]
 8009fc4:	9b04      	ldr	r3, [sp, #16]
 8009fc6:	601d      	str	r5, [r3, #0]
 8009fc8:	e695      	b.n	8009cf6 <__gethex+0x12a>
 8009fca:	4299      	cmp	r1, r3
 8009fcc:	f843 cc04 	str.w	ip, [r3, #-4]
 8009fd0:	d8d8      	bhi.n	8009f84 <__gethex+0x3b8>
 8009fd2:	68a3      	ldr	r3, [r4, #8]
 8009fd4:	459b      	cmp	fp, r3
 8009fd6:	db19      	blt.n	800a00c <__gethex+0x440>
 8009fd8:	6861      	ldr	r1, [r4, #4]
 8009fda:	ee18 0a10 	vmov	r0, s16
 8009fde:	3101      	adds	r1, #1
 8009fe0:	f000 f996 	bl	800a310 <_Balloc>
 8009fe4:	4681      	mov	r9, r0
 8009fe6:	b918      	cbnz	r0, 8009ff0 <__gethex+0x424>
 8009fe8:	4b1a      	ldr	r3, [pc, #104]	; (800a054 <__gethex+0x488>)
 8009fea:	4602      	mov	r2, r0
 8009fec:	2184      	movs	r1, #132	; 0x84
 8009fee:	e6a8      	b.n	8009d42 <__gethex+0x176>
 8009ff0:	6922      	ldr	r2, [r4, #16]
 8009ff2:	3202      	adds	r2, #2
 8009ff4:	f104 010c 	add.w	r1, r4, #12
 8009ff8:	0092      	lsls	r2, r2, #2
 8009ffa:	300c      	adds	r0, #12
 8009ffc:	f000 f97a 	bl	800a2f4 <memcpy>
 800a000:	4621      	mov	r1, r4
 800a002:	ee18 0a10 	vmov	r0, s16
 800a006:	f000 f9c3 	bl	800a390 <_Bfree>
 800a00a:	464c      	mov	r4, r9
 800a00c:	6923      	ldr	r3, [r4, #16]
 800a00e:	1c5a      	adds	r2, r3, #1
 800a010:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a014:	6122      	str	r2, [r4, #16]
 800a016:	2201      	movs	r2, #1
 800a018:	615a      	str	r2, [r3, #20]
 800a01a:	e7bb      	b.n	8009f94 <__gethex+0x3c8>
 800a01c:	6922      	ldr	r2, [r4, #16]
 800a01e:	455a      	cmp	r2, fp
 800a020:	dd0b      	ble.n	800a03a <__gethex+0x46e>
 800a022:	2101      	movs	r1, #1
 800a024:	4620      	mov	r0, r4
 800a026:	f7ff fd6a 	bl	8009afe <rshift>
 800a02a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a02e:	3501      	adds	r5, #1
 800a030:	42ab      	cmp	r3, r5
 800a032:	f6ff aed0 	blt.w	8009dd6 <__gethex+0x20a>
 800a036:	2701      	movs	r7, #1
 800a038:	e7c0      	b.n	8009fbc <__gethex+0x3f0>
 800a03a:	f016 061f 	ands.w	r6, r6, #31
 800a03e:	d0fa      	beq.n	800a036 <__gethex+0x46a>
 800a040:	449a      	add	sl, r3
 800a042:	f1c6 0620 	rsb	r6, r6, #32
 800a046:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a04a:	f000 fa57 	bl	800a4fc <__hi0bits>
 800a04e:	42b0      	cmp	r0, r6
 800a050:	dbe7      	blt.n	800a022 <__gethex+0x456>
 800a052:	e7f0      	b.n	800a036 <__gethex+0x46a>
 800a054:	0800cde4 	.word	0x0800cde4

0800a058 <L_shift>:
 800a058:	f1c2 0208 	rsb	r2, r2, #8
 800a05c:	0092      	lsls	r2, r2, #2
 800a05e:	b570      	push	{r4, r5, r6, lr}
 800a060:	f1c2 0620 	rsb	r6, r2, #32
 800a064:	6843      	ldr	r3, [r0, #4]
 800a066:	6804      	ldr	r4, [r0, #0]
 800a068:	fa03 f506 	lsl.w	r5, r3, r6
 800a06c:	432c      	orrs	r4, r5
 800a06e:	40d3      	lsrs	r3, r2
 800a070:	6004      	str	r4, [r0, #0]
 800a072:	f840 3f04 	str.w	r3, [r0, #4]!
 800a076:	4288      	cmp	r0, r1
 800a078:	d3f4      	bcc.n	800a064 <L_shift+0xc>
 800a07a:	bd70      	pop	{r4, r5, r6, pc}

0800a07c <__match>:
 800a07c:	b530      	push	{r4, r5, lr}
 800a07e:	6803      	ldr	r3, [r0, #0]
 800a080:	3301      	adds	r3, #1
 800a082:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a086:	b914      	cbnz	r4, 800a08e <__match+0x12>
 800a088:	6003      	str	r3, [r0, #0]
 800a08a:	2001      	movs	r0, #1
 800a08c:	bd30      	pop	{r4, r5, pc}
 800a08e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a092:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a096:	2d19      	cmp	r5, #25
 800a098:	bf98      	it	ls
 800a09a:	3220      	addls	r2, #32
 800a09c:	42a2      	cmp	r2, r4
 800a09e:	d0f0      	beq.n	800a082 <__match+0x6>
 800a0a0:	2000      	movs	r0, #0
 800a0a2:	e7f3      	b.n	800a08c <__match+0x10>

0800a0a4 <__hexnan>:
 800a0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a8:	680b      	ldr	r3, [r1, #0]
 800a0aa:	6801      	ldr	r1, [r0, #0]
 800a0ac:	115e      	asrs	r6, r3, #5
 800a0ae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a0b2:	f013 031f 	ands.w	r3, r3, #31
 800a0b6:	b087      	sub	sp, #28
 800a0b8:	bf18      	it	ne
 800a0ba:	3604      	addne	r6, #4
 800a0bc:	2500      	movs	r5, #0
 800a0be:	1f37      	subs	r7, r6, #4
 800a0c0:	4682      	mov	sl, r0
 800a0c2:	4690      	mov	r8, r2
 800a0c4:	9301      	str	r3, [sp, #4]
 800a0c6:	f846 5c04 	str.w	r5, [r6, #-4]
 800a0ca:	46b9      	mov	r9, r7
 800a0cc:	463c      	mov	r4, r7
 800a0ce:	9502      	str	r5, [sp, #8]
 800a0d0:	46ab      	mov	fp, r5
 800a0d2:	784a      	ldrb	r2, [r1, #1]
 800a0d4:	1c4b      	adds	r3, r1, #1
 800a0d6:	9303      	str	r3, [sp, #12]
 800a0d8:	b342      	cbz	r2, 800a12c <__hexnan+0x88>
 800a0da:	4610      	mov	r0, r2
 800a0dc:	9105      	str	r1, [sp, #20]
 800a0de:	9204      	str	r2, [sp, #16]
 800a0e0:	f7ff fd5f 	bl	8009ba2 <__hexdig_fun>
 800a0e4:	2800      	cmp	r0, #0
 800a0e6:	d14f      	bne.n	800a188 <__hexnan+0xe4>
 800a0e8:	9a04      	ldr	r2, [sp, #16]
 800a0ea:	9905      	ldr	r1, [sp, #20]
 800a0ec:	2a20      	cmp	r2, #32
 800a0ee:	d818      	bhi.n	800a122 <__hexnan+0x7e>
 800a0f0:	9b02      	ldr	r3, [sp, #8]
 800a0f2:	459b      	cmp	fp, r3
 800a0f4:	dd13      	ble.n	800a11e <__hexnan+0x7a>
 800a0f6:	454c      	cmp	r4, r9
 800a0f8:	d206      	bcs.n	800a108 <__hexnan+0x64>
 800a0fa:	2d07      	cmp	r5, #7
 800a0fc:	dc04      	bgt.n	800a108 <__hexnan+0x64>
 800a0fe:	462a      	mov	r2, r5
 800a100:	4649      	mov	r1, r9
 800a102:	4620      	mov	r0, r4
 800a104:	f7ff ffa8 	bl	800a058 <L_shift>
 800a108:	4544      	cmp	r4, r8
 800a10a:	d950      	bls.n	800a1ae <__hexnan+0x10a>
 800a10c:	2300      	movs	r3, #0
 800a10e:	f1a4 0904 	sub.w	r9, r4, #4
 800a112:	f844 3c04 	str.w	r3, [r4, #-4]
 800a116:	f8cd b008 	str.w	fp, [sp, #8]
 800a11a:	464c      	mov	r4, r9
 800a11c:	461d      	mov	r5, r3
 800a11e:	9903      	ldr	r1, [sp, #12]
 800a120:	e7d7      	b.n	800a0d2 <__hexnan+0x2e>
 800a122:	2a29      	cmp	r2, #41	; 0x29
 800a124:	d156      	bne.n	800a1d4 <__hexnan+0x130>
 800a126:	3102      	adds	r1, #2
 800a128:	f8ca 1000 	str.w	r1, [sl]
 800a12c:	f1bb 0f00 	cmp.w	fp, #0
 800a130:	d050      	beq.n	800a1d4 <__hexnan+0x130>
 800a132:	454c      	cmp	r4, r9
 800a134:	d206      	bcs.n	800a144 <__hexnan+0xa0>
 800a136:	2d07      	cmp	r5, #7
 800a138:	dc04      	bgt.n	800a144 <__hexnan+0xa0>
 800a13a:	462a      	mov	r2, r5
 800a13c:	4649      	mov	r1, r9
 800a13e:	4620      	mov	r0, r4
 800a140:	f7ff ff8a 	bl	800a058 <L_shift>
 800a144:	4544      	cmp	r4, r8
 800a146:	d934      	bls.n	800a1b2 <__hexnan+0x10e>
 800a148:	f1a8 0204 	sub.w	r2, r8, #4
 800a14c:	4623      	mov	r3, r4
 800a14e:	f853 1b04 	ldr.w	r1, [r3], #4
 800a152:	f842 1f04 	str.w	r1, [r2, #4]!
 800a156:	429f      	cmp	r7, r3
 800a158:	d2f9      	bcs.n	800a14e <__hexnan+0xaa>
 800a15a:	1b3b      	subs	r3, r7, r4
 800a15c:	f023 0303 	bic.w	r3, r3, #3
 800a160:	3304      	adds	r3, #4
 800a162:	3401      	adds	r4, #1
 800a164:	3e03      	subs	r6, #3
 800a166:	42b4      	cmp	r4, r6
 800a168:	bf88      	it	hi
 800a16a:	2304      	movhi	r3, #4
 800a16c:	4443      	add	r3, r8
 800a16e:	2200      	movs	r2, #0
 800a170:	f843 2b04 	str.w	r2, [r3], #4
 800a174:	429f      	cmp	r7, r3
 800a176:	d2fb      	bcs.n	800a170 <__hexnan+0xcc>
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	b91b      	cbnz	r3, 800a184 <__hexnan+0xe0>
 800a17c:	4547      	cmp	r7, r8
 800a17e:	d127      	bne.n	800a1d0 <__hexnan+0x12c>
 800a180:	2301      	movs	r3, #1
 800a182:	603b      	str	r3, [r7, #0]
 800a184:	2005      	movs	r0, #5
 800a186:	e026      	b.n	800a1d6 <__hexnan+0x132>
 800a188:	3501      	adds	r5, #1
 800a18a:	2d08      	cmp	r5, #8
 800a18c:	f10b 0b01 	add.w	fp, fp, #1
 800a190:	dd06      	ble.n	800a1a0 <__hexnan+0xfc>
 800a192:	4544      	cmp	r4, r8
 800a194:	d9c3      	bls.n	800a11e <__hexnan+0x7a>
 800a196:	2300      	movs	r3, #0
 800a198:	f844 3c04 	str.w	r3, [r4, #-4]
 800a19c:	2501      	movs	r5, #1
 800a19e:	3c04      	subs	r4, #4
 800a1a0:	6822      	ldr	r2, [r4, #0]
 800a1a2:	f000 000f 	and.w	r0, r0, #15
 800a1a6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a1aa:	6022      	str	r2, [r4, #0]
 800a1ac:	e7b7      	b.n	800a11e <__hexnan+0x7a>
 800a1ae:	2508      	movs	r5, #8
 800a1b0:	e7b5      	b.n	800a11e <__hexnan+0x7a>
 800a1b2:	9b01      	ldr	r3, [sp, #4]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d0df      	beq.n	800a178 <__hexnan+0xd4>
 800a1b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a1bc:	f1c3 0320 	rsb	r3, r3, #32
 800a1c0:	fa22 f303 	lsr.w	r3, r2, r3
 800a1c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a1c8:	401a      	ands	r2, r3
 800a1ca:	f846 2c04 	str.w	r2, [r6, #-4]
 800a1ce:	e7d3      	b.n	800a178 <__hexnan+0xd4>
 800a1d0:	3f04      	subs	r7, #4
 800a1d2:	e7d1      	b.n	800a178 <__hexnan+0xd4>
 800a1d4:	2004      	movs	r0, #4
 800a1d6:	b007      	add	sp, #28
 800a1d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1dc <__retarget_lock_init_recursive>:
 800a1dc:	4770      	bx	lr

0800a1de <__retarget_lock_acquire_recursive>:
 800a1de:	4770      	bx	lr

0800a1e0 <__retarget_lock_release_recursive>:
 800a1e0:	4770      	bx	lr
	...

0800a1e4 <_lseek_r>:
 800a1e4:	b538      	push	{r3, r4, r5, lr}
 800a1e6:	4d07      	ldr	r5, [pc, #28]	; (800a204 <_lseek_r+0x20>)
 800a1e8:	4604      	mov	r4, r0
 800a1ea:	4608      	mov	r0, r1
 800a1ec:	4611      	mov	r1, r2
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	602a      	str	r2, [r5, #0]
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	f7f9 fdc8 	bl	8003d88 <_lseek>
 800a1f8:	1c43      	adds	r3, r0, #1
 800a1fa:	d102      	bne.n	800a202 <_lseek_r+0x1e>
 800a1fc:	682b      	ldr	r3, [r5, #0]
 800a1fe:	b103      	cbz	r3, 800a202 <_lseek_r+0x1e>
 800a200:	6023      	str	r3, [r4, #0]
 800a202:	bd38      	pop	{r3, r4, r5, pc}
 800a204:	20000f68 	.word	0x20000f68

0800a208 <__swhatbuf_r>:
 800a208:	b570      	push	{r4, r5, r6, lr}
 800a20a:	460e      	mov	r6, r1
 800a20c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a210:	2900      	cmp	r1, #0
 800a212:	b096      	sub	sp, #88	; 0x58
 800a214:	4614      	mov	r4, r2
 800a216:	461d      	mov	r5, r3
 800a218:	da07      	bge.n	800a22a <__swhatbuf_r+0x22>
 800a21a:	2300      	movs	r3, #0
 800a21c:	602b      	str	r3, [r5, #0]
 800a21e:	89b3      	ldrh	r3, [r6, #12]
 800a220:	061a      	lsls	r2, r3, #24
 800a222:	d410      	bmi.n	800a246 <__swhatbuf_r+0x3e>
 800a224:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a228:	e00e      	b.n	800a248 <__swhatbuf_r+0x40>
 800a22a:	466a      	mov	r2, sp
 800a22c:	f001 fd5e 	bl	800bcec <_fstat_r>
 800a230:	2800      	cmp	r0, #0
 800a232:	dbf2      	blt.n	800a21a <__swhatbuf_r+0x12>
 800a234:	9a01      	ldr	r2, [sp, #4]
 800a236:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a23a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a23e:	425a      	negs	r2, r3
 800a240:	415a      	adcs	r2, r3
 800a242:	602a      	str	r2, [r5, #0]
 800a244:	e7ee      	b.n	800a224 <__swhatbuf_r+0x1c>
 800a246:	2340      	movs	r3, #64	; 0x40
 800a248:	2000      	movs	r0, #0
 800a24a:	6023      	str	r3, [r4, #0]
 800a24c:	b016      	add	sp, #88	; 0x58
 800a24e:	bd70      	pop	{r4, r5, r6, pc}

0800a250 <__smakebuf_r>:
 800a250:	898b      	ldrh	r3, [r1, #12]
 800a252:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a254:	079d      	lsls	r5, r3, #30
 800a256:	4606      	mov	r6, r0
 800a258:	460c      	mov	r4, r1
 800a25a:	d507      	bpl.n	800a26c <__smakebuf_r+0x1c>
 800a25c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a260:	6023      	str	r3, [r4, #0]
 800a262:	6123      	str	r3, [r4, #16]
 800a264:	2301      	movs	r3, #1
 800a266:	6163      	str	r3, [r4, #20]
 800a268:	b002      	add	sp, #8
 800a26a:	bd70      	pop	{r4, r5, r6, pc}
 800a26c:	ab01      	add	r3, sp, #4
 800a26e:	466a      	mov	r2, sp
 800a270:	f7ff ffca 	bl	800a208 <__swhatbuf_r>
 800a274:	9900      	ldr	r1, [sp, #0]
 800a276:	4605      	mov	r5, r0
 800a278:	4630      	mov	r0, r6
 800a27a:	f000 fd63 	bl	800ad44 <_malloc_r>
 800a27e:	b948      	cbnz	r0, 800a294 <__smakebuf_r+0x44>
 800a280:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a284:	059a      	lsls	r2, r3, #22
 800a286:	d4ef      	bmi.n	800a268 <__smakebuf_r+0x18>
 800a288:	f023 0303 	bic.w	r3, r3, #3
 800a28c:	f043 0302 	orr.w	r3, r3, #2
 800a290:	81a3      	strh	r3, [r4, #12]
 800a292:	e7e3      	b.n	800a25c <__smakebuf_r+0xc>
 800a294:	4b0d      	ldr	r3, [pc, #52]	; (800a2cc <__smakebuf_r+0x7c>)
 800a296:	62b3      	str	r3, [r6, #40]	; 0x28
 800a298:	89a3      	ldrh	r3, [r4, #12]
 800a29a:	6020      	str	r0, [r4, #0]
 800a29c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2a0:	81a3      	strh	r3, [r4, #12]
 800a2a2:	9b00      	ldr	r3, [sp, #0]
 800a2a4:	6163      	str	r3, [r4, #20]
 800a2a6:	9b01      	ldr	r3, [sp, #4]
 800a2a8:	6120      	str	r0, [r4, #16]
 800a2aa:	b15b      	cbz	r3, 800a2c4 <__smakebuf_r+0x74>
 800a2ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2b0:	4630      	mov	r0, r6
 800a2b2:	f001 fd2d 	bl	800bd10 <_isatty_r>
 800a2b6:	b128      	cbz	r0, 800a2c4 <__smakebuf_r+0x74>
 800a2b8:	89a3      	ldrh	r3, [r4, #12]
 800a2ba:	f023 0303 	bic.w	r3, r3, #3
 800a2be:	f043 0301 	orr.w	r3, r3, #1
 800a2c2:	81a3      	strh	r3, [r4, #12]
 800a2c4:	89a0      	ldrh	r0, [r4, #12]
 800a2c6:	4305      	orrs	r5, r0
 800a2c8:	81a5      	strh	r5, [r4, #12]
 800a2ca:	e7cd      	b.n	800a268 <__smakebuf_r+0x18>
 800a2cc:	0800995d 	.word	0x0800995d

0800a2d0 <__ascii_mbtowc>:
 800a2d0:	b082      	sub	sp, #8
 800a2d2:	b901      	cbnz	r1, 800a2d6 <__ascii_mbtowc+0x6>
 800a2d4:	a901      	add	r1, sp, #4
 800a2d6:	b142      	cbz	r2, 800a2ea <__ascii_mbtowc+0x1a>
 800a2d8:	b14b      	cbz	r3, 800a2ee <__ascii_mbtowc+0x1e>
 800a2da:	7813      	ldrb	r3, [r2, #0]
 800a2dc:	600b      	str	r3, [r1, #0]
 800a2de:	7812      	ldrb	r2, [r2, #0]
 800a2e0:	1e10      	subs	r0, r2, #0
 800a2e2:	bf18      	it	ne
 800a2e4:	2001      	movne	r0, #1
 800a2e6:	b002      	add	sp, #8
 800a2e8:	4770      	bx	lr
 800a2ea:	4610      	mov	r0, r2
 800a2ec:	e7fb      	b.n	800a2e6 <__ascii_mbtowc+0x16>
 800a2ee:	f06f 0001 	mvn.w	r0, #1
 800a2f2:	e7f8      	b.n	800a2e6 <__ascii_mbtowc+0x16>

0800a2f4 <memcpy>:
 800a2f4:	440a      	add	r2, r1
 800a2f6:	4291      	cmp	r1, r2
 800a2f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2fc:	d100      	bne.n	800a300 <memcpy+0xc>
 800a2fe:	4770      	bx	lr
 800a300:	b510      	push	{r4, lr}
 800a302:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a306:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a30a:	4291      	cmp	r1, r2
 800a30c:	d1f9      	bne.n	800a302 <memcpy+0xe>
 800a30e:	bd10      	pop	{r4, pc}

0800a310 <_Balloc>:
 800a310:	b570      	push	{r4, r5, r6, lr}
 800a312:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a314:	4604      	mov	r4, r0
 800a316:	460d      	mov	r5, r1
 800a318:	b976      	cbnz	r6, 800a338 <_Balloc+0x28>
 800a31a:	2010      	movs	r0, #16
 800a31c:	f001 fd08 	bl	800bd30 <malloc>
 800a320:	4602      	mov	r2, r0
 800a322:	6260      	str	r0, [r4, #36]	; 0x24
 800a324:	b920      	cbnz	r0, 800a330 <_Balloc+0x20>
 800a326:	4b18      	ldr	r3, [pc, #96]	; (800a388 <_Balloc+0x78>)
 800a328:	4818      	ldr	r0, [pc, #96]	; (800a38c <_Balloc+0x7c>)
 800a32a:	2166      	movs	r1, #102	; 0x66
 800a32c:	f001 fcae 	bl	800bc8c <__assert_func>
 800a330:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a334:	6006      	str	r6, [r0, #0]
 800a336:	60c6      	str	r6, [r0, #12]
 800a338:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a33a:	68f3      	ldr	r3, [r6, #12]
 800a33c:	b183      	cbz	r3, 800a360 <_Balloc+0x50>
 800a33e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a346:	b9b8      	cbnz	r0, 800a378 <_Balloc+0x68>
 800a348:	2101      	movs	r1, #1
 800a34a:	fa01 f605 	lsl.w	r6, r1, r5
 800a34e:	1d72      	adds	r2, r6, #5
 800a350:	0092      	lsls	r2, r2, #2
 800a352:	4620      	mov	r0, r4
 800a354:	f000 fc97 	bl	800ac86 <_calloc_r>
 800a358:	b160      	cbz	r0, 800a374 <_Balloc+0x64>
 800a35a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a35e:	e00e      	b.n	800a37e <_Balloc+0x6e>
 800a360:	2221      	movs	r2, #33	; 0x21
 800a362:	2104      	movs	r1, #4
 800a364:	4620      	mov	r0, r4
 800a366:	f000 fc8e 	bl	800ac86 <_calloc_r>
 800a36a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a36c:	60f0      	str	r0, [r6, #12]
 800a36e:	68db      	ldr	r3, [r3, #12]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d1e4      	bne.n	800a33e <_Balloc+0x2e>
 800a374:	2000      	movs	r0, #0
 800a376:	bd70      	pop	{r4, r5, r6, pc}
 800a378:	6802      	ldr	r2, [r0, #0]
 800a37a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a37e:	2300      	movs	r3, #0
 800a380:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a384:	e7f7      	b.n	800a376 <_Balloc+0x66>
 800a386:	bf00      	nop
 800a388:	0800ce74 	.word	0x0800ce74
 800a38c:	0800ce8b 	.word	0x0800ce8b

0800a390 <_Bfree>:
 800a390:	b570      	push	{r4, r5, r6, lr}
 800a392:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a394:	4605      	mov	r5, r0
 800a396:	460c      	mov	r4, r1
 800a398:	b976      	cbnz	r6, 800a3b8 <_Bfree+0x28>
 800a39a:	2010      	movs	r0, #16
 800a39c:	f001 fcc8 	bl	800bd30 <malloc>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	6268      	str	r0, [r5, #36]	; 0x24
 800a3a4:	b920      	cbnz	r0, 800a3b0 <_Bfree+0x20>
 800a3a6:	4b09      	ldr	r3, [pc, #36]	; (800a3cc <_Bfree+0x3c>)
 800a3a8:	4809      	ldr	r0, [pc, #36]	; (800a3d0 <_Bfree+0x40>)
 800a3aa:	218a      	movs	r1, #138	; 0x8a
 800a3ac:	f001 fc6e 	bl	800bc8c <__assert_func>
 800a3b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3b4:	6006      	str	r6, [r0, #0]
 800a3b6:	60c6      	str	r6, [r0, #12]
 800a3b8:	b13c      	cbz	r4, 800a3ca <_Bfree+0x3a>
 800a3ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a3bc:	6862      	ldr	r2, [r4, #4]
 800a3be:	68db      	ldr	r3, [r3, #12]
 800a3c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3c4:	6021      	str	r1, [r4, #0]
 800a3c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a3ca:	bd70      	pop	{r4, r5, r6, pc}
 800a3cc:	0800ce74 	.word	0x0800ce74
 800a3d0:	0800ce8b 	.word	0x0800ce8b

0800a3d4 <__multadd>:
 800a3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3d8:	690e      	ldr	r6, [r1, #16]
 800a3da:	4607      	mov	r7, r0
 800a3dc:	4698      	mov	r8, r3
 800a3de:	460c      	mov	r4, r1
 800a3e0:	f101 0014 	add.w	r0, r1, #20
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	6805      	ldr	r5, [r0, #0]
 800a3e8:	b2a9      	uxth	r1, r5
 800a3ea:	fb02 8101 	mla	r1, r2, r1, r8
 800a3ee:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a3f2:	0c2d      	lsrs	r5, r5, #16
 800a3f4:	fb02 c505 	mla	r5, r2, r5, ip
 800a3f8:	b289      	uxth	r1, r1
 800a3fa:	3301      	adds	r3, #1
 800a3fc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a400:	429e      	cmp	r6, r3
 800a402:	f840 1b04 	str.w	r1, [r0], #4
 800a406:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a40a:	dcec      	bgt.n	800a3e6 <__multadd+0x12>
 800a40c:	f1b8 0f00 	cmp.w	r8, #0
 800a410:	d022      	beq.n	800a458 <__multadd+0x84>
 800a412:	68a3      	ldr	r3, [r4, #8]
 800a414:	42b3      	cmp	r3, r6
 800a416:	dc19      	bgt.n	800a44c <__multadd+0x78>
 800a418:	6861      	ldr	r1, [r4, #4]
 800a41a:	4638      	mov	r0, r7
 800a41c:	3101      	adds	r1, #1
 800a41e:	f7ff ff77 	bl	800a310 <_Balloc>
 800a422:	4605      	mov	r5, r0
 800a424:	b928      	cbnz	r0, 800a432 <__multadd+0x5e>
 800a426:	4602      	mov	r2, r0
 800a428:	4b0d      	ldr	r3, [pc, #52]	; (800a460 <__multadd+0x8c>)
 800a42a:	480e      	ldr	r0, [pc, #56]	; (800a464 <__multadd+0x90>)
 800a42c:	21b5      	movs	r1, #181	; 0xb5
 800a42e:	f001 fc2d 	bl	800bc8c <__assert_func>
 800a432:	6922      	ldr	r2, [r4, #16]
 800a434:	3202      	adds	r2, #2
 800a436:	f104 010c 	add.w	r1, r4, #12
 800a43a:	0092      	lsls	r2, r2, #2
 800a43c:	300c      	adds	r0, #12
 800a43e:	f7ff ff59 	bl	800a2f4 <memcpy>
 800a442:	4621      	mov	r1, r4
 800a444:	4638      	mov	r0, r7
 800a446:	f7ff ffa3 	bl	800a390 <_Bfree>
 800a44a:	462c      	mov	r4, r5
 800a44c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a450:	3601      	adds	r6, #1
 800a452:	f8c3 8014 	str.w	r8, [r3, #20]
 800a456:	6126      	str	r6, [r4, #16]
 800a458:	4620      	mov	r0, r4
 800a45a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a45e:	bf00      	nop
 800a460:	0800cde4 	.word	0x0800cde4
 800a464:	0800ce8b 	.word	0x0800ce8b

0800a468 <__s2b>:
 800a468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a46c:	460c      	mov	r4, r1
 800a46e:	4615      	mov	r5, r2
 800a470:	461f      	mov	r7, r3
 800a472:	2209      	movs	r2, #9
 800a474:	3308      	adds	r3, #8
 800a476:	4606      	mov	r6, r0
 800a478:	fb93 f3f2 	sdiv	r3, r3, r2
 800a47c:	2100      	movs	r1, #0
 800a47e:	2201      	movs	r2, #1
 800a480:	429a      	cmp	r2, r3
 800a482:	db09      	blt.n	800a498 <__s2b+0x30>
 800a484:	4630      	mov	r0, r6
 800a486:	f7ff ff43 	bl	800a310 <_Balloc>
 800a48a:	b940      	cbnz	r0, 800a49e <__s2b+0x36>
 800a48c:	4602      	mov	r2, r0
 800a48e:	4b19      	ldr	r3, [pc, #100]	; (800a4f4 <__s2b+0x8c>)
 800a490:	4819      	ldr	r0, [pc, #100]	; (800a4f8 <__s2b+0x90>)
 800a492:	21ce      	movs	r1, #206	; 0xce
 800a494:	f001 fbfa 	bl	800bc8c <__assert_func>
 800a498:	0052      	lsls	r2, r2, #1
 800a49a:	3101      	adds	r1, #1
 800a49c:	e7f0      	b.n	800a480 <__s2b+0x18>
 800a49e:	9b08      	ldr	r3, [sp, #32]
 800a4a0:	6143      	str	r3, [r0, #20]
 800a4a2:	2d09      	cmp	r5, #9
 800a4a4:	f04f 0301 	mov.w	r3, #1
 800a4a8:	6103      	str	r3, [r0, #16]
 800a4aa:	dd16      	ble.n	800a4da <__s2b+0x72>
 800a4ac:	f104 0909 	add.w	r9, r4, #9
 800a4b0:	46c8      	mov	r8, r9
 800a4b2:	442c      	add	r4, r5
 800a4b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a4b8:	4601      	mov	r1, r0
 800a4ba:	3b30      	subs	r3, #48	; 0x30
 800a4bc:	220a      	movs	r2, #10
 800a4be:	4630      	mov	r0, r6
 800a4c0:	f7ff ff88 	bl	800a3d4 <__multadd>
 800a4c4:	45a0      	cmp	r8, r4
 800a4c6:	d1f5      	bne.n	800a4b4 <__s2b+0x4c>
 800a4c8:	f1a5 0408 	sub.w	r4, r5, #8
 800a4cc:	444c      	add	r4, r9
 800a4ce:	1b2d      	subs	r5, r5, r4
 800a4d0:	1963      	adds	r3, r4, r5
 800a4d2:	42bb      	cmp	r3, r7
 800a4d4:	db04      	blt.n	800a4e0 <__s2b+0x78>
 800a4d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4da:	340a      	adds	r4, #10
 800a4dc:	2509      	movs	r5, #9
 800a4de:	e7f6      	b.n	800a4ce <__s2b+0x66>
 800a4e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a4e4:	4601      	mov	r1, r0
 800a4e6:	3b30      	subs	r3, #48	; 0x30
 800a4e8:	220a      	movs	r2, #10
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	f7ff ff72 	bl	800a3d4 <__multadd>
 800a4f0:	e7ee      	b.n	800a4d0 <__s2b+0x68>
 800a4f2:	bf00      	nop
 800a4f4:	0800cde4 	.word	0x0800cde4
 800a4f8:	0800ce8b 	.word	0x0800ce8b

0800a4fc <__hi0bits>:
 800a4fc:	0c03      	lsrs	r3, r0, #16
 800a4fe:	041b      	lsls	r3, r3, #16
 800a500:	b9d3      	cbnz	r3, 800a538 <__hi0bits+0x3c>
 800a502:	0400      	lsls	r0, r0, #16
 800a504:	2310      	movs	r3, #16
 800a506:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a50a:	bf04      	itt	eq
 800a50c:	0200      	lsleq	r0, r0, #8
 800a50e:	3308      	addeq	r3, #8
 800a510:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a514:	bf04      	itt	eq
 800a516:	0100      	lsleq	r0, r0, #4
 800a518:	3304      	addeq	r3, #4
 800a51a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a51e:	bf04      	itt	eq
 800a520:	0080      	lsleq	r0, r0, #2
 800a522:	3302      	addeq	r3, #2
 800a524:	2800      	cmp	r0, #0
 800a526:	db05      	blt.n	800a534 <__hi0bits+0x38>
 800a528:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a52c:	f103 0301 	add.w	r3, r3, #1
 800a530:	bf08      	it	eq
 800a532:	2320      	moveq	r3, #32
 800a534:	4618      	mov	r0, r3
 800a536:	4770      	bx	lr
 800a538:	2300      	movs	r3, #0
 800a53a:	e7e4      	b.n	800a506 <__hi0bits+0xa>

0800a53c <__lo0bits>:
 800a53c:	6803      	ldr	r3, [r0, #0]
 800a53e:	f013 0207 	ands.w	r2, r3, #7
 800a542:	4601      	mov	r1, r0
 800a544:	d00b      	beq.n	800a55e <__lo0bits+0x22>
 800a546:	07da      	lsls	r2, r3, #31
 800a548:	d424      	bmi.n	800a594 <__lo0bits+0x58>
 800a54a:	0798      	lsls	r0, r3, #30
 800a54c:	bf49      	itett	mi
 800a54e:	085b      	lsrmi	r3, r3, #1
 800a550:	089b      	lsrpl	r3, r3, #2
 800a552:	2001      	movmi	r0, #1
 800a554:	600b      	strmi	r3, [r1, #0]
 800a556:	bf5c      	itt	pl
 800a558:	600b      	strpl	r3, [r1, #0]
 800a55a:	2002      	movpl	r0, #2
 800a55c:	4770      	bx	lr
 800a55e:	b298      	uxth	r0, r3
 800a560:	b9b0      	cbnz	r0, 800a590 <__lo0bits+0x54>
 800a562:	0c1b      	lsrs	r3, r3, #16
 800a564:	2010      	movs	r0, #16
 800a566:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a56a:	bf04      	itt	eq
 800a56c:	0a1b      	lsreq	r3, r3, #8
 800a56e:	3008      	addeq	r0, #8
 800a570:	071a      	lsls	r2, r3, #28
 800a572:	bf04      	itt	eq
 800a574:	091b      	lsreq	r3, r3, #4
 800a576:	3004      	addeq	r0, #4
 800a578:	079a      	lsls	r2, r3, #30
 800a57a:	bf04      	itt	eq
 800a57c:	089b      	lsreq	r3, r3, #2
 800a57e:	3002      	addeq	r0, #2
 800a580:	07da      	lsls	r2, r3, #31
 800a582:	d403      	bmi.n	800a58c <__lo0bits+0x50>
 800a584:	085b      	lsrs	r3, r3, #1
 800a586:	f100 0001 	add.w	r0, r0, #1
 800a58a:	d005      	beq.n	800a598 <__lo0bits+0x5c>
 800a58c:	600b      	str	r3, [r1, #0]
 800a58e:	4770      	bx	lr
 800a590:	4610      	mov	r0, r2
 800a592:	e7e8      	b.n	800a566 <__lo0bits+0x2a>
 800a594:	2000      	movs	r0, #0
 800a596:	4770      	bx	lr
 800a598:	2020      	movs	r0, #32
 800a59a:	4770      	bx	lr

0800a59c <__i2b>:
 800a59c:	b510      	push	{r4, lr}
 800a59e:	460c      	mov	r4, r1
 800a5a0:	2101      	movs	r1, #1
 800a5a2:	f7ff feb5 	bl	800a310 <_Balloc>
 800a5a6:	4602      	mov	r2, r0
 800a5a8:	b928      	cbnz	r0, 800a5b6 <__i2b+0x1a>
 800a5aa:	4b05      	ldr	r3, [pc, #20]	; (800a5c0 <__i2b+0x24>)
 800a5ac:	4805      	ldr	r0, [pc, #20]	; (800a5c4 <__i2b+0x28>)
 800a5ae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a5b2:	f001 fb6b 	bl	800bc8c <__assert_func>
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	6144      	str	r4, [r0, #20]
 800a5ba:	6103      	str	r3, [r0, #16]
 800a5bc:	bd10      	pop	{r4, pc}
 800a5be:	bf00      	nop
 800a5c0:	0800cde4 	.word	0x0800cde4
 800a5c4:	0800ce8b 	.word	0x0800ce8b

0800a5c8 <__multiply>:
 800a5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5cc:	4614      	mov	r4, r2
 800a5ce:	690a      	ldr	r2, [r1, #16]
 800a5d0:	6923      	ldr	r3, [r4, #16]
 800a5d2:	429a      	cmp	r2, r3
 800a5d4:	bfb8      	it	lt
 800a5d6:	460b      	movlt	r3, r1
 800a5d8:	460d      	mov	r5, r1
 800a5da:	bfbc      	itt	lt
 800a5dc:	4625      	movlt	r5, r4
 800a5de:	461c      	movlt	r4, r3
 800a5e0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a5e4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a5e8:	68ab      	ldr	r3, [r5, #8]
 800a5ea:	6869      	ldr	r1, [r5, #4]
 800a5ec:	eb0a 0709 	add.w	r7, sl, r9
 800a5f0:	42bb      	cmp	r3, r7
 800a5f2:	b085      	sub	sp, #20
 800a5f4:	bfb8      	it	lt
 800a5f6:	3101      	addlt	r1, #1
 800a5f8:	f7ff fe8a 	bl	800a310 <_Balloc>
 800a5fc:	b930      	cbnz	r0, 800a60c <__multiply+0x44>
 800a5fe:	4602      	mov	r2, r0
 800a600:	4b42      	ldr	r3, [pc, #264]	; (800a70c <__multiply+0x144>)
 800a602:	4843      	ldr	r0, [pc, #268]	; (800a710 <__multiply+0x148>)
 800a604:	f240 115d 	movw	r1, #349	; 0x15d
 800a608:	f001 fb40 	bl	800bc8c <__assert_func>
 800a60c:	f100 0614 	add.w	r6, r0, #20
 800a610:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a614:	4633      	mov	r3, r6
 800a616:	2200      	movs	r2, #0
 800a618:	4543      	cmp	r3, r8
 800a61a:	d31e      	bcc.n	800a65a <__multiply+0x92>
 800a61c:	f105 0c14 	add.w	ip, r5, #20
 800a620:	f104 0314 	add.w	r3, r4, #20
 800a624:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a628:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a62c:	9202      	str	r2, [sp, #8]
 800a62e:	ebac 0205 	sub.w	r2, ip, r5
 800a632:	3a15      	subs	r2, #21
 800a634:	f022 0203 	bic.w	r2, r2, #3
 800a638:	3204      	adds	r2, #4
 800a63a:	f105 0115 	add.w	r1, r5, #21
 800a63e:	458c      	cmp	ip, r1
 800a640:	bf38      	it	cc
 800a642:	2204      	movcc	r2, #4
 800a644:	9201      	str	r2, [sp, #4]
 800a646:	9a02      	ldr	r2, [sp, #8]
 800a648:	9303      	str	r3, [sp, #12]
 800a64a:	429a      	cmp	r2, r3
 800a64c:	d808      	bhi.n	800a660 <__multiply+0x98>
 800a64e:	2f00      	cmp	r7, #0
 800a650:	dc55      	bgt.n	800a6fe <__multiply+0x136>
 800a652:	6107      	str	r7, [r0, #16]
 800a654:	b005      	add	sp, #20
 800a656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a65a:	f843 2b04 	str.w	r2, [r3], #4
 800a65e:	e7db      	b.n	800a618 <__multiply+0x50>
 800a660:	f8b3 a000 	ldrh.w	sl, [r3]
 800a664:	f1ba 0f00 	cmp.w	sl, #0
 800a668:	d020      	beq.n	800a6ac <__multiply+0xe4>
 800a66a:	f105 0e14 	add.w	lr, r5, #20
 800a66e:	46b1      	mov	r9, r6
 800a670:	2200      	movs	r2, #0
 800a672:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a676:	f8d9 b000 	ldr.w	fp, [r9]
 800a67a:	b2a1      	uxth	r1, r4
 800a67c:	fa1f fb8b 	uxth.w	fp, fp
 800a680:	fb0a b101 	mla	r1, sl, r1, fp
 800a684:	4411      	add	r1, r2
 800a686:	f8d9 2000 	ldr.w	r2, [r9]
 800a68a:	0c24      	lsrs	r4, r4, #16
 800a68c:	0c12      	lsrs	r2, r2, #16
 800a68e:	fb0a 2404 	mla	r4, sl, r4, r2
 800a692:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a696:	b289      	uxth	r1, r1
 800a698:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a69c:	45f4      	cmp	ip, lr
 800a69e:	f849 1b04 	str.w	r1, [r9], #4
 800a6a2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a6a6:	d8e4      	bhi.n	800a672 <__multiply+0xaa>
 800a6a8:	9901      	ldr	r1, [sp, #4]
 800a6aa:	5072      	str	r2, [r6, r1]
 800a6ac:	9a03      	ldr	r2, [sp, #12]
 800a6ae:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a6b2:	3304      	adds	r3, #4
 800a6b4:	f1b9 0f00 	cmp.w	r9, #0
 800a6b8:	d01f      	beq.n	800a6fa <__multiply+0x132>
 800a6ba:	6834      	ldr	r4, [r6, #0]
 800a6bc:	f105 0114 	add.w	r1, r5, #20
 800a6c0:	46b6      	mov	lr, r6
 800a6c2:	f04f 0a00 	mov.w	sl, #0
 800a6c6:	880a      	ldrh	r2, [r1, #0]
 800a6c8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a6cc:	fb09 b202 	mla	r2, r9, r2, fp
 800a6d0:	4492      	add	sl, r2
 800a6d2:	b2a4      	uxth	r4, r4
 800a6d4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a6d8:	f84e 4b04 	str.w	r4, [lr], #4
 800a6dc:	f851 4b04 	ldr.w	r4, [r1], #4
 800a6e0:	f8be 2000 	ldrh.w	r2, [lr]
 800a6e4:	0c24      	lsrs	r4, r4, #16
 800a6e6:	fb09 2404 	mla	r4, r9, r4, r2
 800a6ea:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a6ee:	458c      	cmp	ip, r1
 800a6f0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a6f4:	d8e7      	bhi.n	800a6c6 <__multiply+0xfe>
 800a6f6:	9a01      	ldr	r2, [sp, #4]
 800a6f8:	50b4      	str	r4, [r6, r2]
 800a6fa:	3604      	adds	r6, #4
 800a6fc:	e7a3      	b.n	800a646 <__multiply+0x7e>
 800a6fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a702:	2b00      	cmp	r3, #0
 800a704:	d1a5      	bne.n	800a652 <__multiply+0x8a>
 800a706:	3f01      	subs	r7, #1
 800a708:	e7a1      	b.n	800a64e <__multiply+0x86>
 800a70a:	bf00      	nop
 800a70c:	0800cde4 	.word	0x0800cde4
 800a710:	0800ce8b 	.word	0x0800ce8b

0800a714 <__pow5mult>:
 800a714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a718:	4615      	mov	r5, r2
 800a71a:	f012 0203 	ands.w	r2, r2, #3
 800a71e:	4606      	mov	r6, r0
 800a720:	460f      	mov	r7, r1
 800a722:	d007      	beq.n	800a734 <__pow5mult+0x20>
 800a724:	4c25      	ldr	r4, [pc, #148]	; (800a7bc <__pow5mult+0xa8>)
 800a726:	3a01      	subs	r2, #1
 800a728:	2300      	movs	r3, #0
 800a72a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a72e:	f7ff fe51 	bl	800a3d4 <__multadd>
 800a732:	4607      	mov	r7, r0
 800a734:	10ad      	asrs	r5, r5, #2
 800a736:	d03d      	beq.n	800a7b4 <__pow5mult+0xa0>
 800a738:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a73a:	b97c      	cbnz	r4, 800a75c <__pow5mult+0x48>
 800a73c:	2010      	movs	r0, #16
 800a73e:	f001 faf7 	bl	800bd30 <malloc>
 800a742:	4602      	mov	r2, r0
 800a744:	6270      	str	r0, [r6, #36]	; 0x24
 800a746:	b928      	cbnz	r0, 800a754 <__pow5mult+0x40>
 800a748:	4b1d      	ldr	r3, [pc, #116]	; (800a7c0 <__pow5mult+0xac>)
 800a74a:	481e      	ldr	r0, [pc, #120]	; (800a7c4 <__pow5mult+0xb0>)
 800a74c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a750:	f001 fa9c 	bl	800bc8c <__assert_func>
 800a754:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a758:	6004      	str	r4, [r0, #0]
 800a75a:	60c4      	str	r4, [r0, #12]
 800a75c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a760:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a764:	b94c      	cbnz	r4, 800a77a <__pow5mult+0x66>
 800a766:	f240 2171 	movw	r1, #625	; 0x271
 800a76a:	4630      	mov	r0, r6
 800a76c:	f7ff ff16 	bl	800a59c <__i2b>
 800a770:	2300      	movs	r3, #0
 800a772:	f8c8 0008 	str.w	r0, [r8, #8]
 800a776:	4604      	mov	r4, r0
 800a778:	6003      	str	r3, [r0, #0]
 800a77a:	f04f 0900 	mov.w	r9, #0
 800a77e:	07eb      	lsls	r3, r5, #31
 800a780:	d50a      	bpl.n	800a798 <__pow5mult+0x84>
 800a782:	4639      	mov	r1, r7
 800a784:	4622      	mov	r2, r4
 800a786:	4630      	mov	r0, r6
 800a788:	f7ff ff1e 	bl	800a5c8 <__multiply>
 800a78c:	4639      	mov	r1, r7
 800a78e:	4680      	mov	r8, r0
 800a790:	4630      	mov	r0, r6
 800a792:	f7ff fdfd 	bl	800a390 <_Bfree>
 800a796:	4647      	mov	r7, r8
 800a798:	106d      	asrs	r5, r5, #1
 800a79a:	d00b      	beq.n	800a7b4 <__pow5mult+0xa0>
 800a79c:	6820      	ldr	r0, [r4, #0]
 800a79e:	b938      	cbnz	r0, 800a7b0 <__pow5mult+0x9c>
 800a7a0:	4622      	mov	r2, r4
 800a7a2:	4621      	mov	r1, r4
 800a7a4:	4630      	mov	r0, r6
 800a7a6:	f7ff ff0f 	bl	800a5c8 <__multiply>
 800a7aa:	6020      	str	r0, [r4, #0]
 800a7ac:	f8c0 9000 	str.w	r9, [r0]
 800a7b0:	4604      	mov	r4, r0
 800a7b2:	e7e4      	b.n	800a77e <__pow5mult+0x6a>
 800a7b4:	4638      	mov	r0, r7
 800a7b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7ba:	bf00      	nop
 800a7bc:	0800cfe0 	.word	0x0800cfe0
 800a7c0:	0800ce74 	.word	0x0800ce74
 800a7c4:	0800ce8b 	.word	0x0800ce8b

0800a7c8 <__lshift>:
 800a7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7cc:	460c      	mov	r4, r1
 800a7ce:	6849      	ldr	r1, [r1, #4]
 800a7d0:	6923      	ldr	r3, [r4, #16]
 800a7d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a7d6:	68a3      	ldr	r3, [r4, #8]
 800a7d8:	4607      	mov	r7, r0
 800a7da:	4691      	mov	r9, r2
 800a7dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a7e0:	f108 0601 	add.w	r6, r8, #1
 800a7e4:	42b3      	cmp	r3, r6
 800a7e6:	db0b      	blt.n	800a800 <__lshift+0x38>
 800a7e8:	4638      	mov	r0, r7
 800a7ea:	f7ff fd91 	bl	800a310 <_Balloc>
 800a7ee:	4605      	mov	r5, r0
 800a7f0:	b948      	cbnz	r0, 800a806 <__lshift+0x3e>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	4b28      	ldr	r3, [pc, #160]	; (800a898 <__lshift+0xd0>)
 800a7f6:	4829      	ldr	r0, [pc, #164]	; (800a89c <__lshift+0xd4>)
 800a7f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a7fc:	f001 fa46 	bl	800bc8c <__assert_func>
 800a800:	3101      	adds	r1, #1
 800a802:	005b      	lsls	r3, r3, #1
 800a804:	e7ee      	b.n	800a7e4 <__lshift+0x1c>
 800a806:	2300      	movs	r3, #0
 800a808:	f100 0114 	add.w	r1, r0, #20
 800a80c:	f100 0210 	add.w	r2, r0, #16
 800a810:	4618      	mov	r0, r3
 800a812:	4553      	cmp	r3, sl
 800a814:	db33      	blt.n	800a87e <__lshift+0xb6>
 800a816:	6920      	ldr	r0, [r4, #16]
 800a818:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a81c:	f104 0314 	add.w	r3, r4, #20
 800a820:	f019 091f 	ands.w	r9, r9, #31
 800a824:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a828:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a82c:	d02b      	beq.n	800a886 <__lshift+0xbe>
 800a82e:	f1c9 0e20 	rsb	lr, r9, #32
 800a832:	468a      	mov	sl, r1
 800a834:	2200      	movs	r2, #0
 800a836:	6818      	ldr	r0, [r3, #0]
 800a838:	fa00 f009 	lsl.w	r0, r0, r9
 800a83c:	4302      	orrs	r2, r0
 800a83e:	f84a 2b04 	str.w	r2, [sl], #4
 800a842:	f853 2b04 	ldr.w	r2, [r3], #4
 800a846:	459c      	cmp	ip, r3
 800a848:	fa22 f20e 	lsr.w	r2, r2, lr
 800a84c:	d8f3      	bhi.n	800a836 <__lshift+0x6e>
 800a84e:	ebac 0304 	sub.w	r3, ip, r4
 800a852:	3b15      	subs	r3, #21
 800a854:	f023 0303 	bic.w	r3, r3, #3
 800a858:	3304      	adds	r3, #4
 800a85a:	f104 0015 	add.w	r0, r4, #21
 800a85e:	4584      	cmp	ip, r0
 800a860:	bf38      	it	cc
 800a862:	2304      	movcc	r3, #4
 800a864:	50ca      	str	r2, [r1, r3]
 800a866:	b10a      	cbz	r2, 800a86c <__lshift+0xa4>
 800a868:	f108 0602 	add.w	r6, r8, #2
 800a86c:	3e01      	subs	r6, #1
 800a86e:	4638      	mov	r0, r7
 800a870:	612e      	str	r6, [r5, #16]
 800a872:	4621      	mov	r1, r4
 800a874:	f7ff fd8c 	bl	800a390 <_Bfree>
 800a878:	4628      	mov	r0, r5
 800a87a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a87e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a882:	3301      	adds	r3, #1
 800a884:	e7c5      	b.n	800a812 <__lshift+0x4a>
 800a886:	3904      	subs	r1, #4
 800a888:	f853 2b04 	ldr.w	r2, [r3], #4
 800a88c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a890:	459c      	cmp	ip, r3
 800a892:	d8f9      	bhi.n	800a888 <__lshift+0xc0>
 800a894:	e7ea      	b.n	800a86c <__lshift+0xa4>
 800a896:	bf00      	nop
 800a898:	0800cde4 	.word	0x0800cde4
 800a89c:	0800ce8b 	.word	0x0800ce8b

0800a8a0 <__mcmp>:
 800a8a0:	b530      	push	{r4, r5, lr}
 800a8a2:	6902      	ldr	r2, [r0, #16]
 800a8a4:	690c      	ldr	r4, [r1, #16]
 800a8a6:	1b12      	subs	r2, r2, r4
 800a8a8:	d10e      	bne.n	800a8c8 <__mcmp+0x28>
 800a8aa:	f100 0314 	add.w	r3, r0, #20
 800a8ae:	3114      	adds	r1, #20
 800a8b0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a8b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a8b8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a8bc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a8c0:	42a5      	cmp	r5, r4
 800a8c2:	d003      	beq.n	800a8cc <__mcmp+0x2c>
 800a8c4:	d305      	bcc.n	800a8d2 <__mcmp+0x32>
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	4610      	mov	r0, r2
 800a8ca:	bd30      	pop	{r4, r5, pc}
 800a8cc:	4283      	cmp	r3, r0
 800a8ce:	d3f3      	bcc.n	800a8b8 <__mcmp+0x18>
 800a8d0:	e7fa      	b.n	800a8c8 <__mcmp+0x28>
 800a8d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a8d6:	e7f7      	b.n	800a8c8 <__mcmp+0x28>

0800a8d8 <__mdiff>:
 800a8d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8dc:	460c      	mov	r4, r1
 800a8de:	4606      	mov	r6, r0
 800a8e0:	4611      	mov	r1, r2
 800a8e2:	4620      	mov	r0, r4
 800a8e4:	4617      	mov	r7, r2
 800a8e6:	f7ff ffdb 	bl	800a8a0 <__mcmp>
 800a8ea:	1e05      	subs	r5, r0, #0
 800a8ec:	d110      	bne.n	800a910 <__mdiff+0x38>
 800a8ee:	4629      	mov	r1, r5
 800a8f0:	4630      	mov	r0, r6
 800a8f2:	f7ff fd0d 	bl	800a310 <_Balloc>
 800a8f6:	b930      	cbnz	r0, 800a906 <__mdiff+0x2e>
 800a8f8:	4b39      	ldr	r3, [pc, #228]	; (800a9e0 <__mdiff+0x108>)
 800a8fa:	4602      	mov	r2, r0
 800a8fc:	f240 2132 	movw	r1, #562	; 0x232
 800a900:	4838      	ldr	r0, [pc, #224]	; (800a9e4 <__mdiff+0x10c>)
 800a902:	f001 f9c3 	bl	800bc8c <__assert_func>
 800a906:	2301      	movs	r3, #1
 800a908:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a90c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a910:	bfa4      	itt	ge
 800a912:	463b      	movge	r3, r7
 800a914:	4627      	movge	r7, r4
 800a916:	4630      	mov	r0, r6
 800a918:	6879      	ldr	r1, [r7, #4]
 800a91a:	bfa6      	itte	ge
 800a91c:	461c      	movge	r4, r3
 800a91e:	2500      	movge	r5, #0
 800a920:	2501      	movlt	r5, #1
 800a922:	f7ff fcf5 	bl	800a310 <_Balloc>
 800a926:	b920      	cbnz	r0, 800a932 <__mdiff+0x5a>
 800a928:	4b2d      	ldr	r3, [pc, #180]	; (800a9e0 <__mdiff+0x108>)
 800a92a:	4602      	mov	r2, r0
 800a92c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a930:	e7e6      	b.n	800a900 <__mdiff+0x28>
 800a932:	693e      	ldr	r6, [r7, #16]
 800a934:	60c5      	str	r5, [r0, #12]
 800a936:	6925      	ldr	r5, [r4, #16]
 800a938:	f107 0114 	add.w	r1, r7, #20
 800a93c:	f104 0914 	add.w	r9, r4, #20
 800a940:	f100 0e14 	add.w	lr, r0, #20
 800a944:	f107 0210 	add.w	r2, r7, #16
 800a948:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a94c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a950:	46f2      	mov	sl, lr
 800a952:	2700      	movs	r7, #0
 800a954:	f859 3b04 	ldr.w	r3, [r9], #4
 800a958:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a95c:	fa1f f883 	uxth.w	r8, r3
 800a960:	fa17 f78b 	uxtah	r7, r7, fp
 800a964:	0c1b      	lsrs	r3, r3, #16
 800a966:	eba7 0808 	sub.w	r8, r7, r8
 800a96a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a96e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a972:	fa1f f888 	uxth.w	r8, r8
 800a976:	141f      	asrs	r7, r3, #16
 800a978:	454d      	cmp	r5, r9
 800a97a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a97e:	f84a 3b04 	str.w	r3, [sl], #4
 800a982:	d8e7      	bhi.n	800a954 <__mdiff+0x7c>
 800a984:	1b2b      	subs	r3, r5, r4
 800a986:	3b15      	subs	r3, #21
 800a988:	f023 0303 	bic.w	r3, r3, #3
 800a98c:	3304      	adds	r3, #4
 800a98e:	3415      	adds	r4, #21
 800a990:	42a5      	cmp	r5, r4
 800a992:	bf38      	it	cc
 800a994:	2304      	movcc	r3, #4
 800a996:	4419      	add	r1, r3
 800a998:	4473      	add	r3, lr
 800a99a:	469e      	mov	lr, r3
 800a99c:	460d      	mov	r5, r1
 800a99e:	4565      	cmp	r5, ip
 800a9a0:	d30e      	bcc.n	800a9c0 <__mdiff+0xe8>
 800a9a2:	f10c 0203 	add.w	r2, ip, #3
 800a9a6:	1a52      	subs	r2, r2, r1
 800a9a8:	f022 0203 	bic.w	r2, r2, #3
 800a9ac:	3903      	subs	r1, #3
 800a9ae:	458c      	cmp	ip, r1
 800a9b0:	bf38      	it	cc
 800a9b2:	2200      	movcc	r2, #0
 800a9b4:	441a      	add	r2, r3
 800a9b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a9ba:	b17b      	cbz	r3, 800a9dc <__mdiff+0x104>
 800a9bc:	6106      	str	r6, [r0, #16]
 800a9be:	e7a5      	b.n	800a90c <__mdiff+0x34>
 800a9c0:	f855 8b04 	ldr.w	r8, [r5], #4
 800a9c4:	fa17 f488 	uxtah	r4, r7, r8
 800a9c8:	1422      	asrs	r2, r4, #16
 800a9ca:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a9ce:	b2a4      	uxth	r4, r4
 800a9d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a9d4:	f84e 4b04 	str.w	r4, [lr], #4
 800a9d8:	1417      	asrs	r7, r2, #16
 800a9da:	e7e0      	b.n	800a99e <__mdiff+0xc6>
 800a9dc:	3e01      	subs	r6, #1
 800a9de:	e7ea      	b.n	800a9b6 <__mdiff+0xde>
 800a9e0:	0800cde4 	.word	0x0800cde4
 800a9e4:	0800ce8b 	.word	0x0800ce8b

0800a9e8 <__ulp>:
 800a9e8:	b082      	sub	sp, #8
 800a9ea:	ed8d 0b00 	vstr	d0, [sp]
 800a9ee:	9b01      	ldr	r3, [sp, #4]
 800a9f0:	4912      	ldr	r1, [pc, #72]	; (800aa3c <__ulp+0x54>)
 800a9f2:	4019      	ands	r1, r3
 800a9f4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a9f8:	2900      	cmp	r1, #0
 800a9fa:	dd05      	ble.n	800aa08 <__ulp+0x20>
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	460b      	mov	r3, r1
 800aa00:	ec43 2b10 	vmov	d0, r2, r3
 800aa04:	b002      	add	sp, #8
 800aa06:	4770      	bx	lr
 800aa08:	4249      	negs	r1, r1
 800aa0a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800aa0e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800aa12:	f04f 0200 	mov.w	r2, #0
 800aa16:	f04f 0300 	mov.w	r3, #0
 800aa1a:	da04      	bge.n	800aa26 <__ulp+0x3e>
 800aa1c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800aa20:	fa41 f300 	asr.w	r3, r1, r0
 800aa24:	e7ec      	b.n	800aa00 <__ulp+0x18>
 800aa26:	f1a0 0114 	sub.w	r1, r0, #20
 800aa2a:	291e      	cmp	r1, #30
 800aa2c:	bfda      	itte	le
 800aa2e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800aa32:	fa20 f101 	lsrle.w	r1, r0, r1
 800aa36:	2101      	movgt	r1, #1
 800aa38:	460a      	mov	r2, r1
 800aa3a:	e7e1      	b.n	800aa00 <__ulp+0x18>
 800aa3c:	7ff00000 	.word	0x7ff00000

0800aa40 <__b2d>:
 800aa40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa42:	6905      	ldr	r5, [r0, #16]
 800aa44:	f100 0714 	add.w	r7, r0, #20
 800aa48:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800aa4c:	1f2e      	subs	r6, r5, #4
 800aa4e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aa52:	4620      	mov	r0, r4
 800aa54:	f7ff fd52 	bl	800a4fc <__hi0bits>
 800aa58:	f1c0 0320 	rsb	r3, r0, #32
 800aa5c:	280a      	cmp	r0, #10
 800aa5e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800aadc <__b2d+0x9c>
 800aa62:	600b      	str	r3, [r1, #0]
 800aa64:	dc14      	bgt.n	800aa90 <__b2d+0x50>
 800aa66:	f1c0 0e0b 	rsb	lr, r0, #11
 800aa6a:	fa24 f10e 	lsr.w	r1, r4, lr
 800aa6e:	42b7      	cmp	r7, r6
 800aa70:	ea41 030c 	orr.w	r3, r1, ip
 800aa74:	bf34      	ite	cc
 800aa76:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aa7a:	2100      	movcs	r1, #0
 800aa7c:	3015      	adds	r0, #21
 800aa7e:	fa04 f000 	lsl.w	r0, r4, r0
 800aa82:	fa21 f10e 	lsr.w	r1, r1, lr
 800aa86:	ea40 0201 	orr.w	r2, r0, r1
 800aa8a:	ec43 2b10 	vmov	d0, r2, r3
 800aa8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa90:	42b7      	cmp	r7, r6
 800aa92:	bf3a      	itte	cc
 800aa94:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aa98:	f1a5 0608 	subcc.w	r6, r5, #8
 800aa9c:	2100      	movcs	r1, #0
 800aa9e:	380b      	subs	r0, #11
 800aaa0:	d017      	beq.n	800aad2 <__b2d+0x92>
 800aaa2:	f1c0 0c20 	rsb	ip, r0, #32
 800aaa6:	fa04 f500 	lsl.w	r5, r4, r0
 800aaaa:	42be      	cmp	r6, r7
 800aaac:	fa21 f40c 	lsr.w	r4, r1, ip
 800aab0:	ea45 0504 	orr.w	r5, r5, r4
 800aab4:	bf8c      	ite	hi
 800aab6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800aaba:	2400      	movls	r4, #0
 800aabc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800aac0:	fa01 f000 	lsl.w	r0, r1, r0
 800aac4:	fa24 f40c 	lsr.w	r4, r4, ip
 800aac8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aacc:	ea40 0204 	orr.w	r2, r0, r4
 800aad0:	e7db      	b.n	800aa8a <__b2d+0x4a>
 800aad2:	ea44 030c 	orr.w	r3, r4, ip
 800aad6:	460a      	mov	r2, r1
 800aad8:	e7d7      	b.n	800aa8a <__b2d+0x4a>
 800aada:	bf00      	nop
 800aadc:	3ff00000 	.word	0x3ff00000

0800aae0 <__d2b>:
 800aae0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aae4:	4689      	mov	r9, r1
 800aae6:	2101      	movs	r1, #1
 800aae8:	ec57 6b10 	vmov	r6, r7, d0
 800aaec:	4690      	mov	r8, r2
 800aaee:	f7ff fc0f 	bl	800a310 <_Balloc>
 800aaf2:	4604      	mov	r4, r0
 800aaf4:	b930      	cbnz	r0, 800ab04 <__d2b+0x24>
 800aaf6:	4602      	mov	r2, r0
 800aaf8:	4b25      	ldr	r3, [pc, #148]	; (800ab90 <__d2b+0xb0>)
 800aafa:	4826      	ldr	r0, [pc, #152]	; (800ab94 <__d2b+0xb4>)
 800aafc:	f240 310a 	movw	r1, #778	; 0x30a
 800ab00:	f001 f8c4 	bl	800bc8c <__assert_func>
 800ab04:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ab08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ab0c:	bb35      	cbnz	r5, 800ab5c <__d2b+0x7c>
 800ab0e:	2e00      	cmp	r6, #0
 800ab10:	9301      	str	r3, [sp, #4]
 800ab12:	d028      	beq.n	800ab66 <__d2b+0x86>
 800ab14:	4668      	mov	r0, sp
 800ab16:	9600      	str	r6, [sp, #0]
 800ab18:	f7ff fd10 	bl	800a53c <__lo0bits>
 800ab1c:	9900      	ldr	r1, [sp, #0]
 800ab1e:	b300      	cbz	r0, 800ab62 <__d2b+0x82>
 800ab20:	9a01      	ldr	r2, [sp, #4]
 800ab22:	f1c0 0320 	rsb	r3, r0, #32
 800ab26:	fa02 f303 	lsl.w	r3, r2, r3
 800ab2a:	430b      	orrs	r3, r1
 800ab2c:	40c2      	lsrs	r2, r0
 800ab2e:	6163      	str	r3, [r4, #20]
 800ab30:	9201      	str	r2, [sp, #4]
 800ab32:	9b01      	ldr	r3, [sp, #4]
 800ab34:	61a3      	str	r3, [r4, #24]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	bf14      	ite	ne
 800ab3a:	2202      	movne	r2, #2
 800ab3c:	2201      	moveq	r2, #1
 800ab3e:	6122      	str	r2, [r4, #16]
 800ab40:	b1d5      	cbz	r5, 800ab78 <__d2b+0x98>
 800ab42:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ab46:	4405      	add	r5, r0
 800ab48:	f8c9 5000 	str.w	r5, [r9]
 800ab4c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ab50:	f8c8 0000 	str.w	r0, [r8]
 800ab54:	4620      	mov	r0, r4
 800ab56:	b003      	add	sp, #12
 800ab58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab60:	e7d5      	b.n	800ab0e <__d2b+0x2e>
 800ab62:	6161      	str	r1, [r4, #20]
 800ab64:	e7e5      	b.n	800ab32 <__d2b+0x52>
 800ab66:	a801      	add	r0, sp, #4
 800ab68:	f7ff fce8 	bl	800a53c <__lo0bits>
 800ab6c:	9b01      	ldr	r3, [sp, #4]
 800ab6e:	6163      	str	r3, [r4, #20]
 800ab70:	2201      	movs	r2, #1
 800ab72:	6122      	str	r2, [r4, #16]
 800ab74:	3020      	adds	r0, #32
 800ab76:	e7e3      	b.n	800ab40 <__d2b+0x60>
 800ab78:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab7c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ab80:	f8c9 0000 	str.w	r0, [r9]
 800ab84:	6918      	ldr	r0, [r3, #16]
 800ab86:	f7ff fcb9 	bl	800a4fc <__hi0bits>
 800ab8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab8e:	e7df      	b.n	800ab50 <__d2b+0x70>
 800ab90:	0800cde4 	.word	0x0800cde4
 800ab94:	0800ce8b 	.word	0x0800ce8b

0800ab98 <__ratio>:
 800ab98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab9c:	4688      	mov	r8, r1
 800ab9e:	4669      	mov	r1, sp
 800aba0:	4681      	mov	r9, r0
 800aba2:	f7ff ff4d 	bl	800aa40 <__b2d>
 800aba6:	a901      	add	r1, sp, #4
 800aba8:	4640      	mov	r0, r8
 800abaa:	ec55 4b10 	vmov	r4, r5, d0
 800abae:	f7ff ff47 	bl	800aa40 <__b2d>
 800abb2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800abb6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800abba:	eba3 0c02 	sub.w	ip, r3, r2
 800abbe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800abc2:	1a9b      	subs	r3, r3, r2
 800abc4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800abc8:	ec51 0b10 	vmov	r0, r1, d0
 800abcc:	2b00      	cmp	r3, #0
 800abce:	bfd6      	itet	le
 800abd0:	460a      	movle	r2, r1
 800abd2:	462a      	movgt	r2, r5
 800abd4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800abd8:	468b      	mov	fp, r1
 800abda:	462f      	mov	r7, r5
 800abdc:	bfd4      	ite	le
 800abde:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800abe2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800abe6:	4620      	mov	r0, r4
 800abe8:	ee10 2a10 	vmov	r2, s0
 800abec:	465b      	mov	r3, fp
 800abee:	4639      	mov	r1, r7
 800abf0:	f7f5 fe2c 	bl	800084c <__aeabi_ddiv>
 800abf4:	ec41 0b10 	vmov	d0, r0, r1
 800abf8:	b003      	add	sp, #12
 800abfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800abfe <__copybits>:
 800abfe:	3901      	subs	r1, #1
 800ac00:	b570      	push	{r4, r5, r6, lr}
 800ac02:	1149      	asrs	r1, r1, #5
 800ac04:	6914      	ldr	r4, [r2, #16]
 800ac06:	3101      	adds	r1, #1
 800ac08:	f102 0314 	add.w	r3, r2, #20
 800ac0c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ac10:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ac14:	1f05      	subs	r5, r0, #4
 800ac16:	42a3      	cmp	r3, r4
 800ac18:	d30c      	bcc.n	800ac34 <__copybits+0x36>
 800ac1a:	1aa3      	subs	r3, r4, r2
 800ac1c:	3b11      	subs	r3, #17
 800ac1e:	f023 0303 	bic.w	r3, r3, #3
 800ac22:	3211      	adds	r2, #17
 800ac24:	42a2      	cmp	r2, r4
 800ac26:	bf88      	it	hi
 800ac28:	2300      	movhi	r3, #0
 800ac2a:	4418      	add	r0, r3
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	4288      	cmp	r0, r1
 800ac30:	d305      	bcc.n	800ac3e <__copybits+0x40>
 800ac32:	bd70      	pop	{r4, r5, r6, pc}
 800ac34:	f853 6b04 	ldr.w	r6, [r3], #4
 800ac38:	f845 6f04 	str.w	r6, [r5, #4]!
 800ac3c:	e7eb      	b.n	800ac16 <__copybits+0x18>
 800ac3e:	f840 3b04 	str.w	r3, [r0], #4
 800ac42:	e7f4      	b.n	800ac2e <__copybits+0x30>

0800ac44 <__any_on>:
 800ac44:	f100 0214 	add.w	r2, r0, #20
 800ac48:	6900      	ldr	r0, [r0, #16]
 800ac4a:	114b      	asrs	r3, r1, #5
 800ac4c:	4298      	cmp	r0, r3
 800ac4e:	b510      	push	{r4, lr}
 800ac50:	db11      	blt.n	800ac76 <__any_on+0x32>
 800ac52:	dd0a      	ble.n	800ac6a <__any_on+0x26>
 800ac54:	f011 011f 	ands.w	r1, r1, #31
 800ac58:	d007      	beq.n	800ac6a <__any_on+0x26>
 800ac5a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ac5e:	fa24 f001 	lsr.w	r0, r4, r1
 800ac62:	fa00 f101 	lsl.w	r1, r0, r1
 800ac66:	428c      	cmp	r4, r1
 800ac68:	d10b      	bne.n	800ac82 <__any_on+0x3e>
 800ac6a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	d803      	bhi.n	800ac7a <__any_on+0x36>
 800ac72:	2000      	movs	r0, #0
 800ac74:	bd10      	pop	{r4, pc}
 800ac76:	4603      	mov	r3, r0
 800ac78:	e7f7      	b.n	800ac6a <__any_on+0x26>
 800ac7a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac7e:	2900      	cmp	r1, #0
 800ac80:	d0f5      	beq.n	800ac6e <__any_on+0x2a>
 800ac82:	2001      	movs	r0, #1
 800ac84:	e7f6      	b.n	800ac74 <__any_on+0x30>

0800ac86 <_calloc_r>:
 800ac86:	b513      	push	{r0, r1, r4, lr}
 800ac88:	434a      	muls	r2, r1
 800ac8a:	4611      	mov	r1, r2
 800ac8c:	9201      	str	r2, [sp, #4]
 800ac8e:	f000 f859 	bl	800ad44 <_malloc_r>
 800ac92:	4604      	mov	r4, r0
 800ac94:	b118      	cbz	r0, 800ac9e <_calloc_r+0x18>
 800ac96:	9a01      	ldr	r2, [sp, #4]
 800ac98:	2100      	movs	r1, #0
 800ac9a:	f7fd fabd 	bl	8008218 <memset>
 800ac9e:	4620      	mov	r0, r4
 800aca0:	b002      	add	sp, #8
 800aca2:	bd10      	pop	{r4, pc}

0800aca4 <_free_r>:
 800aca4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aca6:	2900      	cmp	r1, #0
 800aca8:	d048      	beq.n	800ad3c <_free_r+0x98>
 800acaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acae:	9001      	str	r0, [sp, #4]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	f1a1 0404 	sub.w	r4, r1, #4
 800acb6:	bfb8      	it	lt
 800acb8:	18e4      	addlt	r4, r4, r3
 800acba:	f001 f85b 	bl	800bd74 <__malloc_lock>
 800acbe:	4a20      	ldr	r2, [pc, #128]	; (800ad40 <_free_r+0x9c>)
 800acc0:	9801      	ldr	r0, [sp, #4]
 800acc2:	6813      	ldr	r3, [r2, #0]
 800acc4:	4615      	mov	r5, r2
 800acc6:	b933      	cbnz	r3, 800acd6 <_free_r+0x32>
 800acc8:	6063      	str	r3, [r4, #4]
 800acca:	6014      	str	r4, [r2, #0]
 800accc:	b003      	add	sp, #12
 800acce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800acd2:	f001 b855 	b.w	800bd80 <__malloc_unlock>
 800acd6:	42a3      	cmp	r3, r4
 800acd8:	d90b      	bls.n	800acf2 <_free_r+0x4e>
 800acda:	6821      	ldr	r1, [r4, #0]
 800acdc:	1862      	adds	r2, r4, r1
 800acde:	4293      	cmp	r3, r2
 800ace0:	bf04      	itt	eq
 800ace2:	681a      	ldreq	r2, [r3, #0]
 800ace4:	685b      	ldreq	r3, [r3, #4]
 800ace6:	6063      	str	r3, [r4, #4]
 800ace8:	bf04      	itt	eq
 800acea:	1852      	addeq	r2, r2, r1
 800acec:	6022      	streq	r2, [r4, #0]
 800acee:	602c      	str	r4, [r5, #0]
 800acf0:	e7ec      	b.n	800accc <_free_r+0x28>
 800acf2:	461a      	mov	r2, r3
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	b10b      	cbz	r3, 800acfc <_free_r+0x58>
 800acf8:	42a3      	cmp	r3, r4
 800acfa:	d9fa      	bls.n	800acf2 <_free_r+0x4e>
 800acfc:	6811      	ldr	r1, [r2, #0]
 800acfe:	1855      	adds	r5, r2, r1
 800ad00:	42a5      	cmp	r5, r4
 800ad02:	d10b      	bne.n	800ad1c <_free_r+0x78>
 800ad04:	6824      	ldr	r4, [r4, #0]
 800ad06:	4421      	add	r1, r4
 800ad08:	1854      	adds	r4, r2, r1
 800ad0a:	42a3      	cmp	r3, r4
 800ad0c:	6011      	str	r1, [r2, #0]
 800ad0e:	d1dd      	bne.n	800accc <_free_r+0x28>
 800ad10:	681c      	ldr	r4, [r3, #0]
 800ad12:	685b      	ldr	r3, [r3, #4]
 800ad14:	6053      	str	r3, [r2, #4]
 800ad16:	4421      	add	r1, r4
 800ad18:	6011      	str	r1, [r2, #0]
 800ad1a:	e7d7      	b.n	800accc <_free_r+0x28>
 800ad1c:	d902      	bls.n	800ad24 <_free_r+0x80>
 800ad1e:	230c      	movs	r3, #12
 800ad20:	6003      	str	r3, [r0, #0]
 800ad22:	e7d3      	b.n	800accc <_free_r+0x28>
 800ad24:	6825      	ldr	r5, [r4, #0]
 800ad26:	1961      	adds	r1, r4, r5
 800ad28:	428b      	cmp	r3, r1
 800ad2a:	bf04      	itt	eq
 800ad2c:	6819      	ldreq	r1, [r3, #0]
 800ad2e:	685b      	ldreq	r3, [r3, #4]
 800ad30:	6063      	str	r3, [r4, #4]
 800ad32:	bf04      	itt	eq
 800ad34:	1949      	addeq	r1, r1, r5
 800ad36:	6021      	streq	r1, [r4, #0]
 800ad38:	6054      	str	r4, [r2, #4]
 800ad3a:	e7c7      	b.n	800accc <_free_r+0x28>
 800ad3c:	b003      	add	sp, #12
 800ad3e:	bd30      	pop	{r4, r5, pc}
 800ad40:	2000047c 	.word	0x2000047c

0800ad44 <_malloc_r>:
 800ad44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad46:	1ccd      	adds	r5, r1, #3
 800ad48:	f025 0503 	bic.w	r5, r5, #3
 800ad4c:	3508      	adds	r5, #8
 800ad4e:	2d0c      	cmp	r5, #12
 800ad50:	bf38      	it	cc
 800ad52:	250c      	movcc	r5, #12
 800ad54:	2d00      	cmp	r5, #0
 800ad56:	4606      	mov	r6, r0
 800ad58:	db01      	blt.n	800ad5e <_malloc_r+0x1a>
 800ad5a:	42a9      	cmp	r1, r5
 800ad5c:	d903      	bls.n	800ad66 <_malloc_r+0x22>
 800ad5e:	230c      	movs	r3, #12
 800ad60:	6033      	str	r3, [r6, #0]
 800ad62:	2000      	movs	r0, #0
 800ad64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad66:	f001 f805 	bl	800bd74 <__malloc_lock>
 800ad6a:	4921      	ldr	r1, [pc, #132]	; (800adf0 <_malloc_r+0xac>)
 800ad6c:	680a      	ldr	r2, [r1, #0]
 800ad6e:	4614      	mov	r4, r2
 800ad70:	b99c      	cbnz	r4, 800ad9a <_malloc_r+0x56>
 800ad72:	4f20      	ldr	r7, [pc, #128]	; (800adf4 <_malloc_r+0xb0>)
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	b923      	cbnz	r3, 800ad82 <_malloc_r+0x3e>
 800ad78:	4621      	mov	r1, r4
 800ad7a:	4630      	mov	r0, r6
 800ad7c:	f000 fe64 	bl	800ba48 <_sbrk_r>
 800ad80:	6038      	str	r0, [r7, #0]
 800ad82:	4629      	mov	r1, r5
 800ad84:	4630      	mov	r0, r6
 800ad86:	f000 fe5f 	bl	800ba48 <_sbrk_r>
 800ad8a:	1c43      	adds	r3, r0, #1
 800ad8c:	d123      	bne.n	800add6 <_malloc_r+0x92>
 800ad8e:	230c      	movs	r3, #12
 800ad90:	6033      	str	r3, [r6, #0]
 800ad92:	4630      	mov	r0, r6
 800ad94:	f000 fff4 	bl	800bd80 <__malloc_unlock>
 800ad98:	e7e3      	b.n	800ad62 <_malloc_r+0x1e>
 800ad9a:	6823      	ldr	r3, [r4, #0]
 800ad9c:	1b5b      	subs	r3, r3, r5
 800ad9e:	d417      	bmi.n	800add0 <_malloc_r+0x8c>
 800ada0:	2b0b      	cmp	r3, #11
 800ada2:	d903      	bls.n	800adac <_malloc_r+0x68>
 800ada4:	6023      	str	r3, [r4, #0]
 800ada6:	441c      	add	r4, r3
 800ada8:	6025      	str	r5, [r4, #0]
 800adaa:	e004      	b.n	800adb6 <_malloc_r+0x72>
 800adac:	6863      	ldr	r3, [r4, #4]
 800adae:	42a2      	cmp	r2, r4
 800adb0:	bf0c      	ite	eq
 800adb2:	600b      	streq	r3, [r1, #0]
 800adb4:	6053      	strne	r3, [r2, #4]
 800adb6:	4630      	mov	r0, r6
 800adb8:	f000 ffe2 	bl	800bd80 <__malloc_unlock>
 800adbc:	f104 000b 	add.w	r0, r4, #11
 800adc0:	1d23      	adds	r3, r4, #4
 800adc2:	f020 0007 	bic.w	r0, r0, #7
 800adc6:	1ac2      	subs	r2, r0, r3
 800adc8:	d0cc      	beq.n	800ad64 <_malloc_r+0x20>
 800adca:	1a1b      	subs	r3, r3, r0
 800adcc:	50a3      	str	r3, [r4, r2]
 800adce:	e7c9      	b.n	800ad64 <_malloc_r+0x20>
 800add0:	4622      	mov	r2, r4
 800add2:	6864      	ldr	r4, [r4, #4]
 800add4:	e7cc      	b.n	800ad70 <_malloc_r+0x2c>
 800add6:	1cc4      	adds	r4, r0, #3
 800add8:	f024 0403 	bic.w	r4, r4, #3
 800addc:	42a0      	cmp	r0, r4
 800adde:	d0e3      	beq.n	800ada8 <_malloc_r+0x64>
 800ade0:	1a21      	subs	r1, r4, r0
 800ade2:	4630      	mov	r0, r6
 800ade4:	f000 fe30 	bl	800ba48 <_sbrk_r>
 800ade8:	3001      	adds	r0, #1
 800adea:	d1dd      	bne.n	800ada8 <_malloc_r+0x64>
 800adec:	e7cf      	b.n	800ad8e <_malloc_r+0x4a>
 800adee:	bf00      	nop
 800adf0:	2000047c 	.word	0x2000047c
 800adf4:	20000480 	.word	0x20000480

0800adf8 <__ssputs_r>:
 800adf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adfc:	688e      	ldr	r6, [r1, #8]
 800adfe:	429e      	cmp	r6, r3
 800ae00:	4682      	mov	sl, r0
 800ae02:	460c      	mov	r4, r1
 800ae04:	4690      	mov	r8, r2
 800ae06:	461f      	mov	r7, r3
 800ae08:	d838      	bhi.n	800ae7c <__ssputs_r+0x84>
 800ae0a:	898a      	ldrh	r2, [r1, #12]
 800ae0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ae10:	d032      	beq.n	800ae78 <__ssputs_r+0x80>
 800ae12:	6825      	ldr	r5, [r4, #0]
 800ae14:	6909      	ldr	r1, [r1, #16]
 800ae16:	eba5 0901 	sub.w	r9, r5, r1
 800ae1a:	6965      	ldr	r5, [r4, #20]
 800ae1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae24:	3301      	adds	r3, #1
 800ae26:	444b      	add	r3, r9
 800ae28:	106d      	asrs	r5, r5, #1
 800ae2a:	429d      	cmp	r5, r3
 800ae2c:	bf38      	it	cc
 800ae2e:	461d      	movcc	r5, r3
 800ae30:	0553      	lsls	r3, r2, #21
 800ae32:	d531      	bpl.n	800ae98 <__ssputs_r+0xa0>
 800ae34:	4629      	mov	r1, r5
 800ae36:	f7ff ff85 	bl	800ad44 <_malloc_r>
 800ae3a:	4606      	mov	r6, r0
 800ae3c:	b950      	cbnz	r0, 800ae54 <__ssputs_r+0x5c>
 800ae3e:	230c      	movs	r3, #12
 800ae40:	f8ca 3000 	str.w	r3, [sl]
 800ae44:	89a3      	ldrh	r3, [r4, #12]
 800ae46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae4a:	81a3      	strh	r3, [r4, #12]
 800ae4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae54:	6921      	ldr	r1, [r4, #16]
 800ae56:	464a      	mov	r2, r9
 800ae58:	f7ff fa4c 	bl	800a2f4 <memcpy>
 800ae5c:	89a3      	ldrh	r3, [r4, #12]
 800ae5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ae62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae66:	81a3      	strh	r3, [r4, #12]
 800ae68:	6126      	str	r6, [r4, #16]
 800ae6a:	6165      	str	r5, [r4, #20]
 800ae6c:	444e      	add	r6, r9
 800ae6e:	eba5 0509 	sub.w	r5, r5, r9
 800ae72:	6026      	str	r6, [r4, #0]
 800ae74:	60a5      	str	r5, [r4, #8]
 800ae76:	463e      	mov	r6, r7
 800ae78:	42be      	cmp	r6, r7
 800ae7a:	d900      	bls.n	800ae7e <__ssputs_r+0x86>
 800ae7c:	463e      	mov	r6, r7
 800ae7e:	4632      	mov	r2, r6
 800ae80:	6820      	ldr	r0, [r4, #0]
 800ae82:	4641      	mov	r1, r8
 800ae84:	f000 ff5c 	bl	800bd40 <memmove>
 800ae88:	68a3      	ldr	r3, [r4, #8]
 800ae8a:	6822      	ldr	r2, [r4, #0]
 800ae8c:	1b9b      	subs	r3, r3, r6
 800ae8e:	4432      	add	r2, r6
 800ae90:	60a3      	str	r3, [r4, #8]
 800ae92:	6022      	str	r2, [r4, #0]
 800ae94:	2000      	movs	r0, #0
 800ae96:	e7db      	b.n	800ae50 <__ssputs_r+0x58>
 800ae98:	462a      	mov	r2, r5
 800ae9a:	f000 ff77 	bl	800bd8c <_realloc_r>
 800ae9e:	4606      	mov	r6, r0
 800aea0:	2800      	cmp	r0, #0
 800aea2:	d1e1      	bne.n	800ae68 <__ssputs_r+0x70>
 800aea4:	6921      	ldr	r1, [r4, #16]
 800aea6:	4650      	mov	r0, sl
 800aea8:	f7ff fefc 	bl	800aca4 <_free_r>
 800aeac:	e7c7      	b.n	800ae3e <__ssputs_r+0x46>
	...

0800aeb0 <_svfiprintf_r>:
 800aeb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeb4:	4698      	mov	r8, r3
 800aeb6:	898b      	ldrh	r3, [r1, #12]
 800aeb8:	061b      	lsls	r3, r3, #24
 800aeba:	b09d      	sub	sp, #116	; 0x74
 800aebc:	4607      	mov	r7, r0
 800aebe:	460d      	mov	r5, r1
 800aec0:	4614      	mov	r4, r2
 800aec2:	d50e      	bpl.n	800aee2 <_svfiprintf_r+0x32>
 800aec4:	690b      	ldr	r3, [r1, #16]
 800aec6:	b963      	cbnz	r3, 800aee2 <_svfiprintf_r+0x32>
 800aec8:	2140      	movs	r1, #64	; 0x40
 800aeca:	f7ff ff3b 	bl	800ad44 <_malloc_r>
 800aece:	6028      	str	r0, [r5, #0]
 800aed0:	6128      	str	r0, [r5, #16]
 800aed2:	b920      	cbnz	r0, 800aede <_svfiprintf_r+0x2e>
 800aed4:	230c      	movs	r3, #12
 800aed6:	603b      	str	r3, [r7, #0]
 800aed8:	f04f 30ff 	mov.w	r0, #4294967295
 800aedc:	e0d1      	b.n	800b082 <_svfiprintf_r+0x1d2>
 800aede:	2340      	movs	r3, #64	; 0x40
 800aee0:	616b      	str	r3, [r5, #20]
 800aee2:	2300      	movs	r3, #0
 800aee4:	9309      	str	r3, [sp, #36]	; 0x24
 800aee6:	2320      	movs	r3, #32
 800aee8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aeec:	f8cd 800c 	str.w	r8, [sp, #12]
 800aef0:	2330      	movs	r3, #48	; 0x30
 800aef2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b09c <_svfiprintf_r+0x1ec>
 800aef6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aefa:	f04f 0901 	mov.w	r9, #1
 800aefe:	4623      	mov	r3, r4
 800af00:	469a      	mov	sl, r3
 800af02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af06:	b10a      	cbz	r2, 800af0c <_svfiprintf_r+0x5c>
 800af08:	2a25      	cmp	r2, #37	; 0x25
 800af0a:	d1f9      	bne.n	800af00 <_svfiprintf_r+0x50>
 800af0c:	ebba 0b04 	subs.w	fp, sl, r4
 800af10:	d00b      	beq.n	800af2a <_svfiprintf_r+0x7a>
 800af12:	465b      	mov	r3, fp
 800af14:	4622      	mov	r2, r4
 800af16:	4629      	mov	r1, r5
 800af18:	4638      	mov	r0, r7
 800af1a:	f7ff ff6d 	bl	800adf8 <__ssputs_r>
 800af1e:	3001      	adds	r0, #1
 800af20:	f000 80aa 	beq.w	800b078 <_svfiprintf_r+0x1c8>
 800af24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af26:	445a      	add	r2, fp
 800af28:	9209      	str	r2, [sp, #36]	; 0x24
 800af2a:	f89a 3000 	ldrb.w	r3, [sl]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	f000 80a2 	beq.w	800b078 <_svfiprintf_r+0x1c8>
 800af34:	2300      	movs	r3, #0
 800af36:	f04f 32ff 	mov.w	r2, #4294967295
 800af3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af3e:	f10a 0a01 	add.w	sl, sl, #1
 800af42:	9304      	str	r3, [sp, #16]
 800af44:	9307      	str	r3, [sp, #28]
 800af46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af4a:	931a      	str	r3, [sp, #104]	; 0x68
 800af4c:	4654      	mov	r4, sl
 800af4e:	2205      	movs	r2, #5
 800af50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af54:	4851      	ldr	r0, [pc, #324]	; (800b09c <_svfiprintf_r+0x1ec>)
 800af56:	f7f5 f943 	bl	80001e0 <memchr>
 800af5a:	9a04      	ldr	r2, [sp, #16]
 800af5c:	b9d8      	cbnz	r0, 800af96 <_svfiprintf_r+0xe6>
 800af5e:	06d0      	lsls	r0, r2, #27
 800af60:	bf44      	itt	mi
 800af62:	2320      	movmi	r3, #32
 800af64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af68:	0711      	lsls	r1, r2, #28
 800af6a:	bf44      	itt	mi
 800af6c:	232b      	movmi	r3, #43	; 0x2b
 800af6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af72:	f89a 3000 	ldrb.w	r3, [sl]
 800af76:	2b2a      	cmp	r3, #42	; 0x2a
 800af78:	d015      	beq.n	800afa6 <_svfiprintf_r+0xf6>
 800af7a:	9a07      	ldr	r2, [sp, #28]
 800af7c:	4654      	mov	r4, sl
 800af7e:	2000      	movs	r0, #0
 800af80:	f04f 0c0a 	mov.w	ip, #10
 800af84:	4621      	mov	r1, r4
 800af86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af8a:	3b30      	subs	r3, #48	; 0x30
 800af8c:	2b09      	cmp	r3, #9
 800af8e:	d94e      	bls.n	800b02e <_svfiprintf_r+0x17e>
 800af90:	b1b0      	cbz	r0, 800afc0 <_svfiprintf_r+0x110>
 800af92:	9207      	str	r2, [sp, #28]
 800af94:	e014      	b.n	800afc0 <_svfiprintf_r+0x110>
 800af96:	eba0 0308 	sub.w	r3, r0, r8
 800af9a:	fa09 f303 	lsl.w	r3, r9, r3
 800af9e:	4313      	orrs	r3, r2
 800afa0:	9304      	str	r3, [sp, #16]
 800afa2:	46a2      	mov	sl, r4
 800afa4:	e7d2      	b.n	800af4c <_svfiprintf_r+0x9c>
 800afa6:	9b03      	ldr	r3, [sp, #12]
 800afa8:	1d19      	adds	r1, r3, #4
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	9103      	str	r1, [sp, #12]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	bfbb      	ittet	lt
 800afb2:	425b      	neglt	r3, r3
 800afb4:	f042 0202 	orrlt.w	r2, r2, #2
 800afb8:	9307      	strge	r3, [sp, #28]
 800afba:	9307      	strlt	r3, [sp, #28]
 800afbc:	bfb8      	it	lt
 800afbe:	9204      	strlt	r2, [sp, #16]
 800afc0:	7823      	ldrb	r3, [r4, #0]
 800afc2:	2b2e      	cmp	r3, #46	; 0x2e
 800afc4:	d10c      	bne.n	800afe0 <_svfiprintf_r+0x130>
 800afc6:	7863      	ldrb	r3, [r4, #1]
 800afc8:	2b2a      	cmp	r3, #42	; 0x2a
 800afca:	d135      	bne.n	800b038 <_svfiprintf_r+0x188>
 800afcc:	9b03      	ldr	r3, [sp, #12]
 800afce:	1d1a      	adds	r2, r3, #4
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	9203      	str	r2, [sp, #12]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	bfb8      	it	lt
 800afd8:	f04f 33ff 	movlt.w	r3, #4294967295
 800afdc:	3402      	adds	r4, #2
 800afde:	9305      	str	r3, [sp, #20]
 800afe0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b0ac <_svfiprintf_r+0x1fc>
 800afe4:	7821      	ldrb	r1, [r4, #0]
 800afe6:	2203      	movs	r2, #3
 800afe8:	4650      	mov	r0, sl
 800afea:	f7f5 f8f9 	bl	80001e0 <memchr>
 800afee:	b140      	cbz	r0, 800b002 <_svfiprintf_r+0x152>
 800aff0:	2340      	movs	r3, #64	; 0x40
 800aff2:	eba0 000a 	sub.w	r0, r0, sl
 800aff6:	fa03 f000 	lsl.w	r0, r3, r0
 800affa:	9b04      	ldr	r3, [sp, #16]
 800affc:	4303      	orrs	r3, r0
 800affe:	3401      	adds	r4, #1
 800b000:	9304      	str	r3, [sp, #16]
 800b002:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b006:	4826      	ldr	r0, [pc, #152]	; (800b0a0 <_svfiprintf_r+0x1f0>)
 800b008:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b00c:	2206      	movs	r2, #6
 800b00e:	f7f5 f8e7 	bl	80001e0 <memchr>
 800b012:	2800      	cmp	r0, #0
 800b014:	d038      	beq.n	800b088 <_svfiprintf_r+0x1d8>
 800b016:	4b23      	ldr	r3, [pc, #140]	; (800b0a4 <_svfiprintf_r+0x1f4>)
 800b018:	bb1b      	cbnz	r3, 800b062 <_svfiprintf_r+0x1b2>
 800b01a:	9b03      	ldr	r3, [sp, #12]
 800b01c:	3307      	adds	r3, #7
 800b01e:	f023 0307 	bic.w	r3, r3, #7
 800b022:	3308      	adds	r3, #8
 800b024:	9303      	str	r3, [sp, #12]
 800b026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b028:	4433      	add	r3, r6
 800b02a:	9309      	str	r3, [sp, #36]	; 0x24
 800b02c:	e767      	b.n	800aefe <_svfiprintf_r+0x4e>
 800b02e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b032:	460c      	mov	r4, r1
 800b034:	2001      	movs	r0, #1
 800b036:	e7a5      	b.n	800af84 <_svfiprintf_r+0xd4>
 800b038:	2300      	movs	r3, #0
 800b03a:	3401      	adds	r4, #1
 800b03c:	9305      	str	r3, [sp, #20]
 800b03e:	4619      	mov	r1, r3
 800b040:	f04f 0c0a 	mov.w	ip, #10
 800b044:	4620      	mov	r0, r4
 800b046:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b04a:	3a30      	subs	r2, #48	; 0x30
 800b04c:	2a09      	cmp	r2, #9
 800b04e:	d903      	bls.n	800b058 <_svfiprintf_r+0x1a8>
 800b050:	2b00      	cmp	r3, #0
 800b052:	d0c5      	beq.n	800afe0 <_svfiprintf_r+0x130>
 800b054:	9105      	str	r1, [sp, #20]
 800b056:	e7c3      	b.n	800afe0 <_svfiprintf_r+0x130>
 800b058:	fb0c 2101 	mla	r1, ip, r1, r2
 800b05c:	4604      	mov	r4, r0
 800b05e:	2301      	movs	r3, #1
 800b060:	e7f0      	b.n	800b044 <_svfiprintf_r+0x194>
 800b062:	ab03      	add	r3, sp, #12
 800b064:	9300      	str	r3, [sp, #0]
 800b066:	462a      	mov	r2, r5
 800b068:	4b0f      	ldr	r3, [pc, #60]	; (800b0a8 <_svfiprintf_r+0x1f8>)
 800b06a:	a904      	add	r1, sp, #16
 800b06c:	4638      	mov	r0, r7
 800b06e:	f3af 8000 	nop.w
 800b072:	1c42      	adds	r2, r0, #1
 800b074:	4606      	mov	r6, r0
 800b076:	d1d6      	bne.n	800b026 <_svfiprintf_r+0x176>
 800b078:	89ab      	ldrh	r3, [r5, #12]
 800b07a:	065b      	lsls	r3, r3, #25
 800b07c:	f53f af2c 	bmi.w	800aed8 <_svfiprintf_r+0x28>
 800b080:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b082:	b01d      	add	sp, #116	; 0x74
 800b084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b088:	ab03      	add	r3, sp, #12
 800b08a:	9300      	str	r3, [sp, #0]
 800b08c:	462a      	mov	r2, r5
 800b08e:	4b06      	ldr	r3, [pc, #24]	; (800b0a8 <_svfiprintf_r+0x1f8>)
 800b090:	a904      	add	r1, sp, #16
 800b092:	4638      	mov	r0, r7
 800b094:	f000 fa4c 	bl	800b530 <_printf_i>
 800b098:	e7eb      	b.n	800b072 <_svfiprintf_r+0x1c2>
 800b09a:	bf00      	nop
 800b09c:	0800cfec 	.word	0x0800cfec
 800b0a0:	0800cff6 	.word	0x0800cff6
 800b0a4:	00000000 	.word	0x00000000
 800b0a8:	0800adf9 	.word	0x0800adf9
 800b0ac:	0800cff2 	.word	0x0800cff2

0800b0b0 <_sungetc_r>:
 800b0b0:	b538      	push	{r3, r4, r5, lr}
 800b0b2:	1c4b      	adds	r3, r1, #1
 800b0b4:	4614      	mov	r4, r2
 800b0b6:	d103      	bne.n	800b0c0 <_sungetc_r+0x10>
 800b0b8:	f04f 35ff 	mov.w	r5, #4294967295
 800b0bc:	4628      	mov	r0, r5
 800b0be:	bd38      	pop	{r3, r4, r5, pc}
 800b0c0:	8993      	ldrh	r3, [r2, #12]
 800b0c2:	f023 0320 	bic.w	r3, r3, #32
 800b0c6:	8193      	strh	r3, [r2, #12]
 800b0c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0ca:	6852      	ldr	r2, [r2, #4]
 800b0cc:	b2cd      	uxtb	r5, r1
 800b0ce:	b18b      	cbz	r3, 800b0f4 <_sungetc_r+0x44>
 800b0d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	dd08      	ble.n	800b0e8 <_sungetc_r+0x38>
 800b0d6:	6823      	ldr	r3, [r4, #0]
 800b0d8:	1e5a      	subs	r2, r3, #1
 800b0da:	6022      	str	r2, [r4, #0]
 800b0dc:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b0e0:	6863      	ldr	r3, [r4, #4]
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	6063      	str	r3, [r4, #4]
 800b0e6:	e7e9      	b.n	800b0bc <_sungetc_r+0xc>
 800b0e8:	4621      	mov	r1, r4
 800b0ea:	f000 fd87 	bl	800bbfc <__submore>
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	d0f1      	beq.n	800b0d6 <_sungetc_r+0x26>
 800b0f2:	e7e1      	b.n	800b0b8 <_sungetc_r+0x8>
 800b0f4:	6921      	ldr	r1, [r4, #16]
 800b0f6:	6823      	ldr	r3, [r4, #0]
 800b0f8:	b151      	cbz	r1, 800b110 <_sungetc_r+0x60>
 800b0fa:	4299      	cmp	r1, r3
 800b0fc:	d208      	bcs.n	800b110 <_sungetc_r+0x60>
 800b0fe:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b102:	42a9      	cmp	r1, r5
 800b104:	d104      	bne.n	800b110 <_sungetc_r+0x60>
 800b106:	3b01      	subs	r3, #1
 800b108:	3201      	adds	r2, #1
 800b10a:	6023      	str	r3, [r4, #0]
 800b10c:	6062      	str	r2, [r4, #4]
 800b10e:	e7d5      	b.n	800b0bc <_sungetc_r+0xc>
 800b110:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800b114:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b118:	6363      	str	r3, [r4, #52]	; 0x34
 800b11a:	2303      	movs	r3, #3
 800b11c:	63a3      	str	r3, [r4, #56]	; 0x38
 800b11e:	4623      	mov	r3, r4
 800b120:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b124:	6023      	str	r3, [r4, #0]
 800b126:	2301      	movs	r3, #1
 800b128:	e7dc      	b.n	800b0e4 <_sungetc_r+0x34>

0800b12a <__ssrefill_r>:
 800b12a:	b510      	push	{r4, lr}
 800b12c:	460c      	mov	r4, r1
 800b12e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b130:	b169      	cbz	r1, 800b14e <__ssrefill_r+0x24>
 800b132:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b136:	4299      	cmp	r1, r3
 800b138:	d001      	beq.n	800b13e <__ssrefill_r+0x14>
 800b13a:	f7ff fdb3 	bl	800aca4 <_free_r>
 800b13e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b140:	6063      	str	r3, [r4, #4]
 800b142:	2000      	movs	r0, #0
 800b144:	6360      	str	r0, [r4, #52]	; 0x34
 800b146:	b113      	cbz	r3, 800b14e <__ssrefill_r+0x24>
 800b148:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b14a:	6023      	str	r3, [r4, #0]
 800b14c:	bd10      	pop	{r4, pc}
 800b14e:	6923      	ldr	r3, [r4, #16]
 800b150:	6023      	str	r3, [r4, #0]
 800b152:	2300      	movs	r3, #0
 800b154:	6063      	str	r3, [r4, #4]
 800b156:	89a3      	ldrh	r3, [r4, #12]
 800b158:	f043 0320 	orr.w	r3, r3, #32
 800b15c:	81a3      	strh	r3, [r4, #12]
 800b15e:	f04f 30ff 	mov.w	r0, #4294967295
 800b162:	e7f3      	b.n	800b14c <__ssrefill_r+0x22>

0800b164 <__ssvfiscanf_r>:
 800b164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b168:	460c      	mov	r4, r1
 800b16a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800b16e:	2100      	movs	r1, #0
 800b170:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800b174:	49b2      	ldr	r1, [pc, #712]	; (800b440 <__ssvfiscanf_r+0x2dc>)
 800b176:	91a0      	str	r1, [sp, #640]	; 0x280
 800b178:	f10d 0804 	add.w	r8, sp, #4
 800b17c:	49b1      	ldr	r1, [pc, #708]	; (800b444 <__ssvfiscanf_r+0x2e0>)
 800b17e:	4fb2      	ldr	r7, [pc, #712]	; (800b448 <__ssvfiscanf_r+0x2e4>)
 800b180:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800b44c <__ssvfiscanf_r+0x2e8>
 800b184:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800b188:	4606      	mov	r6, r0
 800b18a:	91a1      	str	r1, [sp, #644]	; 0x284
 800b18c:	9300      	str	r3, [sp, #0]
 800b18e:	f892 a000 	ldrb.w	sl, [r2]
 800b192:	f1ba 0f00 	cmp.w	sl, #0
 800b196:	f000 8151 	beq.w	800b43c <__ssvfiscanf_r+0x2d8>
 800b19a:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800b19e:	f013 0308 	ands.w	r3, r3, #8
 800b1a2:	f102 0501 	add.w	r5, r2, #1
 800b1a6:	d019      	beq.n	800b1dc <__ssvfiscanf_r+0x78>
 800b1a8:	6863      	ldr	r3, [r4, #4]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	dd0f      	ble.n	800b1ce <__ssvfiscanf_r+0x6a>
 800b1ae:	6823      	ldr	r3, [r4, #0]
 800b1b0:	781a      	ldrb	r2, [r3, #0]
 800b1b2:	5cba      	ldrb	r2, [r7, r2]
 800b1b4:	0712      	lsls	r2, r2, #28
 800b1b6:	d401      	bmi.n	800b1bc <__ssvfiscanf_r+0x58>
 800b1b8:	462a      	mov	r2, r5
 800b1ba:	e7e8      	b.n	800b18e <__ssvfiscanf_r+0x2a>
 800b1bc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b1be:	3201      	adds	r2, #1
 800b1c0:	9245      	str	r2, [sp, #276]	; 0x114
 800b1c2:	6862      	ldr	r2, [r4, #4]
 800b1c4:	3301      	adds	r3, #1
 800b1c6:	3a01      	subs	r2, #1
 800b1c8:	6062      	str	r2, [r4, #4]
 800b1ca:	6023      	str	r3, [r4, #0]
 800b1cc:	e7ec      	b.n	800b1a8 <__ssvfiscanf_r+0x44>
 800b1ce:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b1d0:	4621      	mov	r1, r4
 800b1d2:	4630      	mov	r0, r6
 800b1d4:	4798      	blx	r3
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	d0e9      	beq.n	800b1ae <__ssvfiscanf_r+0x4a>
 800b1da:	e7ed      	b.n	800b1b8 <__ssvfiscanf_r+0x54>
 800b1dc:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800b1e0:	f040 8083 	bne.w	800b2ea <__ssvfiscanf_r+0x186>
 800b1e4:	9341      	str	r3, [sp, #260]	; 0x104
 800b1e6:	9343      	str	r3, [sp, #268]	; 0x10c
 800b1e8:	7853      	ldrb	r3, [r2, #1]
 800b1ea:	2b2a      	cmp	r3, #42	; 0x2a
 800b1ec:	bf02      	ittt	eq
 800b1ee:	2310      	moveq	r3, #16
 800b1f0:	1c95      	addeq	r5, r2, #2
 800b1f2:	9341      	streq	r3, [sp, #260]	; 0x104
 800b1f4:	220a      	movs	r2, #10
 800b1f6:	46ab      	mov	fp, r5
 800b1f8:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800b1fc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800b200:	2b09      	cmp	r3, #9
 800b202:	d91d      	bls.n	800b240 <__ssvfiscanf_r+0xdc>
 800b204:	4891      	ldr	r0, [pc, #580]	; (800b44c <__ssvfiscanf_r+0x2e8>)
 800b206:	2203      	movs	r2, #3
 800b208:	f7f4 ffea 	bl	80001e0 <memchr>
 800b20c:	b140      	cbz	r0, 800b220 <__ssvfiscanf_r+0xbc>
 800b20e:	2301      	movs	r3, #1
 800b210:	eba0 0009 	sub.w	r0, r0, r9
 800b214:	fa03 f000 	lsl.w	r0, r3, r0
 800b218:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b21a:	4318      	orrs	r0, r3
 800b21c:	9041      	str	r0, [sp, #260]	; 0x104
 800b21e:	465d      	mov	r5, fp
 800b220:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b224:	2b78      	cmp	r3, #120	; 0x78
 800b226:	d806      	bhi.n	800b236 <__ssvfiscanf_r+0xd2>
 800b228:	2b57      	cmp	r3, #87	; 0x57
 800b22a:	d810      	bhi.n	800b24e <__ssvfiscanf_r+0xea>
 800b22c:	2b25      	cmp	r3, #37	; 0x25
 800b22e:	d05c      	beq.n	800b2ea <__ssvfiscanf_r+0x186>
 800b230:	d856      	bhi.n	800b2e0 <__ssvfiscanf_r+0x17c>
 800b232:	2b00      	cmp	r3, #0
 800b234:	d074      	beq.n	800b320 <__ssvfiscanf_r+0x1bc>
 800b236:	2303      	movs	r3, #3
 800b238:	9347      	str	r3, [sp, #284]	; 0x11c
 800b23a:	230a      	movs	r3, #10
 800b23c:	9342      	str	r3, [sp, #264]	; 0x108
 800b23e:	e081      	b.n	800b344 <__ssvfiscanf_r+0x1e0>
 800b240:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b242:	fb02 1303 	mla	r3, r2, r3, r1
 800b246:	3b30      	subs	r3, #48	; 0x30
 800b248:	9343      	str	r3, [sp, #268]	; 0x10c
 800b24a:	465d      	mov	r5, fp
 800b24c:	e7d3      	b.n	800b1f6 <__ssvfiscanf_r+0x92>
 800b24e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800b252:	2a20      	cmp	r2, #32
 800b254:	d8ef      	bhi.n	800b236 <__ssvfiscanf_r+0xd2>
 800b256:	a101      	add	r1, pc, #4	; (adr r1, 800b25c <__ssvfiscanf_r+0xf8>)
 800b258:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b25c:	0800b32f 	.word	0x0800b32f
 800b260:	0800b237 	.word	0x0800b237
 800b264:	0800b237 	.word	0x0800b237
 800b268:	0800b38d 	.word	0x0800b38d
 800b26c:	0800b237 	.word	0x0800b237
 800b270:	0800b237 	.word	0x0800b237
 800b274:	0800b237 	.word	0x0800b237
 800b278:	0800b237 	.word	0x0800b237
 800b27c:	0800b237 	.word	0x0800b237
 800b280:	0800b237 	.word	0x0800b237
 800b284:	0800b237 	.word	0x0800b237
 800b288:	0800b3a3 	.word	0x0800b3a3
 800b28c:	0800b379 	.word	0x0800b379
 800b290:	0800b2e7 	.word	0x0800b2e7
 800b294:	0800b2e7 	.word	0x0800b2e7
 800b298:	0800b2e7 	.word	0x0800b2e7
 800b29c:	0800b237 	.word	0x0800b237
 800b2a0:	0800b37d 	.word	0x0800b37d
 800b2a4:	0800b237 	.word	0x0800b237
 800b2a8:	0800b237 	.word	0x0800b237
 800b2ac:	0800b237 	.word	0x0800b237
 800b2b0:	0800b237 	.word	0x0800b237
 800b2b4:	0800b3b3 	.word	0x0800b3b3
 800b2b8:	0800b385 	.word	0x0800b385
 800b2bc:	0800b327 	.word	0x0800b327
 800b2c0:	0800b237 	.word	0x0800b237
 800b2c4:	0800b237 	.word	0x0800b237
 800b2c8:	0800b3af 	.word	0x0800b3af
 800b2cc:	0800b237 	.word	0x0800b237
 800b2d0:	0800b379 	.word	0x0800b379
 800b2d4:	0800b237 	.word	0x0800b237
 800b2d8:	0800b237 	.word	0x0800b237
 800b2dc:	0800b32f 	.word	0x0800b32f
 800b2e0:	3b45      	subs	r3, #69	; 0x45
 800b2e2:	2b02      	cmp	r3, #2
 800b2e4:	d8a7      	bhi.n	800b236 <__ssvfiscanf_r+0xd2>
 800b2e6:	2305      	movs	r3, #5
 800b2e8:	e02b      	b.n	800b342 <__ssvfiscanf_r+0x1de>
 800b2ea:	6863      	ldr	r3, [r4, #4]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	dd0d      	ble.n	800b30c <__ssvfiscanf_r+0x1a8>
 800b2f0:	6823      	ldr	r3, [r4, #0]
 800b2f2:	781a      	ldrb	r2, [r3, #0]
 800b2f4:	4552      	cmp	r2, sl
 800b2f6:	f040 80a1 	bne.w	800b43c <__ssvfiscanf_r+0x2d8>
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	6862      	ldr	r2, [r4, #4]
 800b2fe:	6023      	str	r3, [r4, #0]
 800b300:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b302:	3a01      	subs	r2, #1
 800b304:	3301      	adds	r3, #1
 800b306:	6062      	str	r2, [r4, #4]
 800b308:	9345      	str	r3, [sp, #276]	; 0x114
 800b30a:	e755      	b.n	800b1b8 <__ssvfiscanf_r+0x54>
 800b30c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b30e:	4621      	mov	r1, r4
 800b310:	4630      	mov	r0, r6
 800b312:	4798      	blx	r3
 800b314:	2800      	cmp	r0, #0
 800b316:	d0eb      	beq.n	800b2f0 <__ssvfiscanf_r+0x18c>
 800b318:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b31a:	2800      	cmp	r0, #0
 800b31c:	f040 8084 	bne.w	800b428 <__ssvfiscanf_r+0x2c4>
 800b320:	f04f 30ff 	mov.w	r0, #4294967295
 800b324:	e086      	b.n	800b434 <__ssvfiscanf_r+0x2d0>
 800b326:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b328:	f042 0220 	orr.w	r2, r2, #32
 800b32c:	9241      	str	r2, [sp, #260]	; 0x104
 800b32e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b334:	9241      	str	r2, [sp, #260]	; 0x104
 800b336:	2210      	movs	r2, #16
 800b338:	2b6f      	cmp	r3, #111	; 0x6f
 800b33a:	9242      	str	r2, [sp, #264]	; 0x108
 800b33c:	bf34      	ite	cc
 800b33e:	2303      	movcc	r3, #3
 800b340:	2304      	movcs	r3, #4
 800b342:	9347      	str	r3, [sp, #284]	; 0x11c
 800b344:	6863      	ldr	r3, [r4, #4]
 800b346:	2b00      	cmp	r3, #0
 800b348:	dd41      	ble.n	800b3ce <__ssvfiscanf_r+0x26a>
 800b34a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b34c:	0659      	lsls	r1, r3, #25
 800b34e:	d404      	bmi.n	800b35a <__ssvfiscanf_r+0x1f6>
 800b350:	6823      	ldr	r3, [r4, #0]
 800b352:	781a      	ldrb	r2, [r3, #0]
 800b354:	5cba      	ldrb	r2, [r7, r2]
 800b356:	0712      	lsls	r2, r2, #28
 800b358:	d440      	bmi.n	800b3dc <__ssvfiscanf_r+0x278>
 800b35a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b35c:	2b02      	cmp	r3, #2
 800b35e:	dc4f      	bgt.n	800b400 <__ssvfiscanf_r+0x29c>
 800b360:	466b      	mov	r3, sp
 800b362:	4622      	mov	r2, r4
 800b364:	a941      	add	r1, sp, #260	; 0x104
 800b366:	4630      	mov	r0, r6
 800b368:	f000 fa08 	bl	800b77c <_scanf_chars>
 800b36c:	2801      	cmp	r0, #1
 800b36e:	d065      	beq.n	800b43c <__ssvfiscanf_r+0x2d8>
 800b370:	2802      	cmp	r0, #2
 800b372:	f47f af21 	bne.w	800b1b8 <__ssvfiscanf_r+0x54>
 800b376:	e7cf      	b.n	800b318 <__ssvfiscanf_r+0x1b4>
 800b378:	220a      	movs	r2, #10
 800b37a:	e7dd      	b.n	800b338 <__ssvfiscanf_r+0x1d4>
 800b37c:	2300      	movs	r3, #0
 800b37e:	9342      	str	r3, [sp, #264]	; 0x108
 800b380:	2303      	movs	r3, #3
 800b382:	e7de      	b.n	800b342 <__ssvfiscanf_r+0x1de>
 800b384:	2308      	movs	r3, #8
 800b386:	9342      	str	r3, [sp, #264]	; 0x108
 800b388:	2304      	movs	r3, #4
 800b38a:	e7da      	b.n	800b342 <__ssvfiscanf_r+0x1de>
 800b38c:	4629      	mov	r1, r5
 800b38e:	4640      	mov	r0, r8
 800b390:	f000 fb6a 	bl	800ba68 <__sccl>
 800b394:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b39a:	9341      	str	r3, [sp, #260]	; 0x104
 800b39c:	4605      	mov	r5, r0
 800b39e:	2301      	movs	r3, #1
 800b3a0:	e7cf      	b.n	800b342 <__ssvfiscanf_r+0x1de>
 800b3a2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b3a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3a8:	9341      	str	r3, [sp, #260]	; 0x104
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	e7c9      	b.n	800b342 <__ssvfiscanf_r+0x1de>
 800b3ae:	2302      	movs	r3, #2
 800b3b0:	e7c7      	b.n	800b342 <__ssvfiscanf_r+0x1de>
 800b3b2:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b3b4:	06c3      	lsls	r3, r0, #27
 800b3b6:	f53f aeff 	bmi.w	800b1b8 <__ssvfiscanf_r+0x54>
 800b3ba:	9b00      	ldr	r3, [sp, #0]
 800b3bc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b3be:	1d19      	adds	r1, r3, #4
 800b3c0:	9100      	str	r1, [sp, #0]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	07c0      	lsls	r0, r0, #31
 800b3c6:	bf4c      	ite	mi
 800b3c8:	801a      	strhmi	r2, [r3, #0]
 800b3ca:	601a      	strpl	r2, [r3, #0]
 800b3cc:	e6f4      	b.n	800b1b8 <__ssvfiscanf_r+0x54>
 800b3ce:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b3d0:	4621      	mov	r1, r4
 800b3d2:	4630      	mov	r0, r6
 800b3d4:	4798      	blx	r3
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	d0b7      	beq.n	800b34a <__ssvfiscanf_r+0x1e6>
 800b3da:	e79d      	b.n	800b318 <__ssvfiscanf_r+0x1b4>
 800b3dc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b3de:	3201      	adds	r2, #1
 800b3e0:	9245      	str	r2, [sp, #276]	; 0x114
 800b3e2:	6862      	ldr	r2, [r4, #4]
 800b3e4:	3a01      	subs	r2, #1
 800b3e6:	2a00      	cmp	r2, #0
 800b3e8:	6062      	str	r2, [r4, #4]
 800b3ea:	dd02      	ble.n	800b3f2 <__ssvfiscanf_r+0x28e>
 800b3ec:	3301      	adds	r3, #1
 800b3ee:	6023      	str	r3, [r4, #0]
 800b3f0:	e7ae      	b.n	800b350 <__ssvfiscanf_r+0x1ec>
 800b3f2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b3f4:	4621      	mov	r1, r4
 800b3f6:	4630      	mov	r0, r6
 800b3f8:	4798      	blx	r3
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	d0a8      	beq.n	800b350 <__ssvfiscanf_r+0x1ec>
 800b3fe:	e78b      	b.n	800b318 <__ssvfiscanf_r+0x1b4>
 800b400:	2b04      	cmp	r3, #4
 800b402:	dc06      	bgt.n	800b412 <__ssvfiscanf_r+0x2ae>
 800b404:	466b      	mov	r3, sp
 800b406:	4622      	mov	r2, r4
 800b408:	a941      	add	r1, sp, #260	; 0x104
 800b40a:	4630      	mov	r0, r6
 800b40c:	f000 fa0e 	bl	800b82c <_scanf_i>
 800b410:	e7ac      	b.n	800b36c <__ssvfiscanf_r+0x208>
 800b412:	4b0f      	ldr	r3, [pc, #60]	; (800b450 <__ssvfiscanf_r+0x2ec>)
 800b414:	2b00      	cmp	r3, #0
 800b416:	f43f aecf 	beq.w	800b1b8 <__ssvfiscanf_r+0x54>
 800b41a:	466b      	mov	r3, sp
 800b41c:	4622      	mov	r2, r4
 800b41e:	a941      	add	r1, sp, #260	; 0x104
 800b420:	4630      	mov	r0, r6
 800b422:	f7fc ff01 	bl	8008228 <_scanf_float>
 800b426:	e7a1      	b.n	800b36c <__ssvfiscanf_r+0x208>
 800b428:	89a3      	ldrh	r3, [r4, #12]
 800b42a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b42e:	bf18      	it	ne
 800b430:	f04f 30ff 	movne.w	r0, #4294967295
 800b434:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800b438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b43c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b43e:	e7f9      	b.n	800b434 <__ssvfiscanf_r+0x2d0>
 800b440:	0800b0b1 	.word	0x0800b0b1
 800b444:	0800b12b 	.word	0x0800b12b
 800b448:	0800cc81 	.word	0x0800cc81
 800b44c:	0800cff2 	.word	0x0800cff2
 800b450:	08008229 	.word	0x08008229

0800b454 <_printf_common>:
 800b454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b458:	4616      	mov	r6, r2
 800b45a:	4699      	mov	r9, r3
 800b45c:	688a      	ldr	r2, [r1, #8]
 800b45e:	690b      	ldr	r3, [r1, #16]
 800b460:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b464:	4293      	cmp	r3, r2
 800b466:	bfb8      	it	lt
 800b468:	4613      	movlt	r3, r2
 800b46a:	6033      	str	r3, [r6, #0]
 800b46c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b470:	4607      	mov	r7, r0
 800b472:	460c      	mov	r4, r1
 800b474:	b10a      	cbz	r2, 800b47a <_printf_common+0x26>
 800b476:	3301      	adds	r3, #1
 800b478:	6033      	str	r3, [r6, #0]
 800b47a:	6823      	ldr	r3, [r4, #0]
 800b47c:	0699      	lsls	r1, r3, #26
 800b47e:	bf42      	ittt	mi
 800b480:	6833      	ldrmi	r3, [r6, #0]
 800b482:	3302      	addmi	r3, #2
 800b484:	6033      	strmi	r3, [r6, #0]
 800b486:	6825      	ldr	r5, [r4, #0]
 800b488:	f015 0506 	ands.w	r5, r5, #6
 800b48c:	d106      	bne.n	800b49c <_printf_common+0x48>
 800b48e:	f104 0a19 	add.w	sl, r4, #25
 800b492:	68e3      	ldr	r3, [r4, #12]
 800b494:	6832      	ldr	r2, [r6, #0]
 800b496:	1a9b      	subs	r3, r3, r2
 800b498:	42ab      	cmp	r3, r5
 800b49a:	dc26      	bgt.n	800b4ea <_printf_common+0x96>
 800b49c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b4a0:	1e13      	subs	r3, r2, #0
 800b4a2:	6822      	ldr	r2, [r4, #0]
 800b4a4:	bf18      	it	ne
 800b4a6:	2301      	movne	r3, #1
 800b4a8:	0692      	lsls	r2, r2, #26
 800b4aa:	d42b      	bmi.n	800b504 <_printf_common+0xb0>
 800b4ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4b0:	4649      	mov	r1, r9
 800b4b2:	4638      	mov	r0, r7
 800b4b4:	47c0      	blx	r8
 800b4b6:	3001      	adds	r0, #1
 800b4b8:	d01e      	beq.n	800b4f8 <_printf_common+0xa4>
 800b4ba:	6823      	ldr	r3, [r4, #0]
 800b4bc:	68e5      	ldr	r5, [r4, #12]
 800b4be:	6832      	ldr	r2, [r6, #0]
 800b4c0:	f003 0306 	and.w	r3, r3, #6
 800b4c4:	2b04      	cmp	r3, #4
 800b4c6:	bf08      	it	eq
 800b4c8:	1aad      	subeq	r5, r5, r2
 800b4ca:	68a3      	ldr	r3, [r4, #8]
 800b4cc:	6922      	ldr	r2, [r4, #16]
 800b4ce:	bf0c      	ite	eq
 800b4d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4d4:	2500      	movne	r5, #0
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	bfc4      	itt	gt
 800b4da:	1a9b      	subgt	r3, r3, r2
 800b4dc:	18ed      	addgt	r5, r5, r3
 800b4de:	2600      	movs	r6, #0
 800b4e0:	341a      	adds	r4, #26
 800b4e2:	42b5      	cmp	r5, r6
 800b4e4:	d11a      	bne.n	800b51c <_printf_common+0xc8>
 800b4e6:	2000      	movs	r0, #0
 800b4e8:	e008      	b.n	800b4fc <_printf_common+0xa8>
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	4652      	mov	r2, sl
 800b4ee:	4649      	mov	r1, r9
 800b4f0:	4638      	mov	r0, r7
 800b4f2:	47c0      	blx	r8
 800b4f4:	3001      	adds	r0, #1
 800b4f6:	d103      	bne.n	800b500 <_printf_common+0xac>
 800b4f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b500:	3501      	adds	r5, #1
 800b502:	e7c6      	b.n	800b492 <_printf_common+0x3e>
 800b504:	18e1      	adds	r1, r4, r3
 800b506:	1c5a      	adds	r2, r3, #1
 800b508:	2030      	movs	r0, #48	; 0x30
 800b50a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b50e:	4422      	add	r2, r4
 800b510:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b514:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b518:	3302      	adds	r3, #2
 800b51a:	e7c7      	b.n	800b4ac <_printf_common+0x58>
 800b51c:	2301      	movs	r3, #1
 800b51e:	4622      	mov	r2, r4
 800b520:	4649      	mov	r1, r9
 800b522:	4638      	mov	r0, r7
 800b524:	47c0      	blx	r8
 800b526:	3001      	adds	r0, #1
 800b528:	d0e6      	beq.n	800b4f8 <_printf_common+0xa4>
 800b52a:	3601      	adds	r6, #1
 800b52c:	e7d9      	b.n	800b4e2 <_printf_common+0x8e>
	...

0800b530 <_printf_i>:
 800b530:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b534:	460c      	mov	r4, r1
 800b536:	4691      	mov	r9, r2
 800b538:	7e27      	ldrb	r7, [r4, #24]
 800b53a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b53c:	2f78      	cmp	r7, #120	; 0x78
 800b53e:	4680      	mov	r8, r0
 800b540:	469a      	mov	sl, r3
 800b542:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b546:	d807      	bhi.n	800b558 <_printf_i+0x28>
 800b548:	2f62      	cmp	r7, #98	; 0x62
 800b54a:	d80a      	bhi.n	800b562 <_printf_i+0x32>
 800b54c:	2f00      	cmp	r7, #0
 800b54e:	f000 80d8 	beq.w	800b702 <_printf_i+0x1d2>
 800b552:	2f58      	cmp	r7, #88	; 0x58
 800b554:	f000 80a3 	beq.w	800b69e <_printf_i+0x16e>
 800b558:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b55c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b560:	e03a      	b.n	800b5d8 <_printf_i+0xa8>
 800b562:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b566:	2b15      	cmp	r3, #21
 800b568:	d8f6      	bhi.n	800b558 <_printf_i+0x28>
 800b56a:	a001      	add	r0, pc, #4	; (adr r0, 800b570 <_printf_i+0x40>)
 800b56c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b570:	0800b5c9 	.word	0x0800b5c9
 800b574:	0800b5dd 	.word	0x0800b5dd
 800b578:	0800b559 	.word	0x0800b559
 800b57c:	0800b559 	.word	0x0800b559
 800b580:	0800b559 	.word	0x0800b559
 800b584:	0800b559 	.word	0x0800b559
 800b588:	0800b5dd 	.word	0x0800b5dd
 800b58c:	0800b559 	.word	0x0800b559
 800b590:	0800b559 	.word	0x0800b559
 800b594:	0800b559 	.word	0x0800b559
 800b598:	0800b559 	.word	0x0800b559
 800b59c:	0800b6e9 	.word	0x0800b6e9
 800b5a0:	0800b60d 	.word	0x0800b60d
 800b5a4:	0800b6cb 	.word	0x0800b6cb
 800b5a8:	0800b559 	.word	0x0800b559
 800b5ac:	0800b559 	.word	0x0800b559
 800b5b0:	0800b70b 	.word	0x0800b70b
 800b5b4:	0800b559 	.word	0x0800b559
 800b5b8:	0800b60d 	.word	0x0800b60d
 800b5bc:	0800b559 	.word	0x0800b559
 800b5c0:	0800b559 	.word	0x0800b559
 800b5c4:	0800b6d3 	.word	0x0800b6d3
 800b5c8:	680b      	ldr	r3, [r1, #0]
 800b5ca:	1d1a      	adds	r2, r3, #4
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	600a      	str	r2, [r1, #0]
 800b5d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b5d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b5d8:	2301      	movs	r3, #1
 800b5da:	e0a3      	b.n	800b724 <_printf_i+0x1f4>
 800b5dc:	6825      	ldr	r5, [r4, #0]
 800b5de:	6808      	ldr	r0, [r1, #0]
 800b5e0:	062e      	lsls	r6, r5, #24
 800b5e2:	f100 0304 	add.w	r3, r0, #4
 800b5e6:	d50a      	bpl.n	800b5fe <_printf_i+0xce>
 800b5e8:	6805      	ldr	r5, [r0, #0]
 800b5ea:	600b      	str	r3, [r1, #0]
 800b5ec:	2d00      	cmp	r5, #0
 800b5ee:	da03      	bge.n	800b5f8 <_printf_i+0xc8>
 800b5f0:	232d      	movs	r3, #45	; 0x2d
 800b5f2:	426d      	negs	r5, r5
 800b5f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5f8:	485e      	ldr	r0, [pc, #376]	; (800b774 <_printf_i+0x244>)
 800b5fa:	230a      	movs	r3, #10
 800b5fc:	e019      	b.n	800b632 <_printf_i+0x102>
 800b5fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b602:	6805      	ldr	r5, [r0, #0]
 800b604:	600b      	str	r3, [r1, #0]
 800b606:	bf18      	it	ne
 800b608:	b22d      	sxthne	r5, r5
 800b60a:	e7ef      	b.n	800b5ec <_printf_i+0xbc>
 800b60c:	680b      	ldr	r3, [r1, #0]
 800b60e:	6825      	ldr	r5, [r4, #0]
 800b610:	1d18      	adds	r0, r3, #4
 800b612:	6008      	str	r0, [r1, #0]
 800b614:	0628      	lsls	r0, r5, #24
 800b616:	d501      	bpl.n	800b61c <_printf_i+0xec>
 800b618:	681d      	ldr	r5, [r3, #0]
 800b61a:	e002      	b.n	800b622 <_printf_i+0xf2>
 800b61c:	0669      	lsls	r1, r5, #25
 800b61e:	d5fb      	bpl.n	800b618 <_printf_i+0xe8>
 800b620:	881d      	ldrh	r5, [r3, #0]
 800b622:	4854      	ldr	r0, [pc, #336]	; (800b774 <_printf_i+0x244>)
 800b624:	2f6f      	cmp	r7, #111	; 0x6f
 800b626:	bf0c      	ite	eq
 800b628:	2308      	moveq	r3, #8
 800b62a:	230a      	movne	r3, #10
 800b62c:	2100      	movs	r1, #0
 800b62e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b632:	6866      	ldr	r6, [r4, #4]
 800b634:	60a6      	str	r6, [r4, #8]
 800b636:	2e00      	cmp	r6, #0
 800b638:	bfa2      	ittt	ge
 800b63a:	6821      	ldrge	r1, [r4, #0]
 800b63c:	f021 0104 	bicge.w	r1, r1, #4
 800b640:	6021      	strge	r1, [r4, #0]
 800b642:	b90d      	cbnz	r5, 800b648 <_printf_i+0x118>
 800b644:	2e00      	cmp	r6, #0
 800b646:	d04d      	beq.n	800b6e4 <_printf_i+0x1b4>
 800b648:	4616      	mov	r6, r2
 800b64a:	fbb5 f1f3 	udiv	r1, r5, r3
 800b64e:	fb03 5711 	mls	r7, r3, r1, r5
 800b652:	5dc7      	ldrb	r7, [r0, r7]
 800b654:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b658:	462f      	mov	r7, r5
 800b65a:	42bb      	cmp	r3, r7
 800b65c:	460d      	mov	r5, r1
 800b65e:	d9f4      	bls.n	800b64a <_printf_i+0x11a>
 800b660:	2b08      	cmp	r3, #8
 800b662:	d10b      	bne.n	800b67c <_printf_i+0x14c>
 800b664:	6823      	ldr	r3, [r4, #0]
 800b666:	07df      	lsls	r7, r3, #31
 800b668:	d508      	bpl.n	800b67c <_printf_i+0x14c>
 800b66a:	6923      	ldr	r3, [r4, #16]
 800b66c:	6861      	ldr	r1, [r4, #4]
 800b66e:	4299      	cmp	r1, r3
 800b670:	bfde      	ittt	le
 800b672:	2330      	movle	r3, #48	; 0x30
 800b674:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b678:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b67c:	1b92      	subs	r2, r2, r6
 800b67e:	6122      	str	r2, [r4, #16]
 800b680:	f8cd a000 	str.w	sl, [sp]
 800b684:	464b      	mov	r3, r9
 800b686:	aa03      	add	r2, sp, #12
 800b688:	4621      	mov	r1, r4
 800b68a:	4640      	mov	r0, r8
 800b68c:	f7ff fee2 	bl	800b454 <_printf_common>
 800b690:	3001      	adds	r0, #1
 800b692:	d14c      	bne.n	800b72e <_printf_i+0x1fe>
 800b694:	f04f 30ff 	mov.w	r0, #4294967295
 800b698:	b004      	add	sp, #16
 800b69a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b69e:	4835      	ldr	r0, [pc, #212]	; (800b774 <_printf_i+0x244>)
 800b6a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b6a4:	6823      	ldr	r3, [r4, #0]
 800b6a6:	680e      	ldr	r6, [r1, #0]
 800b6a8:	061f      	lsls	r7, r3, #24
 800b6aa:	f856 5b04 	ldr.w	r5, [r6], #4
 800b6ae:	600e      	str	r6, [r1, #0]
 800b6b0:	d514      	bpl.n	800b6dc <_printf_i+0x1ac>
 800b6b2:	07d9      	lsls	r1, r3, #31
 800b6b4:	bf44      	itt	mi
 800b6b6:	f043 0320 	orrmi.w	r3, r3, #32
 800b6ba:	6023      	strmi	r3, [r4, #0]
 800b6bc:	b91d      	cbnz	r5, 800b6c6 <_printf_i+0x196>
 800b6be:	6823      	ldr	r3, [r4, #0]
 800b6c0:	f023 0320 	bic.w	r3, r3, #32
 800b6c4:	6023      	str	r3, [r4, #0]
 800b6c6:	2310      	movs	r3, #16
 800b6c8:	e7b0      	b.n	800b62c <_printf_i+0xfc>
 800b6ca:	6823      	ldr	r3, [r4, #0]
 800b6cc:	f043 0320 	orr.w	r3, r3, #32
 800b6d0:	6023      	str	r3, [r4, #0]
 800b6d2:	2378      	movs	r3, #120	; 0x78
 800b6d4:	4828      	ldr	r0, [pc, #160]	; (800b778 <_printf_i+0x248>)
 800b6d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b6da:	e7e3      	b.n	800b6a4 <_printf_i+0x174>
 800b6dc:	065e      	lsls	r6, r3, #25
 800b6de:	bf48      	it	mi
 800b6e0:	b2ad      	uxthmi	r5, r5
 800b6e2:	e7e6      	b.n	800b6b2 <_printf_i+0x182>
 800b6e4:	4616      	mov	r6, r2
 800b6e6:	e7bb      	b.n	800b660 <_printf_i+0x130>
 800b6e8:	680b      	ldr	r3, [r1, #0]
 800b6ea:	6826      	ldr	r6, [r4, #0]
 800b6ec:	6960      	ldr	r0, [r4, #20]
 800b6ee:	1d1d      	adds	r5, r3, #4
 800b6f0:	600d      	str	r5, [r1, #0]
 800b6f2:	0635      	lsls	r5, r6, #24
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	d501      	bpl.n	800b6fc <_printf_i+0x1cc>
 800b6f8:	6018      	str	r0, [r3, #0]
 800b6fa:	e002      	b.n	800b702 <_printf_i+0x1d2>
 800b6fc:	0671      	lsls	r1, r6, #25
 800b6fe:	d5fb      	bpl.n	800b6f8 <_printf_i+0x1c8>
 800b700:	8018      	strh	r0, [r3, #0]
 800b702:	2300      	movs	r3, #0
 800b704:	6123      	str	r3, [r4, #16]
 800b706:	4616      	mov	r6, r2
 800b708:	e7ba      	b.n	800b680 <_printf_i+0x150>
 800b70a:	680b      	ldr	r3, [r1, #0]
 800b70c:	1d1a      	adds	r2, r3, #4
 800b70e:	600a      	str	r2, [r1, #0]
 800b710:	681e      	ldr	r6, [r3, #0]
 800b712:	6862      	ldr	r2, [r4, #4]
 800b714:	2100      	movs	r1, #0
 800b716:	4630      	mov	r0, r6
 800b718:	f7f4 fd62 	bl	80001e0 <memchr>
 800b71c:	b108      	cbz	r0, 800b722 <_printf_i+0x1f2>
 800b71e:	1b80      	subs	r0, r0, r6
 800b720:	6060      	str	r0, [r4, #4]
 800b722:	6863      	ldr	r3, [r4, #4]
 800b724:	6123      	str	r3, [r4, #16]
 800b726:	2300      	movs	r3, #0
 800b728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b72c:	e7a8      	b.n	800b680 <_printf_i+0x150>
 800b72e:	6923      	ldr	r3, [r4, #16]
 800b730:	4632      	mov	r2, r6
 800b732:	4649      	mov	r1, r9
 800b734:	4640      	mov	r0, r8
 800b736:	47d0      	blx	sl
 800b738:	3001      	adds	r0, #1
 800b73a:	d0ab      	beq.n	800b694 <_printf_i+0x164>
 800b73c:	6823      	ldr	r3, [r4, #0]
 800b73e:	079b      	lsls	r3, r3, #30
 800b740:	d413      	bmi.n	800b76a <_printf_i+0x23a>
 800b742:	68e0      	ldr	r0, [r4, #12]
 800b744:	9b03      	ldr	r3, [sp, #12]
 800b746:	4298      	cmp	r0, r3
 800b748:	bfb8      	it	lt
 800b74a:	4618      	movlt	r0, r3
 800b74c:	e7a4      	b.n	800b698 <_printf_i+0x168>
 800b74e:	2301      	movs	r3, #1
 800b750:	4632      	mov	r2, r6
 800b752:	4649      	mov	r1, r9
 800b754:	4640      	mov	r0, r8
 800b756:	47d0      	blx	sl
 800b758:	3001      	adds	r0, #1
 800b75a:	d09b      	beq.n	800b694 <_printf_i+0x164>
 800b75c:	3501      	adds	r5, #1
 800b75e:	68e3      	ldr	r3, [r4, #12]
 800b760:	9903      	ldr	r1, [sp, #12]
 800b762:	1a5b      	subs	r3, r3, r1
 800b764:	42ab      	cmp	r3, r5
 800b766:	dcf2      	bgt.n	800b74e <_printf_i+0x21e>
 800b768:	e7eb      	b.n	800b742 <_printf_i+0x212>
 800b76a:	2500      	movs	r5, #0
 800b76c:	f104 0619 	add.w	r6, r4, #25
 800b770:	e7f5      	b.n	800b75e <_printf_i+0x22e>
 800b772:	bf00      	nop
 800b774:	0800cffd 	.word	0x0800cffd
 800b778:	0800d00e 	.word	0x0800d00e

0800b77c <_scanf_chars>:
 800b77c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b780:	4615      	mov	r5, r2
 800b782:	688a      	ldr	r2, [r1, #8]
 800b784:	4680      	mov	r8, r0
 800b786:	460c      	mov	r4, r1
 800b788:	b932      	cbnz	r2, 800b798 <_scanf_chars+0x1c>
 800b78a:	698a      	ldr	r2, [r1, #24]
 800b78c:	2a00      	cmp	r2, #0
 800b78e:	bf0c      	ite	eq
 800b790:	2201      	moveq	r2, #1
 800b792:	f04f 32ff 	movne.w	r2, #4294967295
 800b796:	608a      	str	r2, [r1, #8]
 800b798:	6822      	ldr	r2, [r4, #0]
 800b79a:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800b828 <_scanf_chars+0xac>
 800b79e:	06d1      	lsls	r1, r2, #27
 800b7a0:	bf5f      	itttt	pl
 800b7a2:	681a      	ldrpl	r2, [r3, #0]
 800b7a4:	1d11      	addpl	r1, r2, #4
 800b7a6:	6019      	strpl	r1, [r3, #0]
 800b7a8:	6816      	ldrpl	r6, [r2, #0]
 800b7aa:	2700      	movs	r7, #0
 800b7ac:	69a0      	ldr	r0, [r4, #24]
 800b7ae:	b188      	cbz	r0, 800b7d4 <_scanf_chars+0x58>
 800b7b0:	2801      	cmp	r0, #1
 800b7b2:	d107      	bne.n	800b7c4 <_scanf_chars+0x48>
 800b7b4:	682b      	ldr	r3, [r5, #0]
 800b7b6:	781a      	ldrb	r2, [r3, #0]
 800b7b8:	6963      	ldr	r3, [r4, #20]
 800b7ba:	5c9b      	ldrb	r3, [r3, r2]
 800b7bc:	b953      	cbnz	r3, 800b7d4 <_scanf_chars+0x58>
 800b7be:	bb27      	cbnz	r7, 800b80a <_scanf_chars+0x8e>
 800b7c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7c4:	2802      	cmp	r0, #2
 800b7c6:	d120      	bne.n	800b80a <_scanf_chars+0x8e>
 800b7c8:	682b      	ldr	r3, [r5, #0]
 800b7ca:	781b      	ldrb	r3, [r3, #0]
 800b7cc:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b7d0:	071b      	lsls	r3, r3, #28
 800b7d2:	d41a      	bmi.n	800b80a <_scanf_chars+0x8e>
 800b7d4:	6823      	ldr	r3, [r4, #0]
 800b7d6:	06da      	lsls	r2, r3, #27
 800b7d8:	bf5e      	ittt	pl
 800b7da:	682b      	ldrpl	r3, [r5, #0]
 800b7dc:	781b      	ldrbpl	r3, [r3, #0]
 800b7de:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b7e2:	682a      	ldr	r2, [r5, #0]
 800b7e4:	686b      	ldr	r3, [r5, #4]
 800b7e6:	3201      	adds	r2, #1
 800b7e8:	602a      	str	r2, [r5, #0]
 800b7ea:	68a2      	ldr	r2, [r4, #8]
 800b7ec:	3b01      	subs	r3, #1
 800b7ee:	3a01      	subs	r2, #1
 800b7f0:	606b      	str	r3, [r5, #4]
 800b7f2:	3701      	adds	r7, #1
 800b7f4:	60a2      	str	r2, [r4, #8]
 800b7f6:	b142      	cbz	r2, 800b80a <_scanf_chars+0x8e>
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	dcd7      	bgt.n	800b7ac <_scanf_chars+0x30>
 800b7fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b800:	4629      	mov	r1, r5
 800b802:	4640      	mov	r0, r8
 800b804:	4798      	blx	r3
 800b806:	2800      	cmp	r0, #0
 800b808:	d0d0      	beq.n	800b7ac <_scanf_chars+0x30>
 800b80a:	6823      	ldr	r3, [r4, #0]
 800b80c:	f013 0310 	ands.w	r3, r3, #16
 800b810:	d105      	bne.n	800b81e <_scanf_chars+0xa2>
 800b812:	68e2      	ldr	r2, [r4, #12]
 800b814:	3201      	adds	r2, #1
 800b816:	60e2      	str	r2, [r4, #12]
 800b818:	69a2      	ldr	r2, [r4, #24]
 800b81a:	b102      	cbz	r2, 800b81e <_scanf_chars+0xa2>
 800b81c:	7033      	strb	r3, [r6, #0]
 800b81e:	6923      	ldr	r3, [r4, #16]
 800b820:	441f      	add	r7, r3
 800b822:	6127      	str	r7, [r4, #16]
 800b824:	2000      	movs	r0, #0
 800b826:	e7cb      	b.n	800b7c0 <_scanf_chars+0x44>
 800b828:	0800cc81 	.word	0x0800cc81

0800b82c <_scanf_i>:
 800b82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b830:	4698      	mov	r8, r3
 800b832:	4b74      	ldr	r3, [pc, #464]	; (800ba04 <_scanf_i+0x1d8>)
 800b834:	460c      	mov	r4, r1
 800b836:	4682      	mov	sl, r0
 800b838:	4616      	mov	r6, r2
 800b83a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b83e:	b087      	sub	sp, #28
 800b840:	ab03      	add	r3, sp, #12
 800b842:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b846:	4b70      	ldr	r3, [pc, #448]	; (800ba08 <_scanf_i+0x1dc>)
 800b848:	69a1      	ldr	r1, [r4, #24]
 800b84a:	4a70      	ldr	r2, [pc, #448]	; (800ba0c <_scanf_i+0x1e0>)
 800b84c:	2903      	cmp	r1, #3
 800b84e:	bf18      	it	ne
 800b850:	461a      	movne	r2, r3
 800b852:	68a3      	ldr	r3, [r4, #8]
 800b854:	9201      	str	r2, [sp, #4]
 800b856:	1e5a      	subs	r2, r3, #1
 800b858:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b85c:	bf88      	it	hi
 800b85e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b862:	4627      	mov	r7, r4
 800b864:	bf82      	ittt	hi
 800b866:	eb03 0905 	addhi.w	r9, r3, r5
 800b86a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b86e:	60a3      	strhi	r3, [r4, #8]
 800b870:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b874:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b878:	bf98      	it	ls
 800b87a:	f04f 0900 	movls.w	r9, #0
 800b87e:	6023      	str	r3, [r4, #0]
 800b880:	463d      	mov	r5, r7
 800b882:	f04f 0b00 	mov.w	fp, #0
 800b886:	6831      	ldr	r1, [r6, #0]
 800b888:	ab03      	add	r3, sp, #12
 800b88a:	7809      	ldrb	r1, [r1, #0]
 800b88c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b890:	2202      	movs	r2, #2
 800b892:	f7f4 fca5 	bl	80001e0 <memchr>
 800b896:	b328      	cbz	r0, 800b8e4 <_scanf_i+0xb8>
 800b898:	f1bb 0f01 	cmp.w	fp, #1
 800b89c:	d159      	bne.n	800b952 <_scanf_i+0x126>
 800b89e:	6862      	ldr	r2, [r4, #4]
 800b8a0:	b92a      	cbnz	r2, 800b8ae <_scanf_i+0x82>
 800b8a2:	6822      	ldr	r2, [r4, #0]
 800b8a4:	2308      	movs	r3, #8
 800b8a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b8aa:	6063      	str	r3, [r4, #4]
 800b8ac:	6022      	str	r2, [r4, #0]
 800b8ae:	6822      	ldr	r2, [r4, #0]
 800b8b0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b8b4:	6022      	str	r2, [r4, #0]
 800b8b6:	68a2      	ldr	r2, [r4, #8]
 800b8b8:	1e51      	subs	r1, r2, #1
 800b8ba:	60a1      	str	r1, [r4, #8]
 800b8bc:	b192      	cbz	r2, 800b8e4 <_scanf_i+0xb8>
 800b8be:	6832      	ldr	r2, [r6, #0]
 800b8c0:	1c51      	adds	r1, r2, #1
 800b8c2:	6031      	str	r1, [r6, #0]
 800b8c4:	7812      	ldrb	r2, [r2, #0]
 800b8c6:	f805 2b01 	strb.w	r2, [r5], #1
 800b8ca:	6872      	ldr	r2, [r6, #4]
 800b8cc:	3a01      	subs	r2, #1
 800b8ce:	2a00      	cmp	r2, #0
 800b8d0:	6072      	str	r2, [r6, #4]
 800b8d2:	dc07      	bgt.n	800b8e4 <_scanf_i+0xb8>
 800b8d4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b8d8:	4631      	mov	r1, r6
 800b8da:	4650      	mov	r0, sl
 800b8dc:	4790      	blx	r2
 800b8de:	2800      	cmp	r0, #0
 800b8e0:	f040 8085 	bne.w	800b9ee <_scanf_i+0x1c2>
 800b8e4:	f10b 0b01 	add.w	fp, fp, #1
 800b8e8:	f1bb 0f03 	cmp.w	fp, #3
 800b8ec:	d1cb      	bne.n	800b886 <_scanf_i+0x5a>
 800b8ee:	6863      	ldr	r3, [r4, #4]
 800b8f0:	b90b      	cbnz	r3, 800b8f6 <_scanf_i+0xca>
 800b8f2:	230a      	movs	r3, #10
 800b8f4:	6063      	str	r3, [r4, #4]
 800b8f6:	6863      	ldr	r3, [r4, #4]
 800b8f8:	4945      	ldr	r1, [pc, #276]	; (800ba10 <_scanf_i+0x1e4>)
 800b8fa:	6960      	ldr	r0, [r4, #20]
 800b8fc:	1ac9      	subs	r1, r1, r3
 800b8fe:	f000 f8b3 	bl	800ba68 <__sccl>
 800b902:	f04f 0b00 	mov.w	fp, #0
 800b906:	68a3      	ldr	r3, [r4, #8]
 800b908:	6822      	ldr	r2, [r4, #0]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d03d      	beq.n	800b98a <_scanf_i+0x15e>
 800b90e:	6831      	ldr	r1, [r6, #0]
 800b910:	6960      	ldr	r0, [r4, #20]
 800b912:	f891 c000 	ldrb.w	ip, [r1]
 800b916:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b91a:	2800      	cmp	r0, #0
 800b91c:	d035      	beq.n	800b98a <_scanf_i+0x15e>
 800b91e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b922:	d124      	bne.n	800b96e <_scanf_i+0x142>
 800b924:	0510      	lsls	r0, r2, #20
 800b926:	d522      	bpl.n	800b96e <_scanf_i+0x142>
 800b928:	f10b 0b01 	add.w	fp, fp, #1
 800b92c:	f1b9 0f00 	cmp.w	r9, #0
 800b930:	d003      	beq.n	800b93a <_scanf_i+0x10e>
 800b932:	3301      	adds	r3, #1
 800b934:	f109 39ff 	add.w	r9, r9, #4294967295
 800b938:	60a3      	str	r3, [r4, #8]
 800b93a:	6873      	ldr	r3, [r6, #4]
 800b93c:	3b01      	subs	r3, #1
 800b93e:	2b00      	cmp	r3, #0
 800b940:	6073      	str	r3, [r6, #4]
 800b942:	dd1b      	ble.n	800b97c <_scanf_i+0x150>
 800b944:	6833      	ldr	r3, [r6, #0]
 800b946:	3301      	adds	r3, #1
 800b948:	6033      	str	r3, [r6, #0]
 800b94a:	68a3      	ldr	r3, [r4, #8]
 800b94c:	3b01      	subs	r3, #1
 800b94e:	60a3      	str	r3, [r4, #8]
 800b950:	e7d9      	b.n	800b906 <_scanf_i+0xda>
 800b952:	f1bb 0f02 	cmp.w	fp, #2
 800b956:	d1ae      	bne.n	800b8b6 <_scanf_i+0x8a>
 800b958:	6822      	ldr	r2, [r4, #0]
 800b95a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b95e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b962:	d1bf      	bne.n	800b8e4 <_scanf_i+0xb8>
 800b964:	2310      	movs	r3, #16
 800b966:	6063      	str	r3, [r4, #4]
 800b968:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b96c:	e7a2      	b.n	800b8b4 <_scanf_i+0x88>
 800b96e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b972:	6022      	str	r2, [r4, #0]
 800b974:	780b      	ldrb	r3, [r1, #0]
 800b976:	f805 3b01 	strb.w	r3, [r5], #1
 800b97a:	e7de      	b.n	800b93a <_scanf_i+0x10e>
 800b97c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b980:	4631      	mov	r1, r6
 800b982:	4650      	mov	r0, sl
 800b984:	4798      	blx	r3
 800b986:	2800      	cmp	r0, #0
 800b988:	d0df      	beq.n	800b94a <_scanf_i+0x11e>
 800b98a:	6823      	ldr	r3, [r4, #0]
 800b98c:	05d9      	lsls	r1, r3, #23
 800b98e:	d50d      	bpl.n	800b9ac <_scanf_i+0x180>
 800b990:	42bd      	cmp	r5, r7
 800b992:	d909      	bls.n	800b9a8 <_scanf_i+0x17c>
 800b994:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b998:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b99c:	4632      	mov	r2, r6
 800b99e:	4650      	mov	r0, sl
 800b9a0:	4798      	blx	r3
 800b9a2:	f105 39ff 	add.w	r9, r5, #4294967295
 800b9a6:	464d      	mov	r5, r9
 800b9a8:	42bd      	cmp	r5, r7
 800b9aa:	d028      	beq.n	800b9fe <_scanf_i+0x1d2>
 800b9ac:	6822      	ldr	r2, [r4, #0]
 800b9ae:	f012 0210 	ands.w	r2, r2, #16
 800b9b2:	d113      	bne.n	800b9dc <_scanf_i+0x1b0>
 800b9b4:	702a      	strb	r2, [r5, #0]
 800b9b6:	6863      	ldr	r3, [r4, #4]
 800b9b8:	9e01      	ldr	r6, [sp, #4]
 800b9ba:	4639      	mov	r1, r7
 800b9bc:	4650      	mov	r0, sl
 800b9be:	47b0      	blx	r6
 800b9c0:	f8d8 3000 	ldr.w	r3, [r8]
 800b9c4:	6821      	ldr	r1, [r4, #0]
 800b9c6:	1d1a      	adds	r2, r3, #4
 800b9c8:	f8c8 2000 	str.w	r2, [r8]
 800b9cc:	f011 0f20 	tst.w	r1, #32
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	d00f      	beq.n	800b9f4 <_scanf_i+0x1c8>
 800b9d4:	6018      	str	r0, [r3, #0]
 800b9d6:	68e3      	ldr	r3, [r4, #12]
 800b9d8:	3301      	adds	r3, #1
 800b9da:	60e3      	str	r3, [r4, #12]
 800b9dc:	1bed      	subs	r5, r5, r7
 800b9de:	44ab      	add	fp, r5
 800b9e0:	6925      	ldr	r5, [r4, #16]
 800b9e2:	445d      	add	r5, fp
 800b9e4:	6125      	str	r5, [r4, #16]
 800b9e6:	2000      	movs	r0, #0
 800b9e8:	b007      	add	sp, #28
 800b9ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9ee:	f04f 0b00 	mov.w	fp, #0
 800b9f2:	e7ca      	b.n	800b98a <_scanf_i+0x15e>
 800b9f4:	07ca      	lsls	r2, r1, #31
 800b9f6:	bf4c      	ite	mi
 800b9f8:	8018      	strhmi	r0, [r3, #0]
 800b9fa:	6018      	strpl	r0, [r3, #0]
 800b9fc:	e7eb      	b.n	800b9d6 <_scanf_i+0x1aa>
 800b9fe:	2001      	movs	r0, #1
 800ba00:	e7f2      	b.n	800b9e8 <_scanf_i+0x1bc>
 800ba02:	bf00      	nop
 800ba04:	0800c184 	.word	0x0800c184
 800ba08:	0800bbf9 	.word	0x0800bbf9
 800ba0c:	080095c9 	.word	0x080095c9
 800ba10:	0800d038 	.word	0x0800d038

0800ba14 <_read_r>:
 800ba14:	b538      	push	{r3, r4, r5, lr}
 800ba16:	4d07      	ldr	r5, [pc, #28]	; (800ba34 <_read_r+0x20>)
 800ba18:	4604      	mov	r4, r0
 800ba1a:	4608      	mov	r0, r1
 800ba1c:	4611      	mov	r1, r2
 800ba1e:	2200      	movs	r2, #0
 800ba20:	602a      	str	r2, [r5, #0]
 800ba22:	461a      	mov	r2, r3
 800ba24:	f7f8 f96c 	bl	8003d00 <_read>
 800ba28:	1c43      	adds	r3, r0, #1
 800ba2a:	d102      	bne.n	800ba32 <_read_r+0x1e>
 800ba2c:	682b      	ldr	r3, [r5, #0]
 800ba2e:	b103      	cbz	r3, 800ba32 <_read_r+0x1e>
 800ba30:	6023      	str	r3, [r4, #0]
 800ba32:	bd38      	pop	{r3, r4, r5, pc}
 800ba34:	20000f68 	.word	0x20000f68

0800ba38 <nan>:
 800ba38:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ba40 <nan+0x8>
 800ba3c:	4770      	bx	lr
 800ba3e:	bf00      	nop
 800ba40:	00000000 	.word	0x00000000
 800ba44:	7ff80000 	.word	0x7ff80000

0800ba48 <_sbrk_r>:
 800ba48:	b538      	push	{r3, r4, r5, lr}
 800ba4a:	4d06      	ldr	r5, [pc, #24]	; (800ba64 <_sbrk_r+0x1c>)
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	4604      	mov	r4, r0
 800ba50:	4608      	mov	r0, r1
 800ba52:	602b      	str	r3, [r5, #0]
 800ba54:	f7f8 f9a6 	bl	8003da4 <_sbrk>
 800ba58:	1c43      	adds	r3, r0, #1
 800ba5a:	d102      	bne.n	800ba62 <_sbrk_r+0x1a>
 800ba5c:	682b      	ldr	r3, [r5, #0]
 800ba5e:	b103      	cbz	r3, 800ba62 <_sbrk_r+0x1a>
 800ba60:	6023      	str	r3, [r4, #0]
 800ba62:	bd38      	pop	{r3, r4, r5, pc}
 800ba64:	20000f68 	.word	0x20000f68

0800ba68 <__sccl>:
 800ba68:	b570      	push	{r4, r5, r6, lr}
 800ba6a:	780b      	ldrb	r3, [r1, #0]
 800ba6c:	4604      	mov	r4, r0
 800ba6e:	2b5e      	cmp	r3, #94	; 0x5e
 800ba70:	bf0b      	itete	eq
 800ba72:	784b      	ldrbeq	r3, [r1, #1]
 800ba74:	1c48      	addne	r0, r1, #1
 800ba76:	1c88      	addeq	r0, r1, #2
 800ba78:	2200      	movne	r2, #0
 800ba7a:	bf08      	it	eq
 800ba7c:	2201      	moveq	r2, #1
 800ba7e:	1e61      	subs	r1, r4, #1
 800ba80:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800ba84:	f801 2f01 	strb.w	r2, [r1, #1]!
 800ba88:	42a9      	cmp	r1, r5
 800ba8a:	d1fb      	bne.n	800ba84 <__sccl+0x1c>
 800ba8c:	b90b      	cbnz	r3, 800ba92 <__sccl+0x2a>
 800ba8e:	3801      	subs	r0, #1
 800ba90:	bd70      	pop	{r4, r5, r6, pc}
 800ba92:	f082 0101 	eor.w	r1, r2, #1
 800ba96:	54e1      	strb	r1, [r4, r3]
 800ba98:	1c42      	adds	r2, r0, #1
 800ba9a:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800ba9e:	2d2d      	cmp	r5, #45	; 0x2d
 800baa0:	f102 36ff 	add.w	r6, r2, #4294967295
 800baa4:	4610      	mov	r0, r2
 800baa6:	d006      	beq.n	800bab6 <__sccl+0x4e>
 800baa8:	2d5d      	cmp	r5, #93	; 0x5d
 800baaa:	d0f1      	beq.n	800ba90 <__sccl+0x28>
 800baac:	b90d      	cbnz	r5, 800bab2 <__sccl+0x4a>
 800baae:	4630      	mov	r0, r6
 800bab0:	e7ee      	b.n	800ba90 <__sccl+0x28>
 800bab2:	462b      	mov	r3, r5
 800bab4:	e7ef      	b.n	800ba96 <__sccl+0x2e>
 800bab6:	7816      	ldrb	r6, [r2, #0]
 800bab8:	2e5d      	cmp	r6, #93	; 0x5d
 800baba:	d0fa      	beq.n	800bab2 <__sccl+0x4a>
 800babc:	42b3      	cmp	r3, r6
 800babe:	dcf8      	bgt.n	800bab2 <__sccl+0x4a>
 800bac0:	4618      	mov	r0, r3
 800bac2:	3001      	adds	r0, #1
 800bac4:	4286      	cmp	r6, r0
 800bac6:	5421      	strb	r1, [r4, r0]
 800bac8:	dcfb      	bgt.n	800bac2 <__sccl+0x5a>
 800baca:	43d8      	mvns	r0, r3
 800bacc:	4430      	add	r0, r6
 800bace:	1c5d      	adds	r5, r3, #1
 800bad0:	42b3      	cmp	r3, r6
 800bad2:	bfa8      	it	ge
 800bad4:	2000      	movge	r0, #0
 800bad6:	182b      	adds	r3, r5, r0
 800bad8:	3202      	adds	r2, #2
 800bada:	e7de      	b.n	800ba9a <__sccl+0x32>

0800badc <strncmp>:
 800badc:	b510      	push	{r4, lr}
 800bade:	b16a      	cbz	r2, 800bafc <strncmp+0x20>
 800bae0:	3901      	subs	r1, #1
 800bae2:	1884      	adds	r4, r0, r2
 800bae4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800bae8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800baec:	4293      	cmp	r3, r2
 800baee:	d103      	bne.n	800baf8 <strncmp+0x1c>
 800baf0:	42a0      	cmp	r0, r4
 800baf2:	d001      	beq.n	800baf8 <strncmp+0x1c>
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d1f5      	bne.n	800bae4 <strncmp+0x8>
 800baf8:	1a98      	subs	r0, r3, r2
 800bafa:	bd10      	pop	{r4, pc}
 800bafc:	4610      	mov	r0, r2
 800bafe:	e7fc      	b.n	800bafa <strncmp+0x1e>

0800bb00 <_strtoul_l.isra.0>:
 800bb00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bb04:	4e3b      	ldr	r6, [pc, #236]	; (800bbf4 <_strtoul_l.isra.0+0xf4>)
 800bb06:	4686      	mov	lr, r0
 800bb08:	468c      	mov	ip, r1
 800bb0a:	4660      	mov	r0, ip
 800bb0c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800bb10:	5da5      	ldrb	r5, [r4, r6]
 800bb12:	f015 0508 	ands.w	r5, r5, #8
 800bb16:	d1f8      	bne.n	800bb0a <_strtoul_l.isra.0+0xa>
 800bb18:	2c2d      	cmp	r4, #45	; 0x2d
 800bb1a:	d134      	bne.n	800bb86 <_strtoul_l.isra.0+0x86>
 800bb1c:	f89c 4000 	ldrb.w	r4, [ip]
 800bb20:	f04f 0801 	mov.w	r8, #1
 800bb24:	f100 0c02 	add.w	ip, r0, #2
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d05e      	beq.n	800bbea <_strtoul_l.isra.0+0xea>
 800bb2c:	2b10      	cmp	r3, #16
 800bb2e:	d10c      	bne.n	800bb4a <_strtoul_l.isra.0+0x4a>
 800bb30:	2c30      	cmp	r4, #48	; 0x30
 800bb32:	d10a      	bne.n	800bb4a <_strtoul_l.isra.0+0x4a>
 800bb34:	f89c 0000 	ldrb.w	r0, [ip]
 800bb38:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800bb3c:	2858      	cmp	r0, #88	; 0x58
 800bb3e:	d14f      	bne.n	800bbe0 <_strtoul_l.isra.0+0xe0>
 800bb40:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800bb44:	2310      	movs	r3, #16
 800bb46:	f10c 0c02 	add.w	ip, ip, #2
 800bb4a:	f04f 37ff 	mov.w	r7, #4294967295
 800bb4e:	2500      	movs	r5, #0
 800bb50:	fbb7 f7f3 	udiv	r7, r7, r3
 800bb54:	fb03 f907 	mul.w	r9, r3, r7
 800bb58:	ea6f 0909 	mvn.w	r9, r9
 800bb5c:	4628      	mov	r0, r5
 800bb5e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800bb62:	2e09      	cmp	r6, #9
 800bb64:	d818      	bhi.n	800bb98 <_strtoul_l.isra.0+0x98>
 800bb66:	4634      	mov	r4, r6
 800bb68:	42a3      	cmp	r3, r4
 800bb6a:	dd24      	ble.n	800bbb6 <_strtoul_l.isra.0+0xb6>
 800bb6c:	2d00      	cmp	r5, #0
 800bb6e:	db1f      	blt.n	800bbb0 <_strtoul_l.isra.0+0xb0>
 800bb70:	4287      	cmp	r7, r0
 800bb72:	d31d      	bcc.n	800bbb0 <_strtoul_l.isra.0+0xb0>
 800bb74:	d101      	bne.n	800bb7a <_strtoul_l.isra.0+0x7a>
 800bb76:	45a1      	cmp	r9, r4
 800bb78:	db1a      	blt.n	800bbb0 <_strtoul_l.isra.0+0xb0>
 800bb7a:	fb00 4003 	mla	r0, r0, r3, r4
 800bb7e:	2501      	movs	r5, #1
 800bb80:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800bb84:	e7eb      	b.n	800bb5e <_strtoul_l.isra.0+0x5e>
 800bb86:	2c2b      	cmp	r4, #43	; 0x2b
 800bb88:	bf08      	it	eq
 800bb8a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800bb8e:	46a8      	mov	r8, r5
 800bb90:	bf08      	it	eq
 800bb92:	f100 0c02 	addeq.w	ip, r0, #2
 800bb96:	e7c7      	b.n	800bb28 <_strtoul_l.isra.0+0x28>
 800bb98:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800bb9c:	2e19      	cmp	r6, #25
 800bb9e:	d801      	bhi.n	800bba4 <_strtoul_l.isra.0+0xa4>
 800bba0:	3c37      	subs	r4, #55	; 0x37
 800bba2:	e7e1      	b.n	800bb68 <_strtoul_l.isra.0+0x68>
 800bba4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800bba8:	2e19      	cmp	r6, #25
 800bbaa:	d804      	bhi.n	800bbb6 <_strtoul_l.isra.0+0xb6>
 800bbac:	3c57      	subs	r4, #87	; 0x57
 800bbae:	e7db      	b.n	800bb68 <_strtoul_l.isra.0+0x68>
 800bbb0:	f04f 35ff 	mov.w	r5, #4294967295
 800bbb4:	e7e4      	b.n	800bb80 <_strtoul_l.isra.0+0x80>
 800bbb6:	2d00      	cmp	r5, #0
 800bbb8:	da07      	bge.n	800bbca <_strtoul_l.isra.0+0xca>
 800bbba:	2322      	movs	r3, #34	; 0x22
 800bbbc:	f8ce 3000 	str.w	r3, [lr]
 800bbc0:	f04f 30ff 	mov.w	r0, #4294967295
 800bbc4:	b942      	cbnz	r2, 800bbd8 <_strtoul_l.isra.0+0xd8>
 800bbc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bbca:	f1b8 0f00 	cmp.w	r8, #0
 800bbce:	d000      	beq.n	800bbd2 <_strtoul_l.isra.0+0xd2>
 800bbd0:	4240      	negs	r0, r0
 800bbd2:	2a00      	cmp	r2, #0
 800bbd4:	d0f7      	beq.n	800bbc6 <_strtoul_l.isra.0+0xc6>
 800bbd6:	b10d      	cbz	r5, 800bbdc <_strtoul_l.isra.0+0xdc>
 800bbd8:	f10c 31ff 	add.w	r1, ip, #4294967295
 800bbdc:	6011      	str	r1, [r2, #0]
 800bbde:	e7f2      	b.n	800bbc6 <_strtoul_l.isra.0+0xc6>
 800bbe0:	2430      	movs	r4, #48	; 0x30
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d1b1      	bne.n	800bb4a <_strtoul_l.isra.0+0x4a>
 800bbe6:	2308      	movs	r3, #8
 800bbe8:	e7af      	b.n	800bb4a <_strtoul_l.isra.0+0x4a>
 800bbea:	2c30      	cmp	r4, #48	; 0x30
 800bbec:	d0a2      	beq.n	800bb34 <_strtoul_l.isra.0+0x34>
 800bbee:	230a      	movs	r3, #10
 800bbf0:	e7ab      	b.n	800bb4a <_strtoul_l.isra.0+0x4a>
 800bbf2:	bf00      	nop
 800bbf4:	0800cc81 	.word	0x0800cc81

0800bbf8 <_strtoul_r>:
 800bbf8:	f7ff bf82 	b.w	800bb00 <_strtoul_l.isra.0>

0800bbfc <__submore>:
 800bbfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc00:	460c      	mov	r4, r1
 800bc02:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bc04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc08:	4299      	cmp	r1, r3
 800bc0a:	d11d      	bne.n	800bc48 <__submore+0x4c>
 800bc0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bc10:	f7ff f898 	bl	800ad44 <_malloc_r>
 800bc14:	b918      	cbnz	r0, 800bc1e <__submore+0x22>
 800bc16:	f04f 30ff 	mov.w	r0, #4294967295
 800bc1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc22:	63a3      	str	r3, [r4, #56]	; 0x38
 800bc24:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800bc28:	6360      	str	r0, [r4, #52]	; 0x34
 800bc2a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800bc2e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800bc32:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800bc36:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800bc3a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800bc3e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800bc42:	6020      	str	r0, [r4, #0]
 800bc44:	2000      	movs	r0, #0
 800bc46:	e7e8      	b.n	800bc1a <__submore+0x1e>
 800bc48:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800bc4a:	0077      	lsls	r7, r6, #1
 800bc4c:	463a      	mov	r2, r7
 800bc4e:	f000 f89d 	bl	800bd8c <_realloc_r>
 800bc52:	4605      	mov	r5, r0
 800bc54:	2800      	cmp	r0, #0
 800bc56:	d0de      	beq.n	800bc16 <__submore+0x1a>
 800bc58:	eb00 0806 	add.w	r8, r0, r6
 800bc5c:	4601      	mov	r1, r0
 800bc5e:	4632      	mov	r2, r6
 800bc60:	4640      	mov	r0, r8
 800bc62:	f7fe fb47 	bl	800a2f4 <memcpy>
 800bc66:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800bc6a:	f8c4 8000 	str.w	r8, [r4]
 800bc6e:	e7e9      	b.n	800bc44 <__submore+0x48>

0800bc70 <__ascii_wctomb>:
 800bc70:	b149      	cbz	r1, 800bc86 <__ascii_wctomb+0x16>
 800bc72:	2aff      	cmp	r2, #255	; 0xff
 800bc74:	bf85      	ittet	hi
 800bc76:	238a      	movhi	r3, #138	; 0x8a
 800bc78:	6003      	strhi	r3, [r0, #0]
 800bc7a:	700a      	strbls	r2, [r1, #0]
 800bc7c:	f04f 30ff 	movhi.w	r0, #4294967295
 800bc80:	bf98      	it	ls
 800bc82:	2001      	movls	r0, #1
 800bc84:	4770      	bx	lr
 800bc86:	4608      	mov	r0, r1
 800bc88:	4770      	bx	lr
	...

0800bc8c <__assert_func>:
 800bc8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc8e:	4614      	mov	r4, r2
 800bc90:	461a      	mov	r2, r3
 800bc92:	4b09      	ldr	r3, [pc, #36]	; (800bcb8 <__assert_func+0x2c>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4605      	mov	r5, r0
 800bc98:	68d8      	ldr	r0, [r3, #12]
 800bc9a:	b14c      	cbz	r4, 800bcb0 <__assert_func+0x24>
 800bc9c:	4b07      	ldr	r3, [pc, #28]	; (800bcbc <__assert_func+0x30>)
 800bc9e:	9100      	str	r1, [sp, #0]
 800bca0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bca4:	4906      	ldr	r1, [pc, #24]	; (800bcc0 <__assert_func+0x34>)
 800bca6:	462b      	mov	r3, r5
 800bca8:	f000 f80e 	bl	800bcc8 <fiprintf>
 800bcac:	f000 f9ee 	bl	800c08c <abort>
 800bcb0:	4b04      	ldr	r3, [pc, #16]	; (800bcc4 <__assert_func+0x38>)
 800bcb2:	461c      	mov	r4, r3
 800bcb4:	e7f3      	b.n	800bc9e <__assert_func+0x12>
 800bcb6:	bf00      	nop
 800bcb8:	200001f8 	.word	0x200001f8
 800bcbc:	0800d03a 	.word	0x0800d03a
 800bcc0:	0800d047 	.word	0x0800d047
 800bcc4:	0800d075 	.word	0x0800d075

0800bcc8 <fiprintf>:
 800bcc8:	b40e      	push	{r1, r2, r3}
 800bcca:	b503      	push	{r0, r1, lr}
 800bccc:	4601      	mov	r1, r0
 800bcce:	ab03      	add	r3, sp, #12
 800bcd0:	4805      	ldr	r0, [pc, #20]	; (800bce8 <fiprintf+0x20>)
 800bcd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcd6:	6800      	ldr	r0, [r0, #0]
 800bcd8:	9301      	str	r3, [sp, #4]
 800bcda:	f000 f8a7 	bl	800be2c <_vfiprintf_r>
 800bcde:	b002      	add	sp, #8
 800bce0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bce4:	b003      	add	sp, #12
 800bce6:	4770      	bx	lr
 800bce8:	200001f8 	.word	0x200001f8

0800bcec <_fstat_r>:
 800bcec:	b538      	push	{r3, r4, r5, lr}
 800bcee:	4d07      	ldr	r5, [pc, #28]	; (800bd0c <_fstat_r+0x20>)
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	4608      	mov	r0, r1
 800bcf6:	4611      	mov	r1, r2
 800bcf8:	602b      	str	r3, [r5, #0]
 800bcfa:	f7f8 f82a 	bl	8003d52 <_fstat>
 800bcfe:	1c43      	adds	r3, r0, #1
 800bd00:	d102      	bne.n	800bd08 <_fstat_r+0x1c>
 800bd02:	682b      	ldr	r3, [r5, #0]
 800bd04:	b103      	cbz	r3, 800bd08 <_fstat_r+0x1c>
 800bd06:	6023      	str	r3, [r4, #0]
 800bd08:	bd38      	pop	{r3, r4, r5, pc}
 800bd0a:	bf00      	nop
 800bd0c:	20000f68 	.word	0x20000f68

0800bd10 <_isatty_r>:
 800bd10:	b538      	push	{r3, r4, r5, lr}
 800bd12:	4d06      	ldr	r5, [pc, #24]	; (800bd2c <_isatty_r+0x1c>)
 800bd14:	2300      	movs	r3, #0
 800bd16:	4604      	mov	r4, r0
 800bd18:	4608      	mov	r0, r1
 800bd1a:	602b      	str	r3, [r5, #0]
 800bd1c:	f7f8 f829 	bl	8003d72 <_isatty>
 800bd20:	1c43      	adds	r3, r0, #1
 800bd22:	d102      	bne.n	800bd2a <_isatty_r+0x1a>
 800bd24:	682b      	ldr	r3, [r5, #0]
 800bd26:	b103      	cbz	r3, 800bd2a <_isatty_r+0x1a>
 800bd28:	6023      	str	r3, [r4, #0]
 800bd2a:	bd38      	pop	{r3, r4, r5, pc}
 800bd2c:	20000f68 	.word	0x20000f68

0800bd30 <malloc>:
 800bd30:	4b02      	ldr	r3, [pc, #8]	; (800bd3c <malloc+0xc>)
 800bd32:	4601      	mov	r1, r0
 800bd34:	6818      	ldr	r0, [r3, #0]
 800bd36:	f7ff b805 	b.w	800ad44 <_malloc_r>
 800bd3a:	bf00      	nop
 800bd3c:	200001f8 	.word	0x200001f8

0800bd40 <memmove>:
 800bd40:	4288      	cmp	r0, r1
 800bd42:	b510      	push	{r4, lr}
 800bd44:	eb01 0402 	add.w	r4, r1, r2
 800bd48:	d902      	bls.n	800bd50 <memmove+0x10>
 800bd4a:	4284      	cmp	r4, r0
 800bd4c:	4623      	mov	r3, r4
 800bd4e:	d807      	bhi.n	800bd60 <memmove+0x20>
 800bd50:	1e43      	subs	r3, r0, #1
 800bd52:	42a1      	cmp	r1, r4
 800bd54:	d008      	beq.n	800bd68 <memmove+0x28>
 800bd56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd5e:	e7f8      	b.n	800bd52 <memmove+0x12>
 800bd60:	4402      	add	r2, r0
 800bd62:	4601      	mov	r1, r0
 800bd64:	428a      	cmp	r2, r1
 800bd66:	d100      	bne.n	800bd6a <memmove+0x2a>
 800bd68:	bd10      	pop	{r4, pc}
 800bd6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd72:	e7f7      	b.n	800bd64 <memmove+0x24>

0800bd74 <__malloc_lock>:
 800bd74:	4801      	ldr	r0, [pc, #4]	; (800bd7c <__malloc_lock+0x8>)
 800bd76:	f7fe ba32 	b.w	800a1de <__retarget_lock_acquire_recursive>
 800bd7a:	bf00      	nop
 800bd7c:	20000f60 	.word	0x20000f60

0800bd80 <__malloc_unlock>:
 800bd80:	4801      	ldr	r0, [pc, #4]	; (800bd88 <__malloc_unlock+0x8>)
 800bd82:	f7fe ba2d 	b.w	800a1e0 <__retarget_lock_release_recursive>
 800bd86:	bf00      	nop
 800bd88:	20000f60 	.word	0x20000f60

0800bd8c <_realloc_r>:
 800bd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd8e:	4607      	mov	r7, r0
 800bd90:	4614      	mov	r4, r2
 800bd92:	460e      	mov	r6, r1
 800bd94:	b921      	cbnz	r1, 800bda0 <_realloc_r+0x14>
 800bd96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bd9a:	4611      	mov	r1, r2
 800bd9c:	f7fe bfd2 	b.w	800ad44 <_malloc_r>
 800bda0:	b922      	cbnz	r2, 800bdac <_realloc_r+0x20>
 800bda2:	f7fe ff7f 	bl	800aca4 <_free_r>
 800bda6:	4625      	mov	r5, r4
 800bda8:	4628      	mov	r0, r5
 800bdaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdac:	f000 f975 	bl	800c09a <_malloc_usable_size_r>
 800bdb0:	42a0      	cmp	r0, r4
 800bdb2:	d20f      	bcs.n	800bdd4 <_realloc_r+0x48>
 800bdb4:	4621      	mov	r1, r4
 800bdb6:	4638      	mov	r0, r7
 800bdb8:	f7fe ffc4 	bl	800ad44 <_malloc_r>
 800bdbc:	4605      	mov	r5, r0
 800bdbe:	2800      	cmp	r0, #0
 800bdc0:	d0f2      	beq.n	800bda8 <_realloc_r+0x1c>
 800bdc2:	4631      	mov	r1, r6
 800bdc4:	4622      	mov	r2, r4
 800bdc6:	f7fe fa95 	bl	800a2f4 <memcpy>
 800bdca:	4631      	mov	r1, r6
 800bdcc:	4638      	mov	r0, r7
 800bdce:	f7fe ff69 	bl	800aca4 <_free_r>
 800bdd2:	e7e9      	b.n	800bda8 <_realloc_r+0x1c>
 800bdd4:	4635      	mov	r5, r6
 800bdd6:	e7e7      	b.n	800bda8 <_realloc_r+0x1c>

0800bdd8 <__sfputc_r>:
 800bdd8:	6893      	ldr	r3, [r2, #8]
 800bdda:	3b01      	subs	r3, #1
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	b410      	push	{r4}
 800bde0:	6093      	str	r3, [r2, #8]
 800bde2:	da08      	bge.n	800bdf6 <__sfputc_r+0x1e>
 800bde4:	6994      	ldr	r4, [r2, #24]
 800bde6:	42a3      	cmp	r3, r4
 800bde8:	db01      	blt.n	800bdee <__sfputc_r+0x16>
 800bdea:	290a      	cmp	r1, #10
 800bdec:	d103      	bne.n	800bdf6 <__sfputc_r+0x1e>
 800bdee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bdf2:	f7fd bbeb 	b.w	80095cc <__swbuf_r>
 800bdf6:	6813      	ldr	r3, [r2, #0]
 800bdf8:	1c58      	adds	r0, r3, #1
 800bdfa:	6010      	str	r0, [r2, #0]
 800bdfc:	7019      	strb	r1, [r3, #0]
 800bdfe:	4608      	mov	r0, r1
 800be00:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be04:	4770      	bx	lr

0800be06 <__sfputs_r>:
 800be06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be08:	4606      	mov	r6, r0
 800be0a:	460f      	mov	r7, r1
 800be0c:	4614      	mov	r4, r2
 800be0e:	18d5      	adds	r5, r2, r3
 800be10:	42ac      	cmp	r4, r5
 800be12:	d101      	bne.n	800be18 <__sfputs_r+0x12>
 800be14:	2000      	movs	r0, #0
 800be16:	e007      	b.n	800be28 <__sfputs_r+0x22>
 800be18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be1c:	463a      	mov	r2, r7
 800be1e:	4630      	mov	r0, r6
 800be20:	f7ff ffda 	bl	800bdd8 <__sfputc_r>
 800be24:	1c43      	adds	r3, r0, #1
 800be26:	d1f3      	bne.n	800be10 <__sfputs_r+0xa>
 800be28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be2c <_vfiprintf_r>:
 800be2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be30:	460d      	mov	r5, r1
 800be32:	b09d      	sub	sp, #116	; 0x74
 800be34:	4614      	mov	r4, r2
 800be36:	4698      	mov	r8, r3
 800be38:	4606      	mov	r6, r0
 800be3a:	b118      	cbz	r0, 800be44 <_vfiprintf_r+0x18>
 800be3c:	6983      	ldr	r3, [r0, #24]
 800be3e:	b90b      	cbnz	r3, 800be44 <_vfiprintf_r+0x18>
 800be40:	f7fd fdc0 	bl	80099c4 <__sinit>
 800be44:	4b89      	ldr	r3, [pc, #548]	; (800c06c <_vfiprintf_r+0x240>)
 800be46:	429d      	cmp	r5, r3
 800be48:	d11b      	bne.n	800be82 <_vfiprintf_r+0x56>
 800be4a:	6875      	ldr	r5, [r6, #4]
 800be4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be4e:	07d9      	lsls	r1, r3, #31
 800be50:	d405      	bmi.n	800be5e <_vfiprintf_r+0x32>
 800be52:	89ab      	ldrh	r3, [r5, #12]
 800be54:	059a      	lsls	r2, r3, #22
 800be56:	d402      	bmi.n	800be5e <_vfiprintf_r+0x32>
 800be58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be5a:	f7fe f9c0 	bl	800a1de <__retarget_lock_acquire_recursive>
 800be5e:	89ab      	ldrh	r3, [r5, #12]
 800be60:	071b      	lsls	r3, r3, #28
 800be62:	d501      	bpl.n	800be68 <_vfiprintf_r+0x3c>
 800be64:	692b      	ldr	r3, [r5, #16]
 800be66:	b9eb      	cbnz	r3, 800bea4 <_vfiprintf_r+0x78>
 800be68:	4629      	mov	r1, r5
 800be6a:	4630      	mov	r0, r6
 800be6c:	f7fd fc12 	bl	8009694 <__swsetup_r>
 800be70:	b1c0      	cbz	r0, 800bea4 <_vfiprintf_r+0x78>
 800be72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be74:	07dc      	lsls	r4, r3, #31
 800be76:	d50e      	bpl.n	800be96 <_vfiprintf_r+0x6a>
 800be78:	f04f 30ff 	mov.w	r0, #4294967295
 800be7c:	b01d      	add	sp, #116	; 0x74
 800be7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be82:	4b7b      	ldr	r3, [pc, #492]	; (800c070 <_vfiprintf_r+0x244>)
 800be84:	429d      	cmp	r5, r3
 800be86:	d101      	bne.n	800be8c <_vfiprintf_r+0x60>
 800be88:	68b5      	ldr	r5, [r6, #8]
 800be8a:	e7df      	b.n	800be4c <_vfiprintf_r+0x20>
 800be8c:	4b79      	ldr	r3, [pc, #484]	; (800c074 <_vfiprintf_r+0x248>)
 800be8e:	429d      	cmp	r5, r3
 800be90:	bf08      	it	eq
 800be92:	68f5      	ldreq	r5, [r6, #12]
 800be94:	e7da      	b.n	800be4c <_vfiprintf_r+0x20>
 800be96:	89ab      	ldrh	r3, [r5, #12]
 800be98:	0598      	lsls	r0, r3, #22
 800be9a:	d4ed      	bmi.n	800be78 <_vfiprintf_r+0x4c>
 800be9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be9e:	f7fe f99f 	bl	800a1e0 <__retarget_lock_release_recursive>
 800bea2:	e7e9      	b.n	800be78 <_vfiprintf_r+0x4c>
 800bea4:	2300      	movs	r3, #0
 800bea6:	9309      	str	r3, [sp, #36]	; 0x24
 800bea8:	2320      	movs	r3, #32
 800beaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800beae:	f8cd 800c 	str.w	r8, [sp, #12]
 800beb2:	2330      	movs	r3, #48	; 0x30
 800beb4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c078 <_vfiprintf_r+0x24c>
 800beb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bebc:	f04f 0901 	mov.w	r9, #1
 800bec0:	4623      	mov	r3, r4
 800bec2:	469a      	mov	sl, r3
 800bec4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bec8:	b10a      	cbz	r2, 800bece <_vfiprintf_r+0xa2>
 800beca:	2a25      	cmp	r2, #37	; 0x25
 800becc:	d1f9      	bne.n	800bec2 <_vfiprintf_r+0x96>
 800bece:	ebba 0b04 	subs.w	fp, sl, r4
 800bed2:	d00b      	beq.n	800beec <_vfiprintf_r+0xc0>
 800bed4:	465b      	mov	r3, fp
 800bed6:	4622      	mov	r2, r4
 800bed8:	4629      	mov	r1, r5
 800beda:	4630      	mov	r0, r6
 800bedc:	f7ff ff93 	bl	800be06 <__sfputs_r>
 800bee0:	3001      	adds	r0, #1
 800bee2:	f000 80aa 	beq.w	800c03a <_vfiprintf_r+0x20e>
 800bee6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bee8:	445a      	add	r2, fp
 800beea:	9209      	str	r2, [sp, #36]	; 0x24
 800beec:	f89a 3000 	ldrb.w	r3, [sl]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	f000 80a2 	beq.w	800c03a <_vfiprintf_r+0x20e>
 800bef6:	2300      	movs	r3, #0
 800bef8:	f04f 32ff 	mov.w	r2, #4294967295
 800befc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf00:	f10a 0a01 	add.w	sl, sl, #1
 800bf04:	9304      	str	r3, [sp, #16]
 800bf06:	9307      	str	r3, [sp, #28]
 800bf08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf0c:	931a      	str	r3, [sp, #104]	; 0x68
 800bf0e:	4654      	mov	r4, sl
 800bf10:	2205      	movs	r2, #5
 800bf12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf16:	4858      	ldr	r0, [pc, #352]	; (800c078 <_vfiprintf_r+0x24c>)
 800bf18:	f7f4 f962 	bl	80001e0 <memchr>
 800bf1c:	9a04      	ldr	r2, [sp, #16]
 800bf1e:	b9d8      	cbnz	r0, 800bf58 <_vfiprintf_r+0x12c>
 800bf20:	06d1      	lsls	r1, r2, #27
 800bf22:	bf44      	itt	mi
 800bf24:	2320      	movmi	r3, #32
 800bf26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf2a:	0713      	lsls	r3, r2, #28
 800bf2c:	bf44      	itt	mi
 800bf2e:	232b      	movmi	r3, #43	; 0x2b
 800bf30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf34:	f89a 3000 	ldrb.w	r3, [sl]
 800bf38:	2b2a      	cmp	r3, #42	; 0x2a
 800bf3a:	d015      	beq.n	800bf68 <_vfiprintf_r+0x13c>
 800bf3c:	9a07      	ldr	r2, [sp, #28]
 800bf3e:	4654      	mov	r4, sl
 800bf40:	2000      	movs	r0, #0
 800bf42:	f04f 0c0a 	mov.w	ip, #10
 800bf46:	4621      	mov	r1, r4
 800bf48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf4c:	3b30      	subs	r3, #48	; 0x30
 800bf4e:	2b09      	cmp	r3, #9
 800bf50:	d94e      	bls.n	800bff0 <_vfiprintf_r+0x1c4>
 800bf52:	b1b0      	cbz	r0, 800bf82 <_vfiprintf_r+0x156>
 800bf54:	9207      	str	r2, [sp, #28]
 800bf56:	e014      	b.n	800bf82 <_vfiprintf_r+0x156>
 800bf58:	eba0 0308 	sub.w	r3, r0, r8
 800bf5c:	fa09 f303 	lsl.w	r3, r9, r3
 800bf60:	4313      	orrs	r3, r2
 800bf62:	9304      	str	r3, [sp, #16]
 800bf64:	46a2      	mov	sl, r4
 800bf66:	e7d2      	b.n	800bf0e <_vfiprintf_r+0xe2>
 800bf68:	9b03      	ldr	r3, [sp, #12]
 800bf6a:	1d19      	adds	r1, r3, #4
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	9103      	str	r1, [sp, #12]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	bfbb      	ittet	lt
 800bf74:	425b      	neglt	r3, r3
 800bf76:	f042 0202 	orrlt.w	r2, r2, #2
 800bf7a:	9307      	strge	r3, [sp, #28]
 800bf7c:	9307      	strlt	r3, [sp, #28]
 800bf7e:	bfb8      	it	lt
 800bf80:	9204      	strlt	r2, [sp, #16]
 800bf82:	7823      	ldrb	r3, [r4, #0]
 800bf84:	2b2e      	cmp	r3, #46	; 0x2e
 800bf86:	d10c      	bne.n	800bfa2 <_vfiprintf_r+0x176>
 800bf88:	7863      	ldrb	r3, [r4, #1]
 800bf8a:	2b2a      	cmp	r3, #42	; 0x2a
 800bf8c:	d135      	bne.n	800bffa <_vfiprintf_r+0x1ce>
 800bf8e:	9b03      	ldr	r3, [sp, #12]
 800bf90:	1d1a      	adds	r2, r3, #4
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	9203      	str	r2, [sp, #12]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	bfb8      	it	lt
 800bf9a:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf9e:	3402      	adds	r4, #2
 800bfa0:	9305      	str	r3, [sp, #20]
 800bfa2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c088 <_vfiprintf_r+0x25c>
 800bfa6:	7821      	ldrb	r1, [r4, #0]
 800bfa8:	2203      	movs	r2, #3
 800bfaa:	4650      	mov	r0, sl
 800bfac:	f7f4 f918 	bl	80001e0 <memchr>
 800bfb0:	b140      	cbz	r0, 800bfc4 <_vfiprintf_r+0x198>
 800bfb2:	2340      	movs	r3, #64	; 0x40
 800bfb4:	eba0 000a 	sub.w	r0, r0, sl
 800bfb8:	fa03 f000 	lsl.w	r0, r3, r0
 800bfbc:	9b04      	ldr	r3, [sp, #16]
 800bfbe:	4303      	orrs	r3, r0
 800bfc0:	3401      	adds	r4, #1
 800bfc2:	9304      	str	r3, [sp, #16]
 800bfc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfc8:	482c      	ldr	r0, [pc, #176]	; (800c07c <_vfiprintf_r+0x250>)
 800bfca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bfce:	2206      	movs	r2, #6
 800bfd0:	f7f4 f906 	bl	80001e0 <memchr>
 800bfd4:	2800      	cmp	r0, #0
 800bfd6:	d03f      	beq.n	800c058 <_vfiprintf_r+0x22c>
 800bfd8:	4b29      	ldr	r3, [pc, #164]	; (800c080 <_vfiprintf_r+0x254>)
 800bfda:	bb1b      	cbnz	r3, 800c024 <_vfiprintf_r+0x1f8>
 800bfdc:	9b03      	ldr	r3, [sp, #12]
 800bfde:	3307      	adds	r3, #7
 800bfe0:	f023 0307 	bic.w	r3, r3, #7
 800bfe4:	3308      	adds	r3, #8
 800bfe6:	9303      	str	r3, [sp, #12]
 800bfe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfea:	443b      	add	r3, r7
 800bfec:	9309      	str	r3, [sp, #36]	; 0x24
 800bfee:	e767      	b.n	800bec0 <_vfiprintf_r+0x94>
 800bff0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bff4:	460c      	mov	r4, r1
 800bff6:	2001      	movs	r0, #1
 800bff8:	e7a5      	b.n	800bf46 <_vfiprintf_r+0x11a>
 800bffa:	2300      	movs	r3, #0
 800bffc:	3401      	adds	r4, #1
 800bffe:	9305      	str	r3, [sp, #20]
 800c000:	4619      	mov	r1, r3
 800c002:	f04f 0c0a 	mov.w	ip, #10
 800c006:	4620      	mov	r0, r4
 800c008:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c00c:	3a30      	subs	r2, #48	; 0x30
 800c00e:	2a09      	cmp	r2, #9
 800c010:	d903      	bls.n	800c01a <_vfiprintf_r+0x1ee>
 800c012:	2b00      	cmp	r3, #0
 800c014:	d0c5      	beq.n	800bfa2 <_vfiprintf_r+0x176>
 800c016:	9105      	str	r1, [sp, #20]
 800c018:	e7c3      	b.n	800bfa2 <_vfiprintf_r+0x176>
 800c01a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c01e:	4604      	mov	r4, r0
 800c020:	2301      	movs	r3, #1
 800c022:	e7f0      	b.n	800c006 <_vfiprintf_r+0x1da>
 800c024:	ab03      	add	r3, sp, #12
 800c026:	9300      	str	r3, [sp, #0]
 800c028:	462a      	mov	r2, r5
 800c02a:	4b16      	ldr	r3, [pc, #88]	; (800c084 <_vfiprintf_r+0x258>)
 800c02c:	a904      	add	r1, sp, #16
 800c02e:	4630      	mov	r0, r6
 800c030:	f3af 8000 	nop.w
 800c034:	4607      	mov	r7, r0
 800c036:	1c78      	adds	r0, r7, #1
 800c038:	d1d6      	bne.n	800bfe8 <_vfiprintf_r+0x1bc>
 800c03a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c03c:	07d9      	lsls	r1, r3, #31
 800c03e:	d405      	bmi.n	800c04c <_vfiprintf_r+0x220>
 800c040:	89ab      	ldrh	r3, [r5, #12]
 800c042:	059a      	lsls	r2, r3, #22
 800c044:	d402      	bmi.n	800c04c <_vfiprintf_r+0x220>
 800c046:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c048:	f7fe f8ca 	bl	800a1e0 <__retarget_lock_release_recursive>
 800c04c:	89ab      	ldrh	r3, [r5, #12]
 800c04e:	065b      	lsls	r3, r3, #25
 800c050:	f53f af12 	bmi.w	800be78 <_vfiprintf_r+0x4c>
 800c054:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c056:	e711      	b.n	800be7c <_vfiprintf_r+0x50>
 800c058:	ab03      	add	r3, sp, #12
 800c05a:	9300      	str	r3, [sp, #0]
 800c05c:	462a      	mov	r2, r5
 800c05e:	4b09      	ldr	r3, [pc, #36]	; (800c084 <_vfiprintf_r+0x258>)
 800c060:	a904      	add	r1, sp, #16
 800c062:	4630      	mov	r0, r6
 800c064:	f7ff fa64 	bl	800b530 <_printf_i>
 800c068:	e7e4      	b.n	800c034 <_vfiprintf_r+0x208>
 800c06a:	bf00      	nop
 800c06c:	0800cda4 	.word	0x0800cda4
 800c070:	0800cdc4 	.word	0x0800cdc4
 800c074:	0800cd84 	.word	0x0800cd84
 800c078:	0800cfec 	.word	0x0800cfec
 800c07c:	0800cff6 	.word	0x0800cff6
 800c080:	00000000 	.word	0x00000000
 800c084:	0800be07 	.word	0x0800be07
 800c088:	0800cff2 	.word	0x0800cff2

0800c08c <abort>:
 800c08c:	b508      	push	{r3, lr}
 800c08e:	2006      	movs	r0, #6
 800c090:	f000 f834 	bl	800c0fc <raise>
 800c094:	2001      	movs	r0, #1
 800c096:	f7f7 fe29 	bl	8003cec <_exit>

0800c09a <_malloc_usable_size_r>:
 800c09a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c09e:	1f18      	subs	r0, r3, #4
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	bfbc      	itt	lt
 800c0a4:	580b      	ldrlt	r3, [r1, r0]
 800c0a6:	18c0      	addlt	r0, r0, r3
 800c0a8:	4770      	bx	lr

0800c0aa <_raise_r>:
 800c0aa:	291f      	cmp	r1, #31
 800c0ac:	b538      	push	{r3, r4, r5, lr}
 800c0ae:	4604      	mov	r4, r0
 800c0b0:	460d      	mov	r5, r1
 800c0b2:	d904      	bls.n	800c0be <_raise_r+0x14>
 800c0b4:	2316      	movs	r3, #22
 800c0b6:	6003      	str	r3, [r0, #0]
 800c0b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c0bc:	bd38      	pop	{r3, r4, r5, pc}
 800c0be:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c0c0:	b112      	cbz	r2, 800c0c8 <_raise_r+0x1e>
 800c0c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0c6:	b94b      	cbnz	r3, 800c0dc <_raise_r+0x32>
 800c0c8:	4620      	mov	r0, r4
 800c0ca:	f000 f831 	bl	800c130 <_getpid_r>
 800c0ce:	462a      	mov	r2, r5
 800c0d0:	4601      	mov	r1, r0
 800c0d2:	4620      	mov	r0, r4
 800c0d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0d8:	f000 b818 	b.w	800c10c <_kill_r>
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	d00a      	beq.n	800c0f6 <_raise_r+0x4c>
 800c0e0:	1c59      	adds	r1, r3, #1
 800c0e2:	d103      	bne.n	800c0ec <_raise_r+0x42>
 800c0e4:	2316      	movs	r3, #22
 800c0e6:	6003      	str	r3, [r0, #0]
 800c0e8:	2001      	movs	r0, #1
 800c0ea:	e7e7      	b.n	800c0bc <_raise_r+0x12>
 800c0ec:	2400      	movs	r4, #0
 800c0ee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c0f2:	4628      	mov	r0, r5
 800c0f4:	4798      	blx	r3
 800c0f6:	2000      	movs	r0, #0
 800c0f8:	e7e0      	b.n	800c0bc <_raise_r+0x12>
	...

0800c0fc <raise>:
 800c0fc:	4b02      	ldr	r3, [pc, #8]	; (800c108 <raise+0xc>)
 800c0fe:	4601      	mov	r1, r0
 800c100:	6818      	ldr	r0, [r3, #0]
 800c102:	f7ff bfd2 	b.w	800c0aa <_raise_r>
 800c106:	bf00      	nop
 800c108:	200001f8 	.word	0x200001f8

0800c10c <_kill_r>:
 800c10c:	b538      	push	{r3, r4, r5, lr}
 800c10e:	4d07      	ldr	r5, [pc, #28]	; (800c12c <_kill_r+0x20>)
 800c110:	2300      	movs	r3, #0
 800c112:	4604      	mov	r4, r0
 800c114:	4608      	mov	r0, r1
 800c116:	4611      	mov	r1, r2
 800c118:	602b      	str	r3, [r5, #0]
 800c11a:	f7f7 fdd7 	bl	8003ccc <_kill>
 800c11e:	1c43      	adds	r3, r0, #1
 800c120:	d102      	bne.n	800c128 <_kill_r+0x1c>
 800c122:	682b      	ldr	r3, [r5, #0]
 800c124:	b103      	cbz	r3, 800c128 <_kill_r+0x1c>
 800c126:	6023      	str	r3, [r4, #0]
 800c128:	bd38      	pop	{r3, r4, r5, pc}
 800c12a:	bf00      	nop
 800c12c:	20000f68 	.word	0x20000f68

0800c130 <_getpid_r>:
 800c130:	f7f7 bdc4 	b.w	8003cbc <_getpid>

0800c134 <_init>:
 800c134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c136:	bf00      	nop
 800c138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c13a:	bc08      	pop	{r3}
 800c13c:	469e      	mov	lr, r3
 800c13e:	4770      	bx	lr

0800c140 <_fini>:
 800c140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c142:	bf00      	nop
 800c144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c146:	bc08      	pop	{r3}
 800c148:	469e      	mov	lr, r3
 800c14a:	4770      	bx	lr
