[
  "REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:rw:SUPP",
  "IMM0:r:b:i8 REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:rw:SUPP",
  "IMM0:r:b:i8 REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:w:SUPP",
  "REG0=XED_REG_AL:rw:SUPP REG1=XED_REG_AH:rw:SUPP",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:z",
  "REG0=GPRv_B():rw IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "REG0=GPRv_B():rw IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "REG0=GPR8_B():rw REG1=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "REG0=GPR8_R():rw MEM0:r:b",
  "REG0=GPR8_R():rw REG1=GPR8_B():r",
  "REG0=GPRv_R():rw MEM0:r:v",
  "REG0=GPRv_R():rw REG1=GPRv_B():r",
  "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8",
  "REG0=OrAX():rw:IMPL IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b",
  "MEM0:rw:v IMM0:r:z",
  "REG0=GPRv_B():rw IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "REG0=GPRv_B():rw IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "REG0=GPR8_B():rw REG1=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "REG0=GPR8_R():rw MEM0:r:b",
  "REG0=GPR8_R():rw REG1=GPR8_B():r",
  "REG0=GPRv_R():rw MEM0:r:v",
  "REG0=GPRv_R():rw REG1=GPRv_B():r",
  "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8",
  "REG0=OrAX():rw:IMPL IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "MEM0:rw:b IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b",
  "MEM0:rw:v IMM0:r:z",
  "REG0=GPRv_B():rw IMM0:r:z",
  "MEM0:rw:b IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b",
  "MEM0:rw:v IMM0:r:b:i8",
  "REG0=GPRv_B():rw IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "REG0=GPR8_B():rw REG1=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "REG0=GPR8_R():rw MEM0:r:b",
  "REG0=GPRv_R():rw MEM0:r:v",
  "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8",
  "REG0=OrAX():rw:IMPL IMM0:r:z",
  "MEM0:rw:b IMM0:r:b",
  "MEM0:rw:v IMM0:r:z",
  "MEM0:rw:b IMM0:r:b",
  "MEM0:rw:v IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "MEM0:rw:w REG0=GPR16_R():r",
  "REG0=GPR16_B():rw REG1=GPR16_R():r",
  "REG0=GPRv_R():r MEM0:r:a32",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_SB():rw",
  "MEM0:r:v IMM0:r:b",
  "REG0=GPRv_B():r IMM0:r:b",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "MEM0:rw:v IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "MEM0:rw:v IMM0:r:b",
  "MEM0:rw:v REG0=GPRv_R():r",
  "MEM0:rw:v IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "MEM0:rw:v IMM0:r:b",
  "MEM0:rw:v REG0=GPRv_R():r",
  "MEM0:rw:v IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "MEM0:rw:v IMM0:r:b",
  "MEM0:rw:v REG0=GPRv_R():r",
  "MEM0:r:p2 REG0=XED_REG_STACKPUSH:rw:spw2:SUPP REG1=rIP():w:SUPP",
  "PTR:r:p IMM0:r:w REG0=XED_REG_STACKPUSH:rw:spw2:SUPP REG1=XED_REG_EIP:w:SUPP",
  "REG0=GPRv_B():r REG1=XED_REG_STACKPUSH:rw:spw:SUPP REG2=rIP():rw:SUPP",
  "RELBR:r:d REG0=XED_REG_STACKPUSH:rw:spw:SUPP REG1=XED_REG_RIP:rw:SUPP",
  "REG0=XED_REG_AX:w:SUPP REG1=XED_REG_AL:r:SUPP",
  "REG0=XED_REG_EDX:w:SUPP REG1=XED_REG_EAX:r:SUPP",
  "",
  "",
  "",
  "",
  "",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw MEM0:r:v",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw MEM0:r:v",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw MEM0:r:v",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw MEM0:r:v",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw MEM0:r:v",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw MEM0:r:v",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw MEM0:r:v",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw MEM0:r:v",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPR8_B():r IMM0:r:b:i8",
  "REG0=GPRv_B():r IMM0:r:z",
  "REG0=GPR8_B():r IMM0:r:b:i8",
  "REG0=GPRv_B():r IMM0:r:b:i8",
  "REG0=GPR8_B():r REG1=GPR8_R():r",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "REG0=GPR8_R():r REG1=GPR8_B():r",
  "REG0=GPRv_R():r REG1=GPRv_B():r",
  "REG0=XED_REG_AL:r:IMPL IMM0:r:b:i8",
  "REG0=OrAX():r:IMPL IMM0:r:z",
  "MEM0:r:SUPP:b BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:b BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP",
  "MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:d BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP",
  "MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:r:SUPP:w BASE1=ArDI():rw:SUPP SEG1=FINAL_ESEG1():r:SUPP",
  "MEM0:rcw:b REG0=GPR8_R():r REG1=XED_REG_AL:rcw:SUPP",
  "REG0=GPR8_B():rcw REG1=GPR8_R():r REG2=XED_REG_AL:rcw:SUPP",
  "MEM0:rcw:v REG0=GPRv_R():r REG1=OrAX():rcw:SUPP",
  "REG0=GPRv_B():rcw REG1=GPRv_R():r REG2=OrAX():rcw:SUPP",
  "MEM0:rcw:q REG0=XED_REG_EDX:rcw:SUPP REG1=XED_REG_EAX:rcw:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EBX:r:SUPP",
  "MEM0:rcw:q REG0=XED_REG_EDX:rcw:SUPP REG1=XED_REG_EAX:rcw:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EBX:r:SUPP",
  "MEM0:rcw:b REG0=GPR8_R():r REG1=XED_REG_AL:rcw:SUPP",
  "MEM0:rcw:v REG0=GPRv_R():r REG1=OrAX():rcw:SUPP",
  "REG0=XED_REG_EAX:rw:SUPP REG1=XED_REG_EBX:w:SUPP REG2=XED_REG_ECX:crw:SUPP REG3=XED_REG_EDX:w:SUPP",
  "REG0=XED_REG_DX:w:SUPP REG1=XED_REG_AX:r:SUPP",
  "REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_AX:r:SUPP",
  "REG0=XED_REG_AL:rw:SUPP",
  "REG0=XED_REG_AL:rw:SUPP",
  "MEM0:rw:b",
  "REG0=GPR8_B():rw",
  "MEM0:rw:v",
  "REG0=GPRv_B():rw",
  "REG0=GPRv_SB():rw",
  "MEM0:rw:b",
  "MEM0:rw:v",
  "REG0=GPR8_B():r REG1=XED_REG_AX:rw:SUPP",
  "REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():rw:SUPP",
  "IMM0:r:w IMM1:r:b REG0=XED_REG_STACKPUSH:rw:spw:SUPP REG1=OrBP():rw:SUPP",
  "",
  "REG0=GPR8_B():r REG1=XED_REG_AX:rw:SUPP",
  "REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():rw:SUPP",
  "REG0=GPR8_B():r REG1=XED_REG_AL:r:SUPP REG2=XED_REG_AX:w:SUPP",
  "REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():w:SUPP",
  "REG0=GPRv_R():w REG1=GPRv_B():r IMM0:r:z",
  "REG0=GPRv_R():w REG1=GPRv_B():r IMM0:r:b:i8",
  "REG0=GPRv_R():rw REG1=GPRv_B():r",
  "REG0=XED_REG_AL:w:IMPL IMM0:r:b",
  "REG0=OeAX():w:IMPL IMM0:r:b",
  "REG0=XED_REG_AL:w:IMPL REG1=XED_REG_DX:r:IMPL",
  "REG0=OeAX():w:IMPL REG1=XED_REG_DX:r:IMPL",
  "MEM0:rw:b",
  "REG0=GPR8_B():rw",
  "MEM0:rw:v",
  "REG0=GPRv_B():rw",
  "REG0=GPRv_SB():rw",
  "MEM0:rw:b",
  "MEM0:rw:v",
  "MEM0:w:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP",
  "MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP",
  "MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP",
  "IMM0:r:b REG0=rIP():w:SUPP",
  "REG0=rIP():w:SUPP",
  "REG0=rIP():w:SUPP",
  "REG0=XED_REG_EIP:w:SUPP",
  "",
  "MEM0:r:b",
  "REG0=XED_REG_STACKPOP:rw:spw5:SUPP REG1=rIP():w:SUPP",
  "REG0=XED_REG_STACKPOP:rw:spw5:SUPP REG1=rIP():w:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_CX:r:SUPP REG1=XED_REG_IP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_ECX:r:SUPP REG1=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "REG0=GPRv_B():r REG1=rIP():w:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_RIP:rw:SUPP",
  "MEM0:r:p2 REG0=rIP():w:SUPP",
  "PTR:r:p IMM0:r:w REG0=XED_REG_EIP:w:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_RCX:r:SUPP REG1=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "RELBR:r:b:i8 REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:z REG0=XED_REG_EIP:rw:SUPP",
  "RELBR:r:d REG0=XED_REG_RIP:rw:SUPP",
  "REG0=XED_REG_AH:w:SUPP",
  "REG0=GPRv_R():cw REG1=GPRv_B():r",
  "REG0=GPRz_R():w MEM0:r:p REG1=XED_REG_DS:w:SUPP",
  "REG0=GPRv_R():w AGEN:r",
  "MEM0:r:SUPP:v BASE0=ArBP():r:SUPP SEG0=FINAL_SSEG0():r:SUPP REG0=OrBP():rw:SUPP REG1=OrSP():rw:SUPP",
  "REG0=GPRz_R():w MEM0:r:p REG1=XED_REG_ES:w:SUPP",
  "REG0=GPRv_R():w MEM0:r:p2 REG1=XED_REG_FS:w:SUPP",
  "MEM0:r:s REG0=XED_REG_GDTR:w:SUPP",
  "REG0=GPRv_R():w MEM0:r:p2 REG1=XED_REG_GS:w:SUPP",
  "MEM0:r:s REG0=XED_REG_IDTR:w:SUPP",
  "REG0=GPR16_B():r REG1=XED_REG_LDTR:w:SUPP",
  "REG0=GPR16_B():r REG1=XED_REG_CR0:w:SUPP",
  "REG0=XED_REG_AL:w:SUPP MEM0:r:SUPP:b BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP",
  "REG0=XED_REG_EAX:w:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP",
  "REG0=XED_REG_AX:w:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP",
  "RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP",
  "RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP",
  "RELBR:r:b:i8 REG0=ArCX():rw:SUPP REG1=rIP():rw:SUPP",
  "REG0=GPRv_R():rw REG1=GPRz_B():r",
  "REG0=GPRv_R():w MEM0:r:p2 REG1=XED_REG_SS:w:SUPP",
  "REG0=GPR16_B():r REG1=XED_REG_TR:w:SUPP",
  "REG0=GPR8_B():w IMM0:r:b",
  "MEM0:w:b IMM0:r:b",
  "REG0=GPRv_B():w IMM0:r:z",
  "MEM0:w:v IMM0:r:z",
  "REG0=GPR8_B():w REG1=GPR8_R():r",
  "MEM0:w:b REG0=GPR8_R():r",
  "MEM0:w:v REG0=GPRv_R():r",
  "REG0=GPRv_B():w REG1=GPRv_R():r",
  "REG0=GPR8_R():w REG1=GPR8_B():r",
  "REG0=GPRv_R():w MEM0:r:v",
  "REG0=GPRv_R():w REG1=GPRv_B():r",
  "MEM0:w:w REG0=SEG():r",
  "REG0=GPRv_B():w REG1=SEG():r",
  "REG0=SEG_MOV():w MEM0:r:w",
  "REG0=SEG_MOV():w REG1=GPR16_B():r",
  "REG0=XED_REG_AL:w:IMPL MEM0:r:b SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND",
  "REG0=OrAX():w:IMPL MEM0:r:v SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND",
  "MEM0:w:b REG0=XED_REG_AL:r:IMPL SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND",
  "MEM0:w:v REG0=OrAX():r:IMPL  SEG0=FINAL_DSEG():r:SUPP BASE0=XED_REG_INVALID:r:ECOND INDEX=XED_REG_INVALID:r:ECOND",
  "REG0=GPR8_SB():w IMM0:r:b",
  "REG0=GPRv_SB():w IMM0:r:v",
  "MEM0:w:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP  MEM1:r:SUPP:b BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP",
  "MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:d BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP",
  "MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:r:SUPP:w BASE1=ArSI():rw:SUPP SEG1=FINAL_DSEG1():r:SUPP",
  "REG0=GPRv_R():w MEM0:r:b",
  "REG0=GPRv_R():w REG1=GPR8_B():r",
  "REG0=GPRv_R():w MEM0:r:w",
  "REG0=GPRv_R():w REG1=GPR16_B():r",
  "REG0=GPRv_R():w REG1=GPR16_B():r",
  "REG0=CR_R():w REG1=GPR64_B():r",
  "REG0=GPR64_B():w REG1=CR_R():r",
  "REG0=DR_R():w REG1=GPR64_B():r",
  "REG0=GPR64_B():w REG1=DR_R():r",
  "REG0=GPR8_B():r REG1=XED_REG_AL:r:SUPP REG2=XED_REG_AX:w:SUPP",
  "MEM0:r:v REG0=OrAX():rw:SUPP REG1=OrDX():w:SUPP",
  "REG0=GPRv_B():r REG1=OrAX():rw:SUPP REG2=OrDX():w:SUPP",
  "MEM0:rw:b",
  "REG0=GPR8_B():rw",
  "MEM0:rw:v",
  "REG0=GPRv_B():rw",
  "MEM0:rw:b",
  "MEM0:rw:v",
  "REG0=GPRv_B():r",
  "MEM0:r:v",
  "MEM0:r:v",
  "MEM0:r:v",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "",
  "",
  "MEM0:rw:b",
  "REG0=GPR8_B():rw",
  "MEM0:rw:v",
  "REG0=GPRv_B():rw",
  "MEM0:rw:b",
  "MEM0:rw:v",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:z",
  "REG0=GPRv_B():rw IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "REG0=GPRv_B():rw IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "REG0=GPR8_B():rw REG1=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "REG0=GPR8_R():rw MEM0:r:b",
  "REG0=GPR8_R():rw REG1=GPR8_B():r",
  "REG0=GPRv_R():rw MEM0:r:v",
  "REG0=GPRv_R():rw REG1=GPRv_B():r",
  "REG0=XED_REG_AL:rw:IMPL IMM0:r:b",
  "REG0=OrAX():rw:IMPL IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "IMM0:r:b REG0=XED_REG_AL:r:IMPL",
  "IMM0:r:b REG0=OeAX():r:IMPL",
  "REG0=XED_REG_DX:r:IMPL REG1=XED_REG_AL:r:IMPL",
  "REG0=XED_REG_DX:r:IMPL REG1=OeAX():r:IMPL",
  "REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:b BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP",
  "REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:d BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP",
  "REG0=XED_REG_DX:r:SUPP MEM0:r:SUPP:w BASE0=ArSI():rw:SUPP SEG0=FINAL_DSEG():r:SUPP",
  "REG0=GPRv_B():w REG1=XED_REG_STACKPOP:rw:spw:SUPP",
  "REG0=XED_REG_ES:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP",
  "REG0=XED_REG_SS:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP",
  "REG0=XED_REG_DS:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP",
  "REG0=GPRv_SB():w REG1=XED_REG_STACKPOP:rw:spw:SUPP",
  "REG0=XED_REG_FS:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP",
  "REG0=XED_REG_GS:w:IMPL REG1=XED_REG_STACKPOP:rw:spw:SUPP",
  "REG0=XED_REG_STACKPOP:rw:spw8:SUPP REG1=XED_REG_AX:w:SUPP REG2=XED_REG_CX:w:SUPP REG3=XED_REG_DX:w:SUPP REG4=XED_REG_BX:w:SUPP REG5=XED_REG_BP:w:SUPP REG6=XED_REG_SI:w:SUPP REG7=XED_REG_DI:w:SUPP",
  "REG0=XED_REG_STACKPOP:rw:spw8:SUPP REG1=XED_REG_EAX:w:SUPP REG2=XED_REG_ECX:w:SUPP REG3=XED_REG_EDX:w:SUPP REG4=XED_REG_EBX:w:SUPP REG5=XED_REG_EBP:w:SUPP REG6=XED_REG_ESI:w:SUPP REG7=XED_REG_EDI:w:SUPP",
  "REG0=XED_REG_STACKPOP:rw:w:SUPP",
  "REG0=XED_REG_STACKPOP:rw:d:SUPP",
  "REG0=GPRv_B():r REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
  "REG0=XED_REG_ES:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
  "REG0=XED_REG_CS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
  "REG0=XED_REG_SS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
  "REG0=XED_REG_DS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
  "REG0=GPRv_SB():r REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
  "IMM0:r:z REG0=XED_REG_STACKPUSH:rw:spw:SUPP",
  "IMM0:r:b:i8 REG0=XED_REG_STACKPUSH:rw:spw:SUPP",
  "REG0=XED_REG_FS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
  "REG0=XED_REG_GS:r:IMPL REG1=XED_REG_STACKPUSH:rw:spw:SUPP",
  "REG0=XED_REG_STACKPUSH:rw:spw8:SUPP REG1=XED_REG_AX:r:SUPP REG2=XED_REG_CX:r:SUPP REG3=XED_REG_DX:r:SUPP REG4=XED_REG_BX:r:SUPP REG5=XED_REG_SP:r:SUPP REG6=XED_REG_BP:r:SUPP REG7=XED_REG_SI:r:SUPP REG8=XED_REG_DI:r:SUPP",
  "REG0=XED_REG_STACKPUSH:rw:spw8:SUPP REG1=XED_REG_EAX:r:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_EDX:r:SUPP REG4=XED_REG_EBX:r:SUPP REG5=XED_REG_ESP:r:SUPP REG6=XED_REG_EBP:r:SUPP REG7=XED_REG_ESI:r:SUPP REG8=XED_REG_EDI:r:SUPP",
  "REG0=XED_REG_STACKPUSH:rw:w:SUPP",
  "REG0=XED_REG_STACKPUSH:rw:d:SUPP",
  "REG0=GPR8_B():rw IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b:IMPL",
  "REG0=GPRv_B():rw IMM0:r:b:IMPL",
  "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
  "MEM0:rw:v REG0=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
  "REG0=GPR8_B():rw IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b:IMPL",
  "REG0=GPRv_B():rw IMM0:r:b:IMPL",
  "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
  "MEM0:rw:v REG0=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
  "REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_EDX:w:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_MSRS:r:SUPP",
  "REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_EDX:w:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_MSRS:r:SUPP",
  "REG0=XED_REG_EAX:w:SUPP REG1=XED_REG_EDX:w:SUPP REG2=XED_REG_TSC:r:SUPP",
  "MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:b BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP",
  "MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP",
  "MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP",
  "REG0=XED_REG_AL:r:SUPP MEM0:cr:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:b BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP",
  "MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP",
  "MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArDI():rcw:SUPP SEG1=FINAL_ESEG1():r:SUPP REG0=ArCX():rcw:SUPP",
  "REG0=XED_REG_AL:r:SUPP MEM0:cr:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "REG0=XED_REG_EAX:r:SUPP MEM0:cr:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "REG0=XED_REG_AX:r:SUPP MEM0:cr:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP",
  "MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP",
  "MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_DX:r:SUPP REG1=ArCX():rcw:SUPP",
  "REG0=XED_REG_AL:cw:SUPP MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "REG0=XED_REG_EAX:cw:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "REG0=XED_REG_AX:cw:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP  MEM1:cr:SUPP:b BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP",
  "MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:d BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP",
  "MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP MEM1:cr:SUPP:w BASE1=ArSI():rcw:SUPP SEG1=FINAL_DSEG1():r:SUPP REG0=ArCX():rcw:SUPP",
  "REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:b BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:d BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "REG0=XED_REG_DX:r:SUPP MEM0:cr:SUPP:w BASE0=ArSI():rcw:SUPP SEG0=FINAL_DSEG():r:SUPP REG1=ArCX():rcw:SUPP",
  "MEM0:cw:SUPP:b BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AL:r:SUPP REG1=ArCX():rcw:SUPP",
  "MEM0:cw:SUPP:d BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP REG1=ArCX():rcw:SUPP",
  "MEM0:cw:SUPP:w BASE0=ArDI():rcw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP REG1=ArCX():rcw:SUPP",
  "IMM0:r:w REG0=XED_REG_STACKPOP:rw:spw2:SUPP REG1=rIP():w:SUPP",
  "REG0=XED_REG_STACKPOP:rw:spw2:SUPP REG1=rIP():w:SUPP",
  "IMM0:r:w REG0=XED_REG_STACKPOP:rw:spw:SUPP REG1=rIP():w:SUPP",
  "REG0=XED_REG_STACKPOP:rw:spw:SUPP REG1=rIP():w:SUPP",
  "REG0=GPR8_B():rw IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b:IMPL",
  "REG0=GPRv_B():rw IMM0:r:b:IMPL",
  "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
  "REG0=GPR8_B():rw IMM0:r:b",
  "MEM0:rw:v IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b:IMPL",
  "REG0=GPRv_B():rw IMM0:r:b:IMPL",
  "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
  "REG0=rIP():w:SUPP",
  "REG0=XED_REG_AH:r:SUPP",
  "REG0=XED_REG_AL:w:SUPP",
  "REG0=GPR8_B():rw IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b:IMPL",
  "REG0=GPRv_B():rw IMM0:r:b:IMPL",
  "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
  "MEM0:rw:v REG0=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:z",
  "REG0=GPRv_B():rw IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "REG0=GPRv_B():rw IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "REG0=GPR8_B():rw REG1=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "REG0=GPR8_R():rw MEM0:r:b",
  "REG0=GPRv_R():rw MEM0:r:v",
  "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8",
  "REG0=OrAX():rw:IMPL IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=XED_REG_AL:r:SUPP MEM0:r:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP",
  "REG0=XED_REG_EAX:r:SUPP MEM0:r:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP",
  "REG0=XED_REG_AX:r:SUPP MEM0:r:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "REG0=GPR8_B():w",
  "MEM0:w:s REG0=XED_REG_GDTR:r:SUPP",
  "REG0=GPR8_B():rw IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b:IMPL",
  "REG0=GPRv_B():rw IMM0:r:b:IMPL",
  "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
  "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
  "MEM0:rw:v REG0=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
  "MEM0:rw:v REG0=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rcw REG1=GPRv_R():r IMM0:r:b",
  "REG0=GPRv_B():rcw REG1=GPRv_R():r REG2=XED_REG_CL:r:IMPL",
  "REG0=GPR8_B():rw IMM0:r:b",
  "REG0=GPRv_B():rw IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b:IMPL",
  "REG0=GPRv_B():rw IMM0:r:b:IMPL",
  "REG0=GPR8_B():rw REG1=XED_REG_CL:r:IMPL",
  "MEM0:rw:v REG0=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rw REG1=XED_REG_CL:r:IMPL",
  "REG0=GPRv_B():rcw REG1=GPRv_R():r IMM0:r:b",
  "REG0=GPRv_B():rcw REG1=GPRv_R():r REG2=XED_REG_CL:r:IMPL",
  "MEM0:w:s REG0=XED_REG_IDTR:r:SUPP",
  "MEM0:w:s64 REG0=XED_REG_IDTR:r:SUPP",
  "REG0=GPRv_B():w REG1=XED_REG_LDTR:r:SUPP",
  "MEM0:w:w REG0=XED_REG_CR0:r:SUPP",
  "REG0=GPRv_B():w REG1=XED_REG_CR0:r:SUPP",
  "",
  "",
  "",
  "MEM0:w:SUPP:b BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AL:r:SUPP",
  "MEM0:w:SUPP:d BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_EAX:r:SUPP",
  "MEM0:w:SUPP:w BASE0=ArDI():rw:SUPP SEG0=FINAL_ESEG():r:SUPP REG0=XED_REG_AX:r:SUPP",
  "REG0=GPRv_B():w REG1=XED_REG_TR:r:SUPP",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:z",
  "REG0=GPRv_B():rw IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "REG0=GPR8_B():rw IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "REG0=GPRv_B():rw IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "REG0=GPR8_B():rw REG1=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "REG0=GPR8_R():rw MEM0:r:b",
  "REG0=GPRv_R():rw MEM0:r:v",
  "REG0=XED_REG_AL:rw:IMPL IMM0:r:b:i8",
  "REG0=OrAX():rw:IMPL IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:z",
  "MEM0:rw:b IMM0:r:b:i8",
  "MEM0:rw:v IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=XED_REG_RIP:w:SUPP REG1=XED_REG_RSP:w:SUPP",
  "REG0=XED_REG_RIP:w:SUPP  REG1=XED_REG_RSP:w:SUPP REG2=XED_REG_RCX:r:SUPP REG3=XED_REG_RDX:r:SUPP",
  "REG0=GPR8_B():r IMM0:r:b:i8",
  "REG0=GPRv_B():r IMM0:r:z",
  "MEM0:r:b REG0=GPR8_R():r",
  "REG0=GPR8_B():r REG1=GPR8_R():r",
  "MEM0:r:v REG0=GPRv_R():r",
  "REG0=GPRv_B():r REG1=GPRv_R():r",
  "REG0=XED_REG_AL:r:IMPL IMM0:r:b:i8",
  "REG0=OrAX():r:IMPL IMM0:r:z",
  "",
  "REG0=GPR32_R():r REG1=GPR32_B():r",
  "REG0=GPR32_R():r REG1=GPR32_B():r",
  "",
  "MEM0:r:w",
  "REG0=GPR16_B():r",
  "MEM0:r:w",
  "REG0=GPR16_B():r",
  "",
  "REG0=XED_REG_EAX:r:SUPP REG1=XED_REG_EDX:r:SUPP REG2=XED_REG_ECX:r:SUPP REG3=XED_REG_MSRS:w:SUPP",
  "MEM0:rw:b REG0=GPR8_R():rw",
  "REG0=GPR8_B():rw REG1=GPR8_R():rw",
  "MEM0:rw:v REG0=GPRv_R():rw",
  "REG0=GPRv_B():rw REG1=GPRv_R():rw",
  "MEM0:rw:b REG0=GPR8_R():rw",
  "MEM0:rw:v REG0=GPRv_R():rw",
  "MEM0:rw:b REG0=GPR8_R():rw",
  "REG0=GPR8_B():rw REG1=GPR8_R():rw",
  "MEM0:rw:v REG0=GPRv_R():rw",
  "REG0=GPRv_B():rw REG1=GPRv_R():rw",
  "REG0=GPRv_SB():rw REG1=OrAX():rw:IMPL",
  "MEM0:r:SUPP:b BASE0=ArBX():r:SUPP  INDEX=XED_REG_AL:r:SUPP  REG0=XED_REG_AL:w:SUPP SEG0=FINAL_DSEG():r:SUPP SCALE=1:r:SUPP",
  "MEM0:rw:b IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b",
  "MEM0:rw:v IMM0:r:z",
  "REG0=GPRv_B():rw IMM0:r:z",
  "MEM0:rw:b IMM0:r:b",
  "REG0=GPR8_B():rw IMM0:r:b",
  "MEM0:rw:v IMM0:r:b:i8",
  "REG0=GPRv_B():rw IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "REG0=GPR8_B():rw REG1=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r",
  "REG0=GPRv_B():rw REG1=GPRv_R():r",
  "REG0=GPR8_R():rw MEM0:r:b",
  "REG0=GPRv_R():rw MEM0:r:v",
  "REG0=XED_REG_AL:rw:IMPL IMM0:r:b",
  "REG0=OrAX():rw:IMPL IMM0:r:z",
  "MEM0:rw:b IMM0:r:b",
  "MEM0:rw:v IMM0:r:z",
  "MEM0:rw:b IMM0:r:b",
  "MEM0:rw:v IMM0:r:b:i8",
  "MEM0:rw:b REG0=GPR8_R():r",
  "MEM0:rw:v REG0=GPRv_R():r"
]
