==============================================================
File generated on Tue Jul 28 14:07:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 14:09:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 14:35:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 14:46:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 14:48:51 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 14:53:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 14:54:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 14:58:06 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 14:59:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 15:03:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 15:10:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 15:11:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 15:13:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 15:15:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 15:16:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 15:18:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 15:23:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 20:59:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:00:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from stereo_2020/disparity_map.cpp:1:
stereo_2020/disparity_map.cpp:100:17: error: variable length array of non-POD element type 'ptype' (aka 'ap_uint<8>')
 ptype leftImage[height * width];
                ^
stereo_2020/disparity_map.cpp:101:18: error: variable length array of non-POD element type 'ptype' (aka 'ap_uint<8>')
 ptype rightImage[height * width];
                 ^
stereo_2020/disparity_map.cpp:117:25: error: variable length array of non-POD element type 'ptype' (aka 'ap_uint<8>')
 ptype pixel_values_left[width];
                        ^
stereo_2020/disparity_map.cpp:123:28: error: variable length array of non-POD element type 'ap_uint<18>'
 ap_uint<18> cost_last_line[width][15 + 1];
                           ^
4 errors generated.
==============================================================
File generated on Tue Jul 28 21:04:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.504 ; gain = 18.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.504 ; gain = 18.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.3' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:196).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:109).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:108).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 201.855 ; gain = 116.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:172) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 255.836 ; gain = 170.758
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:203).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:93).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:92).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:95).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:94).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:92) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:94) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:95) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:203) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:203) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:95) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:93) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:92) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:142) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:172) automatically.
INFO: [XFORM 203-602] Inlining function 'scaleGray' into 'disparityMap' (stereo_2020/disparity_map.cpp:204) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' into 'disparityMap' (stereo_2020/disparity_map.cpp:206) automatically.
ERROR: [XFORM 203-733] An internal stream 'leftImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:92) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rightImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:93) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'dMap.data_stream[0].V' (stereo_2020/disparity_map.cpp:94) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[0].V' (stereo_2020/disparity_map.cpp:95) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[1].V' (stereo_2020/disparity_map.cpp:95) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[2].V' (stereo_2020/disparity_map.cpp:95) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'scaled.data_stream[0].V' (stereo_2020/disparity_map.cpp:203) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 21:10:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.730 ; gain = 18.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.730 ; gain = 18.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.3' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:202).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:115).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:114).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 204.590 ; gain = 119.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:178) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 256.457 ; gain = 171.402
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:209).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:101).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:209) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:101) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:109) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:178) automatically.
INFO: [XFORM 203-602] Inlining function 'scaleGray' into 'disparityMap' (stereo_2020/disparity_map.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' into 'disparityMap' (stereo_2020/disparity_map.cpp:212) automatically.
ERROR: [XFORM 203-733] An internal stream 'leftImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:98) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rightImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'dMap.data_stream[0].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[0].V' (stereo_2020/disparity_map.cpp:101) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[1].V' (stereo_2020/disparity_map.cpp:101) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[2].V' (stereo_2020/disparity_map.cpp:101) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'scaled.data_stream[0].V' (stereo_2020/disparity_map.cpp:209) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 21:16:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.930 ; gain = 19.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.930 ; gain = 19.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.3' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:200).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:113).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:112).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 206.547 ; gain = 121.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:162) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:176) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 257.898 ; gain = 173.016
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:207).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:207) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:207) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:207) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:162) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'scaleGray' into 'disparityMap' (stereo_2020/disparity_map.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' into 'disparityMap' (stereo_2020/disparity_map.cpp:210) automatically.
ERROR: [XFORM 203-733] An internal stream 'leftImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:96) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rightImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:97) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'dMap.data_stream[0].V' (stereo_2020/disparity_map.cpp:98) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[0].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[1].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[2].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'scaled.data_stream[0].V' (stereo_2020/disparity_map.cpp:207) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 21:18:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:109:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.117 ; gain = 19.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.117 ; gain = 19.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.3' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:201).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:114).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:113).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 206.711 ; gain = 122.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:177) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 257.832 ; gain = 173.250
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'scaleGray' into 'disparityMap' (stereo_2020/disparity_map.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' into 'disparityMap' (stereo_2020/disparity_map.cpp:211) automatically.
ERROR: [XFORM 203-733] An internal stream 'leftImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:96) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rightImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:97) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'dMap.data_stream[0].V' (stereo_2020/disparity_map.cpp:98) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[0].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[1].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[2].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'scaled.data_stream[0].V' (stereo_2020/disparity_map.cpp:208) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 21:19:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:109:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.121 ; gain = 18.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.121 ; gain = 18.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.3' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:201).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:114).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:113).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 206.648 ; gain = 121.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:177) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 255.797 ; gain = 170.504
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'scaleGray' into 'disparityMap' (stereo_2020/disparity_map.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' into 'disparityMap' (stereo_2020/disparity_map.cpp:211) automatically.
ERROR: [XFORM 203-733] An internal stream 'leftImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:97) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rightImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:98) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'dMap.data_stream[0].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[0].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[1].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[2].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'scaled.data_stream[0].V' (stereo_2020/disparity_map.cpp:208) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 21:20:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.656 ; gain = 18.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.656 ; gain = 18.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:201).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:114).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:113).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 203.754 ; gain = 118.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:177) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 256.199 ; gain = 170.883
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:177) automatically.
INFO: [XFORM 203-602] Inlining function 'scaleGray' into 'disparityMap' (stereo_2020/disparity_map.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' into 'disparityMap' (stereo_2020/disparity_map.cpp:211) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 384 for loop 'loop_channels' in function 'hls::AXIvideo2Mat<8, 288, 384, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 288 for loop 'loop_height' in function 'hls::AXIvideo2Mat<8, 288, 384, 0>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 384 for loop 'loop_width' in function 'disparityMap'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 288 for loop 'loop_height' in function 'disparityMap'.
ERROR: [XFORM 203-733] An internal stream 'leftImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:97) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rightImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:98) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'dMap.data_stream[0].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[0].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[1].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[2].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'scaled.data_stream[0].V' (stereo_2020/disparity_map.cpp:208) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 21:41:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:110:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.262 ; gain = 19.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.262 ; gain = 19.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.3' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.2' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:202).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:115).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:114).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 206.418 ; gain = 121.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:178) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 256.785 ; gain = 172.086
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:209).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:209) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:178) automatically.
INFO: [XFORM 203-602] Inlining function 'scaleGray' into 'disparityMap' (stereo_2020/disparity_map.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' into 'disparityMap' (stereo_2020/disparity_map.cpp:213) automatically.
ERROR: [XFORM 203-733] An internal stream 'leftImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:97) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rightImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:98) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'dMap.data_stream[0].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[0].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[1].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[2].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'scaled.data_stream[0].V' (stereo_2020/disparity_map.cpp:209) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 21:44:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:111:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.047 ; gain = 18.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.047 ; gain = 18.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:203).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:115).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 206.211 ; gain = 120.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:179) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 256.684 ; gain = 171.449
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:100).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:101).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:100) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:101) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:101) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'scaleGray' into 'disparityMap' (stereo_2020/disparity_map.cpp:210) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' into 'disparityMap' (stereo_2020/disparity_map.cpp:212) automatically.
ERROR: [XFORM 203-733] An internal stream 'leftImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:97) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rightImageM.data_stream[0].V' (stereo_2020/disparity_map.cpp:98) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'dMap.data_stream[0].V' (stereo_2020/disparity_map.cpp:99) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'scaled.data_stream[0].V' (stereo_2020/disparity_map.cpp:100) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[0].V' (stereo_2020/disparity_map.cpp:101) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[1].V' (stereo_2020/disparity_map.cpp:101) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [XFORM 203-733] An internal stream 'rainbow.data_stream[2].V' (stereo_2020/disparity_map.cpp:101) with default size is used in a non-dataflow region, which may result in deadlock. Please consider to resize the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 21:46:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:112:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.863 ; gain = 19.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.863 ; gain = 19.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:204).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:117).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 205.906 ; gain = 121.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 255.977 ; gain = 171.398
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:101).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:102).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:101) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:102) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:150) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (stereo_2020/disparity_map.cpp:112) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Row_proc' (stereo_2020/disparity_map.cpp:153) to a process function for dataflow in function 'disparityMap'.
WARNING: [XFORM 203-713] All the elements of global array 'leftImage.V' should be updated in process function 'Loop_1_proc129', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'rightImage.V' should be updated in process function 'Loop_1_proc129', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'disparityMap', detected/extracted 7 process function(s): 
	 'hls::AXIvideo2Mat<8, 288, 384, 0>128'
	 'hls::AXIvideo2Mat<8, 288, 384, 0>'
	 'Loop_1_proc129'
	 'Loop_Loop_Row_proc130'
	 'scaleGray'
	 'graytorgb'
	 'hls::Mat2AXIvideo<24, 288, 384, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc130'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'Loop_Loop_Row_proc130' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'Loop_Loop_Row_proc130' (stereo_2020/disparity_map.cpp:180) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 347.848 ; gain = 263.270
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 288, 384, 0>128' to 'AXIvideo2Mat128' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 288, 384, 0>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_Loop_Row_proc130' to 'Loop_Loop_Row_proc13' (stereo_2020/disparity_map.cpp:5:36)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 435.598 ; gain = 351.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.163 seconds; current allocated memory: 372.301 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 372.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 372.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 373.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 373.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 373.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Row_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 373.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 374.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleGray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 375.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 375.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'graytorgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 376.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 376.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 376.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 377.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 377.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 377.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat128'.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 378.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 379.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_18s_18s_18_1_1' to 'disparityMap_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc129'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 379.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Row_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_pixel_values_right_V' to 'Loop_Loop_Row_procud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_exponentials_V' to 'Loop_Loop_Row_prodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_cost_d_temp_right_V' to 'Loop_Loop_Row_proeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_pixel_values_left_V' to 'Loop_Loop_Row_profYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_cost_last_line_V' to 'Loop_Loop_Row_prog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Row_proc13'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 381.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleGray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_fmul_32ns_32ns_32_4_max_dsp_1' to 'disparityMap_fmulkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_sitofp_32ns_32_6_1' to 'disparityMap_sitolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_fptrunc_64ns_32_1_1' to 'disparityMap_fptrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_fpext_32ns_64_1_1' to 'disparityMap_fpexncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_dadd_64ns_64ns_64_5_full_dsp_1' to 'disparityMap_daddocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_ddiv_64ns_64ns_64_31_1' to 'disparityMap_ddivpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_sitodp_32ns_64_6_1' to 'disparityMap_sitoqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_daddocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_ddivpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fmulkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fpexncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fptrmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitolbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitoqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleGray'.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 382.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'graytorgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_dmul_64ns_64ns_64_6_max_dsp_1' to 'disparityMap_dmulrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_daddocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_ddivpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_dmulrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitoqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'graytorgb'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 383.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 384.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/height_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/width_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_rightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc129_U0' to 'start_for_Loop_1_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_graytorgb_U0' to 'start_for_graytorvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 385.379 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_hbi_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_procud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'Loop_Loop_Row_prodEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_proeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_profYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_prog8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftsc4_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'leftImageM_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightImageM_data_str_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dMap_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_value_loc_channe_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scaled_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_udo_U(start_for_Loop_1_udo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_graytorvdy_U(start_for_graytorvdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIwdI_U(start_for_Mat2AXIwdI)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 459.004 ; gain = 374.426
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 27.294 seconds; peak allocated memory: 385.379 MB.
==============================================================
File generated on Tue Jul 28 21:52:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:112:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.742 ; gain = 18.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.742 ; gain = 18.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:204).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:117).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 206.230 ; gain = 120.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 257.613 ; gain = 172.129
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:101).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:102).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:101) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:102) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:106) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:150) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (stereo_2020/disparity_map.cpp:112) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Row_proc' (stereo_2020/disparity_map.cpp:153) to a process function for dataflow in function 'disparityMap'.
WARNING: [XFORM 203-713] All the elements of global array 'leftImage.V' should be updated in process function 'Loop_1_proc129', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'rightImage.V' should be updated in process function 'Loop_1_proc129', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'disparityMap', detected/extracted 7 process function(s): 
	 'hls::AXIvideo2Mat<8, 288, 384, 0>128'
	 'hls::AXIvideo2Mat<8, 288, 384, 0>'
	 'Loop_1_proc129'
	 'Loop_Loop_Row_proc130'
	 'scaleGray'
	 'graytorgb'
	 'hls::Mat2AXIvideo<24, 288, 384, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc130'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'Loop_Loop_Row_proc130' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'Loop_Loop_Row_proc130' (stereo_2020/disparity_map.cpp:180) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 348.832 ; gain = 263.348
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 288, 384, 0>128' to 'AXIvideo2Mat128' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 288, 384, 0>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_Loop_Row_proc130' to 'Loop_Loop_Row_proc13' (stereo_2020/disparity_map.cpp:5:36)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 436.027 ; gain = 350.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.695 seconds; current allocated memory: 372.301 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 372.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 372.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 373.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 373.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 373.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Row_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 373.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 374.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleGray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 375.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 375.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'graytorgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 376.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 376.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 376.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 377.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 377.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 377.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat128'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 378.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 379.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_18s_18s_18_1_1' to 'disparityMap_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc129'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 379.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Row_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_pixel_values_right_V' to 'Loop_Loop_Row_procud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_exponentials_V' to 'Loop_Loop_Row_prodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_cost_d_temp_right_V' to 'Loop_Loop_Row_proeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_pixel_values_left_V' to 'Loop_Loop_Row_profYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc13_cost_last_line_V' to 'Loop_Loop_Row_prog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Row_proc13'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 381.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleGray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_fmul_32ns_32ns_32_4_max_dsp_1' to 'disparityMap_fmulkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_sitofp_32ns_32_6_1' to 'disparityMap_sitolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_fptrunc_64ns_32_1_1' to 'disparityMap_fptrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_fpext_32ns_64_1_1' to 'disparityMap_fpexncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_dadd_64ns_64ns_64_5_full_dsp_1' to 'disparityMap_daddocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_ddiv_64ns_64ns_64_31_1' to 'disparityMap_ddivpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_sitodp_32ns_64_6_1' to 'disparityMap_sitoqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_daddocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_ddivpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fmulkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fpexncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fptrmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitolbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitoqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleGray'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 382.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'graytorgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_dmul_64ns_64ns_64_6_max_dsp_1' to 'disparityMap_dmulrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_daddocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_ddivpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_dmulrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitoqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'graytorgb'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 383.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 384.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/height_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/width_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_rightde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc129_U0' to 'start_for_Loop_1_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_graytorgb_U0' to 'start_for_graytorvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 385.379 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_hbi_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_procud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'Loop_Loop_Row_prodEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_proeOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_profYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_prog8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftsc4_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'leftImageM_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightImageM_data_str_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dMap_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_value_loc_channe_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scaled_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_udo_U(start_for_Loop_1_udo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_graytorvdy_U(start_for_graytorvdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIwdI_U(start_for_Mat2AXIwdI)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 459.492 ; gain = 374.008
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 27.891 seconds; peak allocated memory: 385.379 MB.
==============================================================
File generated on Tue Jul 28 21:57:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:58:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:109:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.902 ; gain = 18.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.902 ; gain = 18.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:201).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:35).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:114).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:113).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:33).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 204.234 ; gain = 118.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 255.324 ; gain = 170.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:98).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:95).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:97).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:97) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:95) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:34) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:72) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 384 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 288 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>'.
INFO: [XFORM 203-721] Change variable 'leftImage.V' (stereo_2020/disparity_map.cpp:100) to FIFO automatically.
INFO: [XFORM 203-721] Change variable 'rightImage.V' (stereo_2020/disparity_map.cpp:101) to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (stereo_2020/disparity_map.cpp:109) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Row_proc' (stereo_2020/disparity_map.cpp:150) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-712] Applying dataflow to function 'disparityMap', detected/extracted 8 process function(s): 
	 'Block_arrayctor.loop1.preheader51_proc'
	 'hls::AXIvideo2Mat<8, 288, 384, 0>97'
	 'hls::AXIvideo2Mat<8, 288, 384, 0>'
	 'Loop_1_proc98'
	 'Loop_Loop_Row_proc99'
	 'scaleGray'
	 'graytorgb'
	 'hls::Mat2AXIvideo<24, 288, 384, 4096>'.
WARNING: [XFORM 203-124] Array  'rightImage.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'leftImage.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:177:22) to (stereo_2020/disparity_map.cpp:190:9) in function 'Loop_Loop_Row_proc99'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'Loop_Loop_Row_proc99' (stereo_2020/disparity_map.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'Loop_Loop_Row_proc99' (stereo_2020/disparity_map.cpp:177) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 338.277 ; gain = 252.988
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 288, 384, 0>97' to 'AXIvideo2Mat97' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 288, 384, 0>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader51_proc' to 'Block_arrayctor.loop' 
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 384 for loop 'loop_channels' in function 'AXIvideo2Mat97'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 288 for loop 'loop_height' in function 'AXIvideo2Mat97'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 384 for loop 'loop_channels' in function 'AXIvideo2Mat'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 288 for loop 'loop_height' in function 'AXIvideo2Mat'.
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop' to 'Block_arrayctor.loop.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 433.406 ; gain = 348.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.899 seconds; current allocated memory: 369.529 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 369.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 369.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 370.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 370.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 370.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Row_proc99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 370.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 371.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleGray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 372.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 372.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'graytorgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 373.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 373.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 373.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 374.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 374.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 374.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat97'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 375.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 376.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc98'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 376.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Row_proc99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc99_pixel_values_right_V' to 'Loop_Loop_Row_probkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc99_exponentials_V' to 'Loop_Loop_Row_procud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc99_cost_d_temp_right_V' to 'Loop_Loop_Row_prodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc99_pixel_values_left_V' to 'Loop_Loop_Row_proeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc99_cost_last_line_V' to 'Loop_Loop_Row_profYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Row_proc99'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 377.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleGray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_fmul_32ns_32ns_32_4_max_dsp_1' to 'disparityMap_fmuljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_sitofp_32ns_32_6_1' to 'disparityMap_sitokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_fptrunc_64ns_32_1_1' to 'disparityMap_fptrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_fpext_32ns_64_1_1' to 'disparityMap_fpexmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_dadd_64ns_64ns_64_5_full_dsp_1' to 'disparityMap_daddncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_ddiv_64ns_64ns_64_31_1' to 'disparityMap_ddivocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_sitodp_32ns_64_6_1' to 'disparityMap_sitopcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_daddncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_ddivocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fmuljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fpexmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fptrlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitokbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitopcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleGray'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 378.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'graytorgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_dmul_64ns_64ns_64_6_max_dsp_1' to 'disparityMap_dmulqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_daddncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_ddivocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_dmulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitopcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'graytorgb'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 380.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 381.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_1_proc98_U0' to 'start_for_Loop_1_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_Loop_Row_proc99_U0' to 'start_for_Loop_Losc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_graytorgb_U0' to 'start_for_graytortde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIudo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 381.915 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_g8j_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_probkb_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'Loop_Loop_Row_procud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_prodEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_proeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_profYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'leftImageM_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightImageM_data_str_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'leftImage_V_U(fifo_w8_d110592_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rightImage_V_U(fifo_w8_d110592_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dMap_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_value_loc_channe_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scaled_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_1_rcU_U(start_for_Loop_1_rcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_Losc4_U(start_for_Loop_Losc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_graytortde_U(start_for_graytortde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIudo_U(start_for_Mat2AXIudo)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 454.379 ; gain = 369.090
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 26.522 seconds; peak allocated memory: 381.915 MB.
==============================================================
File generated on Tue Jul 28 22:04:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:110:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.086 ; gain = 19.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.086 ; gain = 19.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:203).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:36).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:115).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:48).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:34).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:83).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 204.434 ; gain = 119.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:35) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 255.520 ; gain = 170.543
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'scale_gray' (stereo_2020/disparity_map.cpp:32) in function 'scaleGray' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Gray_to_color' (stereo_2020/disparity_map.cpp:46) in function 'graytorgb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mat_matrix' (stereo_2020/disparity_map.cpp:112) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'disparityMap_label2' (stereo_2020/disparity_map.cpp:114) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Row' (stereo_2020/disparity_map.cpp:152) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_d' (stereo_2020/disparity_map.cpp:174) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'scaleGray_label0' (stereo_2020/disparity_map.cpp:33) in function 'scaleGray' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'graytorgb_label1' (stereo_2020/disparity_map.cpp:47) in function 'graytorgb' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'disparityMap_label2' (stereo_2020/disparity_map.cpp:114) in function 'disparityMap' completely with a factor of 384.
INFO: [HLS 200-489] Unrolling loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' completely with a factor of 384.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 22:05:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:110:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.051 ; gain = 18.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.051 ; gain = 18.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:203).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:36).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:115).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:48).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:34).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:83).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 204.625 ; gain = 119.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:35) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 253.703 ; gain = 168.098
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'scale_gray' (stereo_2020/disparity_map.cpp:32) in function 'scaleGray' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Gray_to_color' (stereo_2020/disparity_map.cpp:46) in function 'graytorgb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mat_matrix' (stereo_2020/disparity_map.cpp:112) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'disparityMap_label2' (stereo_2020/disparity_map.cpp:114) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Row' (stereo_2020/disparity_map.cpp:152) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_d' (stereo_2020/disparity_map.cpp:174) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'scaleGray_label0' (stereo_2020/disparity_map.cpp:33) in function 'scaleGray' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'graytorgb_label1' (stereo_2020/disparity_map.cpp:47) in function 'graytorgb' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'disparityMap_label2' (stereo_2020/disparity_map.cpp:114) in function 'disparityMap' completely with a factor of 384.
INFO: [HLS 200-489] Unrolling loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' completely with a factor of 384.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 22:06:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:110:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.859 ; gain = 19.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.859 ; gain = 19.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:203).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:36).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:115).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:48).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:34).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:83).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 204.332 ; gain = 119.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:35) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 255.910 ; gain = 171.320
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'scale_gray' (stereo_2020/disparity_map.cpp:32) in function 'scaleGray' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Gray_to_color' (stereo_2020/disparity_map.cpp:46) in function 'graytorgb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mat_matrix' (stereo_2020/disparity_map.cpp:112) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'disparityMap_label2' (stereo_2020/disparity_map.cpp:114) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Row' (stereo_2020/disparity_map.cpp:152) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'scaleGray_label0' (stereo_2020/disparity_map.cpp:33) in function 'scaleGray' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'graytorgb_label1' (stereo_2020/disparity_map.cpp:47) in function 'graytorgb' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'disparityMap_label2' (stereo_2020/disparity_map.cpp:114) in function 'disparityMap' completely with a factor of 384.
INFO: [HLS 200-489] Unrolling loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' completely with a factor of 384.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 22:07:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:110:1
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.930 ; gain = 18.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.930 ; gain = 18.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<288, 384, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<288, 384, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::init' into 'hls::Mat<288, 384, 0>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::init' into 'hls::Mat<288, 384, 4096>::Mat.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::write' into 'hls::Mat<288, 384, 0>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 288, 384, 0>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'disparityMap' (stereo_2020/disparity_map.cpp:203).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator<<' into 'scaleGray' (stereo_2020/disparity_map.cpp:36).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::read' into 'hls::Mat<288, 384, 0>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'disparityMap' (stereo_2020/disparity_map.cpp:115).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'graytorgb' (stereo_2020/disparity_map.cpp:48).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 0>::operator>>' into 'scaleGray' (stereo_2020/disparity_map.cpp:34).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::write' into 'hls::Mat<288, 384, 4096>::operator<<' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator<<' into 'graytorgb' (stereo_2020/disparity_map.cpp:83).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::read' into 'hls::Mat<288, 384, 4096>::operator>>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<288, 384, 4096>::operator>>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>.1' into 'hls::AXISetBitFields<24, unsigned char>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<24, unsigned char>' into 'hls::Mat2AXIvideo<24, 288, 384, 4096>' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 204.770 ; gain = 119.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:35) automatically.
WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 255.605 ; gain = 170.668
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:99).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'scale_gray' (stereo_2020/disparity_map.cpp:32) in function 'scaleGray' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Gray_to_color' (stereo_2020/disparity_map.cpp:46) in function 'graytorgb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mat_matrix' (stereo_2020/disparity_map.cpp:112) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'disparityMap_label2' (stereo_2020/disparity_map.cpp:114) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'scaleGray_label0' (stereo_2020/disparity_map.cpp:33) in function 'scaleGray' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'graytorgb_label1' (stereo_2020/disparity_map.cpp:47) in function 'graytorgb' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'graytorgb' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'disparityMap_label2' (stereo_2020/disparity_map.cpp:114) in function 'disparityMap' completely with a factor of 384.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:99) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) .
INFO: [XFORM 203-101] Partitioning array 'img_in.val' (stereo_2020/disparity_map.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_scaled.val' (stereo_2020/disparity_map.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img_out.val' (stereo_2020/disparity_map.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'left_pixel.val' (stereo_2020/disparity_map.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_pixel.val' (stereo_2020/disparity_map.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_pixel.val' (stereo_2020/disparity_map.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dMap.data_stream.V' (stereo_2020/disparity_map.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scaled.data_stream.V' (stereo_2020/disparity_map.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rainbow.data_stream.V' (stereo_2020/disparity_map.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'leftImageM.data_stream.V' (stereo_2020/disparity_map.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rightImageM.data_stream.V' (stereo_2020/disparity_map.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'scaleGray' (stereo_2020/disparity_map.cpp:35) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'graytorgb' (stereo_2020/disparity_map.cpp:73) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 384 for loop 'loop_width' in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 288 for loop 'loop_height' in function 'hls::Mat2AXIvideo<24, 288, 384, 4096>'.
INFO: [XFORM 203-721] Changing loop 'Loop_mat_matrix_proc' (stereo_2020/disparity_map.cpp:112) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Row_proc' (stereo_2020/disparity_map.cpp:152) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-712] Applying dataflow to function 'disparityMap', detected/extracted 8 process function(s): 
	 'Block_arrayctor.loop1.preheader265_proc'
	 'hls::AXIvideo2Mat<8, 288, 384, 0>98'
	 'hls::AXIvideo2Mat<8, 288, 384, 0>'
	 'Loop_mat_matrix_proc99'
	 'Loop_Loop_Row_proc100'
	 'scaleGray'
	 'graytorgb'
	 'hls::Mat2AXIvideo<24, 288, 384, 4096>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:179:22) to (stereo_2020/disparity_map.cpp:192:9) in function 'Loop_Loop_Row_proc100'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'Loop_Loop_Row_proc100' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'Loop_Loop_Row_proc100' (stereo_2020/disparity_map.cpp:179) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:33 ; elapsed = 00:04:47 . Memory (MB): peak = 407.129 ; gain = 322.191
INFO: [XFORM 203-541] Flattening a loop nest 'scale_gray' (stereo_2020/disparity_map.cpp:32:10) in function 'scaleGray'.
INFO: [XFORM 203-541] Flattening a loop nest 'Gray_to_color' (stereo_2020/disparity_map.cpp:46:4) in function 'graytorgb'.
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<24, 288, 384, 4096>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 288, 384, 0>98' to 'AXIvideo2Mat98' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 288, 384, 0>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Loop_mat_matrix_proc99' to 'Loop_mat_matrix_proc' (stereo_2020/disparity_map.cpp:111:4)
WARNING: [XFORM 203-631] Renaming function 'Loop_Loop_Row_proc100' to 'Loop_Loop_Row_proc10' (stereo_2020/disparity_map.cpp:5:36)
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader265_proc' to 'Block_arrayctor.loop' 
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 384 for loop 'loop_channels' in function 'AXIvideo2Mat98'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 288 for loop 'loop_height' in function 'AXIvideo2Mat98'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 384 for loop 'loop_channels' in function 'AXIvideo2Mat'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 288 for loop 'loop_height' in function 'AXIvideo2Mat'.
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop' to 'Block_arrayctor.loop.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:28 ; elapsed = 00:05:41 . Memory (MB): peak = 570.703 ; gain = 485.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 343.77 seconds; current allocated memory: 484.054 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 484.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 484.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 484.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_mat_matrix_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mat_matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_mat_matrix_proc': Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115) and fifo read on port 'leftImageM_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->stereo_2020/disparity_map.cpp:115).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.786 seconds; current allocated memory: 494.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.344 seconds; current allocated memory: 506.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Row_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.175 seconds; current allocated memory: 507.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 507.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleGray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'scale_gray_scaleGray_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 508.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 508.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'graytorgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Gray_to_color_graytorgb_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 52.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 509.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 509.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 510.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 510.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.059 seconds; current allocated memory: 510.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.172 seconds; current allocated memory: 511.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat98'.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 512.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 513.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_mat_matrix_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_mat_matrix_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.842 seconds; current allocated memory: 535.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Row_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc10_pixel_values_right_V' to 'Loop_Loop_Row_probkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc10_exponentials_V' to 'Loop_Loop_Row_procud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc10_cost_d_temp_right_V' to 'Loop_Loop_Row_prodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc10_pixel_values_left_V' to 'Loop_Loop_Row_proeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc10_cost_last_line_V' to 'Loop_Loop_Row_profYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Row_proc10'.
INFO: [HLS 200-111]  Elapsed time: 7.731 seconds; current allocated memory: 539.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleGray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_fmul_32ns_32ns_32_4_max_dsp_1' to 'disparityMap_fmuljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_sitofp_32ns_32_6_1' to 'disparityMap_sitokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_fptrunc_64ns_32_1_1' to 'disparityMap_fptrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_fpext_32ns_64_1_1' to 'disparityMap_fpexmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_dadd_64ns_64ns_64_5_full_dsp_1' to 'disparityMap_daddncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_ddiv_64ns_64ns_64_31_1' to 'disparityMap_ddivocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_sitodp_32ns_64_6_1' to 'disparityMap_sitopcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_daddncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_ddivocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fmuljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fpexmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_fptrlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitokbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitopcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleGray'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 540.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'graytorgb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'disparityMap_dmul_64ns_64ns_64_6_max_dsp_1' to 'disparityMap_dmulqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_daddncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_ddivocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_dmulqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_sitopcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'graytorgb'.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 543.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 544.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/leftImagein_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rightImagein_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/dMapout_rainbow_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_mat_matrix_proc_U0' to 'start_for_Loop_matde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_graytorgb_U0' to 'start_for_graytorudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIvdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 545.192 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_g8j_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_probkb_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'Loop_Loop_Row_procud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_prodEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_proeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_profYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftrcU_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'leftImageM_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rightImageM_data_str_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dMap_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_value_loc_channe_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scaled_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rainbow_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_matde_U(start_for_Loop_matde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_graytorudo_U(start_for_graytorudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIvdy_U(start_for_Mat2AXIvdy)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:33 ; elapsed = 00:06:54 . Memory (MB): peak = 701.945 ; gain = 617.008
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 413.781 seconds; peak allocated memory: 545.192 MB.
==============================================================
File generated on Tue Jul 28 22:58:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 22:59:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 23:00:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 23:01:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:106:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.148 ; gain = 18.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.148 ; gain = 18.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 152.914 ; gain = 67.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 187.340 ; gain = 101.957
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (stereo_2020/disparity_map.cpp:106) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Row_proc' (stereo_2020/disparity_map.cpp:152) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (stereo_2020/disparity_map.cpp:210) to a process function for dataflow in function 'disparityMap'.
WARNING: [XFORM 203-713] All the elements of global array 'leftImage.V' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'rightImage.V' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'dMap.V' should be updated in process function 'Loop_Loop_Row_proc33', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'disparityMap', detected/extracted 4 process function(s): 
	 'Block_arrayctor.loop1.preheader22_proc'
	 'Loop_1_proc'
	 'Loop_Loop_Row_proc33'
	 'Loop_3_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:179:22) to (stereo_2020/disparity_map.cpp:192:9) in function 'Loop_Loop_Row_proc33'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'Loop_Loop_Row_proc33' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'Loop_Loop_Row_proc33' (stereo_2020/disparity_map.cpp:179) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 249.352 ; gain = 163.969
WARNING: [XFORM 203-631] Renaming function 'Block_arrayctor.loop1.preheader22_proc' to 'Block_arrayctor.loop' (stereo_2020/disparity_map.cpp:102:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 294.535 ; gain = 209.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_arrayctor.loop' to 'Block_arrayctor_loop'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.177 seconds; current allocated memory: 238.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 238.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 238.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 238.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Row_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 239.377 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 239.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 240.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 240.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 240.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 240.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_arrayctor_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_arrayctor_loop'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 240.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 241.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Row_proc33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc33_pixel_values_right_V' to 'Loop_Loop_Row_probkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc33_exponentials_V' to 'Loop_Loop_Row_procud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc33_cost_d_temp_right_V' to 'Loop_Loop_Row_prodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc33_pixel_values_left_V' to 'Loop_Loop_Row_proeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc33_cost_last_line_V' to 'Loop_Loop_Row_profYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Row_proc33'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 242.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 242.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righkbM' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'disparityMap/leftImagein_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/leftImagein_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 243.699 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_g8j_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_probkb_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'Loop_Loop_Row_procud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_prodEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_proeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_profYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftjbC_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packets_loc_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'packets_loc_c26_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 304.805 ; gain = 219.422
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 18.775 seconds; peak allocated memory: 243.699 MB.
==============================================================
File generated on Tue Jul 28 23:04:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:106:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.293 ; gain = 19.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.293 ; gain = 19.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 151.898 ; gain = 67.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 186.199 ; gain = 101.344
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (stereo_2020/disparity_map.cpp:106) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Row_proc' (stereo_2020/disparity_map.cpp:152) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (stereo_2020/disparity_map.cpp:210) to a process function for dataflow in function 'disparityMap'.
WARNING: [XFORM 203-713] All the elements of global array 'dMap.V' should be updated in process function 'Loop_Loop_Row_proc31', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'disparityMap', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_Loop_Row_proc31'
	 'Loop_3_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:179:22) to (stereo_2020/disparity_map.cpp:192:9) in function 'Loop_Loop_Row_proc31'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'Loop_Loop_Row_proc31' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'Loop_Loop_Row_proc31' (stereo_2020/disparity_map.cpp:179) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 244.227 ; gain = 159.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 280.172 ; gain = 195.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.54 seconds; current allocated memory: 227.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 227.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Row_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 227.846 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 228.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 228.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 228.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 228.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 228.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 229.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Row_proc31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc31_pixel_values_right_V' to 'Loop_Loop_Row_probkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc31_exponentials_V' to 'Loop_Loop_Row_procud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc31_cost_d_temp_right_V' to 'Loop_Loop_Row_prodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc31_pixel_values_left_V' to 'Loop_Loop_Row_proeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc31_cost_last_line_V' to 'Loop_Loop_Row_profYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Row_proc31'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 230.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 231.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righkbM' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'disparityMap/leftImagein_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/leftImagein_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 231.741 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_g8j_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_probkb_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'Loop_Loop_Row_procud_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_prodEe_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_proeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_profYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftjbC_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 292.348 ; gain = 207.492
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 18.78 seconds; peak allocated memory: 231.741 MB.
==============================================================
File generated on Tue Jul 28 23:08:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:106:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.223 ; gain = 18.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 104.223 ; gain = 18.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 152.590 ; gain = 66.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 185.707 ; gain = 100.027
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:161) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:175) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:130) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (stereo_2020/disparity_map.cpp:106) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Row_proc' (stereo_2020/disparity_map.cpp:152) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (stereo_2020/disparity_map.cpp:211) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-712] Applying dataflow to function 'disparityMap', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_Loop_Row_proc64'
	 'Loop_3_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:189:25) to (stereo_2020/disparity_map.cpp:178:5) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'Loop_Loop_Row_proc64' (stereo_2020/disparity_map.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'Loop_Loop_Row_proc64' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 247.348 ; gain = 161.668
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Row' (stereo_2020/disparity_map.cpp:152:3) in function 'Loop_Loop_Row_proc64'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 284.473 ; gain = 198.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.216 seconds; current allocated memory: 230.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 230.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Row_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Row_Loop_Col'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 232.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 235.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 235.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 236.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 236.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 236.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 237.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Row_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_s' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_exponentials_V' to 'Loop_Loop_Row_probkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_15_V' to 'Loop_Loop_Row_procud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_14_V' to 'Loop_Loop_Row_prodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_13_V' to 'Loop_Loop_Row_proeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_12_V' to 'Loop_Loop_Row_profYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_11_V' to 'Loop_Loop_Row_prog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_10_V' to 'Loop_Loop_Row_prohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_9_V' to 'Loop_Loop_Row_proibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_8_V' to 'Loop_Loop_Row_projbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_7_V' to 'Loop_Loop_Row_prokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_6_V' to 'Loop_Loop_Row_prolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_5_V' to 'Loop_Loop_Row_promb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_4_V' to 'Loop_Loop_Row_proncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_3_V' to 'Loop_Loop_Row_proocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_2_V' to 'Loop_Loop_Row_propcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_1_V' to 'Loop_Loop_Row_proqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_0_V' to 'Loop_Loop_Row_prorcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_pixel_values_left_V' to 'Loop_Loop_Row_prosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_udo': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Row_proc64'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 242.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.011 seconds; current allocated memory: 244.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'disparityMap/leftImagein_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/leftImagein_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 245.396 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_tde_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'Loop_Loop_Row_probkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_procud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_prosc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftvdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 317.684 ; gain = 232.004
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 23.938 seconds; peak allocated memory: 245.396 MB.
==============================================================
File generated on Wed Jul 29 09:17:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:22:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:24:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:27:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:28:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:41:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:42:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:43:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:45:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:56:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:57:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:59:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:09:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:17:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:17:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:18:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:18:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: stereo_2020/disparity_map.cpp:106:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file stereo_2020/disparity_map.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.000 ; gain = 18.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.000 ; gain = 18.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.238 ; gain = 66.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 185.668 ; gain = 100.285
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:161) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:175) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:130) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (stereo_2020/disparity_map.cpp:106) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop_Row_proc' (stereo_2020/disparity_map.cpp:152) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (stereo_2020/disparity_map.cpp:211) to a process function for dataflow in function 'disparityMap'.
INFO: [XFORM 203-712] Applying dataflow to function 'disparityMap', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_Loop_Row_proc64'
	 'Loop_3_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:189:25) to (stereo_2020/disparity_map.cpp:178:5) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:180:22) to (stereo_2020/disparity_map.cpp:193:9) in function 'Loop_Loop_Row_proc64'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'Loop_Loop_Row_proc64' (stereo_2020/disparity_map.cpp:180) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'Loop_Loop_Row_proc64' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 246.422 ; gain = 161.039
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Row' (stereo_2020/disparity_map.cpp:152:3) in function 'Loop_Loop_Row_proc64'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 284.086 ; gain = 198.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.258 seconds; current allocated memory: 230.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 230.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop_Row_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_Row_Loop_Col'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_Loop_Row_proc64': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 232.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 235.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 235.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 236.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 236.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 236.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 237.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop_Row_proc64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_s' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_exponentials_V' to 'Loop_Loop_Row_probkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_15_V' to 'Loop_Loop_Row_procud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_14_V' to 'Loop_Loop_Row_prodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_13_V' to 'Loop_Loop_Row_proeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_12_V' to 'Loop_Loop_Row_profYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_11_V' to 'Loop_Loop_Row_prog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_10_V' to 'Loop_Loop_Row_prohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_9_V' to 'Loop_Loop_Row_proibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_8_V' to 'Loop_Loop_Row_projbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_7_V' to 'Loop_Loop_Row_prokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_6_V' to 'Loop_Loop_Row_prolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_5_V' to 'Loop_Loop_Row_promb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_4_V' to 'Loop_Loop_Row_proncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_3_V' to 'Loop_Loop_Row_proocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_2_V' to 'Loop_Loop_Row_propcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_1_V' to 'Loop_Loop_Row_proqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_cost_last_line_0_V' to 'Loop_Loop_Row_prorcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_Loop_Row_proc64_pixel_values_left_V' to 'Loop_Loop_Row_prosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_udo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_udo': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop_Row_proc64'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 242.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.473 seconds; current allocated memory: 244.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'disparityMap/leftImagein_TUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/leftImagein_TLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 245.364 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_tde_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'Loop_Loop_Row_probkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_procud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_Loop_Row_prosc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftvdy_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 317.906 ; gain = 232.523
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 29.727 seconds; peak allocated memory: 245.364 MB.
==============================================================
File generated on Wed Jul 29 10:19:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.027 ; gain = 19.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.027 ; gain = 19.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 152.605 ; gain = 67.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:179) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 186.508 ; gain = 101.633
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:154) in function 'disparityMap' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:174) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:129) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:179) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:154:4) to (stereo_2020/disparity_map.cpp:177:5) in function 'disparityMap'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 247.465 ; gain = 162.590
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Row' (stereo_2020/disparity_map.cpp:151:3) in function 'disparityMap'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 257.945 ; gain = 173.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Row_Loop_Col'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.176 seconds; current allocated memory: 204.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 208.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V13' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V14' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V15' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'disparityMap_exponentials_V' to 'disparityMap_expobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_s' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_pixel_values_left_V' to 'disparityMap_pixeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_0_V' to 'disparityMap_costfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_1_V' to 'disparityMap_costg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_2_V' to 'disparityMap_costhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_3_V' to 'disparityMap_costibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_4_V' to 'disparityMap_costjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_5_V' to 'disparityMap_costkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_6_V' to 'disparityMap_costlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_7_V' to 'disparityMap_costmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_8_V' to 'disparityMap_costncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_9_V' to 'disparityMap_costocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_10_V' to 'disparityMap_costpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_11_V' to 'disparityMap_costqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_12_V' to 'disparityMap_costrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_13_V' to 'disparityMap_costsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_14_V' to 'disparityMap_costtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_15_V' to 'disparityMap_costudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_wdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_xdS': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 214.878 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_vdy_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'disparityMap_expobkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_pixeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_costfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 287.504 ; gain = 202.629
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 26.382 seconds; peak allocated memory: 214.878 MB.
==============================================================
File generated on Wed Jul 29 10:21:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.691 ; gain = 18.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.691 ; gain = 18.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 152.883 ; gain = 67.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:182) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 185.773 ; gain = 100.488
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Row' (stereo_2020/disparity_map.cpp:151) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:161) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_d' (stereo_2020/disparity_map.cpp:176) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' completely with a factor of 384.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop_Col' (stereo_2020/disparity_map.cpp:155) in function 'disparityMap' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Wed Jul 29 10:23:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.680 ; gain = 18.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.680 ; gain = 18.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 152.078 ; gain = 67.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:180) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 185.172 ; gain = 100.371
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:154) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:175) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:129) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:180) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:154:4) to (stereo_2020/disparity_map.cpp:178:5) in function 'disparityMap'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 248.031 ; gain = 163.230
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Row' (stereo_2020/disparity_map.cpp:151:3) in function 'disparityMap'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 259.305 ; gain = 174.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Row_Loop_Col'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.217 seconds; current allocated memory: 204.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 208.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V13' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V14' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V15' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'disparityMap_exponentials_V' to 'disparityMap_expobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_s' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_pixel_values_left_V' to 'disparityMap_pixeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_0_V' to 'disparityMap_costfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_1_V' to 'disparityMap_costg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_2_V' to 'disparityMap_costhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_3_V' to 'disparityMap_costibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_4_V' to 'disparityMap_costjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_5_V' to 'disparityMap_costkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_6_V' to 'disparityMap_costlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_7_V' to 'disparityMap_costmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_8_V' to 'disparityMap_costncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_9_V' to 'disparityMap_costocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_10_V' to 'disparityMap_costpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_11_V' to 'disparityMap_costqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_12_V' to 'disparityMap_costrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_13_V' to 'disparityMap_costsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_14_V' to 'disparityMap_costtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_15_V' to 'disparityMap_costudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_wdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_xdS': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 1.481 seconds; current allocated memory: 214.883 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_vdy_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'disparityMap_expobkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_pixeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_costfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 288.359 ; gain = 203.559
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 26.564 seconds; peak allocated memory: 214.883 MB.
==============================================================
File generated on Wed Jul 29 10:24:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.648 ; gain = 18.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.648 ; gain = 18.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 152.613 ; gain = 67.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:181) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.254 ; gain = 101.074
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:154) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_d' (stereo_2020/disparity_map.cpp:175) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:175) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:129) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:181) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:154:4) to (stereo_2020/disparity_map.cpp:179:5) in function 'disparityMap'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 247.512 ; gain = 162.332
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Row' (stereo_2020/disparity_map.cpp:151:3) in function 'disparityMap'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 258.520 ; gain = 173.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Row_Loop_Col'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:169) of variable 'p_0937_4_14', stereo_2020/disparity_map.cpp:169 on local variable 'p_0937_1' and 'load' operation ('p_0937_1_load_1') on local variable 'p_0937_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.568 seconds; current allocated memory: 204.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 208.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V13' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V14' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V15' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'disparityMap_exponentials_V' to 'disparityMap_expobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_s' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_pixel_values_left_V' to 'disparityMap_pixeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_0_V' to 'disparityMap_costfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_1_V' to 'disparityMap_costg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_2_V' to 'disparityMap_costhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_3_V' to 'disparityMap_costibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_4_V' to 'disparityMap_costjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_5_V' to 'disparityMap_costkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_6_V' to 'disparityMap_costlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_7_V' to 'disparityMap_costmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_8_V' to 'disparityMap_costncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_9_V' to 'disparityMap_costocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_10_V' to 'disparityMap_costpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_11_V' to 'disparityMap_costqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_12_V' to 'disparityMap_costrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_13_V' to 'disparityMap_costsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_14_V' to 'disparityMap_costtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_15_V' to 'disparityMap_costudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_wdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_xdS': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 1.438 seconds; current allocated memory: 214.885 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_vdy_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'disparityMap_expobkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_pixeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_costfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 288.242 ; gain = 203.063
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 26.901 seconds; peak allocated memory: 214.885 MB.
==============================================================
File generated on Wed Jul 29 10:29:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.688 ; gain = 19.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.688 ; gain = 19.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 152.395 ; gain = 67.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:181) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 185.949 ; gain = 101.332
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:154) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_d' (stereo_2020/disparity_map.cpp:175) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:175) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
ERROR: [XFORM 203-103] Array 'dMap.V' (stereo_2020/disparity_map.cpp:95): partitioned elements number (110592) has exeeded the threshold (1024), which may cause long run-time.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Wed Jul 29 10:30:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.664 ; gain = 18.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 103.664 ; gain = 18.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 151.379 ; gain = 66.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:181) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.215 ; gain = 100.875
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:154) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_d' (stereo_2020/disparity_map.cpp:175) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:175) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
WARNING: [XFORM 203-104] Completely partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:129) accessed through non-constant indices on dimension 1 (stereo_2020/disparity_map.cpp:178:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.1' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.2' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.3' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.4' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.5' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.6' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.7' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.8' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.9' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.10' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.11' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.12' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.13' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.14' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.15' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.16' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.17' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.18' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.19' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.20' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.21' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.22' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.23' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.24' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.25' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.26' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.27' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.28' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.29' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.30' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.31' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.32' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.33' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.34' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.35' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.36' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.37' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.38' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.39' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.40' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.41' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.42' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.43' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.44' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.45' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.46' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.47' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.48' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.49' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.50' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.51' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.52' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.53' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.54' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.55' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.56' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.57' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.58' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.59' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.60' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.61' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.62' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.63' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.64' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.65' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.66' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.67' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.68' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.69' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.70' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.71' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.72' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.73' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.74' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.75' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.76' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.77' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.78' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.79' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.80' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.81' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.82' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.83' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.84' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.85' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.86' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.87' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.88' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.89' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.90' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.91' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.92' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.93' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.94' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.95' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.96' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.97' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.98' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.99' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.100' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.101' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.102' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.103' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.104' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.105' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.106' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.107' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.108' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.109' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.110' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.111' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.112' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.113' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.114' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.115' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.116' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.117' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.118' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.119' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.120' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.121' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.122' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.123' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.124' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.125' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.126' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.127' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.128' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.129' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.130' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.131' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.132' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.133' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.134' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.135' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.136' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.137' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.138' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.139' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.140' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.141' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.142' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.143' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.144' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.145' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.146' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.147' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.148' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.149' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.150' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.151' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.152' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.153' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.154' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.155' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.156' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.157' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.158' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.159' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.160' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.161' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.162' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.163' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.164' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.165' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.166' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.167' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.168' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.169' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.170' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.171' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.172' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.173' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.174' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.175' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.176' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.177' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.178' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.179' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.180' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.181' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.182' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.183' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.184' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.185' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.186' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.187' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.188' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.189' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.190' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.191' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.192' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.193' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.194' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.195' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.196' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.197' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.198' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.199' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.200' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.201' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.202' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.203' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.204' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.205' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.206' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.207' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.208' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.209' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.210' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.211' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.212' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.213' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.214' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.215' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.216' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.217' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.218' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.219' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.220' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.221' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.222' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.223' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.224' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.225' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.226' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.227' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.228' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.229' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.230' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.231' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.232' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.233' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.234' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.235' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.236' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.237' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.238' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.239' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.240' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.241' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.242' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.243' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.244' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.245' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.246' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.247' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.248' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.249' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.250' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.251' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.252' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.253' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.254' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.255' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.256' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.257' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.258' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.259' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.260' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.261' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.262' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.263' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.264' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.265' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.266' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.267' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.268' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.269' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.270' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.271' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.272' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.273' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.274' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.275' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.276' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.277' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.278' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.279' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.280' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.281' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.282' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.283' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.284' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.285' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.286' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.287' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.288' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.289' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.290' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.291' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.292' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.293' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.294' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.295' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.296' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.297' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.298' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.299' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.300' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.301' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.302' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.303' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.304' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.305' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.306' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.307' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.308' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.309' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.310' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.311' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.312' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.313' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.314' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.315' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.316' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.317' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.318' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.319' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.320' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.321' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.322' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.323' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.324' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.325' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.326' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.327' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.328' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.329' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.330' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.331' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.332' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.333' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.334' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.335' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.336' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.337' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.338' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.339' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.340' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.341' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.342' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.343' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.344' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.345' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.346' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.347' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.348' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.349' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.350' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.351' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.352' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.353' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.354' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.355' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.356' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.357' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.358' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.359' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.360' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.361' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.362' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.363' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.364' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.365' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.366' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.367' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.368' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.369' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.370' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.371' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.372' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.373' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.374' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.375' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.376' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.377' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.378' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.379' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.380' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.381' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.382' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V.383' (stereo_2020/disparity_map.cpp:129) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:181) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:154:4) to (stereo_2020/disparity_map.cpp:201:5) in function 'disparityMap'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hype==============================================================
File generated on Wed Jul 29 10:44:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.926 ; gain = 19.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.926 ; gain = 19.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 151.961 ; gain = 67.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:179) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 185.531 ; gain = 100.715
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:154) in function 'disparityMap' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:174) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:129) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:179) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:154:4) to (stereo_2020/disparity_map.cpp:177:5) in function 'disparityMap'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:192:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 247.750 ; gain = 162.934
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Row' (stereo_2020/disparity_map.cpp:151:3) in function 'disparityMap'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 258.758 ; gain = 173.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Row_Loop_Col'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.231 seconds; current allocated memory: 204.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 208.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V13' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V14' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V15' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'disparityMap_exponentials_V' to 'disparityMap_expobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_s' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_pixel_values_left_V' to 'disparityMap_pixeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_0_V' to 'disparityMap_costfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_1_V' to 'disparityMap_costg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_2_V' to 'disparityMap_costhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_3_V' to 'disparityMap_costibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_4_V' to 'disparityMap_costjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_5_V' to 'disparityMap_costkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_6_V' to 'disparityMap_costlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_7_V' to 'disparityMap_costmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_8_V' to 'disparityMap_costncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_9_V' to 'disparityMap_costocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_10_V' to 'disparityMap_costpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_11_V' to 'disparityMap_costqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_12_V' to 'disparityMap_costrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_13_V' to 'disparityMap_costsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_14_V' to 'disparityMap_costtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_15_V' to 'disparityMap_costudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_wdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_xdS': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 214.874 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_vdy_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'disparityMap_expobkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_pixeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_costfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 288.543 ; gain = 203.727
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 26.555 seconds; peak allocated memory: 214.874 MB.
==============================================================
File generated on Wed Jul 29 10:45:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.738 ; gain = 18.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.738 ; gain = 18.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 152.441 ; gain = 66.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:180) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 185.273 ; gain = 99.828
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rightImagein.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'leftImagein.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:154) in function 'disparityMap' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_d' (stereo_2020/disparity_map.cpp:174) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:160) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:174) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:129) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:180) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:154:4) to (stereo_2020/disparity_map.cpp:178:5) in function 'disparityMap'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:193:9) in function 'disparityMap'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 247.906 ; gain = 162.461
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Row' (stereo_2020/disparity_map.cpp:151:3) in function 'disparityMap'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 258.918 ; gain = 173.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Row_Loop_Col'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'store' operation (stereo_2020/disparity_map.cpp:168) of variable 'p_0946_4_14', stereo_2020/disparity_map.cpp:168 on local variable 'p_0946_1' and 'load' operation ('p_0946_1_load_1') on local variable 'p_0946_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.076 seconds; current allocated memory: 204.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 208.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V13' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V14' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V15' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'disparityMap_exponentials_V' to 'disparityMap_expobkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_s' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_pixel_values_left_V' to 'disparityMap_pixeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_0_V' to 'disparityMap_costfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_1_V' to 'disparityMap_costg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_2_V' to 'disparityMap_costhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_3_V' to 'disparityMap_costibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_4_V' to 'disparityMap_costjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_5_V' to 'disparityMap_costkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_6_V' to 'disparityMap_costlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_7_V' to 'disparityMap_costmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_8_V' to 'disparityMap_costncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_9_V' to 'disparityMap_costocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_10_V' to 'disparityMap_costpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_11_V' to 'disparityMap_costqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_12_V' to 'disparityMap_costrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_13_V' to 'disparityMap_costsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_14_V' to 'disparityMap_costtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_15_V' to 'disparityMap_costudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_xdS' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_data_V13_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_user_V14_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'disparityMap/INPUT_last_V15_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_wdI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_xdS': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 214.876 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_vdy_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'disparityMap_expobkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_pixeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_costfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 288.516 ; gain = 203.070
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 26.178 seconds; peak allocated memory: 214.876 MB.
==============================================================
File generated on Wed Jul 29 10:47:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:48:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:53:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:58:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:59:51 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:00:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:03:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:04:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:06:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:08:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:08:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:09:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:10:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:10:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:25:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:30:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:33:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:41:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:41:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 11:42:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'leftImagein': D:\Xilinx\Vivado\HLS_results\stereo_2020\disparity_map.cpp:82
ERROR: [HLS 214-124] use of undeclared identifier 'rightImagein': D:\Xilinx\Vivado\HLS_results\stereo_2020\disparity_map.cpp:83
==============================================================
File generated on Wed Jul 29 11:43:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.742 ; gain = 18.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.742 ; gain = 18.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 153.340 ; gain = 68.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:159) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:177) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 187.035 ; gain = 101.918
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:80).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (stereo_2020/disparity_map.cpp:80).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:147) in function 'disparityMap' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:153) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:171) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:122) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:159) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:177) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:147:5) to (stereo_2020/disparity_map.cpp:175:6) in function 'disparityMap'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:198:7) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:5:6) to (stereo_2020/disparity_map.cpp:194:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 248.797 ; gain = 163.680
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Row' (stereo_2020/disparity_map.cpp:144:4) in function 'disparityMap'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 260.879 ; gain = 175.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Row_Loop_Col'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:163) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:163) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:163) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:163) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:163) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:163) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:163) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:163) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:163) and 'br' operation (stereo_2020/disparity_map.cpp:175).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'disparityMap' consists of the following:
	'mul' operation of DSP[149] ('ret_V_mid2', stereo_2020/disparity_map.cpp:150) [143]  (3.36 ns)
	'add' operation of DSP[149] ('tmp_13', stereo_2020/disparity_map.cpp:150) [149]  (3.02 ns)
	'getelementptr' operation ('leftImage_V_addr_2', stereo_2020/disparity_map.cpp:150) [151]  (0 ns)
	'load' operation ('leftImage_V_load', stereo_2020/disparity_map.cpp:150) on array 'leftImage.V', stereo_2020/disparity_map.cpp:97 [152]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.12 seconds; current allocated memory: 207.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 210.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'disparityMap_exponentials_V' to 'disparityMap_expobkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_pixel_values_left_V' to 'disparityMap_pixeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_0_V' to 'disparityMap_costfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_1_V' to 'disparityMap_costg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_2_V' to 'disparityMap_costhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_3_V' to 'disparityMap_costibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_4_V' to 'disparityMap_costjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_5_V' to 'disparityMap_costkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_6_V' to 'disparityMap_costlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_7_V' to 'disparityMap_costmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_8_V' to 'disparityMap_costncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_9_V' to 'disparityMap_costocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_10_V' to 'disparityMap_costpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_11_V' to 'disparityMap_costqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_12_V' to 'disparityMap_costrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_13_V' to 'disparityMap_costsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_14_V' to 'disparityMap_costtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_15_V' to 'disparityMap_costudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mac_muladd_18s_18s_18ns_18_1_1' to 'disparityMap_mac_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mac_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_xdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_yd2': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 217.462 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_vdy_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'disparityMap_expobkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_pixeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_costfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 291.313 ; gain = 206.195
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 24.142 seconds; peak allocated memory: 217.462 MB.
==============================================================
File generated on Wed Jul 29 11:44:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Jul 29 21:53:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 11:05:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'stereo_2020/disparity_map.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 103.953 ; gain = 18.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 103.953 ; gain = 18.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 153.363 ; gain = 68.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 186.777 ; gain = 101.656
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dMapout.data.V' (stereo_2020/disparity_map.cpp:81).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (stereo_2020/disparity_map.cpp:81).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Col' (stereo_2020/disparity_map.cpp:148) in function 'disparityMap' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (stereo_2020/disparity_map.cpp:154) in function 'disparityMap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop_d' (stereo_2020/disparity_map.cpp:172) in function 'disparityMap' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'cost_last_line.V' (stereo_2020/disparity_map.cpp:123) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'pixel_values_right.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cost_d_temp_right.V' automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'permeability' (stereo_2020/disparity_map.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'abs_ptype' into 'cost_d' (stereo_2020/disparity_map.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'permeability' into 'disparityMap' (stereo_2020/disparity_map.cpp:160) automatically.
INFO: [XFORM 203-602] Inlining function 'cost_d' into 'disparityMap' (stereo_2020/disparity_map.cpp:178) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:148:5) to (stereo_2020/disparity_map.cpp:176:6) in function 'disparityMap'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:199:7) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (stereo_2020/disparity_map.cpp:6:6) to (stereo_2020/disparity_map.cpp:195:10) in function 'disparityMap'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 249.008 ; gain = 163.887
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_Row' (stereo_2020/disparity_map.cpp:145:4) in function 'disparityMap'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:53 . Memory (MB): peak = 261.086 ; gain = 175.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'disparityMap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop_Row_Loop_Col'.
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:164) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:164) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:164) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:164) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:164) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:164) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 0)
   between 'phi' operation ('p_01027_4_14', stereo_2020/disparity_map.cpp:164) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
WARNING: [SCHED 204-68] The II Violation in module 'disparityMap': Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'select' operation ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) and 'br' operation (stereo_2020/disparity_map.cpp:176).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'disparityMap' consists of the following:
	'mul' operation of DSP[149] ('ret_V_mid2', stereo_2020/disparity_map.cpp:151) [143]  (3.36 ns)
	'add' operation of DSP[149] ('tmp_13', stereo_2020/disparity_map.cpp:151) [149]  (3.02 ns)
	'getelementptr' operation ('leftImage_V_addr_2', stereo_2020/disparity_map.cpp:151) [151]  (0 ns)
	'load' operation ('leftImage_V_load', stereo_2020/disparity_map.cpp:151) on array 'leftImage.V', stereo_2020/disparity_map.cpp:98 [152]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.872 seconds; current allocated memory: 207.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.371 seconds; current allocated memory: 210.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'disparityMap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'disparityMap/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'disparityMap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cost_d_temp_right_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pixel_values_right_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'disparityMap_exponentials_V' to 'disparityMap_expobkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'disparityMap_leftImage_V' to 'disparityMap_leftcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_rightImage_V' to 'disparityMap_righdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_pixel_values_left_V' to 'disparityMap_pixeeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_0_V' to 'disparityMap_costfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_1_V' to 'disparityMap_costg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_2_V' to 'disparityMap_costhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_3_V' to 'disparityMap_costibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_4_V' to 'disparityMap_costjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_5_V' to 'disparityMap_costkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_6_V' to 'disparityMap_costlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_7_V' to 'disparityMap_costmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_8_V' to 'disparityMap_costncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_9_V' to 'disparityMap_costocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_10_V' to 'disparityMap_costpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_11_V' to 'disparityMap_costqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_12_V' to 'disparityMap_costrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_13_V' to 'disparityMap_costsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_14_V' to 'disparityMap_costtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_cost_last_line_15_V' to 'disparityMap_costudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_40ns_42ns_81_2_1' to 'disparityMap_mul_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mac_muladd_18s_18s_18ns_18_1_1' to 'disparityMap_mac_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_9ns_10ns_18_1_1' to 'disparityMap_mul_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'disparityMap_mul_mul_10ns_9ns_18_1_1' to 'disparityMap_mul_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mac_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_xdS': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'disparityMap_mul_yd2': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'disparityMap'.
INFO: [HLS 200-111]  Elapsed time: 3.601 seconds; current allocated memory: 217.456 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'disparityMap_mul_vdy_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'disparityMap_expobkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_dMap_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_leftcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_pixeeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'disparityMap_costfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:12 . Memory (MB): peak = 291.176 ; gain = 206.055
INFO: [SYSC 207-301] Generating SystemC RTL for disparityMap.
INFO: [VHDL 208-304] Generating VHDL RTL for disparityMap.
INFO: [VLOG 209-307] Generating Verilog RTL for disparityMap.
INFO: [HLS 200-112] Total elapsed time: 72.267 seconds; peak allocated memory: 217.456 MB.
