{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "ps2_controller",
    "component_reference": "harrychen.xyz:user:altera_ps2:1.0",
    "ip_revision": "2",
    "gen_directory": "../../../../MegaSoC_NSCSCC.gen/sources_1/ip/ps2_controller_1",
    "parameters": {
      "component_parameters": {
        "CLK_FREQ": [ { "value": "100000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "ps2_controller", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "CLK_FREQ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a200t" } ],
        "PACKAGE": [ { "value": "fbg676" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "2" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../MegaSoC_NSCSCC.gen/sources_1/ip/ps2_controller_1" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "reset_n": [ { "direction": "in" } ],
        "paddr": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "penable": [ { "direction": "in" } ],
        "psel": [ { "direction": "in" } ],
        "byteenable": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "write": [ { "direction": "in" } ],
        "writedata": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "perr": [ { "direction": "out" } ],
        "PS2_CLK_i": [ { "direction": "in" } ],
        "PS2_CLK_o": [ { "direction": "out" } ],
        "PS2_CLK_t": [ { "direction": "out" } ],
        "PS2_DAT_i": [ { "direction": "in" } ],
        "PS2_DAT_o": [ { "direction": "out" } ],
        "PS2_DAT_t": [ { "direction": "out" } ],
        "irq": [ { "direction": "out" } ],
        "readdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "waitrequest_n": [ { "direction": "out" } ]
      },
      "interfaces": {
        "reset_n": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset_n" } ]
          }
        },
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "APB", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        },
        "irq": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_src": "constant", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "irq" } ]
          }
        },
        "APB": {
          "vlnv": "xilinx.com:interface:apb:1.0",
          "abstraction_type": "xilinx.com:interface:apb_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "PENABLE": [ { "physical_name": "penable" } ],
            "PSLVERR": [ { "physical_name": "perr" } ],
            "PWRITE": [ { "physical_name": "write" } ],
            "PADDR": [ { "physical_name": "paddr" } ],
            "PWDATA": [ { "physical_name": "writedata" } ],
            "PSEL": [ { "physical_name": "psel" } ],
            "PREADY": [ { "physical_name": "waitrequest_n" } ],
            "PRDATA": [ { "physical_name": "readdata" } ],
            "PSTRB": [ { "physical_name": "byteenable" } ]
          }
        },
        "PS2_clk": {
          "vlnv": "xilinx.com:interface:gpio:1.0",
          "abstraction_type": "xilinx.com:interface:gpio_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "TRI_O": [ { "physical_name": "PS2_CLK_o" } ],
            "TRI_T": [ { "physical_name": "PS2_CLK_t" } ],
            "TRI_I": [ { "physical_name": "PS2_CLK_i" } ]
          }
        },
        "PS2_dat": {
          "vlnv": "xilinx.com:interface:gpio:1.0",
          "abstraction_type": "xilinx.com:interface:gpio_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "TRI_O": [ { "physical_name": "PS2_DAT_o" } ],
            "TRI_T": [ { "physical_name": "PS2_DAT_t" } ],
            "TRI_I": [ { "physical_name": "PS2_DAT_i" } ]
          }
        }
      }
    }
  }
}