// Seed: 854056710
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  always force id_3 = 1;
  module_2();
  assign id_3 = id_2[(1)];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[1] = id_5;
  module_0(
      id_1, id_4
  );
  assign id_3 = ~1'd0;
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
