module shift_test();
	
	logic [15:0]  a;
	logic [7:0] b;
	logic wrclk, wd;


	always begin
		 wrclk=~wrclk;
		 #5;
		 wd = ~wd;
	end

	data_memory DUT(wrclk, wd, data, rd);
	
endmodule 