[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure - wafer surface 100% damaged with plasma burn marks covering entire surface. Metallic discoloration visible. Failure occurred at wafer 12 of 25-wafer lot. Tool alarm: 'RF REFLECTED POWER HIGH - PROCESS ABORT'.\n\nProcess Context: Tool ETCH-LAM-05, Recipe POLY_GATE_ETCH. RF generator showed 95% reflected power spike at timestamp 14:32:45. Previous 11 wafers processed normally.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF matching network failure - catastrophic impedance mismatch causing uncontrolled plasma arc\n\n**Failure Mechanism**:\n- Matching network component failure (likely capacitor or inductor)\n- 95% reflected power indicates near-total impedance mismatch\n- Unmatched RF energy dissipated as destructive plasma arc on wafer surface\n- Metallic discoloration from electrode material sputtered by arc\n\n**Timeline Analysis**:\n- 14:32:45: RF reflected power spike to 95%\n- Failure was sudden (previous 11 wafers normal) indicating component failure, not gradual drift\n- Mid-lot failure pattern confirms equipment malfunction during process\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Do not process any wafers\n2. Quarantine wafer 12 and all subsequent wafers in loadlock\n3. Quarantine wafers 1-11 pending inspection (may have RF damage precursors)\n4. Lock out tool from scheduling system\n5. Post warning signage at tool\n\n## Investigation Steps\n\n1. Download full FDC data from 14:30:00 - 14:35:00\n2. Review RF forward/reflected power trends for wafers 1-11 for drift\n3. Inspect matching network capacitors and inductors for burn marks or failure\n4. Check RF cable connections for arcing damage\n5. Verify RF generator output power stability\n6. Measure matching network component values vs. specification\n\n## Prevention Measures\n\n- Implement RF reflected power interlock with immediate abort at >20% reflected\n- Add matching network component health monitoring to FDC\n- Schedule matching network PM at 15,000 RF-hours\n- Install redundant RF monitoring with automatic tool lockout\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% - wafer 12 destroyed; 44% of lot (11/25) potentially affected by RF stress"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full contamination covering 95% of wafer surface with thick brown deposit. All 25 wafers in lot affected. Contamination appeared suddenly on first wafer after tool had been idle for 6 hours.\n\nProcess Context: Tool DEP-AMAT-03, TEOS oxide deposition. Tool idle 6 hours before lot start. No chamber conditioning performed. Alarm: 'CHAMBER PRESSURE EXCURSION - HIGH'.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber outgassing contamination after extended idle - condensed moisture and organics released in uncontrolled deposition during first process cycle\n\n**Failure Mechanism**:\n- 6-hour idle allowed moisture and organic contaminants to adsorb on chamber walls\n- No conditioning cycle before production\n- First wafer received massive contaminant dump during initial process heat-up\n- Pressure excursion from volatile contaminant release\n- Brown deposit consistent with organic decomposition products\n\n**Timeline Analysis**:\n- 6 hours idle with chamber at reduced temperature\n- First wafer of lot immediately affected = chamber conditioning issue\n- All wafers affected indicates chamber never recovered without intervention\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Chamber contaminated\n2. Quarantine all 25 wafers as scrap\n3. Do not open chamber without proper PPE (unknown contaminants)\n4. Isolate chemical delivery system\n5. Notify environmental safety if hazardous materials suspected\n\n## Investigation Steps\n\n1. Review FDC for pressure, temperature, and gas flow anomalies\n2. Analyze brown deposit by FTIR to identify composition\n3. Check precursor delivery system for decomposition or leaks\n4. Verify chamber hadn't been opened during idle (maintenance)\n5. Review idle state parameters - should maintain purge and temperature\n6. Check foreline and pump for backstreaming contamination\n\n## Prevention Measures\n\n- Implement mandatory chamber conditioning after idle >4 hours\n- Maintain elevated chuck temperature during idle (80°C minimum)\n- Continue N2 purge flow during all idle periods\n- Automate post-idle conditioning sequence before production enable\n- Add wafer count interlock requiring conditioning wafers after extended idle\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% - entire lot scrapped due to contamination"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic vacuum failure - wafer surface shows oxidation/discoloration across 90% of surface consistent with atmospheric exposure. Wafer 18 of 25 lot. Tool alarm: 'CHAMBER PRESSURE >100 TORR - EMERGENCY STOP'.\n\nProcess Context: Tool ETCH-LAM-08, metal etch process requiring <5 mTorr base pressure. Sudden pressure rise at 11:15:22 from 5 mTorr to atmosphere in 2 seconds. Facility reported no external events.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Catastrophic vacuum seal failure - O-ring rupture or gate valve seal failure causing immediate chamber venting to atmosphere\n\n**Failure Mechanism**:\n- 2-second pressure rise indicates large-area seal failure (not pinhole leak)\n- Atmospheric oxygen exposure during active plasma caused immediate wafer oxidation\n- Metal etch chemistry (chlorine-based) potentially created corrosive byproducts\n- Mid-lot failure indicates progressive seal degradation reaching failure point\n\n**Timeline Analysis**:\n- 11:15:22: Sudden pressure spike 5 mTorr → 760 Torr (2 seconds)\n- Failure speed indicates major seal rupture, not gradual leak\n- Wafers 1-17 may have experienced declining vacuum without alarm\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Vacuum integrity compromised\n2. Do not open chamber - may contain corrosive gas residue\n3. Quarantine all 25 wafers - atmospheric exposure during etch\n4. Verify chamber exhaust is functioning (safety)\n5. Evacuate personnel from immediate tool area until gases confirmed safe\n6. Contact vacuum system specialist for seal assessment\n\n## Investigation Steps\n\n1. Review base pressure trend for wafers 1-17 for gradual degradation\n2. Perform helium leak check on all chamber seals\n3. Inspect chamber door O-ring for rupture or extrusion\n4. Check gate valve seals and actuator\n5. Verify slit valve integrity\n6. Review maintenance history - O-ring replacement schedule\n7. FDC analysis for pressure instability precursors\n\n## Prevention Measures\n\n- Implement continuous vacuum monitoring with tight alarm bands (±0.5 mTorr)\n- Replace chamber O-rings at 50% of manufacturer rated cycles\n- Add leak-up rate test to daily qualification\n- Install redundant vacuum gauge with cross-check alarm\n- Implement predictive O-ring replacement based on cycle count and temperature exposure\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot loss - atmospheric exposure during active process"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete process failure - no film deposited on wafer, bare substrate visible across 100% of surface. Affects wafers 1-5 of lot, wafers 6-25 showed partial/thin film. Tool alarm: 'MFC-3 FLOW DEVIATION - OUT OF SPEC'.\n\nProcess Context: Tool DEP-AMAT-06, tungsten CVD deposition. MFC-3 controls WF6 precursor flow. FDC shows MFC-3 flow at 0 sccm vs. recipe setpoint 200 sccm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mass flow controller (MFC-3) complete failure - WF6 precursor flow blocked causing no film deposition\n\n**Failure Mechanism**:\n- MFC-3 reading 0 sccm indicates complete flow stoppage\n- WF6 is tungsten source - without it, no W deposition possible\n- Partial recovery on wafers 6-25 suggests intermittent MFC operation\n- WF6 is corrosive gas - MFC internal valve seat may have corroded closed\n\n**Timeline Analysis**:\n- First wafer affected = failure existed before lot start\n- Wafers 1-5: Complete failure (0% deposition)\n- Wafers 6-25: Partial recovery (intermittent MFC operation)\n- MFC likely failed during previous lot or idle period\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - MFC not functioning correctly\n2. Quarantine all 25 wafers - film thickness out of specification\n3. Close WF6 supply valve upstream of MFC\n4. Verify no WF6 leak downstream of failed MFC\n5. Review previous lot for potential affected wafers\n\n## Investigation Steps\n\n1. Verify MFC-3 mechanical position (should match command)\n2. Test MFC response with N2 (safe gas) to verify valve operation\n3. Check MFC internal valve seat for corrosion or particle blockage\n4. Review MFC calibration history and last verification date\n5. Check WF6 bottle/cylinder pressure and supply valve status\n6. Verify MFC control cable and signal integrity\n7. Test MFC electronics/controller board\n\n## Prevention Measures\n\n- Implement MFC flow verification at recipe start (pre-check before wafer load)\n- Add MFC flow interlock - abort process if actual flow <80% of setpoint\n- Schedule MFC replacement for corrosive gases at 2-year intervals\n- Add redundant flow sensor downstream of critical MFCs\n- Implement zero-flow alarm with immediate tool lockout\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot loss - wafers 1-5 no film, wafers 6-25 out-of-spec thickness"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic contamination - thick metallic particles covering 85% of wafer surface. Particles are large (50-500μm) and visible to naked eye. Occurred simultaneously on two tools: ETCH-LAM-05 and ETCH-LAM-06 at 09:45.\n\nProcess Context: Both tools share common process gas delivery system. Facility alarm at 09:44: 'GAS CABINET B - REGULATOR FAILURE'. Gas cabinet B supplies Cl2 to both etch tools.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas regulator failure releasing contamination from corroded regulator internals into process gas stream\n\n**Failure Mechanism**:\n- Gas cabinet regulator catastrophic failure\n- Corroded regulator components (typically stainless steel, nickel, Hastelloy) released into Cl2 gas stream\n- Particles transported through gas lines to both connected tools\n- Multi-tool simultaneous failure confirms shared infrastructure root cause\n- Large particle size (50-500μm) indicates mechanical breakup of regulator components\n\n**Timeline Analysis**:\n- 09:44: Facility alarm - regulator failure\n- 09:45: Defects appear on both tools (1-minute propagation delay through gas lines)\n- Simultaneous multi-tool failure = facility issue, not tool-specific\n\n## Immediate Containment Actions\n\n1. **BOTH TOOLS DOWN IMMEDIATELY** - Shared contamination source\n2. Close Cl2 supply at gas cabinet isolation valve\n3. Quarantine all wafers from both tools processed after 09:44\n4. Evacuate area near gas cabinet (Cl2 safety concern)\n5. Notify facilities and gas delivery maintenance\n6. Check other tools connected to Gas Cabinet B\n\n## Investigation Steps\n\n1. Secure failed regulator for failure analysis (do not discard)\n2. Inspect gas lines from cabinet to tools for particle accumulation\n3. Check all regulators on Gas Cabinet B for similar degradation\n4. Review regulator maintenance and replacement history\n5. Verify gas purity specification being supplied\n6. Sample particles for composition analysis (confirm regulator material)\n7. Check upstream filter integrity\n\n## Prevention Measures\n\n- Implement inline particle filter at each tool gas inlet (point-of-use filtration)\n- Add gas cabinet regulator pressure stability monitoring\n- Replace Cl2 service regulators annually (corrosive service life)\n- Install redundant regulator with automatic switchover\n- Add downstream pressure monitoring to detect regulator failure\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% on both tools - multiple lots affected by facility failure"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete etch failure - film remains unaffected, 0% etch observed across entire wafer surface. All 25 wafers in lot show identical issue. Tool showed no alarms during processing.\n\nProcess Context: Tool ETCH-LAM-03. Recipe loaded shows 'OXIDE_BLANK_TEST' instead of production recipe 'OXIDE_MAIN_ETCH'. Operator logged recipe change at 07:15 for qualification wafer, production lot started at 08:00.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong recipe loaded - test recipe (no etch chemistry) used for production lot due to operator error in recipe selection\n\n**Failure Mechanism**:\n- OXIDE_BLANK_TEST is qualification recipe with no active etch chemistry\n- Production recipe OXIDE_MAIN_ETCH not loaded after qualification complete\n- No tool alarm because test recipe executed correctly (just wrong recipe)\n- Human error compounded by lack of recipe verification interlock\n\n**Timeline Analysis**:\n- 07:15: Operator changed to test recipe for qualification\n- 08:00: Production lot started without reverting to production recipe\n- All 25 wafers processed with wrong recipe\n- No alarms because no process parameter excursion occurred\n\n## Immediate Containment Actions\n\n1. **STOP LOT PROCESSING** - Wrong recipe in use\n2. Verify correct recipe now loaded for subsequent lots\n3. Quarantine all 25 wafers - require full rework\n4. Review operator actions and lot traveler documentation\n5. Check if other lots were similarly affected\n\n## Investigation Steps\n\n1. Review recipe change log for timeline of changes\n2. Verify lot traveler vs. actual recipe used\n3. Interview operator about qualification and production handoff\n4. Check if recipe verification step exists in work instructions\n5. Audit recipe management system for access controls\n6. Review FDC to confirm test recipe parameters (no etch chemistry)\n\n## Prevention Measures\n\n- Implement recipe-to-lot verification interlock (MES integration)\n- Require dual verification for any recipe change\n- Automatic recipe revert after qualification wafer completion\n- Add recipe confirmation step in production startup checklist\n- Implement recipe lockout after qualification - require explicit production enable\n- Add supervisor sign-off for recipe changes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot rework required - significant cycle time impact"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic thermal damage - wafer shows discoloration and warping across 100% of surface. Wafer physically deformed (>2mm bow). Occurred on wafer 3 of lot. Tool alarm: 'CHUCK TEMPERATURE >500°C - INTERLOCK TRIP'.\n\nProcess Context: Tool ETCH-LAM-09, designed for room temperature etch. Chuck temperature setpoint: 25°C. FDC shows chuck temp ramped from 25°C to 520°C over 45 seconds before interlock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck heater controller runaway - heater control loop failure causing uncontrolled temperature rise\n\n**Failure Mechanism**:\n- Heater controller failed in 'full power' state\n- Temperature feedback loop not controlling heater output\n- 45-second ramp from 25°C to 520°C indicates maximum heater power\n- Thermal shock caused wafer warping and material degradation\n- Interlock at 500°C provided late protection (damage already done)\n\n**Timeline Analysis**:\n- Wafers 1-2 normal (controller functioning)\n- Wafer 3 process start: controller failure occurred\n- 45-second uncontrolled ramp: 25°C → 520°C\n- Interlock trip at 500°C stopped heating but damage complete\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Heater control failure\n2. Allow chamber to cool naturally - do not open hot\n3. Quarantine wafer 3 (destroyed) and wafers 1-2 (potential thermal stress)\n4. De-energize heater circuit at breaker\n5. Post thermal hazard warning at tool\n6. Do not restart until controller replaced and tested\n\n## Investigation Steps\n\n1. Review FDC temperature and heater power data for failure signature\n2. Check temperature controller output signal (stuck high?)\n3. Test thermocouple feedback circuit for open/short\n4. Inspect heater relay/SSR for welded contacts (common failure)\n5. Verify temperature controller PID settings unchanged\n6. Check for controller firmware/hardware fault codes\n7. Thermal image chuck to verify heater zone functionality\n\n## Prevention Measures\n\n- Add independent over-temperature sensor with hardware interlock (separate from controller)\n- Implement heater power monitoring with rate-of-rise alarm\n- Lower interlock setpoint to 200°C for room-temp processes\n- Add redundant temperature monitoring with cross-check\n- Schedule SSR/relay replacement at 50,000 cycles\n- Implement controller watchdog with automatic shutdown\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% wafer 3 destroyed; wafers 1-2 require thermal stress evaluation"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive arcing damage - wafer shows crater-like damage pits covering 95% of surface. Burn marks visible on wafer edge and flat. Occurred at first wafer after PM completion. Tool alarm: 'ARC DETECT - PROCESS ABORT'.\n\nProcess Context: Tool DEP-AMAT-05, PVD sputter deposition. PM completed 2 hours ago including target replacement and shield cleaning. Chamber pumped down post-PM. First qualification wafer showed severe arcing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-PM chamber conditioning failure - residual contamination or improper component installation causing severe plasma arcing\n\n**Failure Mechanism**:\n- PM activities introduced contamination or left conductive debris\n- Target or shield may be improperly seated/grounded\n- First wafer received full arc damage during plasma ignition\n- Crater damage from localized high-energy arc strikes\n- Edge/flat damage indicates arcing to grounded chamber components\n\n**Timeline Analysis**:\n- PM completed 2 hours ago\n- First wafer after PM = chamber condition issue\n- Arc detected immediately upon plasma ignition\n- No seasoning wafers run post-PM to condition chamber\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Chamber condition compromised\n2. Quarantine failed wafer as evidence\n3. Do not vent chamber until arcing source identified\n4. Review PM checklist for completion sign-off\n5. Contact PM technician for debrief\n\n## Investigation Steps\n\n1. Review PM documentation - what was done/changed?\n2. Vent and inspect chamber for:\n   - Target seating and electrical connection\n   - Shield positioning and grounding\n   - Conductive debris on insulators\n   - Tools or materials left in chamber\n3. Verify magnetron assembly properly reinstalled\n4. Check dark space shield gap (too small = arcing)\n5. Verify all RF/DC connections properly torqued\n6. Inspect for fingerprints or contamination on insulators\n\n## Prevention Measures\n\n- Require seasoning wafers (3-5 minimum) after any PM before production\n- Implement post-PM chamber inspection checklist with dual verification\n- Add low-power plasma test before production power levels\n- Take chamber photo post-PM for verification\n- Require supervisor sign-off for PM completion\n- Implement gradual power ramp-up protocol after PM\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% first wafer destroyed; tool unavailable until PM verified"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete film delamination - deposited film peeled off in sheets, affecting 100% of wafer surface. Multiple wafers (8-15 of lot) show identical delamination. Film appears intact but not adhered.\n\nProcess Context: Tool DEP-AMAT-07, Ti/TiN barrier deposition. Pre-clean module RF power showed 0W during wafers 8-15 (setpoint: 400W). Pre-clean failed silently. Chamber pressure normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-clean RF failure - sputter pre-clean step not executed, resulting in native oxide barrier preventing film adhesion\n\n**Failure Mechanism**:\n- Pre-clean RF generator failed (0W vs 400W setpoint)\n- No sputter cleaning of native oxide on wafer surface\n- Ti/TiN deposited on oxide layer = poor adhesion\n- Films mechanically intact but no chemical bonding to substrate\n- Failure was 'silent' - no alarm triggered for RF power loss\n\n**Timeline Analysis**:\n- Wafers 1-7: Pre-clean functioning (400W), good adhesion\n- Wafer 8: RF failed during or before this wafer\n- Wafers 8-15: No pre-clean (0W), complete delamination\n- No alarm indicated = monitoring gap for pre-clean power\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Pre-clean not functioning\n2. Quarantine wafers 8-15 (delaminated, scrap)\n3. Inspect wafers 1-7 for adhesion integrity\n4. Verify subsequent lots not affected\n5. Isolate pre-clean module for diagnosis\n\n## Investigation Steps\n\n1. Test pre-clean RF generator output\n2. Check RF cable and connections to pre-clean chamber\n3. Verify RF matching network functionality\n4. Review FDC for RF power trend prior to failure\n5. Check pre-clean interlock logic - why no alarm at 0W?\n6. Test RF generator on dummy load\n7. Inspect pre-clean chamber for damage from failed plasma\n\n## Prevention Measures\n\n- Implement RF power verification interlock - abort if <80% of setpoint\n- Add pre-clean effectiveness monitor (reflectivity change or electrical test)\n- Enable RF power alarm at ±10% deviation from setpoint\n- Add adhesion test wafer to qualification routine\n- Implement chamber-by-chamber RF power logging\n- Require pre-clean RF verification before deposition enable\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafers 8-15 (32% of lot scrapped)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Total etch depth failure - etch depth measured at 2500nm vs target 500nm (5x over-etch). Film completely removed plus substrate attack on 95% of wafer. Occurred on wafers 20-25 of lot.\n\nProcess Context: Tool ETCH-LAM-06. Endpoint detector failed at wafer 20. FDC shows endpoint signal flat-lined at wafer 20. Tool continued to run for full timed etch (normally endpoint would stop earlier).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Endpoint detector failure with inadequate backup - optical endpoint system failed, tool defaulted to maximum timed etch causing severe over-etch\n\n**Failure Mechanism**:\n- Endpoint detector signal lost (flat-lined) at wafer 20\n- System defaulted to time-based etch (maximum allowed time)\n- Without endpoint, etch continued ~5x longer than needed\n- Over-etch removed target film plus 2000nm of substrate\n- No alarm for endpoint signal loss during process\n\n**Timeline Analysis**:\n- Wafers 1-19: Endpoint functioning, correct etch depth\n- Wafer 20: Endpoint failed mid-process\n- Wafers 20-25: Timed etch = 5x over-etch\n- 6 wafers affected before lot completed\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Endpoint system failed\n2. Quarantine wafers 20-25 (destroyed by over-etch)\n3. Verify wafers 1-19 etch depth in specification\n4. Do not run production until endpoint restored\n5. Check if subsequent lots were affected\n\n## Investigation Steps\n\n1. Check endpoint optical system (viewport, fiber optic, detector)\n2. Clean viewport - may be coated/blocked\n3. Test endpoint detector response with reference signal\n4. Review FDC for endpoint signal quality degradation prior to failure\n5. Verify endpoint algorithm settings unchanged\n6. Check fiber optic cable for damage or contamination\n7. Test photodetector/spectrometer functionality\n\n## Prevention Measures\n\n- Implement endpoint signal quality interlock - abort if signal lost\n- Add backup timed etch with SHORTER default (not maximum)\n- Enable endpoint signal strength alarm at start of each wafer\n- Add endpoint detector health check to daily qualification\n- Implement dual-endpoint system for critical etch steps\n- Set maximum etch time at 1.5x expected (not 5x)\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafers 20-25 (24% of lot destroyed)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic photoresist failure - resist completely missing from 90% of wafer surface. Pattern not transferred. All 25 wafers show varying degrees of resist loss (50-90%). First lot of day.\n\nProcess Context: Tool COAT-TEL-05, resist coat and bake. Resist bottle changed last night. New resist lot number RC-2024-456. Hot plate temperature reading normal. First lot processed at 06:00 AM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong resist type loaded - resist lot RC-2024-456 is incompatible chemistry (possibly developer-soluble or wrong spin characteristics)\n\n**Failure Mechanism**:\n- New resist lot either:\n  - Wrong resist type entirely (image reversal or other)\n  - Degraded/expired resist\n  - Incorrect viscosity causing throw-off during spin\n- Resist either didn't adhere or dissolved during subsequent develop\n- Variable loss (50-90%) indicates inconsistent failure mechanism\n- First lot of day with new bottle = resist change is root cause\n\n**Timeline Analysis**:\n- Last night: Resist bottle changed to RC-2024-456\n- 06:00 AM: First lot started\n- All 25 wafers affected = issue present from start\n- Resist change is common factor\n\n## Immediate Containment Actions\n\n1. **STOP PROCESSING** - Suspect resist in use\n2. Quarantine all 25 wafers\n3. Remove suspect resist bottle RC-2024-456\n4. Verify resist lot number matches work order/specification\n5. Check previous resist lot inventory for backup\n6. Do not resume until resist verified\n\n## Investigation Steps\n\n1. Verify resist lot RC-2024-456 label vs. purchase order specification\n2. Check incoming resist QC certificate for correct product type\n3. Compare viscosity of new lot to specification\n4. Test resist on bare wafer to verify coat and develop behavior\n5. Check resist expiration date\n6. Verify resist bottle wasn't mislabeled by supplier\n7. Review bottle changeover procedure\n\n## Prevention Measures\n\n- Implement resist barcode verification at bottle load\n- Require test wafer after any resist bottle change\n- Add incoming QC viscosity check for all resist lots\n- Implement MES interlock - verify resist lot vs. product requirement\n- Add resist type verification to morning startup checklist\n- Dual verification for resist bottle changes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot loss - resist failure prevents pattern transfer"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive contamination event - black particulate contamination covering 85% of wafer surface. Particles appear to be carbon/soot. Three consecutive lots affected (75 wafers total) before discovery.\n\nProcess Context: Tool FURN-TEL-02, diffusion furnace. Facility reported minor power fluctuation at 02:15 AM. No tool alarms. Carbon particles consistent with organic material combustion.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Power fluctuation caused incomplete organic combustion in furnace - organic contaminants partially burned creating soot deposition\n\n**Failure Mechanism**:\n- Power fluctuation at 02:15 AM disrupted furnace temperature profile\n- Residual organics in tube experienced incomplete combustion\n- Carbon/soot generated and deposited on wafer surfaces\n- No alarm because temperature recovered within spec band\n- Night shift processed 3 lots before defect discovered\n\n**Timeline Analysis**:\n- 02:15 AM: Power fluctuation (facility event)\n- ~02:20 AM onwards: Contaminated lots processed\n- 75 wafers affected before morning inspection\n- 6+ hours of contaminated production\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Furnace tube contaminated\n2. Quarantine all 75 wafers (3 lots)\n3. Review all lots processed after 02:15 AM\n4. Do not open furnace hot - safety concern\n5. Notify facilities about power fluctuation investigation\n6. Check other furnaces for similar contamination\n\n## Investigation Steps\n\n1. Review power quality log at 02:15 AM (voltage, frequency, duration)\n2. Analyze soot composition to confirm source (organic combustion)\n3. Identify organic contamination source in furnace tube\n4. Check tube loading mechanism for lubricant contamination\n5. Verify O2 flow during power fluctuation (may have dropped)\n6. Review process recipes active at 02:15 AM\n7. Inspect furnace tube for carbon deposits\n\n## Prevention Measures\n\n- Install UPS on critical furnace controls for power quality immunity\n- Add particle monitoring with automatic alarm to furnace module\n- Implement post-power-event automatic qualification requirement\n- Add furnace tube inspection to shift handoff checklist\n- Enable automatic lot hold for any facility event during processing\n- Install power quality monitoring with tool-specific alerting\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for 75 wafers - major production loss from undetected event"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete implant failure - no dopant detected across 100% of wafer surface. Sheet resistance measurement shows substrate value (no implant). All wafers in lot (25) identically affected.\n\nProcess Context: Tool IMP-AMAT-01. Ion beam current reading: 0.5 mA (setpoint: 15 mA). Dose controller showed normal dose integration. Faraday cup reading incorrect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Faraday cup failure - beam current measurement incorrect, dose controller received false signal while actual beam current near zero\n\n**Failure Mechanism**:\n- Faraday cup providing incorrect current reading\n- Dose controller integrated false signal = showed 'normal' dose\n- Actual beam current 0.5 mA (3% of required)\n- Implant dose ~3% of target = effectively zero\n- No alarm because dose controller thought integration was correct\n\n**Timeline Analysis**:\n- All 25 wafers affected = failure existed before lot start\n- Likely Faraday cup failed during previous lot or idle\n- Dose controller masked the failure by showing normal integration\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Dose measurement system compromised\n2. Quarantine all 25 wafers (require full re-implant)\n3. Review previous lots for similar dose failures\n4. Check sheet resistance of recent lots retrospectively\n5. Isolate Faraday cup for analysis\n\n## Investigation Steps\n\n1. Test Faraday cup response with known beam current\n2. Check Faraday cup aperture for blockage or damage\n3. Verify Faraday cup suppression electrode functionality\n4. Check picoammeter calibration and cables\n5. Inspect cup for carbon buildup from resist outgassing\n6. Verify cup positioning mechanism\n7. Test with alternate beam current measurement method\n\n## Prevention Measures\n\n- Implement dual beam current measurement (Faraday cup + charge integration)\n- Add beam current reasonableness check (compare to source output)\n- Enable dose uniformity monitor check each wafer\n- Add sheet resistance spot-check for implant verification\n- Implement dose rate alarm (dose/time should match beam current)\n- Require daily Faraday cup calibration verification\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot requires re-implant - significant cycle time penalty"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Severe backside contamination transferred to frontside - metallic particles (Cu) visible across 80% of front surface after flip and process. Backside showed severe Cu contamination. 12 wafers affected.\n\nProcess Context: Wafers processed through backside Cu deposition, then flipped for frontside process. Chuck vacuum held contaminated backside directly. Front side contamination appeared after frontside process on ETCH-LAM-02.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from backside Cu to frontside via chuck contact - frontside chuck contacted Cu-contaminated backside, transferring particles\n\n**Failure Mechanism**:\n- Backside Cu deposition left residual Cu particles on wafer back\n- Wafer flipped for frontside processing\n- Frontside tool chuck (ETCH-LAM-02) contacted contaminated backside\n- Cu particles transferred from backside to chuck\n- Chuck then contacted frontside when wafer placed\n- Chuck now contaminated, affecting subsequent wafers\n\n**Timeline Analysis**:\n- Backside Cu process completed\n- Wafers flipped and loaded to frontside tool\n- First frontside wafer contaminated chuck\n- 12 wafers affected as chuck accumulated contamination\n\n## Immediate Containment Actions\n\n1. **ETCH-LAM-02 DOWN** - Chuck contaminated with Cu\n2. Quarantine all 12 affected wafers\n3. Check subsequent wafers for Cu cross-contamination\n4. Isolate all wafers from backside Cu flow for inspection\n5. Notify Cu contamination as fab-wide alert (Cu kills gate oxide)\n\n## Investigation Steps\n\n1. Sample ETCH-LAM-02 chuck surface for Cu\n2. Review backside Cu process for edge/backside exclusion adequacy\n3. Check backside clean step between Cu dep and frontside process\n4. Verify wafer handling procedure specifies backside clean\n5. Review tool dedication rules (Cu vs. non-Cu flows)\n6. Audit all wafers from backside Cu lot for contamination\n\n## Prevention Measures\n\n- Implement mandatory backside clean after backside Cu processes\n- Dedicate frontside tools for Cu vs. non-Cu flows (no mixing)\n- Add backside Cu inspection before frontside processing\n- Implement backside exclusion verification for Cu deposition\n- Install non-contact wafer handling for Cu-contaminated wafers\n- Add Cu contamination monitoring to frontside tools\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for 12 wafers plus potential Cu contamination of downstream wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic oxidation - wafer surface completely oxidized with 500nm thermal oxide (expected 10nm). Surface appears rainbow colored from thick oxide interference. All 25 wafers affected. Occurred during 'native oxide removal' step.\n\nProcess Context: Tool FURN-TEL-03. Recipe called for N2 anneal but O2 was delivered instead. Gas cabinet shows O2 valve open, N2 valve closed. Manual valve operation required after cabinet PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas selection error - O2 valve opened instead of N2 after PM, resulting in oxidation instead of inert anneal\n\n**Failure Mechanism**:\n- Gas cabinet PM required manual valve restoration\n- O2 valve opened, N2 valve closed (inverted from requirement)\n- Recipe expected N2 for inert anneal\n- O2 delivered instead, causing massive thermal oxidation\n- High temperature furnace rapidly grew 500nm oxide\n\n**Timeline Analysis**:\n- Gas cabinet PM completed\n- Manual valve settings incorrect (O2 open, N2 closed)\n- First lot processed with wrong gas\n- All 25 wafers oxidized before error discovered\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Wrong gas connected\n2. Correct gas cabinet valve settings immediately (N2 open, O2 closed)\n3. Quarantine all 25 wafers (oxide must be removed)\n4. Verify correct gas flowing before restart\n5. Review all tools connected to same gas cabinet\n\n## Investigation Steps\n\n1. Review PM procedure for valve restoration step\n2. Verify valve labels are clear and unambiguous\n3. Check if gas verification step exists in PM procedure\n4. Interview technician about PM execution\n5. Verify gas cabinet interlock with process recipe\n6. Check if pre-process gas verification was performed\n7. Review similar incidents for recurring pattern\n\n## Prevention Measures\n\n- Implement gas cabinet valve position verification with checklist\n- Add inline gas analyzer to verify gas type before process\n- Install solenoid valves with recipe-controlled selection (eliminate manual)\n- Require dual sign-off for manual valve operations\n- Add pre-process gas sampling to qualification routine\n- Implement gas cabinet status display in tool GUI\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot requires oxide strip and rework - significant cycle time impact"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete focus failure - all patterns severely defocused across 100% of wafer surface. CD measurements show 200nm CD (target 45nm). Images completely unusable. Occurred on wafers 1-3 of lot, then tool stopped.\n\nProcess Context: Tool LITH-ASML-02. Auto-focus system showed erratic readings. Tool alarm: 'LEVEL SENSOR SIGNAL LOW' at wafer 1 start. Operator acknowledged alarm and continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Level sensor failure with alarm override - auto-focus system malfunctioning but operator proceeded despite warning alarm\n\n**Failure Mechanism**:\n- Level sensor signal low = auto-focus cannot determine wafer height\n- Without accurate level sensing, focus position completely wrong\n- 200nm CD vs 45nm target indicates ~500nm focus error\n- Operator acknowledged alarm but did not stop processing\n- 3 wafers destroyed before tool auto-stopped\n\n**Timeline Analysis**:\n- Wafer 1 start: Level sensor alarm appeared\n- Operator acknowledged and continued\n- Wafers 1-3 processed with non-functional auto-focus\n- Tool eventually stopped (likely sensor completely failed)\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Level sensor not functioning\n2. Quarantine wafers 1-3 (require rework)\n3. Review operator action - alarm acknowledgment without investigation\n4. Verify lot not continued on other tools with same issue\n5. Document alarm sequence and operator response\n\n## Investigation Steps\n\n1. Check level sensor optical system (laser, detector, alignment)\n2. Clean level sensor optics - contamination common cause\n3. Test sensor response on reference surface\n4. Review alarm history for prior level sensor warnings\n5. Verify sensor calibration current\n6. Check sensor electronics and cables\n7. Review operator training records for alarm response\n\n## Prevention Measures\n\n- Make level sensor alarm a hard interlock (cannot override without supervisor)\n- Implement focus verification measurement on first die before full exposure\n- Re-train operators: alarm = STOP and investigate, never continue\n- Add level sensor health check to wafer start sequence\n- Implement alarm acknowledgment requiring documented investigation\n- Remove operator ability to bypass critical alarms\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for 3 wafers; operator error compounded equipment failure"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer shattered during process - wafer broke into multiple pieces inside chamber. Tool alarm: 'WAFER PRESENCE ERROR' followed by process abort. Fragment of wafer embedded in electrostatic chuck.\n\nProcess Context: Tool DEP-AMAT-08, high-stress film deposition at 400°C. Wafer showed pre-existing edge chip (3mm). Wafer passed incoming inspection as 'minor chip - acceptable'. Film stress: 1.2 GPa tensile.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stress-induced fracture propagation from pre-existing edge chip - high-stress film combined with thermal stress exceeded fracture threshold at chip location\n\n**Failure Mechanism**:\n- Pre-existing 3mm edge chip created stress concentration point\n- High-stress film (1.2 GPa tensile) added significant wafer stress\n- 400°C process temperature created thermal stress\n- Combined stress exceeded Si fracture strength at chip location\n- Crack propagated from chip causing catastrophic shatter\n\n**Timeline Analysis**:\n- Wafer with edge chip accepted into production\n- Film deposition increased stress accumulation\n- Fracture occurred mid-process when stress exceeded threshold\n- Wafer pieces contaminated chamber\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Chamber contaminated with wafer fragments\n2. Do not attempt wafer retrieval - sharp Si fragments\n3. Quarantine any remaining wafers from same lot\n4. Document wafer condition from incoming inspection records\n5. Plan chamber disassembly and cleaning (major maintenance)\n\n## Investigation Steps\n\n1. Review incoming wafer inspection criteria\n2. Determine if 3mm chip should have been rejected\n3. Calculate stress budget for this process with edge defects\n4. Review historical wafer breakage incidents for patterns\n5. Assess chamber damage from embedded fragments\n6. Determine if ESC requires replacement\n7. Clean and inspect all chamber components for Si contamination\n\n## Prevention Measures\n\n- Tighten incoming wafer inspection: reject any edge chip >1mm\n- Implement edge inspection before high-stress processes\n- Add wafer stress budget calculation considering edge defects\n- Install wafer breakage detection with immediate process abort\n- Reduce film stress if possible for damaged-edge-tolerant process\n- Implement automatic wafer grading to route edge-defect wafers to low-stress processes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% wafer loss + major tool downtime for chamber restoration"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete chemical attack - wafer surface shows massive pitting and material removal across 95% of surface. Pitting depth 5-50μm. Affected wafers have completely different appearance than expected.\n\nProcess Context: Tool WET-DNS-03. Bath showed wrong chemical. Expected: SC1 (NH4OH/H2O2/H2O). Actual per sample: BOE (Buffered Oxide Etch, HF-based). Chemical drums recently changed by facilities.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong chemical in bath - BOE (HF-based) loaded instead of SC1, causing severe oxide and silicon attack\n\n**Failure Mechanism**:\n- Chemical drum changeover error by facilities\n- BOE (HF) loaded into SC1 tank\n- HF aggressively attacks oxide and silicon\n- SC1 recipe executed with HF = catastrophic etching\n- No inline chemical verification caught the error\n\n**Timeline Analysis**:\n- Facilities changed chemical drums (unclear when)\n- Wrong drum connected to SC1 tank\n- Production processed wafers with BOE instead of SC1\n- Massive material loss before error discovered\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Wrong chemical in bath\n2. Drain and quarantine bath contents (HF safety protocol)\n3. Quarantine all affected wafers\n4. Review lot history - how many lots processed since drum change?\n5. Alert facilities to halt any drum changeovers\n6. Implement HF safety protocols for tool area\n\n## Investigation Steps\n\n1. Sample bath and verify chemical composition\n2. Trace drum changeover records - which drum was connected?\n3. Verify drum labeling - correct or mislabeled?\n4. Review facilities chemical change procedure\n5. Check if chemical verification step exists/was followed\n6. Determine total wafer impact (all lots since changeover)\n7. Interview facilities personnel about changeover\n\n## Prevention Measures\n\n- Implement chemical drum barcode verification at connection\n- Add inline chemical concentration monitor (conductivity or pH)\n- Require dual verification for any chemical drum change\n- Install chemical identification interlock (different fittings for different chemicals)\n- Add pre-process chemical verification sampling\n- Implement chemical lot tracking in MES\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for all affected lots - potentially multiple lots before discovery"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic contamination - thick yellow-brown film covering 90% of wafer surface after CVD. Film appears oily and smears when touched. Not the expected oxide film. First wafer after long idle (72 hours).\n\nProcess Context: Tool DEP-AMAT-01, TEOS oxide deposition. Tool idle 72 hours over holiday weekend. Chamber pressure showed unusual behavior during first wafer pump-down. Foreline pump oil recently changed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pump oil backstreaming - foreline pump oil migrated into chamber during extended idle, depositing on wafer during first process\n\n**Failure Mechanism**:\n- Tool idle 72 hours with pump running but chamber isolated\n- New pump oil may have higher vapor pressure than previous\n- Oil vapor backstreamed through foreline into chamber\n- First wafer pump-down cycle drew oil-contaminated vacuum\n- Oil deposited on wafer surface during processing heat-up\n\n**Timeline Analysis**:\n- Pump oil changed (date unknown)\n- 72-hour idle over holiday weekend\n- First wafer severely contaminated\n- Yellow-brown oily film = hydrocarbon contamination\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Chamber oil-contaminated\n2. Do not process additional wafers\n3. Quarantine contaminated wafer\n4. Verify pump oil type vs. specification\n5. Vent chamber with N2 (do not expose oil to process gases)\n\n## Investigation Steps\n\n1. Sample chamber surface and analyze for oil composition\n2. Compare new oil specification to previous oil\n3. Check pump oil fill level (overfill can cause backstreaming)\n4. Verify pump oil type is compatible with process chemicals\n5. Check foreline valve and molecular sieve trap condition\n6. Review idle state pump configuration (should have isolation)\n7. Determine if chamber bake can remove contamination\n\n## Prevention Measures\n\n- Install molecular sieve trap between pump and chamber\n- Implement foreline isolation valve closing during idle\n- Verify pump oil specification matches tool requirements\n- Require chamber conditioning after any idle >24 hours\n- Add pump oil change to tool-specific PM checklist (not just pump PM)\n- Implement pump-down rate monitoring to detect backstreaming\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% first wafer; major chamber clean required before production"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive particle burst - wafer surface shows >10,000 particles per cm², completely covering surface. Particles appeared instantly at process start. Particle count dropped on subsequent wafers (5000, 2000, 500...) indicating particle washout.\n\nProcess Context: Tool ETCH-LAM-04. First lot after chamber wet clean PM. No seasoning wafers processed. Chamber wet cleaned with IPA wipe. First production wafer received full particle burst.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate post-PM chamber conditioning - wet clean residue and loosened particles released onto first production wafer\n\n**Failure Mechanism**:\n- Chamber wet cleaned with IPA during PM\n- IPA residue and loosened particles remained on surfaces\n- No seasoning wafers to capture contamination\n- First production wafer received full contamination dump\n- Decreasing counts (10000→5000→2000→500) indicates particle washout pattern\n\n**Timeline Analysis**:\n- PM completed with wet clean\n- No conditioning/seasoning step performed\n- First production wafer: >10,000 particles/cm²\n- Subsequent wafers: decreasing (washout pattern)\n\n## Immediate Containment Actions\n\n1. **STOP LOT** - First wafers contaminated\n2. Quarantine first 5+ wafers (heavily contaminated)\n3. Continue processing remaining wafers if counts approach baseline\n4. Review PM procedure for missing conditioning step\n5. Document PM execution vs. specification\n\n## Investigation Steps\n\n1. Review PM procedure - is seasoning step required?\n2. Verify PM technician followed complete procedure\n3. Check conditioning wafer count requirement post-wet-clean\n4. Review particle trend to determine when baseline reached\n5. Compare to previous PM events for consistency\n6. Audit PM completion documentation\n\n## Prevention Measures\n\n- Add mandatory seasoning wafer requirement to PM (minimum 10 wafers)\n- Implement particle count qualification before production release\n- Create interlock: PM complete flag requires particle qual passed\n- Add automatic seasoning sequence to PM workflow\n- Require PWP test with <100 particles/wafer before production enable\n- Document seasoning requirements in PM specification\n\n**Severity**: CRITICAL\n**Yield Impact**: First wafer 100% loss; subsequent wafers degraded; 5-10 wafers likely affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete pattern destruction - resist pattern collapsed/melted across 100% of wafer. Pattern appears to have flowed together forming continuous film. Occurred at wafer 15 of lot after normal wafers 1-14.\n\nProcess Context: Tool COAT-TEL-02, post-exposure bake (PEB) at 110°C. FDC shows hot plate temperature spike to 185°C at wafer 15 start, then returned to 110°C. Hot plate controller showed fault code.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot plate temperature overshoot - controller malfunction caused 75°C overshoot, melting photoresist pattern\n\n**Failure Mechanism**:\n- Hot plate controller fault caused temperature spike to 185°C\n- Photoresist glass transition temperature ~130-140°C\n- At 185°C, resist exceeded softening point and flowed\n- Pattern collapsed and merged into continuous film\n- Controller recovered to 110°C after damage done\n\n**Timeline Analysis**:\n- Wafers 1-14: Normal PEB at 110°C, patterns intact\n- Wafer 15: Temperature spike to 185°C at start\n- Pattern destroyed within seconds of overshoot\n- Controller returned to setpoint but too late\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Hot plate controller fault\n2. Quarantine wafer 15 (destroyed)\n3. Inspect wafers 1-14 for thermal stress effects\n4. Verify subsequent wafers not processed\n5. Document controller fault code for analysis\n\n## Investigation Steps\n\n1. Analyze controller fault code meaning\n2. Check thermocouple for intermittent connection\n3. Verify heater power control (SSR) not stuck on\n4. Review temperature trend prior to spike for warnings\n5. Test controller with dummy plate heating cycles\n6. Check if fault is reproducible or random\n7. Verify over-temperature interlock setpoint and function\n\n## Prevention Measures\n\n- Lower over-temperature interlock from current level to 120°C (resist-safe)\n- Add independent over-temperature sensor with hardware cutoff\n- Implement rate-of-rise alarm (>5°C/second = fault)\n- Require wafer-present interlock for heater enable\n- Add temperature stability verification before wafer transfer\n- Schedule controller preventive replacement at 3-year intervals\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafer 15; wafers 1-14 may have thermal stress effects"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Total contamination - thick metallic coating (appears silver) covering 100% of wafer surface. Not a thin film - appears to be several microns of deposited material. Single wafer affected (wafer 8), adjacent wafers clean.\n\nProcess Context: Tool DEP-AMAT-04, PVD chamber with multiple targets (Ti, TiN, Al). Target rotation mechanism showed error at wafer 8. Wrong target was positioned for deposition. Target shutter remained open.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target rotation mechanism failure - wrong target (Al) positioned with shutter open, depositing thick Al layer instead of intended thin film\n\n**Failure Mechanism**:\n- Target rotation motor/encoder failed during wafer 8 positioning\n- Al target moved into deposition position instead of Ti target\n- Shutter opened for expected Ti deposition\n- Al sputtered at high rate onto wafer surface\n- Several microns deposited before process timer stopped\n- Single wafer affected because error occurred during that specific cycle\n\n**Timeline Analysis**:\n- Wafers 1-7: Correct target (Ti), normal processing\n- Wafer 8: Target rotation error, Al target positioned\n- Full Al deposition occurred (process completed)\n- Wafers 9+: Rotation may have recovered (or tool stopped)\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Target rotation mechanism failed\n2. Quarantine wafer 8 (completely wrong film)\n3. Verify wafers 9-25 film composition (were they correct?)\n4. Check wafers 1-7 for correct film\n5. Do not move target rotation until diagnosed\n\n## Investigation Steps\n\n1. Test target rotation mechanism functionality\n2. Check rotation motor, encoder, and home sensor\n3. Verify target position feedback vs. actual position\n4. Review FDC for target position at each wafer\n5. Check for mechanical binding or debris in rotation mechanism\n6. Verify shutter interlock with target position\n7. Confirm target ID matches rotation position\n\n## Prevention Measures\n\n- Implement target position verification before shutter open\n- Add target optical identification sensor\n- Require target position = recipe target before process enable\n- Implement dual verification (encoder + limit switch)\n- Add post-deposition film verification (OES or reflectivity)\n- Create shutter interlock requiring correct target position\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafer 8; adjacent wafers require film verification"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Severe electrical arcing damage - wafer shows catastrophic damage with melted regions and vaporized material covering 85% of surface. Occurred during electrostatic chuck (ESC) clamping. First wafer of shift.\n\nProcess Context: Tool ETCH-LAM-01. ESC voltage: 2000V standard. Wafer had abnormal backside coating from previous process deviation. ESC current spike detected: 500mA (normal <1mA).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC arcing through abnormal backside coating - wafer backside condition created conductive path causing electrical discharge\n\n**Failure Mechanism**:\n- Wafer backside had abnormal coating from upstream deviation\n- Coating may have been conductive or created weak dielectric\n- ESC voltage (2000V) arced through coating to grounded chuck\n- 500mA arc current (500x normal) caused massive thermal damage\n- Material vaporization from arc energy\n\n**Timeline Analysis**:\n- Previous process deviation created abnormal backside\n- Wafer reached ETCH-LAM-01 as first wafer of shift\n- ESC clamping initiated arc immediately\n- Catastrophic damage in milliseconds\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - ESC potentially damaged\n2. Quarantine destroyed wafer\n3. Identify source lot - check all wafers for abnormal backside\n4. Review previous process deviation records\n5. Inspect ESC for arc damage (pitting, coating damage)\n6. Do not load wafers with abnormal backside to ESC tools\n\n## Investigation Steps\n\n1. Analyze destroyed wafer backside coating composition\n2. Identify upstream process that created abnormal coating\n3. Measure backside resistivity of affected lot wafers\n4. Check ESC for damage requiring replacement\n5. Review lot traveler for deviation records\n6. Determine if backside inspection could have caught issue\n7. Verify ESC arc detection system functionality\n\n## Prevention Measures\n\n- Implement backside inspection after any process deviation\n- Add backside resistivity check before ESC loading\n- Create ESC wafer acceptance criteria for backside condition\n- Implement arc detection with immediate voltage cutoff\n- Lower ESC voltage for first wafer (soft start)\n- Route deviation wafers through non-ESC tools if backside abnormal\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% wafer destroyed + potential ESC damage requiring repair"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lithography failure - no pattern transferred, entire wafer shows uniform resist with no features. Exposure appears to have not occurred. All 25 wafers in lot identical (no exposure). Tool showed normal cycle completion.\n\nProcess Context: Tool LITH-ASML-01. Reticle stage showed 'RETICLE NOT PRESENT' error cleared before lot start. Operator verified reticle in library. Exposure energy log shows 0 mJ/cm² for all wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle load failure - reticle not actually loaded to exposure position despite library verification and error clear\n\n**Failure Mechanism**:\n- 'RETICLE NOT PRESENT' error occurred before lot\n- Operator verified reticle in library (storage) but not at exposure position\n- Error cleared without actually loading reticle\n- Exposure executed with no reticle = 0 mJ/cm² dose\n- Tool showed normal cycle because dose timer completed\n\n**Timeline Analysis**:\n- Pre-lot: Reticle presence error\n- Operator verified library (wrong location)\n- Error cleared, lot started\n- All 25 wafers: 0 dose exposure\n- No pattern transfer\n\n## Immediate Containment Actions\n\n1. **STOP LOT** - Reticle not loaded\n2. Quarantine all 25 wafers (require strip and recoat)\n3. Verify reticle location and load status\n4. Document alarm/error sequence and operator actions\n5. Load correct reticle before any restart\n\n## Investigation Steps\n\n1. Verify reticle physical location (library vs. stage)\n2. Review reticle load sequence log\n3. Confirm reticle stage sensor functionality\n4. Test reticle handler pick-and-place mechanism\n5. Review error clear procedure - what verification required?\n6. Check if exposure interlock exists for reticle presence\n7. Interview operator about error handling procedure\n\n## Prevention Measures\n\n- Implement reticle presence interlock - cannot expose without reticle confirmed\n- Add exposure energy verification - abort if dose reads 0\n- Require supervisor approval to clear reticle errors\n- Create dose integration interlock (if dose <threshold, alarm)\n- Add first-wafer pattern verification before continuing lot\n- Train operators: library verification ≠ stage verification\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot requires strip and rework - significant cycle time impact"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer destroyed by incorrect chemistry - surface shows aggressive chemical attack with 80% material removal. Wafer thickness reduced from 775μm to 650μm. Occurred during what should have been standard clean.\n\nProcess Context: Tool WET-DNS-05. Production recipe SC1_STD_CLEAN executed. However, recipe parameter showed etch time: 600 seconds (normal: 60 seconds). 10x longer than specification. Recipe was recently modified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe parameter error - etch time modified to 600s (10x intended) during recent recipe update, causing over-etching\n\n**Failure Mechanism**:\n- Recipe modification introduced typing error: 600s vs 60s\n- 10x longer etch time in SC1 caused excessive Si removal\n- 125μm material loss from extended chemical exposure\n- Recipe change not verified before production use\n- Single digit error had catastrophic impact\n\n**Timeline Analysis**:\n- Recent recipe modification (date unknown)\n- 600s parameter entered (should be 60s)\n- First lot with modified recipe destroyed\n- 10x over-etch occurred\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Recipe contains error\n2. Quarantine all wafers processed with modified recipe\n3. Immediately revert recipe to previous version\n4. Review all recent recipe changes\n5. Check other lots that may have used this recipe\n\n## Investigation Steps\n\n1. Identify when recipe was modified and by whom\n2. Review recipe change log and approval\n3. Verify what verification steps were (not) performed\n4. Check recipe management system change control process\n5. Compare modified recipe to original parameter-by-parameter\n6. Determine if other parameters were also incorrectly modified\n7. Review recipe change request documentation\n\n## Prevention Measures\n\n- Implement recipe parameter change verification (dual sign-off)\n- Add parameter reasonableness checks (time cannot exceed 2x nominal)\n- Require test wafer before any recipe modification goes to production\n- Enable recipe version control with difference highlighting\n- Implement parameter change limits in recipe editor\n- Require process engineering approval for any time/temperature changes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for all wafers processed with erroneous recipe"
  }
]
