Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May  5 18:08:06 2022
| Host         : Mongoose_Razer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_ultrasonic_timing_summary_routed.rpt -pb top_ultrasonic_timing_summary_routed.pb -rpx top_ultrasonic_timing_summary_routed.rpx -warn_on_violation
| Design       : top_ultrasonic
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.393        0.000                      0                  142        0.186        0.000                      0                  142        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in1               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       16.393        0.000                      0                  142        0.186        0.000                      0                  142        9.500        0.000                       0                   105  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.393ns  (required time - arrival time)
  Source:                 measurement_sys1/cnt_500Ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.632ns (19.074%)  route 2.681ns (80.926%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 19.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.403    -0.326    measurement_sys1/CLK
    SLICE_X109Y78        FDCE                                         r  measurement_sys1/cnt_500Ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.341     0.015 r  measurement_sys1/cnt_500Ms_reg[19]/Q
                         net (fo=3, routed)           0.834     0.849    measurement_sys1/cnt_500Ms[19]
    SLICE_X106Y80        LUT4 (Prop_lut4_I3_O)        0.097     0.946 f  measurement_sys1/data[15]_i_4/O
                         net (fo=2, routed)           0.561     1.506    measurement_sys1/data[15]_i_4_n_0
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.097     1.603 f  measurement_sys1/cnt_500Ms[25]_i_3/O
                         net (fo=30, routed)          0.921     2.524    measurement_sys1/cnt_500Ms[25]_i_3_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I1_O)        0.097     2.621 r  measurement_sys1/data_r[3]_i_1/O
                         net (fo=4, routed)           0.366     2.987    measurement_sys1/p_0_out[3]
    SLICE_X110Y74        FDCE                                         r  measurement_sys1/data_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.258    19.256    measurement_sys1/CLK
    SLICE_X110Y74        FDCE                                         r  measurement_sys1/data_r_reg[0]/C
                         clock pessimism              0.357    19.614    
                         clock uncertainty           -0.084    19.530    
    SLICE_X110Y74        FDCE (Setup_fdce_C_CE)      -0.150    19.380    measurement_sys1/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                 16.393    

Slack (MET) :             16.393ns  (required time - arrival time)
  Source:                 measurement_sys1/cnt_500Ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.632ns (19.074%)  route 2.681ns (80.926%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 19.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.403    -0.326    measurement_sys1/CLK
    SLICE_X109Y78        FDCE                                         r  measurement_sys1/cnt_500Ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.341     0.015 r  measurement_sys1/cnt_500Ms_reg[19]/Q
                         net (fo=3, routed)           0.834     0.849    measurement_sys1/cnt_500Ms[19]
    SLICE_X106Y80        LUT4 (Prop_lut4_I3_O)        0.097     0.946 f  measurement_sys1/data[15]_i_4/O
                         net (fo=2, routed)           0.561     1.506    measurement_sys1/data[15]_i_4_n_0
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.097     1.603 f  measurement_sys1/cnt_500Ms[25]_i_3/O
                         net (fo=30, routed)          0.921     2.524    measurement_sys1/cnt_500Ms[25]_i_3_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I1_O)        0.097     2.621 r  measurement_sys1/data_r[3]_i_1/O
                         net (fo=4, routed)           0.366     2.987    measurement_sys1/p_0_out[3]
    SLICE_X110Y74        FDCE                                         r  measurement_sys1/data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.258    19.256    measurement_sys1/CLK
    SLICE_X110Y74        FDCE                                         r  measurement_sys1/data_r_reg[1]/C
                         clock pessimism              0.357    19.614    
                         clock uncertainty           -0.084    19.530    
    SLICE_X110Y74        FDCE (Setup_fdce_C_CE)      -0.150    19.380    measurement_sys1/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                 16.393    

Slack (MET) :             16.393ns  (required time - arrival time)
  Source:                 measurement_sys1/cnt_500Ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.632ns (19.074%)  route 2.681ns (80.926%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 19.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.403    -0.326    measurement_sys1/CLK
    SLICE_X109Y78        FDCE                                         r  measurement_sys1/cnt_500Ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.341     0.015 r  measurement_sys1/cnt_500Ms_reg[19]/Q
                         net (fo=3, routed)           0.834     0.849    measurement_sys1/cnt_500Ms[19]
    SLICE_X106Y80        LUT4 (Prop_lut4_I3_O)        0.097     0.946 f  measurement_sys1/data[15]_i_4/O
                         net (fo=2, routed)           0.561     1.506    measurement_sys1/data[15]_i_4_n_0
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.097     1.603 f  measurement_sys1/cnt_500Ms[25]_i_3/O
                         net (fo=30, routed)          0.921     2.524    measurement_sys1/cnt_500Ms[25]_i_3_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I1_O)        0.097     2.621 r  measurement_sys1/data_r[3]_i_1/O
                         net (fo=4, routed)           0.366     2.987    measurement_sys1/p_0_out[3]
    SLICE_X110Y74        FDCE                                         r  measurement_sys1/data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.258    19.256    measurement_sys1/CLK
    SLICE_X110Y74        FDCE                                         r  measurement_sys1/data_r_reg[2]/C
                         clock pessimism              0.357    19.614    
                         clock uncertainty           -0.084    19.530    
    SLICE_X110Y74        FDCE (Setup_fdce_C_CE)      -0.150    19.380    measurement_sys1/data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                 16.393    

Slack (MET) :             16.393ns  (required time - arrival time)
  Source:                 measurement_sys1/cnt_500Ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.632ns (19.074%)  route 2.681ns (80.926%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 19.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.403    -0.326    measurement_sys1/CLK
    SLICE_X109Y78        FDCE                                         r  measurement_sys1/cnt_500Ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.341     0.015 r  measurement_sys1/cnt_500Ms_reg[19]/Q
                         net (fo=3, routed)           0.834     0.849    measurement_sys1/cnt_500Ms[19]
    SLICE_X106Y80        LUT4 (Prop_lut4_I3_O)        0.097     0.946 f  measurement_sys1/data[15]_i_4/O
                         net (fo=2, routed)           0.561     1.506    measurement_sys1/data[15]_i_4_n_0
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.097     1.603 f  measurement_sys1/cnt_500Ms[25]_i_3/O
                         net (fo=30, routed)          0.921     2.524    measurement_sys1/cnt_500Ms[25]_i_3_n_0
    SLICE_X110Y75        LUT6 (Prop_lut6_I1_O)        0.097     2.621 r  measurement_sys1/data_r[3]_i_1/O
                         net (fo=4, routed)           0.366     2.987    measurement_sys1/p_0_out[3]
    SLICE_X110Y74        FDCE                                         r  measurement_sys1/data_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.258    19.256    measurement_sys1/CLK
    SLICE_X110Y74        FDCE                                         r  measurement_sys1/data_r_reg[3]/C
                         clock pessimism              0.357    19.614    
                         clock uncertainty           -0.084    19.530    
    SLICE_X110Y74        FDCE (Setup_fdce_C_CE)      -0.150    19.380    measurement_sys1/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                 16.393    

Slack (MET) :             16.600ns  (required time - arrival time)
  Source:                 measurement_sys1/clk_17k_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.777ns (23.370%)  route 2.548ns (76.630%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 19.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.406    -0.323    measurement_sys1/CLK
    SLICE_X110Y71        FDCE                                         r  measurement_sys1/clk_17k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.341     0.018 r  measurement_sys1/clk_17k_reg/Q
                         net (fo=8, routed)           1.031     1.049    measurement_sys1/clk_17k
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.099     1.148 r  measurement_sys1/data_r[15]_i_4/O
                         net (fo=19, routed)          0.801     1.949    measurement_sys1/data_r[15]_i_4_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I0_O)        0.240     2.189 r  measurement_sys1/data_r[15]_i_6/O
                         net (fo=4, routed)           0.715     2.904    measurement_sys1/data_r[15]_i_6_n_0
    SLICE_X112Y76        LUT6 (Prop_lut6_I2_O)        0.097     3.001 r  measurement_sys1/data_r[13]_i_1/O
                         net (fo=1, routed)           0.000     3.001    measurement_sys1/p_1_in[13]
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.259    19.257    measurement_sys1/CLK
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[13]/C
                         clock pessimism              0.357    19.615    
                         clock uncertainty           -0.084    19.531    
    SLICE_X112Y76        FDCE (Setup_fdce_C_D)        0.070    19.601    measurement_sys1/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                         19.601    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                 16.600    

Slack (MET) :             16.736ns  (required time - arrival time)
  Source:                 measurement_sys1/clk_17k_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.777ns (24.367%)  route 2.412ns (75.633%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 19.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.406    -0.323    measurement_sys1/CLK
    SLICE_X110Y71        FDCE                                         r  measurement_sys1/clk_17k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.341     0.018 r  measurement_sys1/clk_17k_reg/Q
                         net (fo=8, routed)           1.031     1.049    measurement_sys1/clk_17k
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.099     1.148 r  measurement_sys1/data_r[15]_i_4/O
                         net (fo=19, routed)          0.801     1.949    measurement_sys1/data_r[15]_i_4_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I0_O)        0.240     2.189 r  measurement_sys1/data_r[15]_i_6/O
                         net (fo=4, routed)           0.579     2.768    measurement_sys1/data_r[15]_i_6_n_0
    SLICE_X112Y76        LUT5 (Prop_lut5_I4_O)        0.097     2.865 r  measurement_sys1/data_r[12]_i_1/O
                         net (fo=1, routed)           0.000     2.865    measurement_sys1/p_1_in[12]
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.259    19.257    measurement_sys1/CLK
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[12]/C
                         clock pessimism              0.357    19.615    
                         clock uncertainty           -0.084    19.531    
    SLICE_X112Y76        FDCE (Setup_fdce_C_D)        0.070    19.601    measurement_sys1/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                         19.601    
                         arrival time                          -2.865    
  -------------------------------------------------------------------
                         slack                                 16.736    

Slack (MET) :             16.816ns  (required time - arrival time)
  Source:                 measurement_sys1/cnt_500Ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.632ns (21.864%)  route 2.259ns (78.136%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 19.256 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.403    -0.326    measurement_sys1/CLK
    SLICE_X109Y78        FDCE                                         r  measurement_sys1/cnt_500Ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.341     0.015 r  measurement_sys1/cnt_500Ms_reg[19]/Q
                         net (fo=3, routed)           0.834     0.849    measurement_sys1/cnt_500Ms[19]
    SLICE_X106Y80        LUT4 (Prop_lut4_I3_O)        0.097     0.946 f  measurement_sys1/data[15]_i_4/O
                         net (fo=2, routed)           0.561     1.506    measurement_sys1/data[15]_i_4_n_0
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.097     1.603 f  measurement_sys1/cnt_500Ms[25]_i_3/O
                         net (fo=30, routed)          0.616     2.219    measurement_sys1/cnt_500Ms[25]_i_3_n_0
    SLICE_X110Y75        LUT4 (Prop_lut4_I1_O)        0.097     2.316 r  measurement_sys1/data_r[11]_i_1/O
                         net (fo=4, routed)           0.248     2.564    measurement_sys1/p_0_out[11]
    SLICE_X110Y75        FDCE                                         r  measurement_sys1/data_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.258    19.256    measurement_sys1/CLK
    SLICE_X110Y75        FDCE                                         r  measurement_sys1/data_r_reg[8]/C
                         clock pessimism              0.357    19.614    
                         clock uncertainty           -0.084    19.530    
    SLICE_X110Y75        FDCE (Setup_fdce_C_CE)      -0.150    19.380    measurement_sys1/data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         19.380    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 16.816    

Slack (MET) :             16.839ns  (required time - arrival time)
  Source:                 measurement_sys1/clk_17k_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.777ns (25.168%)  route 2.310ns (74.832%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 19.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.406    -0.323    measurement_sys1/CLK
    SLICE_X110Y71        FDCE                                         r  measurement_sys1/clk_17k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDCE (Prop_fdce_C_Q)         0.341     0.018 r  measurement_sys1/clk_17k_reg/Q
                         net (fo=8, routed)           1.031     1.049    measurement_sys1/clk_17k
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.099     1.148 r  measurement_sys1/data_r[15]_i_4/O
                         net (fo=19, routed)          0.801     1.949    measurement_sys1/data_r[15]_i_4_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I0_O)        0.240     2.189 r  measurement_sys1/data_r[15]_i_6/O
                         net (fo=4, routed)           0.478     2.667    measurement_sys1/data_r[15]_i_6_n_0
    SLICE_X112Y76        LUT6 (Prop_lut6_I2_O)        0.097     2.764 r  measurement_sys1/data_r[15]_i_2/O
                         net (fo=1, routed)           0.000     2.764    measurement_sys1/p_1_in[15]
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.259    19.257    measurement_sys1/CLK
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[15]/C
                         clock pessimism              0.357    19.615    
                         clock uncertainty           -0.084    19.531    
    SLICE_X112Y76        FDCE (Setup_fdce_C_D)        0.072    19.603    measurement_sys1/data_r_reg[15]
  -------------------------------------------------------------------
                         required time                         19.603    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 16.839    

Slack (MET) :             16.840ns  (required time - arrival time)
  Source:                 measurement_sys1/cnt_500Ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.632ns (22.042%)  route 2.235ns (77.958%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 19.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.403    -0.326    measurement_sys1/CLK
    SLICE_X109Y78        FDCE                                         r  measurement_sys1/cnt_500Ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.341     0.015 r  measurement_sys1/cnt_500Ms_reg[19]/Q
                         net (fo=3, routed)           0.834     0.849    measurement_sys1/cnt_500Ms[19]
    SLICE_X106Y80        LUT4 (Prop_lut4_I3_O)        0.097     0.946 f  measurement_sys1/data[15]_i_4/O
                         net (fo=2, routed)           0.561     1.506    measurement_sys1/data[15]_i_4_n_0
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.097     1.603 f  measurement_sys1/cnt_500Ms[25]_i_3/O
                         net (fo=30, routed)          0.616     2.219    measurement_sys1/cnt_500Ms[25]_i_3_n_0
    SLICE_X110Y75        LUT4 (Prop_lut4_I1_O)        0.097     2.316 r  measurement_sys1/data_r[11]_i_1/O
                         net (fo=4, routed)           0.225     2.541    measurement_sys1/p_0_out[11]
    SLICE_X110Y76        FDCE                                         r  measurement_sys1/data_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.259    19.257    measurement_sys1/CLK
    SLICE_X110Y76        FDCE                                         r  measurement_sys1/data_r_reg[10]/C
                         clock pessimism              0.357    19.615    
                         clock uncertainty           -0.084    19.531    
    SLICE_X110Y76        FDCE (Setup_fdce_C_CE)      -0.150    19.381    measurement_sys1/data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         19.381    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                 16.840    

Slack (MET) :             16.840ns  (required time - arrival time)
  Source:                 measurement_sys1/cnt_500Ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.632ns (22.042%)  route 2.235ns (77.958%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 19.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.013     2.316    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.551    -3.235 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.427    -1.808    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.403    -0.326    measurement_sys1/CLK
    SLICE_X109Y78        FDCE                                         r  measurement_sys1/cnt_500Ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.341     0.015 r  measurement_sys1/cnt_500Ms_reg[19]/Q
                         net (fo=3, routed)           0.834     0.849    measurement_sys1/cnt_500Ms[19]
    SLICE_X106Y80        LUT4 (Prop_lut4_I3_O)        0.097     0.946 f  measurement_sys1/data[15]_i_4/O
                         net (fo=2, routed)           0.561     1.506    measurement_sys1/data[15]_i_4_n_0
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.097     1.603 f  measurement_sys1/cnt_500Ms[25]_i_3/O
                         net (fo=30, routed)          0.616     2.219    measurement_sys1/cnt_500Ms[25]_i_3_n_0
    SLICE_X110Y75        LUT4 (Prop_lut4_I1_O)        0.097     2.316 r  measurement_sys1/data_r[11]_i_1/O
                         net (fo=4, routed)           0.225     2.541    measurement_sys1/p_0_out[11]
    SLICE_X110Y76        FDCE                                         r  measurement_sys1/data_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N20                                               0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         1.236    21.236 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    22.152    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.527    16.626 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.300    17.926    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    17.998 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         1.259    19.257    measurement_sys1/CLK
    SLICE_X110Y76        FDCE                                         r  measurement_sys1/data_r_reg[11]/C
                         clock pessimism              0.357    19.615    
                         clock uncertainty           -0.084    19.531    
    SLICE_X110Y76        FDCE (Setup_fdce_C_CE)      -0.150    19.381    measurement_sys1/data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         19.381    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                 16.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 measurement_sys1/data_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.146%)  route 0.129ns (47.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.624    -0.602    measurement_sys1/CLK
    SLICE_X110Y76        FDCE                                         r  measurement_sys1/data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  measurement_sys1/data_r_reg[9]/Q
                         net (fo=9, routed)           0.129    -0.332    measurement_sys1/p_0_in[1]
    SLICE_X113Y75        FDCE                                         r  measurement_sys1/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.892    -0.844    measurement_sys1/CLK
    SLICE_X113Y75        FDCE                                         r  measurement_sys1/data_reg[9]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X113Y75        FDCE (Hold_fdce_C_D)         0.072    -0.518    measurement_sys1/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 measurement_sys1/data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_sys1/digit_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.443%)  route 0.132ns (41.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.624    -0.602    measurement_sys1/CLK
    SLICE_X113Y76        FDCE                                         r  measurement_sys1/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  measurement_sys1/data_reg[14]/Q
                         net (fo=1, routed)           0.132    -0.329    display_sys1/digit_reg[3]_0[14]
    SLICE_X113Y74        LUT5 (Prop_lut5_I0_O)        0.045    -0.284 r  display_sys1/digit[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    display_sys1/digit_1[2]
    SLICE_X113Y74        FDPE                                         r  display_sys1/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.892    -0.844    display_sys1/CLK
    SLICE_X113Y74        FDPE                                         r  display_sys1/digit_reg[2]/C
                         clock pessimism              0.276    -0.568    
    SLICE_X113Y74        FDPE (Hold_fdpe_C_D)         0.092    -0.476    display_sys1/digit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 measurement_sys1/data_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.221%)  route 0.123ns (42.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.624    -0.602    measurement_sys1/CLK
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  measurement_sys1/data_r_reg[15]/Q
                         net (fo=3, routed)           0.123    -0.315    measurement_sys1/data_r_reg_n_0_[15]
    SLICE_X113Y76        FDCE                                         r  measurement_sys1/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.893    -0.843    measurement_sys1/CLK
    SLICE_X113Y76        FDCE                                         r  measurement_sys1/data_reg[15]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X113Y76        FDCE (Hold_fdce_C_D)         0.072    -0.517    measurement_sys1/data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 measurement_sys1/Echo_delay_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/cnt_17k_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.716%)  route 0.142ns (43.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.626    -0.600    measurement_sys1/CLK
    SLICE_X111Y71        FDCE                                         r  measurement_sys1/Echo_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  measurement_sys1/Echo_delay_reg[2]/Q
                         net (fo=1, routed)           0.142    -0.317    measurement_sys1/p_1_in_1
    SLICE_X110Y71        LUT3 (Prop_lut3_I1_O)        0.045    -0.272 r  measurement_sys1/cnt_17k_en_i_1/O
                         net (fo=1, routed)           0.000    -0.272    measurement_sys1/cnt_17k_en_i_1_n_0
    SLICE_X110Y71        FDCE                                         r  measurement_sys1/cnt_17k_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.896    -0.840    measurement_sys1/CLK
    SLICE_X110Y71        FDCE                                         r  measurement_sys1/cnt_17k_en_reg/C
                         clock pessimism              0.253    -0.587    
    SLICE_X110Y71        FDCE (Hold_fdce_C_D)         0.092    -0.495    measurement_sys1/cnt_17k_en_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 measurement_sys1/data_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.546%)  route 0.142ns (46.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.624    -0.602    measurement_sys1/CLK
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  measurement_sys1/data_r_reg[14]/Q
                         net (fo=4, routed)           0.142    -0.296    measurement_sys1/data_r_reg_n_0_[14]
    SLICE_X113Y76        FDCE                                         r  measurement_sys1/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.893    -0.843    measurement_sys1/CLK
    SLICE_X113Y76        FDCE                                         r  measurement_sys1/data_reg[14]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X113Y76        FDCE (Hold_fdce_C_D)         0.070    -0.519    measurement_sys1/data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 measurement_sys1/data_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.970%)  route 0.145ns (41.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.624    -0.602    measurement_sys1/CLK
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.164    -0.438 r  measurement_sys1/data_r_reg[12]/Q
                         net (fo=6, routed)           0.145    -0.293    measurement_sys1/data_r_reg_n_0_[12]
    SLICE_X112Y76        LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  measurement_sys1/data_r[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    measurement_sys1/p_1_in[13]
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.893    -0.843    measurement_sys1/CLK
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[13]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X112Y76        FDCE (Hold_fdce_C_D)         0.121    -0.481    measurement_sys1/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 measurement_sys1/data_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.639%)  route 0.147ns (41.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.624    -0.602    measurement_sys1/CLK
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.164    -0.438 f  measurement_sys1/data_r_reg[12]/Q
                         net (fo=6, routed)           0.147    -0.291    measurement_sys1/data_r_reg_n_0_[12]
    SLICE_X112Y76        LUT5 (Prop_lut5_I3_O)        0.045    -0.246 r  measurement_sys1/data_r[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    measurement_sys1/p_1_in[12]
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.893    -0.843    measurement_sys1/CLK
    SLICE_X112Y76        FDCE                                         r  measurement_sys1/data_r_reg[12]/C
                         clock pessimism              0.241    -0.602    
    SLICE_X112Y76        FDCE (Hold_fdce_C_D)         0.121    -0.481    measurement_sys1/data_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 measurement_sys1/data_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.886%)  route 0.180ns (56.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.623    -0.603    measurement_sys1/CLK
    SLICE_X110Y75        FDCE                                         r  measurement_sys1/data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  measurement_sys1/data_r_reg[8]/Q
                         net (fo=9, routed)           0.180    -0.282    measurement_sys1/p_0_in[0]
    SLICE_X113Y75        FDCE                                         r  measurement_sys1/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.892    -0.844    measurement_sys1/CLK
    SLICE_X113Y75        FDCE                                         r  measurement_sys1/data_reg[8]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X113Y75        FDCE (Hold_fdce_C_D)         0.070    -0.520    measurement_sys1/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 display_sys1/sel_bit_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_sys1/digit_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.098%)  route 0.158ns (45.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.624    -0.602    display_sys1/CLK
    SLICE_X113Y73        FDPE                                         r  display_sys1/sel_bit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.461 f  display_sys1/sel_bit_reg[2]/Q
                         net (fo=7, routed)           0.158    -0.303    display_sys1/Q[2]
    SLICE_X113Y74        LUT5 (Prop_lut5_I3_O)        0.045    -0.258 r  display_sys1/digit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    display_sys1/digit_1[0]
    SLICE_X113Y74        FDPE                                         r  display_sys1/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.892    -0.844    display_sys1/CLK
    SLICE_X113Y74        FDPE                                         r  display_sys1/digit_reg[0]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X113Y74        FDPE (Hold_fdpe_C_D)         0.092    -0.498    display_sys1/digit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 measurement_sys1/Echo_delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            measurement_sys1/Echo_delay_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.663    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.781 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.252    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.226 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.626    -0.600    measurement_sys1/CLK
    SLICE_X111Y71        FDCE                                         r  measurement_sys1/Echo_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDCE (Prop_fdce_C_Q)         0.128    -0.472 r  measurement_sys1/Echo_delay_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.348    measurement_sys1/p_0_in_2
    SLICE_X111Y71        FDCE                                         r  measurement_sys1/Echo_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N20                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.890    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.341 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.765    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.736 r  clock/inst/clkout1_buf/O
                         net (fo=103, routed)         0.896    -0.840    measurement_sys1/CLK
    SLICE_X111Y71        FDCE                                         r  measurement_sys1/Echo_delay_reg[2]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X111Y71        FDCE (Hold_fdce_C_D)         0.012    -0.588    measurement_sys1/Echo_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y73    display_sys1/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y72    display_sys1/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y72    display_sys1/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y73    display_sys1/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y73    display_sys1/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y73    display_sys1/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y73    display_sys1/cnt_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y73    display_sys1/cnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y73    display_sys1/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y72    display_sys1/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y72    display_sys1/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y73    display_sys1/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y73    display_sys1/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y73    display_sys1/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y73    display_sys1/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y73    display_sys1/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y72    display_sys1/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y71    display_sys1/cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y73    display_sys1/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y72    display_sys1/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y72    display_sys1/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y73    display_sys1/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y73    display_sys1/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y72    display_sys1/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y70    display_sys1/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y70    display_sys1/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y70    display_sys1/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X111Y71    display_sys1/cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKFBOUT



