Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 30 18:29:53 2018
| Host         : LAPTOP-QQKB7PCL running 64-bit major release  (build 9200)
| Command      : report_methodology -file finalBox_methodology_drc_routed.rpt -pb finalBox_methodology_drc_routed.pb -rpx finalBox_methodology_drc_routed.rpx
| Design       : finalBox
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 194
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 64         |
| TIMING-18 | Warning  | Missing input or output delay | 98         |
| TIMING-20 | Warning  | Non-clocked latch             | 32         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[0]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[10]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[10]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[10]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[11]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[11]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[11]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[12]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[12]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[12]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[13]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[13]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[13]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[14]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[14]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[14]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[15]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[15]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[15]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[1]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[2]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[3]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[4]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[5]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[6]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[6]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[6]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[7]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[7]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[7]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[8]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[8]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[8]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[9]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell Xbox_map/DFF_N_noReset_map/q_reg[9]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) Xbox_map/DFF_N_noReset_map/q_reg[9]_C/CLR, Xbox_map/DFF_N_noReset_map/q_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[0]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[10]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[11]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[12]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[13]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[14]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[15]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[1]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[2]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[3]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[4]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[5]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[6]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[7]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[8]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell Ybox_map/DFF_N_noReset_map/q_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Ybox_map/DFF_N_noReset_map/q_reg[9]_C/CLR, Ybox_map/DFF_N_noReset_map/q_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_low relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on x[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on x[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on x[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on x[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on x[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on x[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on x[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on x[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on x[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on x[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on x[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on x[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on x[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on x[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on x[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on x[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on y[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on y[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on y[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on y[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on y[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on y[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on y[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on y[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on y[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on y[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on y[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on y[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on y[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on y[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on y[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on y[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on data_valid relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on rho[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on rho[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on rho[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on rho[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on rho[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on rho[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on rho[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on rho[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on rho[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on rho[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on rho[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on rho[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on rho[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on rho[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on rho[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on rho[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on rho[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on rho[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on rho[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on rho[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on rho[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on rho[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on rho[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on rho[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on rho[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on rho[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on rho[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on rho[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on rho[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on rho[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on rho[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on rho[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on theta[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on theta[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on theta[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on theta[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on theta[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on theta[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on theta[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on theta[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on theta[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on theta[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on theta[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on theta[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on theta[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on theta[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on theta[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on theta[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on theta[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on theta[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on theta[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on theta[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on theta[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on theta[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on theta[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on theta[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on theta[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on theta[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on theta[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on theta[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on theta[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on theta[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on theta[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on theta[9] relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[0]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[10]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[11]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[12]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[13]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[14]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[15]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[1]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[2]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[3]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[4]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[5]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[6]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[7]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[8]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Xbox_map/DFF_N_noReset_map/q_reg[9]_LDC cannot be properly analyzed as its control pin Xbox_map/DFF_N_noReset_map/q_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[0]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[10]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[11]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[12]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[13]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[14]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[15]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[1]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[2]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[3]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[4]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[5]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[6]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[7]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[8]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch Ybox_map/DFF_N_noReset_map/q_reg[9]_LDC cannot be properly analyzed as its control pin Ybox_map/DFF_N_noReset_map/q_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


