# as-riscv-cpu
## Pipeline Features
  1. 5 Pipelined Stages: Fetch -> Decode -> Execute -> Memory Access -> WriteBack
  2. **Harvard Architecture:** Separate data and instruction memory interface
  
