{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569423858972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569423858980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 10:04:18 2019 " "Processing started: Wed Sep 25 10:04:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569423858980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423858980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6 -c Practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423858980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569423859803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569423859803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877875 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423877875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reginc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reginc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regInc-Behavioral " "Found design unit 1: regInc-Behavioral" {  } { { "regInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regInc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877876 ""} { "Info" "ISGN_ENTITY_NAME" "1 regInc " "Found entity 1: regInc" {  } { { "regInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/regInc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423877876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/incrementador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877876 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423877876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsalinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxsalinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxSalInc-Behavioral " "Found design unit 1: muxSalInc-Behavioral" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877892 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxSalInc " "Found entity 1: muxSalInc" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423877892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/divisor_datos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877892 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423877892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxentradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxentradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxEntradas-Behavioral " "Found design unit 1: muxEntradas-Behavioral" {  } { { "muxEntradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxEntradas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877892 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxEntradas " "Found entity 1: muxEntradas" {  } { { "muxEntradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxEntradas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423877892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica6 " "Found entity 1: Practica6" {  } { { "Practica6.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569423877892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423877892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica6 " "Elaborating entity \"Practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569423877952 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XNOR inst6 " "Primitive \"XNOR\" of instance \"inst6\" not used" {  } { { "Practica6.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { -16 1120 1184 32 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1569423877952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst\"" {  } { { "Practica6.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 144 744 944 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569423877972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst1 " "Elaborating entity \"memory\" for hierarchy \"memory:inst1\"" {  } { { "Practica6.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 144 504 672 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569423878053 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[15\] memory.vhd(15) " "Using initial value X (don't care) for net \"internal_mem\[15\]\" at memory.vhd(15)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423878076 "|Practica6|memory:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxEntradas muxEntradas:inst2 " "Elaborating entity \"muxEntradas\" for hierarchy \"muxEntradas:inst2\"" {  } { { "Practica6.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { -80 776 952 64 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569423878094 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida muxEntradas.vhd(15) " "VHDL Process Statement warning at muxEntradas.vhd(15): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "muxEntradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxEntradas.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569423878099 "|Practica6|muxEntradas:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida muxEntradas.vhd(15) " "Inferred latch for \"salida\" at muxEntradas.vhd(15)" {  } { { "muxEntradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxEntradas.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423878100 "|Practica6|muxEntradas:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regInc regInc:inst3 " "Elaborating entity \"regInc\" for hierarchy \"regInc:inst3\"" {  } { { "Practica6.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { -80 -176 56 32 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569423878111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst4 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst4\"" {  } { { "Practica6.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { -80 96 288 0 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569423878129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSalInc muxSalInc:inst5 " "Elaborating entity \"muxSalInc\" for hierarchy \"muxSalInc:inst5\"" {  } { { "Practica6.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica6/Practica6.bdf" { { 96 -120 56 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569423878142 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida muxSalInc.vhd(13) " "VHDL Process Statement warning at muxSalInc.vhd(13): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569423878142 "|Practica6|muxSalInc:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] muxSalInc.vhd(13) " "Inferred latch for \"salida\[0\]\" at muxSalInc.vhd(13)" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423878145 "|Practica6|muxSalInc:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] muxSalInc.vhd(13) " "Inferred latch for \"salida\[1\]\" at muxSalInc.vhd(13)" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423878145 "|Practica6|muxSalInc:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] muxSalInc.vhd(13) " "Inferred latch for \"salida\[2\]\" at muxSalInc.vhd(13)" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423878145 "|Practica6|muxSalInc:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] muxSalInc.vhd(13) " "Inferred latch for \"salida\[3\]\" at muxSalInc.vhd(13)" {  } { { "muxSalInc.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica6/muxSalInc.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423878145 "|Practica6|muxSalInc:inst5"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1569423878676 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569423878813 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 25 10:04:38 2019 " "Processing ended: Wed Sep 25 10:04:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569423878813 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569423878813 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569423878813 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569423878813 ""}
