

================================================================
== Vitis HLS Report for 'latency_encoding_Pipeline_INIT_T_INIT_I'
================================================================
* Date:           Sat Jan 24 12:39:12 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_latency_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    19611|    19611|  0.196 ms|  0.196 ms|  19601|  19601|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- INIT_T_INIT_I  |    19609|    19609|        11|          1|          1|  19600|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    237|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      6|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     161|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     161|    324|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_5ns_11ns_15_1_1_U1  |mul_5ns_11ns_15_1_1  |        0|   1|  0|   6|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   1|  0|   6|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln81_1_fu_161_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln81_fu_130_p2         |         +|   0|  0|  20|          15|           1|
    |add_ln82_fu_175_p2         |         +|   0|  0|  13|          10|           1|
    |add_ln84_1_fu_211_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln84_fu_206_p2         |         +|   0|  0|  64|          64|          64|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln81_fu_124_p2        |      icmp|   0|  0|  20|          15|          15|
    |icmp_ln82_fu_147_p2        |      icmp|   0|  0|  13|          10|           9|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln81_1_fu_167_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln81_fu_153_p3      |    select|   0|  0|  10|           1|           1|
    |shl_ln84_fu_244_p2         |       shl|   0|  0|   9|           1|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 237|         189|         169|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |gmem_blk_n_AW                         |   9|          2|    1|          2|
    |gmem_blk_n_B                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |i_1_fu_72                             |   9|          2|   10|         20|
    |indvar_flatten_fu_80                  |   9|          2|   15|         30|
    |t_fu_76                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   50|        100|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_reg_300                  |  64|   0|   64|          0|
    |i_1_fu_72                          |  10|   0|   10|          0|
    |indvar_flatten_fu_80               |  15|   0|   15|          0|
    |mul_ln82_reg_290                   |  15|   0|   15|          0|
    |select_ln81_1_reg_285              |   5|   0|    5|          0|
    |select_ln81_reg_280                |  10|   0|   10|          0|
    |select_ln81_reg_280_pp0_iter2_reg  |  10|   0|   10|          0|
    |shl_ln84_reg_306                   |   4|   0|    4|          0|
    |t_fu_76                            |   5|   0|    5|          0|
    |trunc_ln84_reg_295                 |   2|   0|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 161|   0|  161|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_INIT_T_INIT_I|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_INIT_T_INIT_I|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_INIT_T_INIT_I|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_INIT_T_INIT_I|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_INIT_T_INIT_I|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_INIT_T_INIT_I|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                     gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                     gmem|       pointer|
|spikes               |   in|   64|     ap_none|                                   spikes|        scalar|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

