Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed May 31 20:40:02 2023
| Host         : VM5818-Ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    56 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             495 |          191 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             495 |          191 |
| Yes          | No                    | No                     |            1000 |          637 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             979 |          323 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                        Enable Signal                                       |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | pdu/send/dout                                                                              | pdu/send/dout_i_1_n_2                          |                1 |              1 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_reg_71_out                                                                     |                                                |                1 |              1 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_reg_63_out                                                                     |                                                |                1 |              1 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_reg_55_out                                                                     |                                                |                1 |              1 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_reg_47_out                                                                     |                                                |                1 |              1 |
|  cpu/ID_EX/rf_wd_sel_out_reg[0]_0 |                                                                                            |                                                |                1 |              1 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_reg_39_out                                                                     |                                                |                1 |              1 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_reg_211_out                                                                    |                                                |                1 |              1 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_reg_113_out                                                                    |                                                |                1 |              1 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_reg_015_out                                                                    |                                                |                1 |              1 |
|  clk_IBUF_BUFG                    |                                                                                            |                                                |                2 |              2 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_cnt                                                                            | pdu/rcv/din_cnt[3]_i_1_n_2                     |                1 |              4 |
|  clk_IBUF_BUFG                    | pdu/send/tx_cnt                                                                            | pdu/send/dout_i_1_n_2                          |                2 |              5 |
|  clk_IBUF_BUFG                    | pdu/control/FSM_sequential_main_current_state[5]_i_1_n_2                                   | sw_IBUF[7]                                     |                6 |              6 |
|  clk_IBUF_BUFG                    | pdu/control/uart_out/E[0]                                                                  | sw_IBUF[7]                                     |                2 |              7 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_vld0                                                                           | sw_IBUF[7]                                     |                4 |              8 |
|  clk_IBUF_BUFG                    |                                                                                            | pdu/rcv/div_cnt[9]_i_1_n_2                     |                5 |             10 |
|  clk_IBUF_BUFG                    |                                                                                            | pdu/send/div_cnt[9]_i_1__0_n_2                 |                3 |             10 |
|  clk_IBUF_BUFG                    |                                                                                            | pdu/control/uart_out/counter_10000T[0]_i_1_n_2 |                5 |             20 |
|  clk_IBUF_BUFG                    | pdu/control/cpu_clk_conter0                                                                | sw_IBUF[7]                                     |                3 |             21 |
|  clk_IBUF_BUFG                    | pdu/seg/sel                                                                                | pdu/seg/cnt_2ms[0]_i_1_n_2                     |                7 |             26 |
|  clk_IBUF_BUFG                    |                                                                                            | pdu/my_reg/cnt_100ms[0]_i_1_n_2                |                7 |             26 |
|  clk_IBUF_BUFG                    | cpu/EX_MEM/btn_r2_reg                                                                      | pdu/mmp/btn_status[31]_i_1_n_2                 |                8 |             31 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_25[0]                                                             |                                                |               23 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_22[0]                                                             |                                                |               17 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_23[0]                                                             |                                                |               18 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_24[0]                                                             |                                                |               22 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_15[0]                                                             |                                                |               24 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_21[0]                                                             |                                                |               24 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_20[0]                                                             |                                                |               18 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_2[0]                                                              |                                                |               29 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_19[0]                                                             |                                                |               16 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_18[0]                                                             |                                                |               21 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_17[0]                                                             |                                                |               25 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_16[0]                                                             |                                                |               23 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_7[0]                                                              |                                                |               19 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_26[0]                                                             |                                                |               20 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_27[0]                                                             |                                                |               15 |             32 |
|  n_1_2325_BUFG                    |                                                                                            |                                                |               29 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_28[0]                                                             |                                                |               23 |             32 |
|  n_0_2326_BUFG                    |                                                                                            |                                                |               28 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_9[0]                                                              |                                                |               19 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_8[0]                                                              |                                                |               17 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_29[0]                                                             |                                                |               20 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_3[0]                                                              |                                                |               17 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_4[0]                                                              |                                                |               20 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_5[0]                                                              |                                                |               14 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_6[0]                                                              |                                                |               20 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_14[0]                                                             |                                                |               18 |             32 |
|  clk_IBUF_BUFG                    | cpu/EX_MEM/alu_ans_out_reg[8]_1[0]                                                         | sw_IBUF[7]                                     |                8 |             32 |
|  clk_IBUF_BUFG                    | pdu/control/bp_pc                                                                          | sw_IBUF[7]                                     |               13 |             32 |
|  clk_IBUF_BUFG                    | cpu/EX_MEM/alu_ans_out_reg[4]_2[0]                                                         | sw_IBUF[7]                                     |                7 |             32 |
|  clk_IBUF_BUFG                    | pdu/rcv/din_vld_reg_0[0]                                                                   | sw_IBUF[7]                                     |                8 |             32 |
|  clk_IBUF_BUFG                    | pdu/my_reg/dout[31]_i_1_n_2                                                                | sw_IBUF[7]                                     |               12 |             32 |
|  clk_IBUF_BUFG                    | cpu/EX_MEM/alu_ans_out_reg[4]_1[0]                                                         | sw_IBUF[7]                                     |                7 |             32 |
|  clk_IBUF_BUFG                    | cpu/EX_MEM/alu_ans_out_reg[2]_1[0]                                                         | sw_IBUF[7]                                     |               12 |             32 |
|  clk_IBUF_BUFG                    | cpu/EX_MEM/E[0]                                                                            | sw_IBUF[7]                                     |               13 |             32 |
|  clk_IBUF_BUFG                    | pdu/mmp/btn_r2_reg[0]                                                                      | sw_IBUF[7]                                     |                8 |             32 |
|  cpu_clk_BUFG                     | cpu/Hazard/p_0_in_0                                                                        | pdu/control/SR[0]                              |               13 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/E[0]                                                                            |                                                |               23 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_0[0]                                                              |                                                |               17 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_1[0]                                                              |                                                |               18 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_10[0]                                                             |                                                |               24 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_11[0]                                                             |                                                |               17 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_12[0]                                                             |                                                |               19 |             32 |
|  cpu_clk_BUFG                     | cpu/MEM_WB/rf_we_out_reg_13[0]                                                             |                                                |               29 |             32 |
|  clk_IBUF_BUFG                    |                                                                                            | sw_IBUF[7]                                     |               15 |             33 |
|  clk_IBUF_BUFG                    | pdu/control/check_addr[31]_i_1_n_2                                                         | sw_IBUF[7]                                     |               12 |             41 |
|  cpu_clk_BUFG                     | memory/DM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                                                |               32 |            128 |
|  cpu_clk_BUFG                     | memory/DM/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                                                |               32 |            128 |
|  clk_IBUF_BUFG                    | pdu/control/uart_out/code_r29[3]_i_1_n_2                                                   | sw_IBUF[7]                                     |               45 |            198 |
|  cpu_clk_BUFG                     | cpu/Hazard/p_0_in_0                                                                        | cpu/ID_EX/jalr_out_reg_0                       |              131 |            311 |
|  cpu_clk_BUFG                     |                                                                                            | cpu/Hazard/stall_if                            |              156 |            396 |
|  cpu_clk_BUFG                     |                                                                                            |                                                |              131 |            428 |
+-----------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------+------------------+----------------+


