INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:10:33 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 oehb4/data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mem_controller1/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.177ns (34.295%)  route 2.255ns (65.705%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=896, unset)          0.537     0.537    oehb4/clk
                         FDCE                                         r  oehb4/data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 f  oehb4/data_reg_reg[8]/Q
                         net (fo=3, unplaced)         0.545     1.257    oehb4/Q[8]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.380 r  oehb4/full_reg_i_6/O
                         net (fo=8, unplaced)         0.308     1.688    oehb4/data_reg_reg[8]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     1.731 r  oehb4/data_reg[0]_i_2/O
                         net (fo=3, unplaced)         0.288     2.019    control_merge2/oehb1/data_reg_reg[0]_6
                         LUT5 (Prop_lut5_I1_O)        0.043     2.062 f  control_merge2/oehb1/end_valid_INST_0_i_3/O
                         net (fo=5, unplaced)         0.298     2.360    control_merge2/oehb1/full_reg_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     2.403 r  control_merge2/oehb1/minusOp__0_carry_i_1/O
                         net (fo=1, unplaced)         0.497     2.900    mem_controller1/DI[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     3.153 r  mem_controller1/minusOp__0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     3.160    mem_controller1/minusOp__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.214 r  mem_controller1/minusOp__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.214    mem_controller1/minusOp__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.268 r  mem_controller1/minusOp__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.268    mem_controller1/minusOp__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.322 r  mem_controller1/minusOp__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.322    mem_controller1/minusOp__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.376 r  mem_controller1/minusOp__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.376    mem_controller1/minusOp__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.430 r  mem_controller1/minusOp__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.430    mem_controller1/minusOp__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.484 r  mem_controller1/minusOp__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.484    mem_controller1/minusOp__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.657 r  mem_controller1/minusOp__0_carry__6/O[1]
                         net (fo=2, unplaced)         0.312     3.969    mem_controller1/minusOp__0_carry__6_n_6
                         FDCE                                         r  mem_controller1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=896, unset)          0.510     4.510    mem_controller1/clk
                         FDCE                                         r  mem_controller1/counter_reg[29]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_D)       -0.141     4.334    mem_controller1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          4.334    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  0.365    




report_timing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2490.441 ; gain = 271.082 ; free physical = 187482 ; free virtual = 248902
