{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 18:03:19 2019 " "Info: Processing started: Tue Nov 19 18:03:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shift -c shift --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift -c shift --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "w\[7\]\$latch " "Warning: Node \"w\[7\]\$latch\" is a latch" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "w\[6\]\$latch " "Warning: Node \"w\[6\]\$latch\" is a latch" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "w\[5\]\$latch " "Warning: Node \"w\[5\]\$latch\" is a latch" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "w\[4\]\$latch " "Warning: Node \"w\[4\]\$latch\" is a latch" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "w\[3\]\$latch " "Warning: Node \"w\[3\]\$latch\" is a latch" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "w\[2\]\$latch " "Warning: Node \"w\[2\]\$latch\" is a latch" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "w\[1\]\$latch " "Warning: Node \"w\[1\]\$latch\" is a latch" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "w\[0\]\$latch " "Warning: Node \"w\[0\]\$latch\" is a latch" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cf\$latch " "Warning: Node \"cf\$latch\" is a latch" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "fbus " "Info: Assuming node \"fbus\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "flbus " "Info: Assuming node \"flbus\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "frbus " "Info: Assuming node \"frbus\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "w\[0\]~8 " "Info: Detected gated clock \"w\[0\]~8\" as buffer" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "w\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "w\[0\]~9 " "Info: Detected gated clock \"w\[0\]~9\" as buffer" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "w\[0\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cf\$latch a\[7\] frbus 5.178 ns register " "Info: tsu for register \"cf\$latch\" (data pin = \"a\[7\]\", clock pin = \"frbus\") is 5.178 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.831 ns + Longest pin register " "Info: + Longest pin to register delay is 6.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns a\[7\] 1 PIN PIN_C15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C15; Fanout = 3; PIN Node = 'a\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.044 ns) + CELL(0.420 ns) 6.304 ns cf~1 2 COMB LCCOMB_X48_Y50_N14 1 " "Info: 2: + IC(5.044 ns) + CELL(0.420 ns) = 6.304 ns; Loc. = LCCOMB_X48_Y50_N14; Fanout = 1; COMB Node = 'cf~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.464 ns" { a[7] cf~1 } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.831 ns cf\$latch 3 REG LCCOMB_X48_Y50_N18 1 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 6.831 ns; Loc. = LCCOMB_X48_Y50_N18; Fanout = 1; REG Node = 'cf\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { cf~1 cf$latch } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 22.47 % ) " "Info: Total cell delay = 1.535 ns ( 22.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.296 ns ( 77.53 % ) " "Info: Total interconnect delay = 5.296 ns ( 77.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { a[7] cf~1 cf$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { a[7] {} a[7]~combout {} cf~1 {} cf$latch {} } { 0.000ns 0.000ns 5.044ns 0.252ns } { 0.000ns 0.840ns 0.420ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.823 ns + " "Info: + Micro setup delay of destination is 0.823 ns" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "frbus destination 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"frbus\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns frbus 1 CLK PIN_C16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C16; Fanout = 11; CLK Node = 'frbus'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { frbus } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.149 ns) 2.079 ns w\[0\]~8 2 COMB LCCOMB_X48_Y50_N26 1 " "Info: 2: + IC(1.090 ns) + CELL(0.149 ns) = 2.079 ns; Loc. = LCCOMB_X48_Y50_N26; Fanout = 1; COMB Node = 'w\[0\]~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { frbus w[0]~8 } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.476 ns cf\$latch 3 REG LCCOMB_X48_Y50_N18 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 2.476 ns; Loc. = LCCOMB_X48_Y50_N18; Fanout = 1; REG Node = 'cf\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { w[0]~8 cf$latch } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 46.00 % ) " "Info: Total cell delay = 1.139 ns ( 46.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.337 ns ( 54.00 % ) " "Info: Total interconnect delay = 1.337 ns ( 54.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { frbus w[0]~8 cf$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { frbus {} frbus~combout {} w[0]~8 {} cf$latch {} } { 0.000ns 0.000ns 1.090ns 0.247ns } { 0.000ns 0.840ns 0.149ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { a[7] cf~1 cf$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.831 ns" { a[7] {} a[7]~combout {} cf~1 {} cf$latch {} } { 0.000ns 0.000ns 5.044ns 0.252ns } { 0.000ns 0.840ns 0.420ns 0.275ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { frbus w[0]~8 cf$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { frbus {} frbus~combout {} w[0]~8 {} cf$latch {} } { 0.000ns 0.000ns 1.090ns 0.247ns } { 0.000ns 0.840ns 0.149ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "frbus w\[2\] w\[2\]\$latch 8.810 ns register " "Info: tco from clock \"frbus\" to destination pin \"w\[2\]\" through register \"w\[2\]\$latch\" is 8.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "frbus source 4.960 ns + Longest register " "Info: + Longest clock path from clock \"frbus\" to source register is 4.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns frbus 1 CLK PIN_C16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C16; Fanout = 11; CLK Node = 'frbus'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { frbus } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.393 ns) 2.327 ns w\[0\]~9 2 COMB LCCOMB_X48_Y50_N24 1 " "Info: 2: + IC(1.094 ns) + CELL(0.393 ns) = 2.327 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 1; COMB Node = 'w\[0\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { frbus w[0]~9 } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.000 ns) 3.029 ns w\[0\]~9clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(0.702 ns) + CELL(0.000 ns) = 3.029 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'w\[0\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { w[0]~9 w[0]~9clkctrl } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.275 ns) 4.960 ns w\[2\]\$latch 4 REG LCCOMB_X48_Y50_N2 1 " "Info: 4: + IC(1.656 ns) + CELL(0.275 ns) = 4.960 ns; Loc. = LCCOMB_X48_Y50_N2; Fanout = 1; REG Node = 'w\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { w[0]~9clkctrl w[2]$latch } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 30.40 % ) " "Info: Total cell delay = 1.508 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.452 ns ( 69.60 % ) " "Info: Total interconnect delay = 3.452 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.960 ns" { frbus w[0]~9 w[0]~9clkctrl w[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.960 ns" { frbus {} frbus~combout {} w[0]~9 {} w[0]~9clkctrl {} w[2]$latch {} } { 0.000ns 0.000ns 1.094ns 0.702ns 1.656ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.850 ns + Longest register pin " "Info: + Longest register to pin delay is 3.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns w\[2\]\$latch 1 REG LCCOMB_X48_Y50_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y50_N2; Fanout = 1; REG Node = 'w\[2\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2]$latch } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(2.788 ns) 3.850 ns w\[2\] 2 PIN PIN_D17 0 " "Info: 2: + IC(1.062 ns) + CELL(2.788 ns) = 3.850 ns; Loc. = PIN_D17; Fanout = 0; PIN Node = 'w\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { w[2]$latch w[2] } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 72.42 % ) " "Info: Total cell delay = 2.788 ns ( 72.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 27.58 % ) " "Info: Total interconnect delay = 1.062 ns ( 27.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { w[2]$latch w[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.850 ns" { w[2]$latch {} w[2] {} } { 0.000ns 1.062ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.960 ns" { frbus w[0]~9 w[0]~9clkctrl w[2]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.960 ns" { frbus {} frbus~combout {} w[0]~9 {} w[0]~9clkctrl {} w[2]$latch {} } { 0.000ns 0.000ns 1.094ns 0.702ns 1.656ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.275ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.850 ns" { w[2]$latch w[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.850 ns" { w[2]$latch {} w[2] {} } { 0.000ns 1.062ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "w\[7\]\$latch a\[0\] frbus 2.222 ns register " "Info: th for register \"w\[7\]\$latch\" (data pin = \"a\[0\]\", clock pin = \"frbus\") is 2.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "frbus destination 4.959 ns + Longest register " "Info: + Longest clock path from clock \"frbus\" to destination register is 4.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns frbus 1 CLK PIN_C16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C16; Fanout = 11; CLK Node = 'frbus'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { frbus } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.393 ns) 2.327 ns w\[0\]~9 2 COMB LCCOMB_X48_Y50_N24 1 " "Info: 2: + IC(1.094 ns) + CELL(0.393 ns) = 2.327 ns; Loc. = LCCOMB_X48_Y50_N24; Fanout = 1; COMB Node = 'w\[0\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { frbus w[0]~9 } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.000 ns) 3.029 ns w\[0\]~9clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(0.702 ns) + CELL(0.000 ns) = 3.029 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'w\[0\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { w[0]~9 w[0]~9clkctrl } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.275 ns) 4.959 ns w\[7\]\$latch 4 REG LCCOMB_X48_Y50_N12 1 " "Info: 4: + IC(1.655 ns) + CELL(0.275 ns) = 4.959 ns; Loc. = LCCOMB_X48_Y50_N12; Fanout = 1; REG Node = 'w\[7\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { w[0]~9clkctrl w[7]$latch } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 30.41 % ) " "Info: Total cell delay = 1.508 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.451 ns ( 69.59 % ) " "Info: Total interconnect delay = 3.451 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.959 ns" { frbus w[0]~9 w[0]~9clkctrl w[7]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.959 ns" { frbus {} frbus~combout {} w[0]~9 {} w[0]~9clkctrl {} w[7]$latch {} } { 0.000ns 0.000ns 1.094ns 0.702ns 1.655ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.737 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns a\[0\] 1 PIN PIN_G15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; PIN Node = 'a\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.420 ns) 2.032 ns w\[7\]~10 2 COMB LCCOMB_X48_Y50_N10 1 " "Info: 2: + IC(0.653 ns) + CELL(0.420 ns) = 2.032 ns; Loc. = LCCOMB_X48_Y50_N10; Fanout = 1; COMB Node = 'w\[7\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { a[0] w[7]~10 } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 2.737 ns w\[7\]\$latch 3 REG LCCOMB_X48_Y50_N12 1 " "Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 2.737 ns; Loc. = LCCOMB_X48_Y50_N12; Fanout = 1; REG Node = 'w\[7\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { w[7]~10 w[7]$latch } "NODE_NAME" } } { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 66.39 % ) " "Info: Total cell delay = 1.817 ns ( 66.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.920 ns ( 33.61 % ) " "Info: Total interconnect delay = 0.920 ns ( 33.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { a[0] w[7]~10 w[7]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { a[0] {} a[0]~combout {} w[7]~10 {} w[7]$latch {} } { 0.000ns 0.000ns 0.653ns 0.267ns } { 0.000ns 0.959ns 0.420ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.959 ns" { frbus w[0]~9 w[0]~9clkctrl w[7]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.959 ns" { frbus {} frbus~combout {} w[0]~9 {} w[0]~9clkctrl {} w[7]$latch {} } { 0.000ns 0.000ns 1.094ns 0.702ns 1.655ns } { 0.000ns 0.840ns 0.393ns 0.000ns 0.275ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { a[0] w[7]~10 w[7]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { a[0] {} a[0]~combout {} w[7]~10 {} w[7]$latch {} } { 0.000ns 0.000ns 0.653ns 0.267ns } { 0.000ns 0.959ns 0.420ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 18:03:19 2019 " "Info: Processing ended: Tue Nov 19 18:03:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
