// Seed: 2863170848
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wire  id_3,
    input  tri   id_4,
    output wand  id_5,
    output tri0  id_6,
    input  wand  id_7
);
  wire id_9;
  assign module_1.id_0 = 0;
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  wire id_27;
endmodule
module module_1 #(
    parameter id_20 = 32'd17,
    parameter id_21 = 32'd97
) (
    output supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    input tri1 id_8,
    output tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    input tri0 id_12,
    output wire id_13,
    output supply1 id_14,
    output wand id_15,
    input tri1 id_16,
    output supply0 id_17,
    input wire id_18,
    input tri0 id_19,
    input tri1 _id_20,
    input tri0 _id_21
);
  assign id_0 = 1'b0;
  wire [id_21  &  id_20 : 1] id_23;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_19,
      id_1,
      id_19,
      id_9,
      id_3,
      id_17,
      id_14,
      id_18
  );
endmodule
