Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_2021/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -cc_libs -cc_celldefines -cc_type sbc -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log -timescale 1ns/1ps 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [../../../../NoC_verif_own.srcs/sources_1/new/noc_agent.sv:31]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [../../../../NoC_verif_own.srcs/sources_1/new/noc_test.sv:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.noc_pkg
Compiling module xil_defaultlib.noc_if
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.gray_mod8
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.asynch_comparator
Compiling module xil_defaultlib.router_fifo
Compiling module xil_defaultlib.register_32bit
Compiling module xil_defaultlib.routing_algo_mesh
Compiling module xil_defaultlib.dff_asynch_clr
Compiling module xil_defaultlib.irs
Compiling module xil_defaultlib.dff_synch_reset
Compiling module xil_defaultlib.dff_synch_set
Compiling module xil_defaultlib.ip_chnl
Compiling module xil_defaultlib.ip_link
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.falling_edge_pulse_generator
Compiling module xil_defaultlib.rr_arbiter
Compiling module xil_defaultlib.round_robin_req
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.register_1bit
Compiling module xil_defaultlib.register_4bit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.allot_vc
Compiling module xil_defaultlib.dff_synch_clr
Compiling module xil_defaultlib.rr_comb_new
Compiling module xil_defaultlib.demux_16
Compiling module xil_defaultlib.op_link1
Compiling module xil_defaultlib.op_link2
Compiling module xil_defaultlib.op_link3
Compiling module xil_defaultlib.op_link4
Compiling module xil_defaultlib.op_core
Compiling module xil_defaultlib.final_op_data
Compiling module xil_defaultlib.op_data_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_2x3_router
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
