<root><simulation><result_generated_time />2023-05-13 01:45:51<layer><layer_spec />{'B': 1, 'K': 1280, 'C': 320, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />20070400<total_data_size_element />{'W': 409600, 'I': 15680, 'O': 62720}<total_data_reuse />{'W': 49, 'I': 1280.0, 'O': 320}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [56, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('C', 8), ('K', 4)], []], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('OY', 7)]], [], []]<O />[[[('C', 8)], []], [[('K', 4)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 2), ('C', 4)], [('K', 320), ('C', 5)], []]<I />[[('OX', 7), ('C', 2), ('C', 4), ('K', 320)], [('C', 5)], []]<O />[[('OX', 7), ('C', 2), ('C', 4)], [('K', 320), ('C', 5)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [4.0, 320.0, 1.0, 1.0], 'O': [8.0, 8, 5, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 3276800, 3276800], 'I': [448, 125440, 125440], 'O': [56, 501760, 501760], 'O_partial': [56, 501760, 0], 'O_final': [0, 0, 501760]}<actual_mem_utilization_individual />{'W': [0.12, 0.1, 0.0], 'I': [0.88, 0.0, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.12, 0.0], 'I': [0.88, 0.12, 0.0], 'O': [0.11, 0.12, 0.0]}<effective_mem_size_bit />{'W': [32, 10240, 3276800], 'I': [448, 25088, 125440], 'O': [56, 501760, 501760], 'O_partial': [56, 501760, 0], 'O_final': [0, 0, 501760]}<total_unit_count />{'W': [224, 32, 1, 1], 'I': [224, 56, 1, 1], 'O': [224, 28, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [56, 56, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[409600, 409600], [409600, 409600], [409600, 0]]<I />[[5017600, 15680], [15680, 15680], [15680, 0]]<O />[[(2446080, 2508800), (313600, 250880)], [(250880, 313600), (62720, 0)], [(0, 62720), (0, 0)]]<O_partial />[[(2446080, 2508800), (313600, 250880)], [(250880, 313600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (62720, 0)], [(0, 62720), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[51200, 51200], [6400, 6400], [1600, 0]]<I />[[627200, 1960], [245, 245], [61, 0]]<O />[[(305760, 313600), (39200, 31360)], [(3920, 4900), (980, 0)], [(0, 245), (0, 0)]]<O_partial />[([305760, 313600], [39200, 31360]), ([3920, 4900], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [980, 0]), ([0, 245], [0, 0])]</mem_access_count_word><mac_count><active />20070400<idle />71680000</mac_count></basic_info><energy><total_energy />47463210.3<mem_energy_breakdown><W />[35.9, 1268.4, 2131.0]<I />[211.5, 48.6, 81.6]<O />[241.7, 971.1, 326.3]</mem_energy_breakdown><MAC_energy><active_MAC />43873894.4<idle_MAC />3584000.0<total />47457894.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2036<utilization_without_data_loading />0.2188<utilization_spatial />0.2188<utilization_temporal_with_data_loading />0.9309<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />96249<latency_cycle_without_data_loading />89600<ideal_computing_cycle />89600<data_loading><load_cycle_total />6649<load_cycle_individual />{'W': [4, 6400, 0], 'I': [49, 245, 0]}<load_cycle_combined />{'W': 6400, 'I': 245}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-89599], [-87945, -83148], [-89600, -89600]], 'I': [[-89599], [-196, -28], [-89600, -89600]], 'O': [[-89600], [-88000, -84800], [-88620, -89355]]}<mem_stall_cycle_shared />{'W': [[-89599], [-87945, 0], [0, 0]], 'I': [[-89599], [-196, 0], [0, 0]], 'O': [[-89600], [-88000, -84800], [-88620, -89355]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 3276800, 3276800], 'I': [448, 125440, 125440], 'O': [56, 501760, 501760], 'O_partial': [56, 501760, 0], 'O_final': [0, 0, 501760]}<data_size_each_level_total />{'W': [2048, 3276800, 3276800], 'I': [25088, 125440, 125440], 'O': [1568, 501760, 501760]}<loop_cycles_each_level />{'W': [56, 89600, 89600], 'I': [17920, 89600, 89600], 'O': [56, 89600, 89600]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [320, 1, 1], 'O': [8, 5, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.0], [1.4, 1.4], [1.4, 1.4]], 'O': [[8.0, 1.0], [28.0, 5.6], [5.6, 5.6]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 8.0], [448.0, 1.4], [1.4, 1.4]], 'O': [[8.0, 8.0], [224.0, 28.0], [28.0, 5.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 0]], 'I': [[8.0, 8.0], [448.0, 1.4], [1.4, 0]], 'O': [[8.0, 1.0], [28.0, 5.6], [5.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [518.2, 66.0], [38.0, 5.6]], 'I': [[8.0, 8.0], [518.2, 66.0], [38.0, 5.6]], 'O': [[8.0, 1.0], [518.2, 66.0], [38.0, 5.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 89600], [56, 56, 1600], [89600, 89600, 1]], 'I': [[1, 1, 89600], [56, 17920, 5], [89600, 89600, 1]], 'O': [[1, 1, 89600], [56, 56, 1600], [89600, 89600, 1]]}<trans_time_real />{'W': [[0, 1, 89600], [[1, 56, 1600], [4, 56, 1600]], [[6400, 89600, 1], [1600, 89600, 1]]], 'I': [[0, 1, 89600], [[7, 17920, 5], [49, 17920, 5]], [[245, 89600, 1], [61, 89600, 1]]], 'O': [[0, 1, 89600], [[1, 56, 1600], [3, 56, 1600]], [[980, 89600, 1], [245, 89600, 1]]]}<single_stall_cycle />{'W': [[-1], [-55, -52], [-83200, -88000]], 'I': [[-1], [-49, -7], [-89355, -89539]], 'O': [[-1], [-55, -53], [-88620, -89355]]}<single_stall_count />{'W': [89599, 1599, 0], 'I': [89599, 4, 0], 'O': [89600, 1600, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [6396, 0], 'I': [196, 0], 'O': [4800, 980]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [980, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-78208, -89600], [-84800, -88620]], 1: [[-89600, -89600], [-88620, -89600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.4<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>