#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Feb 17 19:25:10 2021
# Process ID: 23864
# Current directory: C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq/pynq.srcs/sources_1/bd/main/ip/main_conv_accel_0_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18260 C:\Users\peter\Desktop\Projects\FPGA\fl_accel\vivado\pynq\pynq.srcs\sources_1\bd\main\ip\main_conv_accel_0_2\main_conv_accel_0_2.dcp
# Log file: C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq/pynq.srcs/sources_1/bd/main/ip/main_conv_accel_0_2/vivado.log
# Journal file: C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq/pynq.srcs/sources_1/bd/main/ip/main_conv_accel_0_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_checkpoint C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq/pynq.srcs/sources_1/bd/main/ip/main_conv_accel_0_2/main_conv_accel_0_2.dcp
Command: open_checkpoint C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/pynq/pynq.srcs/sources_1/bd/main/ip/main_conv_accel_0_2/main_conv_accel_0_2.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1073.547 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:arty-z7-20:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:arty-z7-20:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1246.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Common 17-344] 'open_checkpoint' was cancelled
open_project C:/Users/peter/Desktop/Projects/FPGA/fl_accel/vivado/conv_accel/conv_accel.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/peter/Desktop/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 17 19:26:55 2021...
