{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714240803898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714240803898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 13:00:03 2024 " "Processing started: Sat Apr 27 13:00:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714240803898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240803898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TermProject -c TermProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off TermProject -c TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240803898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714240804706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714240804706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../Div/shiftreg.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/shiftreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814293 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../Div/MUX.sv " "Entity \"MUX\" obtained from \"../Div/MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "../Div/MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1714240814309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../Div/MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "../Div/Divider.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/d_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/d_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_Control " "Found entity 1: D_Control" {  } { { "../Div/D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/D_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/div/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Div/alu.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/mul/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/mul/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../Mul/Multiplier.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/Multiplier.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/mul/multcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/mul/multcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MultControl " "Found entity 1: MultControl" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetect.sv 1 1 " "Found 1 design units, including 1 entities, in source file edgedetect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetect " "Found entity 1: EdgeDetect" {  } { { "EdgeDetect.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/EdgeDetect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814391 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "GCLA_AddSub.sv(23) " "Verilog HDL Module Instantiation warning at GCLA_AddSub.sv(23): ignored dangling comma in List of Port Connections" {  } { { "../Add_Sub/GCLA_AddSub.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/GCLA_AddSub.sv" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1714240814408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/gcla_addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/gcla_addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GCLA_AddSub " "Found entity 1: GCLA_AddSub" {  } { { "../Add_Sub/GCLA_AddSub.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/GCLA_AddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/fourbit_cla.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/fourbit_cla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FourBit_CLA " "Found entity 1: FourBit_CLA" {  } { { "../Add_Sub/FourBit_CLA.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/FourBit_CLA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/conditioncode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/serva/onedrive/documents/classes_spring_2024/adl/termproject/add_sub/conditioncode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCode " "Found entity 1: ConditionCode" {  } { { "../Add_Sub/ConditionCode.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/ConditionCode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "NBitRegister.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/NBitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twosign.sv 1 1 " "Found 1 design units, including 1 entities, in source file twosign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twoSIGN " "Found entity 1: twoSIGN" {  } { { "twoSIGN.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/twoSIGN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "keypad_input.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "keypad_fsm.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "keypad_base.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "halfADDER.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/halfADDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "four2one.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/four2one.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX Hex Controller.sv(7) " "Verilog HDL Declaration information at Controller.sv(7): object \"HEX\" differs only in case from object \"Hex\" in the same scope" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714240814583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_ladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_ladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_ladder " "Found entity 1: clk_ladder" {  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/clk_ladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "binary2seven.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/binary2seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "termproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file termproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TermProject " "Found entity 1: TermProject" {  } { { "TermProject.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD CU.sv(3) " "Verilog HDL Declaration information at CU.sv(3): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714240814623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB CU.sv(3) " "Verilog HDL Declaration information at CU.sv(3): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714240814631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Mul MUL CU.sv(3) " "Verilog HDL Declaration information at CU.sv(3): object \"Mul\" differs only in case from object \"MUL\" in the same scope" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714240814631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Div DIV CU.sv(3) " "Verilog HDL Declaration information at CU.sv(3): object \"Div\" differs only in case from object \"DIV\" in the same scope" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714240814631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iu.sv 0 0 " "Found 0 design units, including 0 entities, in source file iu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Quotient QUOTIENT AU.sv(12) " "Verilog HDL Declaration information at AU.sv(12): object \"Quotient\" differs only in case from object \"QUOTIENT\" in the same scope" {  } { { "AU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714240814666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Remainder REMAINDER AU.sv(12) " "Verilog HDL Declaration information at AU.sv(12): object \"Remainder\" differs only in case from object \"REMAINDER\" in the same scope" {  } { { "AU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714240814666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au.sv 1 1 " "Found 1 design units, including 1 entities, in source file au.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AU " "Found entity 1: AU" {  } { { "AU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_u_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file m_u_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_U_X " "Found entity 1: M_U_X" {  } { { "M_U_X.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/M_U_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714240814673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240814673 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout FourBit_CLA.sv(24) " "Verilog HDL Implicit Net warning at FourBit_CLA.sv(24): created implicit net for \"Cout\"" {  } { { "../Add_Sub/FourBit_CLA.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/FourBit_CLA.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240814673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TermProject " "Elaborating entity \"TermProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714240814796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:control_Unit " "Elaborating entity \"CU\" for hierarchy \"CU:control_Unit\"" {  } { { "TermProject.sv" "control_Unit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240814847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_ladder CU:control_Unit\|clk_ladder:slowerCLK " "Elaborating entity \"clk_ladder\" for hierarchy \"CU:control_Unit\|clk_ladder:slowerCLK\"" {  } { { "CU.sv" "slowerCLK" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240814867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetect CU:control_Unit\|EdgeDetect:detect " "Elaborating entity \"EdgeDetect\" for hierarchy \"CU:control_Unit\|EdgeDetect:detect\"" {  } { { "CU.sv" "detect" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240814884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input keypad_input:Input_Unit " "Elaborating entity \"keypad_input\" for hierarchy \"keypad_input:Input_Unit\"" {  } { { "TermProject.sv" "Input_Unit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240814903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base keypad_input:Input_Unit\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"keypad_input:Input_Unit\|keypad_base:keypad_base\"" {  } { { "keypad_input.sv" "keypad_base" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_input.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240814926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "keypad_base.sv" "keypad_clock_divider" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_base.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240814947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "keypad_base.sv" "keypad_fsm" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_base.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240814967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "keypad_base.sv" "keypad_key_decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_base.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240814992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg keypad_input:Input_Unit\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"keypad_input:Input_Unit\|shift_reg:shift_reg\"" {  } { { "keypad_input.sv" "shift_reg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_input.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU AU:Arithmetic_Unit " "Elaborating entity \"AU\" for hierarchy \"AU:Arithmetic_Unit\"" {  } { { "TermProject.sv" "Arithmetic_Unit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister AU:Arithmetic_Unit\|NBitRegister:InputA " "Elaborating entity \"NBitRegister\" for hierarchy \"AU:Arithmetic_Unit\|NBitRegister:InputA\"" {  } { { "AU.sv" "InputA" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister AU:Arithmetic_Unit\|NBitRegister:InputB " "Elaborating entity \"NBitRegister\" for hierarchy \"AU:Arithmetic_Unit\|NBitRegister:InputB\"" {  } { { "AU.sv" "InputB" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCLA_AddSub AU:Arithmetic_Unit\|GCLA_AddSub:Add_Sub " "Elaborating entity \"GCLA_AddSub\" for hierarchy \"AU:Arithmetic_Unit\|GCLA_AddSub:Add_Sub\"" {  } { { "AU.sv" "Add_Sub" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBit_CLA AU:Arithmetic_Unit\|GCLA_AddSub:Add_Sub\|FourBit_CLA:GCLA4_1stStage " "Elaborating entity \"FourBit_CLA\" for hierarchy \"AU:Arithmetic_Unit\|GCLA_AddSub:Add_Sub\|FourBit_CLA:GCLA4_1stStage\"" {  } { { "../Add_Sub/GCLA_AddSub.sv" "GCLA4_1stStage" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/GCLA_AddSub.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout FourBit_CLA.sv(24) " "Verilog HDL or VHDL warning at FourBit_CLA.sv(24): object \"Cout\" assigned a value but never read" {  } { { "../Add_Sub/FourBit_CLA.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/FourBit_CLA.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714240815142 "|TermProject|AU:Arithmetic_Unit|GCLA_AddSub:Add_Sub|FourBit_CLA:GCLA4_1stStage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FourBit_CLA.sv(26) " "Verilog HDL assignment warning at FourBit_CLA.sv(26): truncated value with size 5 to match size of target (4)" {  } { { "../Add_Sub/FourBit_CLA.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Add_Sub/FourBit_CLA.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714240815142 "|TermProject|AU:Arithmetic_Unit|GCLA_AddSub:Add_Sub|FourBit_CLA:GCLA4_1stStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier AU:Arithmetic_Unit\|Multiplier:Mult " "Elaborating entity \"Multiplier\" for hierarchy \"AU:Arithmetic_Unit\|Multiplier:Mult\"" {  } { { "AU.sv" "Mult" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Multiplier.sv(21) " "Verilog HDL assignment warning at Multiplier.sv(21): truncated value with size 32 to match size of target (3)" {  } { { "../Mul/Multiplier.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/Multiplier.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714240815167 "|TermProject|AU:Arithmetic_Unit|Multiplier:Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultControl AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl " "Elaborating entity \"MultControl\" for hierarchy \"AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\"" {  } { { "../Mul/Multiplier.sv" "Ctrl" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/Multiplier.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815168 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MultControl.sv(17) " "Verilog HDL Case Statement information at MultControl.sv(17): all case item expressions in this case statement are onehot" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714240815186 "|TermProject|AU:Arithmetic_Unit|Multiplier:Mult|MultControl:Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider AU:Arithmetic_Unit\|Divider:DIVIDE " "Elaborating entity \"Divider\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\"" {  } { { "AU.sv" "DIVIDE" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX AU:Arithmetic_Unit\|Divider:DIVIDE\|MUX:Mux1 " "Elaborating entity \"MUX\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|MUX:Mux1\"" {  } { { "../Div/Divider.sv" "Mux1" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg AU:Arithmetic_Unit\|Divider:DIVIDE\|shiftreg:Rreg " "Elaborating entity \"shiftreg\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|shiftreg:Rreg\"" {  } { { "../Div/Divider.sv" "Rreg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg AU:Arithmetic_Unit\|Divider:DIVIDE\|shiftreg:Qreg " "Elaborating entity \"shiftreg\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|shiftreg:Qreg\"" {  } { { "../Div/Divider.sv" "Qreg" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu AU:Arithmetic_Unit\|Divider:DIVIDE\|alu:AdSb " "Elaborating entity \"alu\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|alu:AdSb\"" {  } { { "../Div/Divider.sv" "AdSb" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Control AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl " "Elaborating entity \"D_Control\" for hierarchy \"AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\"" {  } { { "../Div/Divider.sv" "DivCtrl" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/Divider.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 D_Control.sv(51) " "Verilog HDL assignment warning at D_Control.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "../Div/D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/D_Control.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714240815297 "|TermProject|AU:Arithmetic_Unit|Divider:DIVIDE|D_Control:DivCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister AU:Arithmetic_Unit\|NBitRegister:QUOTIENT " "Elaborating entity \"NBitRegister\" for hierarchy \"AU:Arithmetic_Unit\|NBitRegister:QUOTIENT\"" {  } { { "AU.sv" "QUOTIENT" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_U_X AU:Arithmetic_Unit\|M_U_X:MUX " "Elaborating entity \"M_U_X\" for hierarchy \"AU:Arithmetic_Unit\|M_U_X:MUX\"" {  } { { "AU.sv" "MUX" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/AU.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Output_Unit " "Elaborating entity \"Controller\" for hierarchy \"Controller:Output_Unit\"" {  } { { "TermProject.sv" "Output_Unit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one Controller:Output_Unit\|four2one:decoder " "Elaborating entity \"four2one\" for hierarchy \"Controller:Output_Unit\|four2one:decoder\"" {  } { { "Controller.sv" "decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Controller:Output_Unit\|FSM:digit " "Elaborating entity \"FSM\" for hierarchy \"Controller:Output_Unit\|FSM:digit\"" {  } { { "Controller.sv" "digit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven Controller:Output_Unit\|binary2seven:Hex " "Elaborating entity \"binary2seven\" for hierarchy \"Controller:Output_Unit\|binary2seven:Hex\"" {  } { { "Controller.sv" "Hex" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/Controller.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240815382 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer keypad_input:Input_Unit\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "keypad_decoder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_decoder.sv" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1714240816023 "|TermProject|keypad_input:Input_Unit|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1714240816023 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714240816227 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714240816263 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714240816263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714240816544 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714240817107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/output_files/TermProject.map.smsg " "Generated suppressed messages file C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/output_files/TermProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240817266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714240817713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714240817713 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "571 " "Implemented 571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714240817971 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714240817971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "543 " "Implemented 543 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714240817971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714240817971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714240818020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 13:00:18 2024 " "Processing ended: Sat Apr 27 13:00:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714240818020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714240818020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714240818020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714240818020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714240820388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714240820389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 13:00:19 2024 " "Processing started: Sat Apr 27 13:00:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714240820389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714240820389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TermProject -c TermProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TermProject -c TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714240820389 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714240822135 ""}
{ "Info" "0" "" "Project  = TermProject" {  } {  } 0 0 "Project  = TermProject" 0 0 "Fitter" 0 0 1714240822136 ""}
{ "Info" "0" "" "Revision = TermProject" {  } {  } 0 0 "Revision = TermProject" 0 0 "Fitter" 0 0 1714240822136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714240822305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714240822309 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TermProject 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"TermProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714240822325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714240822365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714240822365 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714240822811 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714240822827 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714240823163 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714240823163 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714240823181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714240823181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714240823181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714240823181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714240823181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714240823181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714240823181 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714240823181 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714240823181 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714240823182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714240823182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714240823182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714240823182 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714240823186 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TermProject.sdc " "Synopsys Design Constraints File file not found: 'TermProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714240824381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714240824381 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714240824389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714240824399 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714240824399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714240824455 ""}  } { { "TermProject.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/TermProject.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714240824455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "Automatically promoted node AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714240824455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|Selector4~0 " "Destination node AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|Selector4~0" {  } { { "../Div/D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/D_Control.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State~16 " "Destination node AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State~16" {  } { { "../Div/D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/D_Control.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714240824455 ""}  } { { "../Div/D_Control.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Div/D_Control.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714240824455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "Automatically promoted node AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714240824455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]~1 " "Destination node AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]~1" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[2\]~2 " "Destination node AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[2\]~2" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[0\]~4 " "Destination node AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[0\]~4" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|Selector1~1 " "Destination node AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|Selector1~1" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[1\]~7 " "Destination node AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[1\]~7" {  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714240824455 ""}  } { { "../Mul/MultControl.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/Mul/MultControl.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714240824455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:control_Unit\|LdA  " "Automatically promoted node CU:control_Unit\|LdA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714240824455 ""}  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714240824455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad_input:Input_Unit\|keypad_base:keypad_base\|valid  " "Automatically promoted node keypad_input:Input_Unit\|keypad_base:keypad_base\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714240824455 ""}  } { { "keypad_base.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/keypad_base.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714240824455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:control_Unit\|LdB  " "Automatically promoted node CU:control_Unit\|LdB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714240824455 ""}  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714240824455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "Automatically promoted node Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714240824455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]~49 " "Destination node Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]~49" {  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/clk_ladder.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714240824455 ""}  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/clk_ladder.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714240824455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "Automatically promoted node CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714240824461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]~29 " "Destination node CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]~29" {  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/clk_ladder.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:control_Unit\|state\[2\] " "Destination node CU:control_Unit\|state\[2\]" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:control_Unit\|state\[1\] " "Destination node CU:control_Unit\|state\[1\]" {  } { { "CU.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/CU.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714240824461 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714240824461 ""}  } { { "clk_ladder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/clk_ladder.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714240824461 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714240824999 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714240824999 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714240824999 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714240825003 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714240825004 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714240825006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714240825006 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714240825006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714240825056 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714240825056 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714240825056 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714240825163 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714240825181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714240826642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714240826790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714240826822 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714240830226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714240830226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714240830891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714240833034 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714240833034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714240834654 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714240834654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714240834654 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714240834918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714240834934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714240835466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714240835467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714240836155 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714240837168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/output_files/TermProject.fit.smsg " "Generated suppressed messages file C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/TermProject/TermProject/output_files/TermProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714240837489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6626 " "Peak virtual memory: 6626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714240838024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 13:00:38 2024 " "Processing ended: Sat Apr 27 13:00:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714240838024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714240838024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714240838024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714240838024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714240839399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714240839399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 13:00:39 2024 " "Processing started: Sat Apr 27 13:00:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714240839399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714240839399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TermProject -c TermProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TermProject -c TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714240839399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714240839743 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714240841495 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714240841601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714240842546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 13:00:42 2024 " "Processing ended: Sat Apr 27 13:00:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714240842546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714240842546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714240842546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714240842546 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714240843286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714240844403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714240844403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 13:00:43 2024 " "Processing started: Sat Apr 27 13:00:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714240844403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714240844403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TermProject -c TermProject " "Command: quartus_sta TermProject -c TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714240844403 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714240844608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714240844839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714240844839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240844874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240844874 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TermProject.sdc " "Synopsys Design Constraints File file not found: 'TermProject.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714240845202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240845203 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " "create_clock -period 1.000 -name AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714240845207 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:control_Unit\|state\[0\] CU:control_Unit\|state\[0\] " "create_clock -period 1.000 -name CU:control_Unit\|state\[0\] CU:control_Unit\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714240845207 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ROW\[0\] ROW\[0\] " "create_clock -period 1.000 -name ROW\[0\] ROW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714240845207 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714240845207 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714240845207 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " "create_clock -period 1.000 -name CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714240845207 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " "create_clock -period 1.000 -name AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714240845207 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " "create_clock -period 1.000 -name Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714240845207 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714240845207 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714240845214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714240845217 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714240845219 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714240845247 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714240845261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714240845269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.997 " "Worst-case setup slack is -6.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.997            -347.862 CLK  " "   -6.997            -347.862 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.243            -140.012 CU:control_Unit\|state\[0\]  " "   -6.243            -140.012 CU:control_Unit\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928             -40.465 ROW\[0\]  " "   -2.928             -40.465 ROW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.891             -26.289 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -2.891             -26.289 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.566              -6.244 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "   -2.566              -6.244 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078             -13.590 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -2.078             -13.590 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565              -6.645 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "   -0.565              -6.645 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "    0.131               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240845273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 ROW\[0\]  " "    0.289               0.000 ROW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 CLK  " "    0.326               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "    0.344               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "    0.378               0.000 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.378               0.000 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "    0.612               0.000 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "    0.657               0.000 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.283               0.000 CU:control_Unit\|state\[0\]  " "    4.283               0.000 CU:control_Unit\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240845285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.707 " "Worst-case recovery slack is -2.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.707             -13.535 CLK  " "   -2.707             -13.535 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240845288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.533 " "Worst-case removal slack is 2.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.533               0.000 CLK  " "    2.533               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240845293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -186.793 CLK  " "   -3.000            -186.793 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.412 ROW\[0\]  " "   -3.000             -70.412 ROW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 CU:control_Unit\|state\[0\]  " "   -1.403             -33.672 CU:control_Unit\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -1.403             -22.448 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "   -1.403             -22.448 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "   -1.403              -5.612 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "   -1.403              -2.806 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240845296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240845296 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714240845321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714240845355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714240846193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714240846306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714240846323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.323 " "Worst-case setup slack is -6.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.323            -309.049 CLK  " "   -6.323            -309.049 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.739            -128.204 CU:control_Unit\|state\[0\]  " "   -5.739            -128.204 CU:control_Unit\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.704             -35.997 ROW\[0\]  " "   -2.704             -35.997 ROW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.529             -22.679 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -2.529             -22.679 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.299              -5.459 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "   -2.299              -5.459 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859             -11.971 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.859             -11.971 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -5.213 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "   -0.448              -5.213 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "    0.203               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 ROW\[0\]  " "    0.100               0.000 ROW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 CLK  " "    0.292               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "    0.308               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "    0.338               0.000 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.339               0.000 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "    0.591               0.000 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "    0.593               0.000 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.038               0.000 CU:control_Unit\|state\[0\]  " "    4.038               0.000 CU:control_Unit\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.472 " "Worst-case recovery slack is -2.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.472             -12.360 CLK  " "   -2.472             -12.360 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.247 " "Worst-case removal slack is 2.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.247               0.000 CLK  " "    2.247               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -186.793 CLK  " "   -3.000            -186.793 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.959 ROW\[0\]  " "   -3.000             -65.959 ROW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -33.672 CU:control_Unit\|state\[0\]  " "   -1.403             -33.672 CU:control_Unit\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -1.403             -22.448 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "   -1.403             -22.448 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "   -1.403              -5.612 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "   -1.403              -2.806 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846351 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714240846364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714240846572 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714240846581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.723 " "Worst-case setup slack is -2.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.723             -60.529 CU:control_Unit\|state\[0\]  " "   -2.723             -60.529 CU:control_Unit\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.294             -76.760 CLK  " "   -2.294             -76.760 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.331             -19.224 ROW\[0\]  " "   -1.331             -19.224 ROW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.922              -3.663 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -0.922              -3.663 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658              -4.443 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -0.658              -4.443 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565              -1.187 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "   -0.565              -1.187 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279              -2.976 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "   -0.279              -2.976 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "    0.627               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 ROW\[0\]  " "    0.103               0.000 ROW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLK  " "    0.141               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "    0.149               0.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "    0.165               0.000 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.166               0.000 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "    0.246               0.000 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "    0.764               0.000 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.682               0.000 CU:control_Unit\|state\[0\]  " "    1.682               0.000 CU:control_Unit\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.618 " "Worst-case recovery slack is -0.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -3.090 CLK  " "   -0.618              -3.090 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.812 " "Worst-case removal slack is 0.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812               0.000 CLK  " "    0.812               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -139.465 CLK  " "   -3.000            -139.465 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.493 ROW\[0\]  " "   -3.000             -52.493 ROW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 CU:control_Unit\|state\[0\]  " "   -1.000             -24.000 CU:control_Unit\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends  " "   -1.000             -16.000 AU:Arithmetic_Unit\|Divider:DIVIDE\|D_Control:DivCtrl\|State.Ends " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\]  " "   -1.000             -16.000 AU:Arithmetic_Unit\|Multiplier:Mult\|MultControl:Ctrl\|state\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 keypad_input:Input_Unit\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\]  " "   -1.000              -4.000 CU:control_Unit\|clk_ladder:slowerCLK\|ladder\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\]  " "   -1.000              -2.000 Controller:Output_Unit\|clk_ladder:clock\|ladder\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714240846621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714240846621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714240847584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714240847587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714240847665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 13:00:47 2024 " "Processing ended: Sat Apr 27 13:00:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714240847665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714240847665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714240847665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714240847665 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714240848377 ""}
