# Digital Systems Design With VHDL laboratory sessions

Assignments of Digital Systems Design With VHDL

## About

**Author**  
Marcel Cases i Freixenet &lt;marcel.cases@estudiantat.upc.edu&gt;

**Course**  
Digital Systems Design With VHDL (DSDWV-CSE)
School of Information Technologies - Tallinn University of Technology. TalTech  
Autumn 2018

## Sessions

**Lab 1** [A PWM generator in VHDL](Lab1_PWM/)

**Lab 2** [A two bit comparator in VHDL](Lab2_Comparator/)

**Lab 3** [A two bit adder in VHDL](Lab3_Adder/)

**Lab 4** [An up-counter in VHDL](Lab4_Counter/)

**Lab 5** [A creeping line in VHDL](Lab5_Creeping_Line/)

**Lab 6** [A parameterizable multiplier in VHDL](Lab6_Parameterizable_Multiplier/)
