[12/20 10:34:30      0s] 
[12/20 10:34:30      0s] Cadence Innovus(TM) Implementation System.
[12/20 10:34:30      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/20 10:34:30      0s] 
[12/20 10:34:30      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[12/20 10:34:30      0s] Options:	
[12/20 10:34:30      0s] Date:		Wed Dec 20 10:34:30 2023
[12/20 10:34:30      0s] Host:		cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB)
[12/20 10:34:30      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[12/20 10:34:30      0s] 
[12/20 10:34:30      0s] License:
[12/20 10:34:31      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[12/20 10:34:31      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/20 10:34:40      6s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[12/20 10:34:40      6s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[12/20 10:34:40      6s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[12/20 10:34:40      6s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[12/20 10:34:40      6s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[12/20 10:34:40      6s] @(#)CDS: CPE v17.12-s076
[12/20 10:34:40      6s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[12/20 10:34:40      6s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/20 10:34:40      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/20 10:34:40      6s] @(#)CDS: RCDB 11.10
[12/20 10:34:40      6s] --- Running on cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB) ---
[12/20 10:34:40      6s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn.

[12/20 10:34:40      6s] Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
[12/20 10:34:40      6s] 
[12/20 10:34:40      6s] **INFO:  MMMC transition support version v31-84 
[12/20 10:34:40      6s] 
[12/20 10:34:40      6s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/20 10:34:40      6s] <CMD> suppressMessage ENCEXT-2799
[12/20 10:34:40      6s] <CMD> getVersion
[12/20 10:34:41      6s] <CMD> getVersion
[12/20 10:34:41      6s] [INFO] Loading PVS 16.12-s208 fill procedures
[12/20 10:34:42      6s] <CMD> getDrawView
[12/20 10:34:42      6s] <CMD> loadWorkspace -name Physical
[12/20 10:34:43      6s] <CMD> win
[12/20 10:35:42     12s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/20 10:35:42     12s] <CMD> set defHierChar /
[12/20 10:35:42     12s] <CMD> set distributed_client_message_echo 1
[12/20 10:35:42     12s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/20 10:35:42     12s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/20 10:35:42     12s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/20 10:35:42     12s] <CMD> set init_gnd_net {VSS VSSO}
[12/20 10:35:42     12s] <CMD> set init_io_file fifo_iopad.io
[12/20 10:35:42     12s] <CMD> set init_lef_file {../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[12/20 10:35:42     12s] <CMD> set init_mmmc_file viewDefinition.tcl
[12/20 10:35:42     12s] <CMD> set init_oa_search_lib {}
[12/20 10:35:42     12s] <CMD> set init_pwr_net {VDD VDDO}
[12/20 10:35:42     12s] <CMD> set init_verilog ../synthesis/fifo_netlist.v
[12/20 10:35:42     12s] <CMD> set latch_time_borrow_mode max_borrow
[12/20 10:35:42     12s] <CMD> set pegDefaultResScaleFactor 1
[12/20 10:35:42     12s] <CMD> set pegDetailResScaleFactor 1
[12/20 10:35:42     12s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/20 10:35:42     12s] <CMD> set soft_stack_size_limit 127
[12/20 10:35:42     12s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/20 10:35:43     12s] <CMD> init_design
[12/20 10:35:43     12s] #% Begin Load MMMC data ... (date=12/20 10:35:43, mem=470.5M)
[12/20 10:35:43     12s] #% End Load MMMC data ... (date=12/20 10:35:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=470.5M, current mem=466.8M)
[12/20 10:35:43     12s] 
[12/20 10:35:43     12s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[12/20 10:35:43     12s] 
[12/20 10:35:43     12s] Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[12/20 10:35:43     12s] Set DBUPerIGU to M2 pitch 560.
[12/20 10:35:44     13s] 
[12/20 10:35:44     13s] Loading LEF file ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 10:35:44     13s] Type 'man IMPLF-200' for more detail.
[12/20 10:35:44     13s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/20 10:35:44     13s] To increase the message display limit, refer to the product command reference manual.
[12/20 10:35:44     13s] 
[12/20 10:35:44     13s] viaInitial starts at Wed Dec 20 10:35:44 2023
viaInitial ends at Wed Dec 20 10:35:44 2023
Loading view definition file from viewDefinition.tcl
[12/20 10:35:44     13s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[12/20 10:35:44     13s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/20 10:35:44     13s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/20 10:35:44     13s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
[12/20 10:35:44     13s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[12/20 10:35:44     13s] Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
[12/20 10:35:44     13s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1171)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1185)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1408)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1422)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1644)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1658)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1880)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1894)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2117)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2131)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2354)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2368)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2590)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2604)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2827)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2841)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3071)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3085)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3308)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3322)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
[12/20 10:35:44     13s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/20 10:35:44     13s] Read 93 cells in library 'tsl18cio250_max' 
[12/20 10:35:44     13s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[12/20 10:35:44     13s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/20 10:35:44     13s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/20 10:35:45     13s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
[12/20 10:35:45     13s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[12/20 10:35:45     13s] Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
[12/20 10:35:45     13s] Read 93 cells in library 'tsl18cio250_min' 
[12/20 10:35:45     13s] *** End library_loading (cpu=0.01min, real=0.02min, mem=30.3M, fe_cpu=0.23min, fe_real=1.25min, fe_mem=556.4M) ***
[12/20 10:35:45     13s] #% Begin Load netlist data ... (date=12/20 10:35:45, mem=550.3M)
[12/20 10:35:45     13s] *** Begin netlist parsing (mem=556.4M) ***
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/20 10:35:45     13s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/20 10:35:45     13s] To increase the message display limit, refer to the product command reference manual.
[12/20 10:35:45     13s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 10:35:45     13s] Created 627 new cells from 4 timing libraries.
[12/20 10:35:45     13s] Reading netlist ...
[12/20 10:35:45     13s] Backslashed names will retain backslash and a trailing blank character.
[12/20 10:35:45     13s] Reading verilog netlist '../synthesis/fifo_netlist.v'
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'DFFRX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'SDFFRHQX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'OAI21XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'SDFFHQX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'INVX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'JKFFRXL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'NOR2X1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'OR2X2' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'AOI21XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'OAI221XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'DFFRHQX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'NOR2BX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'NAND2BX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'NAND2X1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'AND2X2' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'INVXL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'NOR2BXL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'NOR2XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'NAND4XL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPVL-346):	Module 'NAND4X1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/20 10:35:45     13s] Type 'man IMPVL-346' for more detail.
[12/20 10:35:45     13s] **WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
[12/20 10:35:45     13s] To increase the message display limit, refer to the product command reference manual.
[12/20 10:35:45     13s] 
[12/20 10:35:45     13s] *** Memory Usage v#1 (Current mem = 556.449M, initial mem = 179.895M) ***
[12/20 10:35:45     13s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=556.4M) ***
[12/20 10:35:45     13s] #% End Load netlist data ... (date=12/20 10:35:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=550.3M, current mem=500.4M)
[12/20 10:35:45     13s] Top level cell is fifo_mem.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[12/20 10:35:45     13s] Type 'man IMPTS-282' for more detail.
[12/20 10:35:45     13s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[12/20 10:35:45     13s] To increase the message display limit, refer to the product command reference manual.
[12/20 10:35:45     14s] Hooked 1254 DB cells to tlib cells.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'DFFRX1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'SDFFHQX1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'OAI21XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'SDFFRHQX1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'AOI21XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'OR2X2' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'NOR2X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'JKFFRXL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'INVX1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'XNOR2X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'AOI22X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'AND2X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'NAND2XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'OAI222XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'AOI221X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'AOI22XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'AOI222XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'AOI2BB2X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'OAI211XL' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (IMPDB-2504):	Cell 'NAND4X1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/20 10:35:45     14s] **WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
[12/20 10:35:45     14s] To increase the message display limit, refer to the product command reference manual.
[12/20 10:35:45     14s] Cell 'JKFFRXL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell 'JKFFRXL' as output for net 'n_0' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AOI21XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'B0' of cell 'AOI21XL' as output for net 'n_95' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'OAI21XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'A1' of cell 'OAI21XL' as output for net 'n_138' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AND2X2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2X2' as output for net 'n_149' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'INVX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVX1' as output for net 'n_155' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'NAND2BX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2BX1' as output for net 'n_169' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'NAND2X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2X1' as output for net 'n_170' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'SDFFRHQX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SE' of cell 'SDFFRHQX1' as output for net 'wptr[4]' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'DFFRX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell 'DFFRX1' as output for net 'wptr[3]' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'DFFRHQX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'DFFRHQX1' as output for net 'wptr[0]' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'SDFFHQX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'SDFFHQX1' as output for net '\top3_data_out2[15] [7]' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'JKFFRXL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'JKFFRXL' as output for net 'rptr[4]' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'DFFRX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'DFFRX1' as output for net 'n_5' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'NOR2XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2XL' as output for net 'n_10' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'NAND2XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2XL' as output for net 'n_11' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AOI221X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'C0' of cell 'AOI221X1' as output for net 'n_12' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'OAI222XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI222XL' as output for net 'n_18' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AOI221X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI221X1' as output for net 'n_21' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AOI22XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22XL' as output for net 'n_22' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'NOR2BXL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2BXL' as output for net 'n_24' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AND2X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2X1' as output for net 'n_68' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AOI222XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI222XL' as output for net 'n_80' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AOI22X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22X1' as output for net 'n_100' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'OAI21XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21XL' as output for net 'n_101' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AOI21XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21XL' as output for net 'n_105' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'AOI2BB2X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI2BB2X1' as output for net 'n_114' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'NAND4X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4X1' as output for net 'n_121' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'XNOR2X1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2X1' as output for net 'n_122' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'JKFFRXL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'K' of cell 'JKFFRXL' as output for net 'n_136' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'OAI221XL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI221XL' as output for net 'n_142' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'DFFRHQX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'D' of cell 'DFFRHQX1' as output for net 'n_143' in module 'fifo_mem'.
[12/20 10:35:45     14s] Cell 'OR2X2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OR2X2' as output for net 'n_177' in module 'fifo_mem'.
[12/20 10:35:45     14s] 30 empty module found.
[12/20 10:35:45     14s] Starting recursive module instantiation check.
[12/20 10:35:45     14s] No recursion found.
[12/20 10:35:45     14s] Term dir updated for 0 vinsts of 30 cells.
[12/20 10:35:45     14s] Building hierarchical netlist for Cell fifo_mem ...
[12/20 10:35:45     14s] *** Netlist is unique.
[12/20 10:35:45     14s] ** info: there are 1315 modules.
[12/20 10:35:45     14s] ** info: there are 0 stdCell insts.
[12/20 10:35:45     14s] ** info: there are 25 Pad insts.
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] *** Memory Usage v#1 (Current mem = 580.121M, initial mem = 179.895M) ***
[12/20 10:35:45     14s] Reading IO assignment file "fifo_iopad.io" ...
[12/20 10:35:45     14s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/20 10:35:45     14s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/20 10:35:45     14s] Type 'man IMPFP-3961' for more detail.
[12/20 10:35:45     14s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/20 10:35:45     14s] Type 'man IMPFP-3961' for more detail.
[12/20 10:35:45     14s] Horizontal Layer M1 offset = 0 (derived)
[12/20 10:35:45     14s] Vertical Layer M2 offset = 280 (derived)
[12/20 10:35:45     14s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/20 10:35:45     14s] Set Default Net Delay as 1000 ps.
[12/20 10:35:45     14s] Set Default Net Load as 0.5 pF. 
[12/20 10:35:45     14s] Set Default Input Pin Transition as 0.1 ps.
[12/20 10:35:45     14s] Extraction setup Delayed 
[12/20 10:35:45     14s] *Info: initialize multi-corner CTS.
[12/20 10:35:45     14s] Reading timing constraints file '/home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc' ...
[12/20 10:35:45     14s] Current (total cpu=0:00:14.1, real=0:01:15, peak res=645.2M, current mem=645.2M)
[12/20 10:35:45     14s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RF1R1WX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 18).
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RF1R1WX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RF2R1WX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 19).
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RF2R1WX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RFRDX1' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 20).
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RFRDX1' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RFRDX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 21).
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RFRDX2' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/RFRDX4' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 22).
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/RFRDX4' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/TIEHI' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 23).
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/TIEHI' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'tsmc18/TIELO' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 24).
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'tsmc18/TIELO' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc, Line 24).

INFO (CTE): Reading of timing constraints file /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc completed, with 7 Warnings and 14 Errors.
[12/20 10:35:45     14s] WARNING (CTE-25): Line: 9, 10 of File /home/vlsi1/23EC4224/project/fifo/synthesis/fifo_sdc.sdc : Skipped unsupported command: set_units
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=652.7M, current mem=652.7M)
[12/20 10:35:45     14s] Current (total cpu=0:00:14.2, real=0:01:15, peak res=652.7M, current mem=652.7M)
[12/20 10:35:45     14s] Creating Cell Server ...(0, 1, 1, 1)
[12/20 10:35:45     14s] Summary for sequential cells identification: 
[12/20 10:35:45     14s]   Identified SBFF number: 114
[12/20 10:35:45     14s]   Identified MBFF number: 0
[12/20 10:35:45     14s]   Identified SB Latch number: 0
[12/20 10:35:45     14s]   Identified MB Latch number: 0
[12/20 10:35:45     14s]   Not identified SBFF number: 6
[12/20 10:35:45     14s]   Not identified MBFF number: 0
[12/20 10:35:45     14s]   Not identified SB Latch number: 0
[12/20 10:35:45     14s]   Not identified MB Latch number: 0
[12/20 10:35:45     14s]   Number of sequential cells which are not FFs: 83
[12/20 10:35:45     14s] Total number of combinational cells: 321
[12/20 10:35:45     14s] Total number of sequential cells: 203
[12/20 10:35:45     14s] Total number of tristate cells: 10
[12/20 10:35:45     14s] Total number of level shifter cells: 0
[12/20 10:35:45     14s] Total number of power gating cells: 0
[12/20 10:35:45     14s] Total number of isolation cells: 0
[12/20 10:35:45     14s] Total number of power switch cells: 0
[12/20 10:35:45     14s] Total number of pulse generator cells: 0
[12/20 10:35:45     14s] Total number of always on buffers: 0
[12/20 10:35:45     14s] Total number of retention cells: 0
[12/20 10:35:45     14s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[12/20 10:35:45     14s] Total number of usable buffers: 13
[12/20 10:35:45     14s] List of unusable buffers:
[12/20 10:35:45     14s] Total number of unusable buffers: 0
[12/20 10:35:45     14s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[12/20 10:35:45     14s] Total number of usable inverters: 12
[12/20 10:35:45     14s] List of unusable inverters:
[12/20 10:35:45     14s] Total number of unusable inverters: 0
[12/20 10:35:45     14s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[12/20 10:35:45     14s] Total number of identified usable delay cells: 13
[12/20 10:35:45     14s] List of identified unusable delay cells:
[12/20 10:35:45     14s] Total number of identified unusable delay cells: 0
[12/20 10:35:45     14s] Creating Cell Server, finished. 
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] Deleting Cell Server ...
[12/20 10:35:45     14s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[12/20 10:35:45     14s] Extraction setup Started 
[12/20 10:35:45     14s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/20 10:35:45     14s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/20 10:35:45     14s] Type 'man IMPEXT-2773' for more detail.
[12/20 10:35:45     14s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/20 10:35:45     14s] Type 'man IMPEXT-2776' for more detail.
[12/20 10:35:45     14s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/20 10:35:45     14s] Type 'man IMPEXT-2776' for more detail.
[12/20 10:35:45     14s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/20 10:35:45     14s] Type 'man IMPEXT-2776' for more detail.
[12/20 10:35:45     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/20 10:35:45     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/20 10:35:45     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/20 10:35:45     14s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/20 10:35:45     14s] Summary of Active RC-Corners : 
[12/20 10:35:45     14s]  
[12/20 10:35:45     14s]  Analysis View: my_analysis_view_setup
[12/20 10:35:45     14s]     RC-Corner Name        : my_rc_corner_worst
[12/20 10:35:45     14s]     RC-Corner Index       : 0
[12/20 10:35:45     14s]     RC-Corner Temperature : 25 Celsius
[12/20 10:35:45     14s]     RC-Corner Cap Table   : ''
[12/20 10:35:45     14s]     RC-Corner PreRoute Res Factor         : 1
[12/20 10:35:45     14s]     RC-Corner PreRoute Cap Factor         : 1
[12/20 10:35:45     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/20 10:35:45     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/20 10:35:45     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/20 10:35:45     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/20 10:35:45     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/20 10:35:45     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/20 10:35:45     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/20 10:35:45     14s]  
[12/20 10:35:45     14s]  Analysis View: my_analysis_view_hold
[12/20 10:35:45     14s]     RC-Corner Name        : my_rc_corner_worst
[12/20 10:35:45     14s]     RC-Corner Index       : 0
[12/20 10:35:45     14s]     RC-Corner Temperature : 25 Celsius
[12/20 10:35:45     14s]     RC-Corner Cap Table   : ''
[12/20 10:35:45     14s]     RC-Corner PreRoute Res Factor         : 1
[12/20 10:35:45     14s]     RC-Corner PreRoute Cap Factor         : 1
[12/20 10:35:45     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/20 10:35:45     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/20 10:35:45     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/20 10:35:45     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/20 10:35:45     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/20 10:35:45     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/20 10:35:45     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/20 10:35:45     14s] 
[12/20 10:35:45     14s] *** Summary of all messages that are not suppressed in this session:
[12/20 10:35:45     14s] Severity  ID               Count  Summary                                  
[12/20 10:35:45     14s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/20 10:35:45     14s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/20 10:35:45     14s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/20 10:35:45     14s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/20 10:35:45     14s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/20 10:35:45     14s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/20 10:35:45     14s] WARNING   IMPVL-346           30  Module '%s' is instantiated in the netli...
[12/20 10:35:45     14s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/20 10:35:45     14s] WARNING   IMPDB-2504          30  Cell '%s' is instantiated in the Verilog...
[12/20 10:35:45     14s] WARNING   TCLCMD-513           7  The software could not find a matching o...
[12/20 10:35:45     14s] ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
[12/20 10:35:45     14s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/20 10:35:45     14s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/20 10:35:45     14s] *** Message Summary: 1673 warning(s), 34 error(s)
[12/20 10:35:45     14s] 
[12/20 10:35:49     14s] <CMD> fit
[12/20 10:36:06     16s] <CMD> getIoFlowFlag
[12/20 10:36:29     19s] <CMD> setIoFlowFlag 0
[12/20 10:36:29     19s] <CMD> floorPlan -site CoreSite -d 1200.0 1200.0 20 20 20 20
[12/20 10:36:29     19s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/20 10:36:29     19s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/20 10:36:29     19s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/20 10:36:29     19s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/20 10:36:29     19s] Horizontal Layer M1 offset = 0 (derived)
[12/20 10:36:29     19s] Vertical Layer M2 offset = 280 (derived)
[12/20 10:36:29     19s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/20 10:36:29     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/20 10:36:29     19s] <CMD> uiSetTool select
[12/20 10:36:29     19s] <CMD> getIoFlowFlag
[12/20 10:36:29     19s] <CMD> fit
[12/20 10:36:32     19s] <CMD> setIoFlowFlag 0
[12/20 10:36:32     19s] <CMD> floorPlan -site CoreSite -d 1200.08 1200.08 20.16 20.16 20.16 20.16
[12/20 10:36:32     19s] Horizontal Layer M1 offset = 0 (derived)
[12/20 10:36:32     19s] Vertical Layer M2 offset = 280 (derived)
[12/20 10:36:32     19s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/20 10:36:32     19s] <CMD> uiSetTool select
[12/20 10:36:32     19s] <CMD> getIoFlowFlag
[12/20 10:36:32     19s] <CMD> fit
[12/20 10:36:52     22s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
[12/20 10:36:52     22s] Added 18 of filler cell 'pfeed10000' on top side.
[12/20 10:36:52     22s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[12/20 10:36:52     22s] Added 18 of filler cell 'pfeed10000' on right side.
[12/20 10:36:52     22s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[12/20 10:36:52     22s] Added 18 of filler cell 'pfeed10000' on left side.
[12/20 10:36:54     22s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[12/20 10:36:54     22s] Added 18 of filler cell 'pfeed10000' on bottom side.
[12/20 10:37:11     24s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/20 10:37:11     24s] 32 new pwr-pin connections were made to global net 'VDD'.
[12/20 10:37:12     24s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/20 10:37:12     24s] 32 new gnd-pin connections were made to global net 'VSS'.
[12/20 10:37:28     26s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/20 10:37:28     26s] 32 new pwr-pin connections were made to global net 'VDDO'.
[12/20 10:37:29     26s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/20 10:37:29     26s] 32 new gnd-pin connections were made to global net 'VSSO'.
[12/20 10:37:44     27s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[12/20 10:37:44     27s] #% Begin addRing (date=12/20 10:37:44, mem=919.6M)
[12/20 10:37:44     27s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/20 10:37:44     27s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/20 10:37:44     27s] 
[12/20 10:37:44     27s] Ring generation is complete.
[12/20 10:37:44     27s] vias are now being generated.
[12/20 10:37:44     27s] addRing created 8 wires.
[12/20 10:37:44     27s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/20 10:37:44     27s] +--------+----------------+----------------+
[12/20 10:37:44     27s] |  Layer |     Created    |     Deleted    |
[12/20 10:37:44     27s] +--------+----------------+----------------+
[12/20 10:37:44     27s] |   M3   |        4       |       NA       |
[12/20 10:37:44     27s] |  TOP_V |        8       |        0       |
[12/20 10:37:44     27s] |  TOP_M |        4       |       NA       |
[12/20 10:37:44     27s] +--------+----------------+----------------+
[12/20 10:37:44     27s] #% End addRing (date=12/20 10:37:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=921.4M, current mem=921.4M)
[12/20 10:38:04     30s] <CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
[12/20 10:38:04     30s] #% Begin sroute (date=12/20 10:38:04, mem=921.4M)
[12/20 10:38:04     30s] **WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
[12/20 10:38:04     30s] *** Begin SPECIAL ROUTE on Wed Dec 20 10:38:04 2023 ***
[12/20 10:38:04     30s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/fifo/physical_design
[12/20 10:38:04     30s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.46Ghz)
[12/20 10:38:04     30s] 
[12/20 10:38:04     30s] Begin option processing ...
[12/20 10:38:04     30s] srouteConnectPowerBump set to false
[12/20 10:38:04     30s] routeSelectNet set to "VDD VSS"
[12/20 10:38:04     30s] routeSpecial set to true
[12/20 10:38:04     30s] srouteBlockPin set to "useLef"
[12/20 10:38:04     30s] srouteBottomLayerLimit set to 1
[12/20 10:38:04     30s] srouteBottomTargetLayerLimit set to 1
[12/20 10:38:04     30s] srouteCrossoverViaBottomLayer set to 1
[12/20 10:38:04     30s] srouteCrossoverViaTopLayer set to 4
[12/20 10:38:04     30s] srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
[12/20 10:38:04     30s] srouteFollowCorePinEnd set to 3
[12/20 10:38:04     30s] srouteJogControl set to "preferWithChanges differentLayer"
[12/20 10:38:04     30s] sroutePadPinAllPorts set to true
[12/20 10:38:04     30s] sroutePreserveExistingRoutes set to true
[12/20 10:38:04     30s] srouteRoutePowerBarPortOnBothDir set to true
[12/20 10:38:04     30s] srouteStopBlockPin set to "nearestTarget"
[12/20 10:38:04     30s] srouteTopLayerLimit set to 4
[12/20 10:38:04     30s] srouteTopTargetLayerLimit set to 4
[12/20 10:38:04     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1795.00 megs.
[12/20 10:38:04     30s] 
[12/20 10:38:04     30s] Reading DB technology information...
[12/20 10:38:04     30s] Finished reading DB technology information.
[12/20 10:38:04     30s] Reading floorplan and netlist information...
[12/20 10:38:04     30s] Finished reading floorplan and netlist information.
[12/20 10:38:04     30s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/20 10:38:04     30s] Read in 1083 macros, 8 used
[12/20 10:38:04     30s] Read in 108 components
[12/20 10:38:04     30s]   104 pad components: 0 unplaced, 72 placed, 32 fixed
[12/20 10:38:04     30s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/20 10:38:04     30s] Read in 25 logical pins
[12/20 10:38:04     30s] Read in 25 nets
[12/20 10:38:04     30s] Read in 4 special nets, 2 routed
[12/20 10:38:04     30s] Read in 128 terminals
[12/20 10:38:04     30s] 2 nets selected.
[12/20 10:38:04     30s] 
[12/20 10:38:04     30s] Begin power routing ...
[12/20 10:38:04     30s] **WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
[12/20 10:38:04     30s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/20 10:38:04     30s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/20 10:38:04     30s]   Number of IO ports routed: 2
[12/20 10:38:04     30s]   Number of Block ports routed: 0
[12/20 10:38:04     30s]   Number of Stripe ports routed: 0
[12/20 10:38:04     30s]   Number of Pad ports routed: 0
[12/20 10:38:04     30s]   Number of Power Bump ports routed: 0
[12/20 10:38:04     30s]   Number of Pad Ring connections: 277
[12/20 10:38:04     30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1799.00 megs.
[12/20 10:38:04     30s] 
[12/20 10:38:04     30s] 
[12/20 10:38:04     30s] 
[12/20 10:38:04     30s]  Begin updating DB with routing results ...
[12/20 10:38:04     30s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/20 10:38:04     30s] Pin and blockage extraction finished
[12/20 10:38:04     30s] 
[12/20 10:38:04     30s] sroute created 279 wires.
[12/20 10:38:04     30s] ViaGen created 2 vias, deleted 0 via to avoid violation.
[12/20 10:38:04     30s] +--------+----------------+----------------+
[12/20 10:38:04     30s] |  Layer |     Created    |     Deleted    |
[12/20 10:38:04     30s] +--------+----------------+----------------+
[12/20 10:38:04     30s] |   M2   |       64       |       NA       |
[12/20 10:38:04     30s] |   V3   |        2       |        0       |
[12/20 10:38:04     30s] |   M3   |       152      |       NA       |
[12/20 10:38:04     30s] |  TOP_M |       63       |       NA       |
[12/20 10:38:04     30s] +--------+----------------+----------------+
[12/20 10:38:04     30s] #% End sroute (date=12/20 10:38:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=921.5M, current mem=921.5M)
[12/20 10:38:35     34s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[12/20 10:38:35     34s] #% Begin addStripe (date=12/20 10:38:35, mem=917.8M)
[12/20 10:38:35     34s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/20 10:38:35     34s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/20 10:38:35     34s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/20 10:38:35     34s] 
[12/20 10:38:35     34s] Starting stripe generation ...
[12/20 10:38:35     34s] Non-Default Mode Option Settings :
[12/20 10:38:35     34s]   NONE
[12/20 10:38:35     34s] Stripe generation is complete.
[12/20 10:38:35     34s] vias are now being generated.
[12/20 10:38:35     34s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (882.62, 938.72) (884.62, 944.72)
[12/20 10:38:35     34s] addStripe created 34 wires.
[12/20 10:38:35     34s] ViaGen created 68 vias, deleted 0 via to avoid violation.
[12/20 10:38:35     34s] +--------+----------------+----------------+
[12/20 10:38:35     34s] |  Layer |     Created    |     Deleted    |
[12/20 10:38:35     34s] +--------+----------------+----------------+
[12/20 10:38:35     34s] |  TOP_V |       68       |        0       |
[12/20 10:38:35     34s] |  TOP_M |       34       |       NA       |
[12/20 10:38:35     34s] +--------+----------------+----------------+
[12/20 10:38:35     34s] #% End addStripe (date=12/20 10:38:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=918.3M, current mem=918.3M)
[12/20 10:39:27     40s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/20 10:39:27     40s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/20 10:39:27     40s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/20 10:39:27     40s] *** Begin SPECIAL ROUTE on Wed Dec 20 10:39:27 2023 ***
[12/20 10:39:27     40s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/fifo/physical_design
[12/20 10:39:27     40s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.51Ghz)
[12/20 10:39:27     40s] 
[12/20 10:39:27     40s] Begin option processing ...
[12/20 10:39:27     40s] srouteConnectPowerBump set to false
[12/20 10:39:27     40s] routeSelectNet set to "VDD VSS"
[12/20 10:39:27     40s] routeSpecial set to true
[12/20 10:39:27     40s] srouteBottomLayerLimit set to 1
[12/20 10:39:27     40s] srouteBottomTargetLayerLimit set to 1
[12/20 10:39:27     40s] srouteConnectBlockPin set to false
[12/20 10:39:27     40s] srouteConnectConverterPin set to false
[12/20 10:39:27     40s] srouteConnectPadPin set to false
[12/20 10:39:27     40s] srouteConnectStripe set to false
[12/20 10:39:27     40s] srouteCrossoverViaBottomLayer set to 1
[12/20 10:39:27     40s] srouteCrossoverViaTopLayer set to 4
[12/20 10:39:27     40s] srouteFollowCorePinEnd set to 3
[12/20 10:39:27     40s] srouteFollowPadPin set to false
[12/20 10:39:27     40s] srouteJogControl set to "preferWithChanges differentLayer"
[12/20 10:39:27     40s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/20 10:39:27     40s] sroutePadPinAllPorts set to true
[12/20 10:39:27     40s] sroutePreserveExistingRoutes set to true
[12/20 10:39:27     40s] srouteRoutePowerBarPortOnBothDir set to true
[12/20 10:39:27     40s] srouteStopBlockPin set to "nearestTarget"
[12/20 10:39:27     40s] srouteTopLayerLimit set to 4
[12/20 10:39:27     40s] srouteTopTargetLayerLimit set to 4
[12/20 10:39:27     40s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1799.00 megs.
[12/20 10:39:27     40s] 
[12/20 10:39:27     40s] Reading DB technology information...
[12/20 10:39:27     40s] Finished reading DB technology information.
[12/20 10:39:27     40s] Reading floorplan and netlist information...
[12/20 10:39:27     40s] Finished reading floorplan and netlist information.
[12/20 10:39:27     40s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/20 10:39:27     40s] Read in 1083 macros, 8 used
[12/20 10:39:27     40s] Read in 108 components
[12/20 10:39:27     40s]   104 pad components: 0 unplaced, 72 placed, 32 fixed
[12/20 10:39:27     40s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/20 10:39:27     40s] Read in 25 logical pins
[12/20 10:39:27     40s] Read in 25 nets
[12/20 10:39:27     40s] Read in 4 special nets, 2 routed
[12/20 10:39:27     40s] Read in 128 terminals
[12/20 10:39:27     40s] 2 nets selected.
[12/20 10:39:27     40s] 
[12/20 10:39:27     40s] Begin power routing ...
[12/20 10:39:27     40s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[12/20 10:39:27     40s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/20 10:39:27     40s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[12/20 10:39:27     40s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/20 10:39:27     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/20 10:39:27     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/20 10:39:27     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/20 10:39:27     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/20 10:39:27     40s] CPU time for FollowPin 0 seconds
[12/20 10:39:27     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/20 10:39:27     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/20 10:39:27     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/20 10:39:27     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/20 10:39:27     40s] CPU time for FollowPin 0 seconds
[12/20 10:39:27     40s]   Number of Core ports routed: 236
[12/20 10:39:27     40s]   Number of Followpin connections: 118
[12/20 10:39:27     40s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1802.00 megs.
[12/20 10:39:27     40s] 
[12/20 10:39:27     40s] 
[12/20 10:39:27     40s] 
[12/20 10:39:27     40s]  Begin updating DB with routing results ...
[12/20 10:39:27     40s]  Updating DB with 0 via definition ...
[12/20 10:39:27     40s] sroute created 354 wires.
[12/20 10:39:27     40s] ViaGen created 708 vias, deleted 0 via to avoid violation.
[12/20 10:39:27     40s] +--------+----------------+----------------+
[12/20 10:39:27     40s] |  Layer |     Created    |     Deleted    |
[12/20 10:39:27     40s] +--------+----------------+----------------+
[12/20 10:39:27     40s] |   M1   |       354      |       NA       |
[12/20 10:39:27     40s] |   V2   |       236      |        0       |
[12/20 10:39:27     40s] |   V3   |       236      |        0       |
[12/20 10:39:27     40s] |  TOP_V |       236      |        0       |
[12/20 10:39:27     40s] +--------+----------------+----------------+
[12/20 10:39:30     40s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/20 10:39:30     40s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[12/20 10:39:30     40s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/20 10:39:30     40s] *** Begin SPECIAL ROUTE on Wed Dec 20 10:39:30 2023 ***
[12/20 10:39:30     40s] SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/fifo/physical_design
[12/20 10:39:30     40s] SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.57Ghz)
[12/20 10:39:30     40s] 
[12/20 10:39:30     40s] Begin option processing ...
[12/20 10:39:30     40s] srouteConnectPowerBump set to false
[12/20 10:39:30     40s] routeSelectNet set to "VDD VSS"
[12/20 10:39:30     40s] routeSpecial set to true
[12/20 10:39:30     40s] srouteBottomLayerLimit set to 1
[12/20 10:39:30     40s] srouteBottomTargetLayerLimit set to 1
[12/20 10:39:30     40s] srouteConnectBlockPin set to false
[12/20 10:39:30     40s] srouteConnectConverterPin set to false
[12/20 10:39:30     40s] srouteConnectPadPin set to false
[12/20 10:39:30     40s] srouteConnectStripe set to false
[12/20 10:39:30     40s] srouteCrossoverViaBottomLayer set to 1
[12/20 10:39:30     40s] srouteCrossoverViaTopLayer set to 4
[12/20 10:39:30     40s] srouteFollowCorePinEnd set to 3
[12/20 10:39:30     40s] srouteFollowPadPin set to false
[12/20 10:39:30     40s] srouteJogControl set to "preferWithChanges differentLayer"
[12/20 10:39:30     40s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/20 10:39:30     40s] sroutePadPinAllPorts set to true
[12/20 10:39:30     40s] sroutePreserveExistingRoutes set to true
[12/20 10:39:30     40s] srouteRoutePowerBarPortOnBothDir set to true
[12/20 10:39:30     40s] srouteStopBlockPin set to "nearestTarget"
[12/20 10:39:30     40s] srouteTopLayerLimit set to 4
[12/20 10:39:30     40s] srouteTopTargetLayerLimit set to 4
[12/20 10:39:30     40s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1802.00 megs.
[12/20 10:39:30     40s] 
[12/20 10:39:30     40s] Reading DB technology information...
[12/20 10:39:30     40s] Finished reading DB technology information.
[12/20 10:39:30     40s] Reading floorplan and netlist information...
[12/20 10:39:30     40s] Finished reading floorplan and netlist information.
[12/20 10:39:30     40s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/20 10:39:30     40s] Read in 1083 macros, 8 used
[12/20 10:39:30     40s] Read in 108 components
[12/20 10:39:30     40s]   104 pad components: 0 unplaced, 72 placed, 32 fixed
[12/20 10:39:30     40s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/20 10:39:30     40s] Read in 25 logical pins
[12/20 10:39:30     40s] Read in 25 nets
[12/20 10:39:30     40s] Read in 4 special nets, 2 routed
[12/20 10:39:30     40s] Read in 128 terminals
[12/20 10:39:30     40s] 2 nets selected.
[12/20 10:39:30     40s] 
[12/20 10:39:30     40s] Begin power routing ...
[12/20 10:39:30     40s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[12/20 10:39:30     40s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/20 10:39:30     40s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[12/20 10:39:30     40s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/20 10:39:30     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/20 10:39:30     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/20 10:39:30     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/20 10:39:30     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/20 10:39:30     40s] CPU time for FollowPin 0 seconds
[12/20 10:39:30     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/20 10:39:30     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/20 10:39:30     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/20 10:39:30     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/20 10:39:30     40s] CPU time for FollowPin 0 seconds
[12/20 10:39:30     40s]   Number of Core ports routed: 0
[12/20 10:39:30     40s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1802.00 megs.
[12/20 10:39:30     40s] 
[12/20 10:39:30     40s] 
[12/20 10:39:30     40s] 
[12/20 10:39:30     40s]  Begin updating DB with routing results ...
[12/20 10:39:30     40s]  Updating DB with 0 via definition ...
[12/20 10:39:30     40s] sroute created 0 wire.
[12/20 10:39:30     40s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/20 10:39:37     41s] <CMD> fit
[12/20 10:40:01     44s] <CMD> setPlaceMode -fp false
[12/20 10:40:35     48s] <CMD> report_message -start_cmd
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -maxRouteLayer
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/20 10:40:35     48s] <CMD> getPlaceMode -timingDriven -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -adaptive -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/20 10:40:35     48s] <CMD> getPlaceMode -ignoreScan -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -ignoreScan
[12/20 10:40:35     48s] <CMD> getPlaceMode -repairPlace -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -repairPlace
[12/20 10:40:35     48s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/20 10:40:35     48s] <CMD> um::push_snapshot_stack
[12/20 10:40:35     48s] <CMD> getDesignMode -quiet -flowEffort
[12/20 10:40:35     48s] <CMD> getDesignMode -highSpeedCore -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -adaptive
[12/20 10:40:35     48s] <CMD> set spgFlowInInitialPlace 1
[12/20 10:40:35     48s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -softGuide -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/20 10:40:35     48s] <CMD> getPlaceMode -sdpPlace -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -sdpPlace -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/20 10:40:35     48s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/20 10:40:35     48s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -place_check_library -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -trimView -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/20 10:40:35     48s] <CMD> getPlaceMode -congEffort -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/20 10:40:35     48s] <CMD> getPlaceMode -ignoreScan -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -ignoreScan
[12/20 10:40:35     48s] <CMD> getPlaceMode -repairPlace -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -repairPlace
[12/20 10:40:35     48s] <CMD> getPlaceMode -congEffort -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -fp -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -timingDriven -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -timingDriven
[12/20 10:40:35     48s] <CMD> getPlaceMode -fastFp -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -clusterMode -quiet
[12/20 10:40:35     48s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/20 10:40:35     48s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/20 10:40:35     48s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -forceTiming -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -fp -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -fastfp -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -timingDriven -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -fp -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -fastfp -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -powerDriven -quiet
[12/20 10:40:35     48s] <CMD> getExtractRCMode -quiet -engine
[12/20 10:40:35     48s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/20 10:40:35     48s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/20 10:40:35     48s] <CMD> getAnalysisMode -quiet -cppr
[12/20 10:40:35     48s] <CMD> setExtractRCMode -engine preRoute
[12/20 10:40:35     48s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 10:40:35     48s] <CMD_INTERNAL> isAnalysisModeSetup
[12/20 10:40:35     48s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 10:40:35     48s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[12/20 10:40:35     48s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/20 10:40:35     48s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/20 10:40:35     48s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/20 10:40:35     48s] <CMD> setPlaceMode -reset -ignoreScan
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/20 10:40:35     48s] *** Starting placeDesign default flow ***
[12/20 10:40:35     48s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/20 10:40:35     48s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/20 10:40:35     48s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/20 10:40:35     48s] **INFO: Enable pre-place timing setting for timing analysis
[12/20 10:40:35     48s] Set Using Default Delay Limit as 101.
[12/20 10:40:35     48s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/20 10:40:35     48s] <CMD> set delaycal_use_default_delay_limit 101
[12/20 10:40:35     48s] Set Default Net Delay as 0 ps.
[12/20 10:40:35     48s] <CMD> set delaycal_default_net_delay 0
[12/20 10:40:35     48s] Set Default Net Load as 0 pF. 
[12/20 10:40:35     48s] <CMD> set delaycal_default_net_load 0
[12/20 10:40:35     48s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/20 10:40:35     48s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/20 10:40:35     48s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/20 10:40:35     48s] <CMD> getAnalysisMode -checkType -quiet
[12/20 10:40:35     48s] <CMD> buildTimingGraph
[12/20 10:40:35     48s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/20 10:40:35     48s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/20 10:40:35     48s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/20 10:40:35     48s] **INFO: Analyzing IO path groups for slack adjustment
[12/20 10:40:35     48s] <CMD> get_global timing_enable_path_group_priority
[12/20 10:40:35     48s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/20 10:40:35     48s] <CMD> set_global timing_enable_path_group_priority false
[12/20 10:40:35     48s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/20 10:40:35     48s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/20 10:40:35     48s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/20 10:40:35     48s] <CMD> group_path -name in2out_tmp.3933 -from {0x7 0xa} -to 0xb -ignore_source_of_trigger_arc
[12/20 10:40:35     48s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:40:35     48s] Message <TA-112> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/20 10:40:35     48s] #################################################################################
[12/20 10:40:35     48s] # Design Stage: PreRoute
[12/20 10:40:35     48s] # Design Name: fifo_mem
[12/20 10:40:35     48s] # Design Mode: 90nm
[12/20 10:40:35     48s] # Analysis Mode: MMMC Non-OCV 
[12/20 10:40:35     48s] # Parasitics Mode: No SPEF/RCDB
[12/20 10:40:35     48s] # Signoff Settings: SI Off 
[12/20 10:40:35     48s] #################################################################################
[12/20 10:40:35     48s] Calculate delays in BcWc mode...
[12/20 10:40:35     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 1035.0M, InitMEM = 1035.0M)
[12/20 10:40:35     48s] Start delay calculation (fullDC) (1 T). (MEM=1035.01)
[12/20 10:40:35     48s] AAE DB initialization (MEM=1079.76 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/20 10:40:35     48s] <CMD_INTERNAL> isAnalysisModeSetup
[12/20 10:40:35     48s] <CMD> getAnalysisMode -analysisType -quiet
[12/20 10:40:35     48s] <CMD_INTERNAL> isAnalysisModeSetup
[12/20 10:40:35     48s] <CMD> all_setup_analysis_views
[12/20 10:40:35     48s] <CMD> all_hold_analysis_views
[12/20 10:40:35     48s] <CMD> get_analysis_view $view -delay_corner
[12/20 10:40:35     48s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/20 10:40:35     48s] <CMD> get_delay_corner $dcCorner -library_set
[12/20 10:40:35     48s] <CMD> get_library_set $libSetName -si
[12/20 10:40:35     48s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/20 10:40:35     48s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/20 10:40:35     48s] <CMD> get_analysis_view $view -delay_corner
[12/20 10:40:35     48s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/20 10:40:35     48s] <CMD> get_delay_corner $dcCorner -library_set
[12/20 10:40:35     48s] <CMD> get_library_set $libSetName -si
[12/20 10:40:35     48s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/20 10:40:35     48s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/20 10:40:35     48s] Start AAE Lib Loading. (MEM=1079.76)
[12/20 10:40:35     48s] End AAE Lib Loading. (MEM=1280.04 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 10:40:35     48s] End AAE Lib Interpolated Model. (MEM=1280.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:40:35     48s] First Iteration Infinite Tw... 
[12/20 10:40:35     48s] Total number of fetched objects 61
[12/20 10:40:35     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:40:35     48s] End delay calculation. (MEM=1352.22 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:40:35     48s] End delay calculation (fullDC). (MEM=1254.85 CPU=0:00:00.2 REAL=0:00:00.0)
[12/20 10:40:35     48s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1254.8M) ***
[12/20 10:40:35     48s] <CMD> reset_path_group -name in2out_tmp.3933
[12/20 10:40:35     48s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/20 10:40:35     48s] **INFO: Disable pre-place timing setting for timing analysis
[12/20 10:40:35     48s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/20 10:40:35     48s] Set Using Default Delay Limit as 1000.
[12/20 10:40:35     48s] <CMD> set delaycal_use_default_delay_limit 1000
[12/20 10:40:35     48s] Set Default Net Delay as 1000 ps.
[12/20 10:40:35     48s] <CMD> set delaycal_default_net_delay 1000ps
[12/20 10:40:35     48s] Set Default Net Load as 0.5 pF. 
[12/20 10:40:35     48s] <CMD> set delaycal_default_net_load 0.5pf
[12/20 10:40:35     48s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 10:40:35     48s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 10:40:35     48s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 10:40:35     48s] Warning: No placeable instances.
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/20 10:40:35     48s] <CMD> get_ccopt_clock_trees *
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/20 10:40:35     48s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/20 10:40:35     48s] <CMD> setPlaceMode -reset -improveWithPsp
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/20 10:40:35     48s] <CMD> getPlaceMode -congRepair -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -fp -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -congEffort -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/20 10:40:35     48s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -congEffort
[12/20 10:40:35     48s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/20 10:40:35     48s] <CMD> getDesignMode -quiet -congEffort
[12/20 10:40:35     48s] <CMD> getPlaceMode -quickCTS -quiet
[12/20 10:40:35     48s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/20 10:40:35     48s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/20 10:40:35     48s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/20 10:40:35     48s] <CMD> um::enable_metric
[12/20 10:40:35     48s] <CMD> congRepair
[12/20 10:40:35     48s] Warning: No placeable instances. Skip congRepair.
[12/20 10:40:35     48s] <CMD> um::enable_metric
[12/20 10:40:35     48s] <CMD> um::enable_metric
[12/20 10:40:35     48s] <CMD> um::enable_metric
[12/20 10:40:35     48s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/20 10:40:35     48s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/20 10:40:35     48s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/20 10:40:35     48s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/20 10:40:35     48s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/20 10:40:35     48s] *** Finishing placeDesign default flow ***
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 10:40:35     48s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/20 10:40:35     48s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/20 10:40:35     48s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1169.7M **
[12/20 10:40:35     48s] <CMD> getPlaceMode -trimView -quiet
[12/20 10:40:35     48s] <CMD> getOptMode -quiet -viewOptPolishing
[12/20 10:40:35     48s] <CMD> getOptMode -quiet -fastViewOpt
[12/20 10:40:35     48s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/20 10:40:35     48s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 10:40:35     48s] <CMD> setExtractRCMode -engine preRoute
[12/20 10:40:35     48s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/20 10:40:35     48s] <CMD> setPlaceMode -reset -ignoreScan
[12/20 10:40:35     48s] <CMD> setPlaceMode -reset -repairPlace
[12/20 10:40:35     48s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 10:40:35     48s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[12/20 10:40:35     48s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[12/20 10:40:35     48s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 10:40:35     48s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/20 10:40:35     48s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/20 10:40:35     48s] <CMD> getPlaceMode -fp -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -fastfp -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -doRPlace -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/20 10:40:35     48s] <CMD> getPlaceMode -quickCTS -quiet
[12/20 10:40:35     48s] <CMD> set spgFlowInInitialPlace 0
[12/20 10:40:35     48s] <CMD> getPlaceMode -user -maxRouteLayer
[12/20 10:40:35     48s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[12/20 10:40:35     48s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/20 10:40:35     48s] <CMD> getDesignMode -quiet -flowEffort
[12/20 10:40:35     48s] <CMD> report_message -end_cmd
[12/20 10:40:35     48s] 
[12/20 10:40:35     48s] *** Summary of all messages that are not suppressed in this session:
[12/20 10:40:35     48s] Severity  ID               Count  Summary                                  
[12/20 10:40:35     48s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/20 10:40:35     48s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/20 10:40:35     48s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/20 10:40:35     48s] *** Message Summary: 22 warning(s), 0 error(s)
[12/20 10:40:35     48s] 
[12/20 10:40:35     48s] <CMD> um::create_snapshot -name final -auto min
[12/20 10:40:35     48s] <CMD> um::pop_snapshot_stack
[12/20 10:40:35     48s] <CMD> um::create_snapshot -name place_design
[12/20 10:40:35     48s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 10:40:42     49s] <CMD> fit
[12/20 10:46:30     95s] Loading  (fifo_mem)
[12/20 10:46:30     95s] Traverse HInst (fifo_mem)
[12/20 10:46:30     95s] **WARN: (IMPSGN-1007):	Failed to open HNet \top3_data_out2 14 (7 0)
[12/20 10:47:26    101s] Loading  (fifo_mem)
[12/20 10:47:26    101s] Traverse HInst (fifo_mem)
[12/20 10:47:26    101s] **WARN: (IMPSGN-1007):	Failed to open HNet \top3_data_out2 14 (7 0)
[12/20 10:49:09    114s] <CMD> fit
[12/20 10:50:49    125s] <CMD> selectObject Module g7177__2703
[12/20 10:54:52    154s] <CMD> setLayerPreference violation -isVisible 1
[12/20 10:54:52    154s] <CMD> violationBrowser -all -no_display_false
[12/20 10:54:57    155s] <CMD_INTERNAL> violationBrowserClose
[12/20 10:55:31    159s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
[12/20 10:55:31    159s] <CMD> optDesign -preCTS
[12/20 10:55:31    159s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 10:55:31    159s] Core basic site is CoreSite
[12/20 10:55:31    159s] Estimated cell power/ground rail width = 0.700 um
[12/20 10:55:31    159s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:55:31    159s] Mark StBox On SiteArr starts
[12/20 10:55:31    159s] Mark StBox On SiteArr ends
[12/20 10:55:31    159s] spiAuditVddOnBottomForRows for llg="default" starts
[12/20 10:55:31    159s] spiAuditVddOnBottomForRows ends
[12/20 10:55:31    159s] #spOpts: mergeVia=F 
[12/20 10:55:31    159s] GigaOpt running with 1 threads.
[12/20 10:55:31    159s] Info: 1 threads available for lower-level modules during optimization.
[12/20 10:55:31    159s] #spOpts: mergeVia=F 
[12/20 10:55:31    159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1171.5MB).
[12/20 10:55:31    159s] Creating Cell Server ...(0, 0, 0, 0)
[12/20 10:55:31    159s] Summary for sequential cells identification: 
[12/20 10:55:31    159s]   Identified SBFF number: 114
[12/20 10:55:31    159s]   Identified MBFF number: 0
[12/20 10:55:31    159s]   Identified SB Latch number: 0
[12/20 10:55:31    159s]   Identified MB Latch number: 0
[12/20 10:55:31    159s]   Not identified SBFF number: 6
[12/20 10:55:31    159s]   Not identified MBFF number: 0
[12/20 10:55:31    159s]   Not identified SB Latch number: 0
[12/20 10:55:31    159s]   Not identified MB Latch number: 0
[12/20 10:55:31    159s]   Number of sequential cells which are not FFs: 83
[12/20 10:55:31    159s] Creating Cell Server, finished. 
[12/20 10:55:31    159s] 
[12/20 10:55:31    159s] 
[12/20 10:55:31    159s] Creating Lib Analyzer ...
[12/20 10:55:31    159s]  Visiting view : my_analysis_view_setup
[12/20 10:55:31    159s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/20 10:55:31    159s]  Visiting view : my_analysis_view_hold
[12/20 10:55:31    159s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/20 10:55:31    159s]  Setting StdDelay to 50.60
[12/20 10:55:31    159s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:55:31    159s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 10:55:31    159s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:55:31    159s] 
[12/20 10:55:32    159s] Creating Lib Analyzer, finished. 
[12/20 10:55:32    159s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/20 10:55:32    159s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/20 10:55:32    159s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1004.8M, totSessionCpu=0:02:40 **
[12/20 10:55:32    159s] Added -handlePreroute to trialRouteMode
[12/20 10:55:32    159s] *** optDesign -preCTS ***
[12/20 10:55:32    159s] DRC Margin: user margin 0.0; extra margin 0.2
[12/20 10:55:32    159s] Setup Target Slack: user slack 0; extra slack 0.1
[12/20 10:55:32    159s] Hold Target Slack: user slack 0
[12/20 10:55:32    159s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/20 10:55:32    160s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/20 10:55:32    160s] Type 'man IMPOPT-3195' for more detail.
[12/20 10:55:32    160s] Deleting Cell Server ...
[12/20 10:55:32    160s] Deleting Lib Analyzer.
[12/20 10:55:32    160s] Multi-VT timing optimization disabled based on library information.
[12/20 10:55:32    160s] Creating Cell Server ...(0, 0, 0, 0)
[12/20 10:55:32    160s] Summary for sequential cells identification: 
[12/20 10:55:32    160s]   Identified SBFF number: 114
[12/20 10:55:32    160s]   Identified MBFF number: 0
[12/20 10:55:32    160s]   Identified SB Latch number: 0
[12/20 10:55:32    160s]   Identified MB Latch number: 0
[12/20 10:55:32    160s]   Not identified SBFF number: 6
[12/20 10:55:32    160s]   Not identified MBFF number: 0
[12/20 10:55:32    160s]   Not identified SB Latch number: 0
[12/20 10:55:32    160s]   Not identified MB Latch number: 0
[12/20 10:55:32    160s]   Number of sequential cells which are not FFs: 83
[12/20 10:55:32    160s] Creating Cell Server, finished. 
[12/20 10:55:32    160s] 
[12/20 10:55:32    160s]  Visiting view : my_analysis_view_setup
[12/20 10:55:32    160s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/20 10:55:32    160s]  Visiting view : my_analysis_view_hold
[12/20 10:55:32    160s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/20 10:55:32    160s]  Setting StdDelay to 50.60
[12/20 10:55:32    160s] Deleting Cell Server ...
[12/20 10:55:32    160s] Start to check current routing status for nets...
[12/20 10:55:32    160s] All nets will be re-routed.
[12/20 10:55:32    160s] End to check current routing status for nets (mem=1197.6M)
[12/20 10:55:32    160s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=1197.6M
[12/20 10:55:33    160s] ### Creating LA Mngr, finished. totSessionCpu=0:02:41 mem=1197.6M
[12/20 10:55:33    160s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/20 10:55:33    160s] [NR-eGR] Started earlyGlobalRoute kernel
[12/20 10:55:33    160s] [NR-eGR] Initial Peak syMemory usage = 1197.6 MB
[12/20 10:55:33    160s] (I)       Reading DB...
[12/20 10:55:33    160s] (I)       before initializing RouteDB syMemory usage = 1197.6 MB
[12/20 10:55:33    160s] (I)       congestionReportName   : 
[12/20 10:55:33    160s] (I)       layerRangeFor2DCongestion : 
[12/20 10:55:33    160s] (I)       buildTerm2TermWires    : 1
[12/20 10:55:33    160s] (I)       doTrackAssignment      : 1
[12/20 10:55:33    160s] (I)       dumpBookshelfFiles     : 0
[12/20 10:55:33    160s] (I)       numThreads             : 1
[12/20 10:55:33    160s] (I)       bufferingAwareRouting  : false
[12/20 10:55:33    160s] [NR-eGR] honorMsvRouteConstraint: false
[12/20 10:55:33    160s] (I)       honorPin               : false
[12/20 10:55:33    160s] (I)       honorPinGuide          : true
[12/20 10:55:33    160s] (I)       honorPartition         : false
[12/20 10:55:33    160s] (I)       allowPartitionCrossover: false
[12/20 10:55:33    160s] (I)       honorSingleEntry       : true
[12/20 10:55:33    160s] (I)       honorSingleEntryStrong : true
[12/20 10:55:33    160s] (I)       handleViaSpacingRule   : false
[12/20 10:55:33    160s] (I)       handleEolSpacingRule   : false
[12/20 10:55:33    160s] (I)       PDConstraint           : none
[12/20 10:55:33    160s] (I)       expBetterNDRHandling   : false
[12/20 10:55:33    160s] [NR-eGR] honorClockSpecNDR      : 0
[12/20 10:55:33    160s] (I)       routingEffortLevel     : 3
[12/20 10:55:33    160s] (I)       effortLevel            : standard
[12/20 10:55:33    160s] [NR-eGR] minRouteLayer          : 2
[12/20 10:55:33    160s] [NR-eGR] maxRouteLayer          : 127
[12/20 10:55:33    160s] (I)       relaxedTopLayerCeiling : 127
[12/20 10:55:33    160s] (I)       relaxedBottomLayerFloor: 2
[12/20 10:55:33    160s] (I)       numRowsPerGCell        : 1
[12/20 10:55:33    160s] (I)       speedUpLargeDesign     : 0
[12/20 10:55:33    160s] (I)       multiThreadingTA       : 1
[12/20 10:55:33    160s] (I)       blkAwareLayerSwitching : 1
[12/20 10:55:33    160s] (I)       optimizationMode       : false
[12/20 10:55:33    160s] (I)       routeSecondPG          : false
[12/20 10:55:33    160s] (I)       scenicRatioForLayerRelax: 0.00
[12/20 10:55:33    160s] (I)       detourLimitForLayerRelax: 0.00
[12/20 10:55:33    160s] (I)       punchThroughDistance   : 500.00
[12/20 10:55:33    160s] (I)       scenicBound            : 1.15
[12/20 10:55:33    160s] (I)       maxScenicToAvoidBlk    : 100.00
[12/20 10:55:33    160s] (I)       source-to-sink ratio   : 0.00
[12/20 10:55:33    160s] (I)       targetCongestionRatioH : 1.00
[12/20 10:55:33    160s] (I)       targetCongestionRatioV : 1.00
[12/20 10:55:33    160s] (I)       layerCongestionRatio   : 0.70
[12/20 10:55:33    160s] (I)       m1CongestionRatio      : 0.10
[12/20 10:55:33    160s] (I)       m2m3CongestionRatio    : 0.70
[12/20 10:55:33    160s] (I)       localRouteEffort       : 1.00
[12/20 10:55:33    160s] (I)       numSitesBlockedByOneVia: 8.00
[12/20 10:55:33    160s] (I)       supplyScaleFactorH     : 1.00
[12/20 10:55:33    160s] (I)       supplyScaleFactorV     : 1.00
[12/20 10:55:33    160s] (I)       highlight3DOverflowFactor: 0.00
[12/20 10:55:33    160s] (I)       doubleCutViaModelingRatio: 0.00
[12/20 10:55:33    160s] (I)       routeVias              : 
[12/20 10:55:33    160s] (I)       readTROption           : true
[12/20 10:55:33    160s] (I)       extraSpacingFactor     : 1.00
[12/20 10:55:33    160s] [NR-eGR] numTracksPerClockWire  : 0
[12/20 10:55:33    160s] (I)       routeSelectedNetsOnly  : false
[12/20 10:55:33    160s] (I)       clkNetUseMaxDemand     : false
[12/20 10:55:33    160s] (I)       extraDemandForClocks   : 0
[12/20 10:55:33    160s] (I)       steinerRemoveLayers    : false
[12/20 10:55:33    160s] (I)       demoteLayerScenicScale : 1.00
[12/20 10:55:33    160s] (I)       nonpreferLayerCostScale : 100.00
[12/20 10:55:33    160s] (I)       similarTopologyRoutingFast : false
[12/20 10:55:33    160s] (I)       spanningTreeRefinement : false
[12/20 10:55:33    160s] (I)       spanningTreeRefinementAlpha : 0.50
[12/20 10:55:33    160s] (I)       starting read tracks
[12/20 10:55:33    160s] (I)       build grid graph
[12/20 10:55:33    160s] (I)       build grid graph start
[12/20 10:55:33    160s] [NR-eGR] Layer1 has no routable track
[12/20 10:55:33    160s] [NR-eGR] Layer2 has single uniform track structure
[12/20 10:55:33    160s] [NR-eGR] Layer3 has single uniform track structure
[12/20 10:55:33    160s] [NR-eGR] Layer4 has single uniform track structure
[12/20 10:55:33    160s] (I)       build grid graph end
[12/20 10:55:33    160s] (I)       numViaLayers=4
[12/20 10:55:33    160s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:33    160s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:33    160s] (I)       Reading via VL for layer: 2 
[12/20 10:55:33    160s] (I)       end build via table
[12/20 10:55:33    160s] [NR-eGR] numRoutingBlks=0 numInstBlks=820 numPGBlocks=1657 numBumpBlks=0 numBoundaryFakeBlks=0
[12/20 10:55:33    160s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/20 10:55:33    160s] (I)       readDataFromPlaceDB
[12/20 10:55:33    160s] (I)       Read net information..
[12/20 10:55:33    160s] [NR-eGR] Read numTotalNets=25  numIgnoredNets=0
[12/20 10:55:33    160s] (I)       Read testcase time = 0.000 seconds
[12/20 10:55:33    160s] 
[12/20 10:55:33    160s] (I)       read default dcut vias
[12/20 10:55:33    160s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:33    160s] (I)       Reading via V3 for layer: 1 
[12/20 10:55:33    160s] (I)       Reading via VL for layer: 2 
[12/20 10:55:33    160s] (I)       build grid graph start
[12/20 10:55:33    160s] (I)       build grid graph end
[12/20 10:55:33    160s] (I)       Model blockage into capacity
[12/20 10:55:33    160s] (I)       Read numBlocks=4057  numPreroutedWires=0  numCapScreens=0
[12/20 10:55:33    160s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/20 10:55:33    160s] (I)       blocked area on Layer2 : 1568266974050  (108.89%)
[12/20 10:55:33    160s] (I)       blocked area on Layer3 : 1747224714550  (121.32%)
[12/20 10:55:33    160s] (I)       blocked area on Layer4 : 1798336393100  (124.87%)
[12/20 10:55:33    160s] (I)       Modeling time = 0.000 seconds
[12/20 10:55:33    160s] 
[12/20 10:55:33    160s] (I)       Number of ignored nets = 0
[12/20 10:55:33    160s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 10:55:33    160s] (I)       Number of clock nets = 1.  Ignored: No
[12/20 10:55:33    160s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 10:55:33    160s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 10:55:33    160s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 10:55:33    160s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 10:55:33    160s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 10:55:33    160s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 10:55:33    160s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 10:55:33    160s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1197.6 MB
[12/20 10:55:33    160s] (I)       Ndr track 0 does not exist
[12/20 10:55:33    160s] (I)       Layer1  viaCost=300.00
[12/20 10:55:33    160s] (I)       Layer2  viaCost=100.00
[12/20 10:55:33    160s] (I)       Layer3  viaCost=200.00
[12/20 10:55:33    160s] (I)       ---------------------Grid Graph Info--------------------
[12/20 10:55:33    160s] (I)       routing area        :  (0, 0) - (1200080, 1200080)
[12/20 10:55:33    160s] (I)       core area           :  (270160, 270160) - (929920, 929920)
[12/20 10:55:33    160s] (I)       Site Width          :   560  (dbu)
[12/20 10:55:33    160s] (I)       Row Height          :  5600  (dbu)
[12/20 10:55:33    160s] (I)       GCell Width         :  5600  (dbu)
[12/20 10:55:33    160s] (I)       GCell Height        :  5600  (dbu)
[12/20 10:55:33    160s] (I)       grid                :   215   215     4
[12/20 10:55:33    160s] (I)       vertical capacity   :     0  5600     0  5600
[12/20 10:55:33    160s] (I)       horizontal capacity :     0     0  5600     0
[12/20 10:55:33    160s] (I)       Default wire width  :   230   280   280   440
[12/20 10:55:33    160s] (I)       Default wire space  :   230   280   280   460
[12/20 10:55:33    160s] (I)       Default pitch size  :   460   560   560  1120
[12/20 10:55:33    160s] (I)       First Track Coord   :     0   520   800  1640
[12/20 10:55:33    160s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/20 10:55:33    160s] (I)       Total num of tracks :     0  2142  2142  1070
[12/20 10:55:33    160s] (I)       Num of masks        :     1     1     1     1
[12/20 10:55:33    160s] (I)       Num of trim masks   :     0     0     0     0
[12/20 10:55:33    160s] (I)       --------------------------------------------------------
[12/20 10:55:33    160s] 
[12/20 10:55:33    160s] [NR-eGR] ============ Routing rule table ============
[12/20 10:55:33    160s] [NR-eGR] Rule id 0. Nets 24 
[12/20 10:55:33    160s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/20 10:55:33    160s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/20 10:55:33    160s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:33    160s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:33    160s] [NR-eGR] ========================================
[12/20 10:55:33    160s] [NR-eGR] 
[12/20 10:55:33    160s] (I)       After initializing earlyGlobalRoute syMemory usage = 1197.6 MB
[12/20 10:55:33    160s] (I)       Loading and dumping file time : 0.00 seconds
[12/20 10:55:33    160s] (I)       ============= Initialization =============
[12/20 10:55:33    160s] (I)       totalPins=72  totalGlobalPin=32 (44.44%)
[12/20 10:55:33    160s] (I)       total 2D Cap : 366217 = (148729 H, 217488 V)
[12/20 10:55:33    160s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[12/20 10:55:33    160s] (I)       ============  Phase 1a Route ============
[12/20 10:55:33    160s] (I)       Phase 1a runs 0.00 seconds
[12/20 10:55:33    160s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:33    160s] (I)       
[12/20 10:55:33    160s] (I)       ============  Phase 1b Route ============
[12/20 10:55:33    160s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:33    160s] (I)       
[12/20 10:55:33    160s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:33    160s] (I)       ============  Phase 1c Route ============
[12/20 10:55:33    160s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:33    160s] (I)       
[12/20 10:55:33    160s] (I)       ============  Phase 1d Route ============
[12/20 10:55:33    160s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:33    160s] (I)       
[12/20 10:55:33    160s] (I)       ============  Phase 1e Route ============
[12/20 10:55:33    160s] (I)       Phase 1e runs 0.00 seconds
[12/20 10:55:33    160s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:33    160s] (I)       
[12/20 10:55:33    160s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:33    160s] [NR-eGR] 
[12/20 10:55:33    160s] (I)       ============  Phase 1l Route ============
[12/20 10:55:33    160s] (I)       Phase 1l runs 0.00 seconds
[12/20 10:55:33    160s] (I)       
[12/20 10:55:33    160s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/20 10:55:33    160s] [NR-eGR]                OverCon            
[12/20 10:55:33    160s] [NR-eGR]                 #Gcell     %Gcell
[12/20 10:55:33    160s] [NR-eGR] Layer              (0)    OverCon 
[12/20 10:55:33    160s] [NR-eGR] ------------------------------------
[12/20 10:55:33    160s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/20 10:55:33    160s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/20 10:55:33    160s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/20 10:55:33    160s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/20 10:55:33    160s] [NR-eGR] ------------------------------------
[12/20 10:55:33    160s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/20 10:55:33    160s] [NR-eGR] 
[12/20 10:55:33    160s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/20 10:55:33    160s] (I)       total 2D Cap : 367058 = (148966 H, 218092 V)
[12/20 10:55:33    160s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 10:55:33    160s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/20 10:55:33    160s] (I)       ============= track Assignment ============
[12/20 10:55:33    160s] (I)       extract Global 3D Wires
[12/20 10:55:33    160s] (I)       Extract Global WL : time=0.00
[12/20 10:55:33    160s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/20 10:55:33    160s] (I)       Initialization real time=0.00 seconds
[12/20 10:55:33    160s] (I)       Run Multi-thread track assignment
[12/20 10:55:33    160s] (I)       merging nets...
[12/20 10:55:33    160s] (I)       merging nets done
[12/20 10:55:33    160s] (I)       Kernel real time=0.00 seconds
[12/20 10:55:33    160s] (I)       End Greedy Track Assignment
[12/20 10:55:33    160s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:33    160s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 0
[12/20 10:55:33    160s] [NR-eGR] Layer2(M2)(V) length: 3.696000e+01um, number of vias: 22
[12/20 10:55:33    160s] [NR-eGR] Layer3(M3)(H) length: 6.674000e+01um, number of vias: 10
[12/20 10:55:33    160s] [NR-eGR] Layer4(TOP_M)(V) length: 1.680000e+01um, number of vias: 0
[12/20 10:55:33    160s] [NR-eGR] Total length: 1.205000e+02um, number of vias: 32
[12/20 10:55:33    160s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:33    160s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/20 10:55:33    160s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:33    160s] [NR-eGR] End Peak syMemory usage = 1197.6 MB
[12/20 10:55:33    160s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[12/20 10:55:33    160s] ### Creating LA Mngr. totSessionCpu=0:02:41 mem=1197.6M
[12/20 10:55:33    160s] Updating RC grid for preRoute extraction ...
[12/20 10:55:33    160s] Initializing multi-corner resistance tables ...
[12/20 10:55:33    161s] ### Creating LA Mngr, finished. totSessionCpu=0:02:41 mem=1199.6M
[12/20 10:55:33    161s] Extraction called for design 'fifo_mem' of instances=108 and nets=338 using extraction engine 'preRoute' .
[12/20 10:55:33    161s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:55:33    161s] Type 'man IMPEXT-3530' for more detail.
[12/20 10:55:33    161s] PreRoute RC Extraction called for design fifo_mem.
[12/20 10:55:33    161s] RC Extraction called in multi-corner(1) mode.
[12/20 10:55:33    161s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:55:33    161s] Type 'man IMPEXT-6197' for more detail.
[12/20 10:55:33    161s] RCMode: PreRoute
[12/20 10:55:33    161s]       RC Corner Indexes            0   
[12/20 10:55:33    161s] Capacitance Scaling Factor   : 1.00000 
[12/20 10:55:33    161s] Resistance Scaling Factor    : 1.00000 
[12/20 10:55:33    161s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 10:55:33    161s] Clock Res. Scaling Factor    : 1.00000 
[12/20 10:55:33    161s] Shrink Factor                : 1.00000
[12/20 10:55:33    161s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 10:55:33    161s] Updating RC grid for preRoute extraction ...
[12/20 10:55:33    161s] Initializing multi-corner resistance tables ...
[12/20 10:55:33    161s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1199.574M)
[12/20 10:55:33    161s] #################################################################################
[12/20 10:55:33    161s] # Design Stage: PreRoute
[12/20 10:55:33    161s] # Design Name: fifo_mem
[12/20 10:55:33    161s] # Design Mode: 90nm
[12/20 10:55:33    161s] # Analysis Mode: MMMC Non-OCV 
[12/20 10:55:33    161s] # Parasitics Mode: No SPEF/RCDB
[12/20 10:55:33    161s] # Signoff Settings: SI Off 
[12/20 10:55:33    161s] #################################################################################
[12/20 10:55:33    161s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:55:33    161s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:55:33    161s] Calculate delays in BcWc mode...
[12/20 10:55:33    161s] Topological Sorting (REAL = 0:00:00.0, MEM = 1197.6M, InitMEM = 1197.6M)
[12/20 10:55:33    161s] Start delay calculation (fullDC) (1 T). (MEM=1197.58)
[12/20 10:55:33    161s] End AAE Lib Interpolated Model. (MEM=1213.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:33    161s] Total number of fetched objects 61
[12/20 10:55:33    161s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:33    161s] End delay calculation. (MEM=1288.48 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:55:33    161s] End delay calculation (fullDC). (MEM=1288.48 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:55:33    161s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1288.5M) ***
[12/20 10:55:33    161s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:42 mem=1288.5M)
[12/20 10:55:33    161s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (24)      |
|   max_fanout   |      0 (0)       |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1034.2M, totSessionCpu=0:02:42 **
[12/20 10:55:33    161s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/20 10:55:33    161s] PhyDesignGrid: maxLocalDensity 0.98
[12/20 10:55:33    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=1222.5M
[12/20 10:55:33    161s] #spOpts: mergeVia=F 
[12/20 10:55:33    161s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1222.5MB).
[12/20 10:55:33    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:42 mem=1222.5M
[12/20 10:55:33    161s] PhyDesignGrid: maxLocalDensity 0.98
[12/20 10:55:33    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=1222.5M
[12/20 10:55:33    161s] #spOpts: mergeVia=F 
[12/20 10:55:33    161s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1222.5MB).
[12/20 10:55:33    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:42 mem=1222.5M
[12/20 10:55:33    161s] *** Starting optimizing excluded clock nets MEM= 1222.5M) ***
[12/20 10:55:33    161s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1222.5M) ***
[12/20 10:55:33    161s] The useful skew maximum allowed delay is: 0.3
[12/20 10:55:34    161s] Info: 25 io nets excluded
[12/20 10:55:34    161s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:34    161s] ### Creating LA Mngr. totSessionCpu=0:02:42 mem=1222.5M
[12/20 10:55:34    161s] ### Creating LA Mngr, finished. totSessionCpu=0:02:42 mem=1222.5M
[12/20 10:55:34    161s] PhyDesignGrid: maxLocalDensity 0.98
[12/20 10:55:34    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=1230.5M
[12/20 10:55:34    161s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1230.5MB).
[12/20 10:55:34    161s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:42 mem=1230.5M
[12/20 10:55:34    161s] ### Creating LA Mngr. totSessionCpu=0:02:42 mem=1230.5M
[12/20 10:55:34    161s] ### Creating LA Mngr, finished. totSessionCpu=0:02:42 mem=1230.5M
[12/20 10:55:34    161s] 
[12/20 10:55:34    161s] Footprint cell infomation for calculating maxBufDist
[12/20 10:55:34    161s] *info: There are 13 candidate Buffer cells
[12/20 10:55:34    161s] *info: There are 11 candidate Inverter cells
[12/20 10:55:34    161s] 
[12/20 10:55:34    161s] 
[12/20 10:55:34    161s] Creating Lib Analyzer ...
[12/20 10:55:34    161s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:55:34    161s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:55:34    161s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:55:34    161s] 
[12/20 10:55:34    162s] Creating Lib Analyzer, finished. 
[12/20 10:55:34    162s] 
[12/20 10:55:34    162s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 10:55:34    162s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1299.2M
[12/20 10:55:34    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1299.2M
[12/20 10:55:35    162s] 
[12/20 10:55:35    162s] Netlist preparation processing... 
[12/20 10:55:35    162s] Removed 0 instance
[12/20 10:55:35    162s] *info: Marking 0 isolation instances dont touch
[12/20 10:55:35    162s] *info: Marking 0 level shifter instances dont touch
[12/20 10:55:35    162s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1280.1M
[12/20 10:55:35    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1280.1M
[12/20 10:55:35    162s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/20 10:55:35    162s] [NR-eGR] Started earlyGlobalRoute kernel
[12/20 10:55:35    162s] [NR-eGR] Initial Peak syMemory usage = 1280.1 MB
[12/20 10:55:35    162s] (I)       Reading DB...
[12/20 10:55:35    162s] (I)       before initializing RouteDB syMemory usage = 1280.1 MB
[12/20 10:55:35    162s] (I)       congestionReportName   : 
[12/20 10:55:35    162s] (I)       layerRangeFor2DCongestion : 
[12/20 10:55:35    162s] (I)       buildTerm2TermWires    : 1
[12/20 10:55:35    162s] (I)       doTrackAssignment      : 1
[12/20 10:55:35    162s] (I)       dumpBookshelfFiles     : 0
[12/20 10:55:35    162s] (I)       numThreads             : 1
[12/20 10:55:35    162s] (I)       bufferingAwareRouting  : false
[12/20 10:55:35    162s] [NR-eGR] honorMsvRouteConstraint: false
[12/20 10:55:35    162s] (I)       honorPin               : false
[12/20 10:55:35    162s] (I)       honorPinGuide          : true
[12/20 10:55:35    162s] (I)       honorPartition         : false
[12/20 10:55:35    162s] (I)       allowPartitionCrossover: false
[12/20 10:55:35    162s] (I)       honorSingleEntry       : true
[12/20 10:55:35    162s] (I)       honorSingleEntryStrong : true
[12/20 10:55:35    162s] (I)       handleViaSpacingRule   : false
[12/20 10:55:35    162s] (I)       handleEolSpacingRule   : false
[12/20 10:55:35    162s] (I)       PDConstraint           : none
[12/20 10:55:35    162s] (I)       expBetterNDRHandling   : false
[12/20 10:55:35    162s] [NR-eGR] honorClockSpecNDR      : 0
[12/20 10:55:35    162s] (I)       routingEffortLevel     : 3
[12/20 10:55:35    162s] (I)       effortLevel            : standard
[12/20 10:55:35    162s] [NR-eGR] minRouteLayer          : 2
[12/20 10:55:35    162s] [NR-eGR] maxRouteLayer          : 127
[12/20 10:55:35    162s] (I)       relaxedTopLayerCeiling : 127
[12/20 10:55:35    162s] (I)       relaxedBottomLayerFloor: 2
[12/20 10:55:35    162s] (I)       numRowsPerGCell        : 1
[12/20 10:55:35    162s] (I)       speedUpLargeDesign     : 0
[12/20 10:55:35    162s] (I)       multiThreadingTA       : 1
[12/20 10:55:35    162s] (I)       blkAwareLayerSwitching : 1
[12/20 10:55:35    162s] (I)       optimizationMode       : false
[12/20 10:55:35    162s] (I)       routeSecondPG          : false
[12/20 10:55:35    162s] (I)       scenicRatioForLayerRelax: 0.00
[12/20 10:55:35    162s] (I)       detourLimitForLayerRelax: 0.00
[12/20 10:55:35    162s] (I)       punchThroughDistance   : 500.00
[12/20 10:55:35    162s] (I)       scenicBound            : 1.15
[12/20 10:55:35    162s] (I)       maxScenicToAvoidBlk    : 100.00
[12/20 10:55:35    162s] (I)       source-to-sink ratio   : 0.30
[12/20 10:55:35    162s] (I)       targetCongestionRatioH : 1.00
[12/20 10:55:35    162s] (I)       targetCongestionRatioV : 1.00
[12/20 10:55:35    162s] (I)       layerCongestionRatio   : 0.70
[12/20 10:55:35    162s] (I)       m1CongestionRatio      : 0.10
[12/20 10:55:35    162s] (I)       m2m3CongestionRatio    : 0.70
[12/20 10:55:35    162s] (I)       localRouteEffort       : 1.00
[12/20 10:55:35    162s] (I)       numSitesBlockedByOneVia: 8.00
[12/20 10:55:35    162s] (I)       supplyScaleFactorH     : 1.00
[12/20 10:55:35    162s] (I)       supplyScaleFactorV     : 1.00
[12/20 10:55:35    162s] (I)       highlight3DOverflowFactor: 0.00
[12/20 10:55:35    162s] (I)       doubleCutViaModelingRatio: 0.00
[12/20 10:55:35    162s] (I)       routeVias              : 
[12/20 10:55:35    162s] (I)       readTROption           : true
[12/20 10:55:35    162s] (I)       extraSpacingFactor     : 1.00
[12/20 10:55:35    162s] [NR-eGR] numTracksPerClockWire  : 0
[12/20 10:55:35    162s] (I)       routeSelectedNetsOnly  : false
[12/20 10:55:35    162s] (I)       clkNetUseMaxDemand     : false
[12/20 10:55:35    162s] (I)       extraDemandForClocks   : 0
[12/20 10:55:35    162s] (I)       steinerRemoveLayers    : false
[12/20 10:55:35    162s] (I)       demoteLayerScenicScale : 1.00
[12/20 10:55:35    162s] (I)       nonpreferLayerCostScale : 100.00
[12/20 10:55:35    162s] (I)       similarTopologyRoutingFast : false
[12/20 10:55:35    162s] (I)       spanningTreeRefinement : false
[12/20 10:55:35    162s] (I)       spanningTreeRefinementAlpha : 0.50
[12/20 10:55:35    162s] (I)       starting read tracks
[12/20 10:55:35    162s] (I)       build grid graph
[12/20 10:55:35    162s] (I)       build grid graph start
[12/20 10:55:35    162s] [NR-eGR] Layer1 has no routable track
[12/20 10:55:35    162s] [NR-eGR] Layer2 has single uniform track structure
[12/20 10:55:35    162s] [NR-eGR] Layer3 has single uniform track structure
[12/20 10:55:35    162s] [NR-eGR] Layer4 has single uniform track structure
[12/20 10:55:35    162s] (I)       build grid graph end
[12/20 10:55:35    162s] (I)       numViaLayers=4
[12/20 10:55:35    162s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:35    162s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:35    162s] (I)       Reading via VL for layer: 2 
[12/20 10:55:35    162s] (I)       end build via table
[12/20 10:55:35    162s] [NR-eGR] numRoutingBlks=0 numInstBlks=820 numPGBlocks=1657 numBumpBlks=0 numBoundaryFakeBlks=0
[12/20 10:55:35    162s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/20 10:55:35    162s] (I)       readDataFromPlaceDB
[12/20 10:55:35    162s] (I)       Read net information..
[12/20 10:55:35    162s] [NR-eGR] Read numTotalNets=25  numIgnoredNets=0
[12/20 10:55:35    162s] (I)       Read testcase time = 0.000 seconds
[12/20 10:55:35    162s] 
[12/20 10:55:35    162s] (I)       read default dcut vias
[12/20 10:55:35    162s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:35    162s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:35    162s] (I)       Reading via VL for layer: 2 
[12/20 10:55:35    162s] (I)       build grid graph start
[12/20 10:55:35    162s] (I)       build grid graph end
[12/20 10:55:35    162s] (I)       Model blockage into capacity
[12/20 10:55:35    162s] (I)       Read numBlocks=4057  numPreroutedWires=0  numCapScreens=0
[12/20 10:55:35    162s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/20 10:55:35    162s] (I)       blocked area on Layer2 : 1568266974050  (108.89%)
[12/20 10:55:35    162s] (I)       blocked area on Layer3 : 1747224714550  (121.32%)
[12/20 10:55:35    162s] (I)       blocked area on Layer4 : 1798336393100  (124.87%)
[12/20 10:55:35    162s] (I)       Modeling time = 0.000 seconds
[12/20 10:55:35    162s] 
[12/20 10:55:35    162s] (I)       Number of ignored nets = 0
[12/20 10:55:35    162s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 10:55:35    162s] (I)       Number of clock nets = 1.  Ignored: No
[12/20 10:55:35    162s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 10:55:35    162s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 10:55:35    162s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 10:55:35    162s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 10:55:35    162s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 10:55:35    162s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 10:55:35    162s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 10:55:35    162s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1280.1 MB
[12/20 10:55:35    162s] (I)       Ndr track 0 does not exist
[12/20 10:55:35    162s] (I)       Layer1  viaCost=300.00
[12/20 10:55:35    162s] (I)       Layer2  viaCost=100.00
[12/20 10:55:35    162s] (I)       Layer3  viaCost=200.00
[12/20 10:55:35    162s] (I)       ---------------------Grid Graph Info--------------------
[12/20 10:55:35    162s] (I)       routing area        :  (0, 0) - (1200080, 1200080)
[12/20 10:55:35    162s] (I)       core area           :  (270160, 270160) - (929920, 929920)
[12/20 10:55:35    162s] (I)       Site Width          :   560  (dbu)
[12/20 10:55:35    162s] (I)       Row Height          :  5600  (dbu)
[12/20 10:55:35    162s] (I)       GCell Width         :  5600  (dbu)
[12/20 10:55:35    162s] (I)       GCell Height        :  5600  (dbu)
[12/20 10:55:35    162s] (I)       grid                :   215   215     4
[12/20 10:55:35    162s] (I)       vertical capacity   :     0  5600     0  5600
[12/20 10:55:35    162s] (I)       horizontal capacity :     0     0  5600     0
[12/20 10:55:35    162s] (I)       Default wire width  :   230   280   280   440
[12/20 10:55:35    162s] (I)       Default wire space  :   230   280   280   460
[12/20 10:55:35    162s] (I)       Default pitch size  :   460   560   560  1120
[12/20 10:55:35    162s] (I)       First Track Coord   :     0   520   800  1640
[12/20 10:55:35    162s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/20 10:55:35    162s] (I)       Total num of tracks :     0  2142  2142  1070
[12/20 10:55:35    162s] (I)       Num of masks        :     1     1     1     1
[12/20 10:55:35    162s] (I)       Num of trim masks   :     0     0     0     0
[12/20 10:55:35    162s] (I)       --------------------------------------------------------
[12/20 10:55:35    162s] 
[12/20 10:55:35    162s] [NR-eGR] ============ Routing rule table ============
[12/20 10:55:35    162s] [NR-eGR] Rule id 0. Nets 24 
[12/20 10:55:35    162s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/20 10:55:35    162s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/20 10:55:35    162s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:35    162s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:35    162s] [NR-eGR] ========================================
[12/20 10:55:35    162s] [NR-eGR] 
[12/20 10:55:35    162s] (I)       After initializing earlyGlobalRoute syMemory usage = 1280.1 MB
[12/20 10:55:35    162s] (I)       Loading and dumping file time : 0.00 seconds
[12/20 10:55:35    162s] (I)       ============= Initialization =============
[12/20 10:55:35    162s] (I)       totalPins=72  totalGlobalPin=32 (44.44%)
[12/20 10:55:35    162s] (I)       total 2D Cap : 366217 = (148729 H, 217488 V)
[12/20 10:55:35    162s] (I)       numBigBoxes = 4
[12/20 10:55:35    162s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[12/20 10:55:35    162s] (I)       ============  Phase 1a Route ============
[12/20 10:55:35    162s] (I)       Phase 1a runs 0.00 seconds
[12/20 10:55:35    162s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:35    162s] (I)       
[12/20 10:55:35    162s] (I)       ============  Phase 1b Route ============
[12/20 10:55:35    162s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:35    162s] (I)       
[12/20 10:55:35    162s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:35    162s] (I)       ============  Phase 1c Route ============
[12/20 10:55:35    162s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:35    162s] (I)       
[12/20 10:55:35    162s] (I)       ============  Phase 1d Route ============
[12/20 10:55:35    162s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:35    162s] (I)       
[12/20 10:55:35    162s] (I)       ============  Phase 1e Route ============
[12/20 10:55:35    162s] (I)       Phase 1e runs 0.00 seconds
[12/20 10:55:35    162s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:35    162s] (I)       
[12/20 10:55:35    162s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:35    162s] [NR-eGR] 
[12/20 10:55:35    162s] (I)       ============  Phase 1l Route ============
[12/20 10:55:35    162s] (I)       Phase 1l runs 0.00 seconds
[12/20 10:55:35    162s] (I)       
[12/20 10:55:35    162s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/20 10:55:35    162s] [NR-eGR]                OverCon            
[12/20 10:55:35    162s] [NR-eGR]                 #Gcell     %Gcell
[12/20 10:55:35    162s] [NR-eGR] Layer              (0)    OverCon 
[12/20 10:55:35    162s] [NR-eGR] ------------------------------------
[12/20 10:55:35    162s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/20 10:55:35    162s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/20 10:55:35    162s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/20 10:55:35    162s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/20 10:55:35    162s] [NR-eGR] ------------------------------------
[12/20 10:55:35    162s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/20 10:55:35    162s] [NR-eGR] 
[12/20 10:55:35    162s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/20 10:55:35    162s] (I)       total 2D Cap : 367058 = (148966 H, 218092 V)
[12/20 10:55:35    162s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 10:55:35    162s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/20 10:55:35    162s] (I)       ============= track Assignment ============
[12/20 10:55:35    162s] (I)       extract Global 3D Wires
[12/20 10:55:35    162s] (I)       Extract Global WL : time=0.00
[12/20 10:55:35    162s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/20 10:55:35    162s] (I)       Initialization real time=0.00 seconds
[12/20 10:55:35    162s] (I)       Run Multi-thread track assignment
[12/20 10:55:35    162s] (I)       merging nets...
[12/20 10:55:35    162s] (I)       merging nets done
[12/20 10:55:35    162s] (I)       Kernel real time=0.00 seconds
[12/20 10:55:35    162s] (I)       End Greedy Track Assignment
[12/20 10:55:35    162s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:35    162s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 0
[12/20 10:55:35    162s] [NR-eGR] Layer2(M2)(V) length: 3.696000e+01um, number of vias: 22
[12/20 10:55:35    162s] [NR-eGR] Layer3(M3)(H) length: 6.674000e+01um, number of vias: 10
[12/20 10:55:35    162s] [NR-eGR] Layer4(TOP_M)(V) length: 1.680000e+01um, number of vias: 0
[12/20 10:55:35    162s] [NR-eGR] Total length: 1.205000e+02um, number of vias: 32
[12/20 10:55:35    162s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:35    162s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/20 10:55:35    162s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:35    162s] [NR-eGR] End Peak syMemory usage = 1266.0 MB
[12/20 10:55:35    162s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/20 10:55:35    162s] Extraction called for design 'fifo_mem' of instances=108 and nets=338 using extraction engine 'preRoute' .
[12/20 10:55:35    162s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:55:35    162s] Type 'man IMPEXT-3530' for more detail.
[12/20 10:55:35    162s] PreRoute RC Extraction called for design fifo_mem.
[12/20 10:55:35    162s] RC Extraction called in multi-corner(1) mode.
[12/20 10:55:35    162s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:55:35    162s] Type 'man IMPEXT-6197' for more detail.
[12/20 10:55:35    162s] RCMode: PreRoute
[12/20 10:55:35    162s]       RC Corner Indexes            0   
[12/20 10:55:35    162s] Capacitance Scaling Factor   : 1.00000 
[12/20 10:55:35    162s] Resistance Scaling Factor    : 1.00000 
[12/20 10:55:35    162s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 10:55:35    162s] Clock Res. Scaling Factor    : 1.00000 
[12/20 10:55:35    162s] Shrink Factor                : 1.00000
[12/20 10:55:35    162s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 10:55:35    162s] Updating RC grid for preRoute extraction ...
[12/20 10:55:35    162s] Initializing multi-corner resistance tables ...
[12/20 10:55:35    162s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1266.008M)
[12/20 10:55:35    162s] #################################################################################
[12/20 10:55:35    162s] # Design Stage: PreRoute
[12/20 10:55:35    162s] # Design Name: fifo_mem
[12/20 10:55:35    162s] # Design Mode: 90nm
[12/20 10:55:35    162s] # Analysis Mode: MMMC Non-OCV 
[12/20 10:55:35    162s] # Parasitics Mode: No SPEF/RCDB
[12/20 10:55:35    162s] # Signoff Settings: SI Off 
[12/20 10:55:35    162s] #################################################################################
[12/20 10:55:35    162s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:55:35    162s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:55:35    162s] Calculate delays in BcWc mode...
[12/20 10:55:35    162s] Topological Sorting (REAL = 0:00:00.0, MEM = 1264.0M, InitMEM = 1264.0M)
[12/20 10:55:35    162s] Start delay calculation (fullDC) (1 T). (MEM=1264.01)
[12/20 10:55:35    162s] End AAE Lib Interpolated Model. (MEM=1280.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:35    162s] Total number of fetched objects 61
[12/20 10:55:35    162s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:35    162s] End delay calculation. (MEM=1346.92 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:55:35    162s] End delay calculation (fullDC). (MEM=1346.92 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:55:35    162s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1346.9M) ***
[12/20 10:55:35    162s] Deleting Lib Analyzer.
[12/20 10:55:35    162s] Begin: GigaOpt Global Optimization
[12/20 10:55:35    162s] *info: use new DP (enabled)
[12/20 10:55:35    162s] Info: 25 io nets excluded
[12/20 10:55:35    162s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:35    162s] PhyDesignGrid: maxLocalDensity 1.20
[12/20 10:55:35    162s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=1346.9M
[12/20 10:55:35    162s] #spOpts: mergeVia=F 
[12/20 10:55:35    162s] Core basic site is CoreSite
[12/20 10:55:35    162s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:55:35    162s] Mark StBox On SiteArr starts
[12/20 10:55:35    162s] Mark StBox On SiteArr ends
[12/20 10:55:35    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1346.9MB).
[12/20 10:55:35    162s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=1346.9M
[12/20 10:55:35    162s] 
[12/20 10:55:35    162s] Creating Lib Analyzer ...
[12/20 10:55:35    162s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:55:35    162s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:55:35    162s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:55:35    162s] 
[12/20 10:55:35    163s] Creating Lib Analyzer, finished. 
[12/20 10:55:35    163s] 
[12/20 10:55:35    163s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 10:55:35    163s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1346.9M
[12/20 10:55:35    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1346.9M
[12/20 10:55:37    164s] *info: 25 io nets excluded
[12/20 10:55:37    164s] *info: 1 clock net excluded
[12/20 10:55:37    164s] *info: 4 special nets excluded.
[12/20 10:55:37    164s] *info: 11 multi-driver nets excluded.
[12/20 10:55:37    164s] *info: 312 no-driver nets excluded.
[12/20 10:55:37    165s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/20 10:55:37    165s] +--------+--------+----------+------------+--------+----------------------+---------+----------------+
[12/20 10:55:37    165s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|   End Point    |
[12/20 10:55:37    165s] +--------+--------+----------+------------+--------+----------------------+---------+----------------+
[12/20 10:55:37    165s] |   0.000|   0.000|     0.00%|   0:00:00.0| 1439.2M|my_analysis_view_setup|       NA| NA             |
[12/20 10:55:37    165s] +--------+--------+----------+------------+--------+----------------------+---------+----------------+
[12/20 10:55:37    165s] 
[12/20 10:55:37    165s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1439.2M) ***
[12/20 10:55:37    165s] 
[12/20 10:55:37    165s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1439.2M) ***
[12/20 10:55:37    165s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:55:37    165s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:55:37    165s] **** End NDR-Layer Usage Statistics ****
[12/20 10:55:37    165s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/20 10:55:37    165s] End: GigaOpt Global Optimization
[12/20 10:55:37    165s] 
[12/20 10:55:37    165s] Active setup views:
[12/20 10:55:37    165s]  my_analysis_view_setup
[12/20 10:55:37    165s]   Dominating endpoints: 0
[12/20 10:55:37    165s]   Dominating TNS: -0.000
[12/20 10:55:37    165s] 
[12/20 10:55:37    165s] *** Check timing (0:00:00.0)
[12/20 10:55:37    165s] Deleting Lib Analyzer.
[12/20 10:55:37    165s] Info: 25 io nets excluded
[12/20 10:55:37    165s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:37    165s] ### Creating LA Mngr. totSessionCpu=0:02:45 mem=1280.9M
[12/20 10:55:37    165s] ### Creating LA Mngr, finished. totSessionCpu=0:02:45 mem=1280.9M
[12/20 10:55:37    165s] **INFO: Flow update: Design is easy to close.
[12/20 10:55:37    165s] setup target slack: 0.1
[12/20 10:55:37    165s] extra slack: 0.1
[12/20 10:55:37    165s] std delay: 0.0506
[12/20 10:55:37    165s] real setup target slack: 0.0506
[12/20 10:55:37    165s] PhyDesignGrid: maxLocalDensity 0.98
[12/20 10:55:37    165s] ### Creating PhyDesignMc. totSessionCpu=0:02:45 mem=1278.9M
[12/20 10:55:37    165s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1278.9MB).
[12/20 10:55:37    165s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:45 mem=1278.9M
[12/20 10:55:37    165s] incrSKP preserve mode is on...
[12/20 10:55:37    165s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/20 10:55:37    165s] [NR-eGR] Started earlyGlobalRoute kernel
[12/20 10:55:37    165s] [NR-eGR] Initial Peak syMemory usage = 1278.9 MB
[12/20 10:55:37    165s] (I)       Reading DB...
[12/20 10:55:37    165s] (I)       before initializing RouteDB syMemory usage = 1278.9 MB
[12/20 10:55:37    165s] (I)       congestionReportName   : 
[12/20 10:55:37    165s] (I)       layerRangeFor2DCongestion : 
[12/20 10:55:37    165s] (I)       buildTerm2TermWires    : 0
[12/20 10:55:37    165s] (I)       doTrackAssignment      : 1
[12/20 10:55:37    165s] (I)       dumpBookshelfFiles     : 0
[12/20 10:55:37    165s] (I)       numThreads             : 1
[12/20 10:55:37    165s] (I)       bufferingAwareRouting  : false
[12/20 10:55:37    165s] [NR-eGR] honorMsvRouteConstraint: false
[12/20 10:55:37    165s] (I)       honorPin               : false
[12/20 10:55:37    165s] (I)       honorPinGuide          : true
[12/20 10:55:37    165s] (I)       honorPartition         : false
[12/20 10:55:37    165s] (I)       allowPartitionCrossover: false
[12/20 10:55:37    165s] (I)       honorSingleEntry       : true
[12/20 10:55:37    165s] (I)       honorSingleEntryStrong : true
[12/20 10:55:37    165s] (I)       handleViaSpacingRule   : false
[12/20 10:55:37    165s] (I)       handleEolSpacingRule   : false
[12/20 10:55:37    165s] (I)       PDConstraint           : none
[12/20 10:55:37    165s] (I)       expBetterNDRHandling   : false
[12/20 10:55:37    165s] [NR-eGR] honorClockSpecNDR      : 0
[12/20 10:55:37    165s] (I)       routingEffortLevel     : 3
[12/20 10:55:37    165s] (I)       effortLevel            : standard
[12/20 10:55:37    165s] [NR-eGR] minRouteLayer          : 2
[12/20 10:55:37    165s] [NR-eGR] maxRouteLayer          : 127
[12/20 10:55:37    165s] (I)       relaxedTopLayerCeiling : 127
[12/20 10:55:37    165s] (I)       relaxedBottomLayerFloor: 2
[12/20 10:55:37    165s] (I)       numRowsPerGCell        : 1
[12/20 10:55:37    165s] (I)       speedUpLargeDesign     : 0
[12/20 10:55:37    165s] (I)       multiThreadingTA       : 1
[12/20 10:55:37    165s] (I)       blkAwareLayerSwitching : 1
[12/20 10:55:37    165s] (I)       optimizationMode       : false
[12/20 10:55:37    165s] (I)       routeSecondPG          : false
[12/20 10:55:37    165s] (I)       scenicRatioForLayerRelax: 0.00
[12/20 10:55:37    165s] (I)       detourLimitForLayerRelax: 0.00
[12/20 10:55:37    165s] (I)       punchThroughDistance   : 500.00
[12/20 10:55:37    165s] (I)       scenicBound            : 1.15
[12/20 10:55:37    165s] (I)       maxScenicToAvoidBlk    : 100.00
[12/20 10:55:37    165s] (I)       source-to-sink ratio   : 0.00
[12/20 10:55:37    165s] (I)       targetCongestionRatioH : 1.00
[12/20 10:55:37    165s] (I)       targetCongestionRatioV : 1.00
[12/20 10:55:37    165s] (I)       layerCongestionRatio   : 0.70
[12/20 10:55:37    165s] (I)       m1CongestionRatio      : 0.10
[12/20 10:55:37    165s] (I)       m2m3CongestionRatio    : 0.70
[12/20 10:55:37    165s] (I)       localRouteEffort       : 1.00
[12/20 10:55:37    165s] (I)       numSitesBlockedByOneVia: 8.00
[12/20 10:55:37    165s] (I)       supplyScaleFactorH     : 1.00
[12/20 10:55:37    165s] (I)       supplyScaleFactorV     : 1.00
[12/20 10:55:37    165s] (I)       highlight3DOverflowFactor: 0.00
[12/20 10:55:37    165s] (I)       doubleCutViaModelingRatio: 0.00
[12/20 10:55:37    165s] (I)       routeVias              : 
[12/20 10:55:37    165s] (I)       readTROption           : true
[12/20 10:55:37    165s] (I)       extraSpacingFactor     : 1.00
[12/20 10:55:37    165s] [NR-eGR] numTracksPerClockWire  : 0
[12/20 10:55:37    165s] (I)       routeSelectedNetsOnly  : false
[12/20 10:55:37    165s] (I)       clkNetUseMaxDemand     : false
[12/20 10:55:37    165s] (I)       extraDemandForClocks   : 0
[12/20 10:55:37    165s] (I)       steinerRemoveLayers    : false
[12/20 10:55:37    165s] (I)       demoteLayerScenicScale : 1.00
[12/20 10:55:37    165s] (I)       nonpreferLayerCostScale : 100.00
[12/20 10:55:37    165s] (I)       similarTopologyRoutingFast : false
[12/20 10:55:37    165s] (I)       spanningTreeRefinement : false
[12/20 10:55:37    165s] (I)       spanningTreeRefinementAlpha : 0.50
[12/20 10:55:37    165s] (I)       starting read tracks
[12/20 10:55:37    165s] (I)       build grid graph
[12/20 10:55:37    165s] (I)       build grid graph start
[12/20 10:55:37    165s] [NR-eGR] Layer1 has no routable track
[12/20 10:55:37    165s] [NR-eGR] Layer2 has single uniform track structure
[12/20 10:55:37    165s] [NR-eGR] Layer3 has single uniform track structure
[12/20 10:55:37    165s] [NR-eGR] Layer4 has single uniform track structure
[12/20 10:55:37    165s] (I)       build grid graph end
[12/20 10:55:37    165s] (I)       numViaLayers=4
[12/20 10:55:37    165s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:37    165s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:37    165s] (I)       Reading via VL for layer: 2 
[12/20 10:55:37    165s] (I)       end build via table
[12/20 10:55:37    165s] [NR-eGR] numRoutingBlks=0 numInstBlks=820 numPGBlocks=1657 numBumpBlks=0 numBoundaryFakeBlks=0
[12/20 10:55:37    165s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/20 10:55:37    165s] (I)       readDataFromPlaceDB
[12/20 10:55:37    165s] (I)       Read net information..
[12/20 10:55:37    165s] [NR-eGR] Read numTotalNets=25  numIgnoredNets=0
[12/20 10:55:37    165s] (I)       Read testcase time = 0.000 seconds
[12/20 10:55:37    165s] 
[12/20 10:55:37    165s] (I)       read default dcut vias
[12/20 10:55:37    165s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:37    165s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:37    165s] (I)       Reading via VL for layer: 2 
[12/20 10:55:37    165s] (I)       build grid graph start
[12/20 10:55:37    165s] (I)       build grid graph end
[12/20 10:55:37    165s] (I)       Model blockage into capacity
[12/20 10:55:37    165s] (I)       Read numBlocks=4057  numPreroutedWires=0  numCapScreens=0
[12/20 10:55:37    165s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/20 10:55:37    165s] (I)       blocked area on Layer2 : 1568266974050  (108.89%)
[12/20 10:55:37    165s] (I)       blocked area on Layer3 : 1747224714550  (121.32%)
[12/20 10:55:37    165s] (I)       blocked area on Layer4 : 1798336393100  (124.87%)
[12/20 10:55:37    165s] (I)       Modeling time = 0.000 seconds
[12/20 10:55:37    165s] 
[12/20 10:55:37    165s] (I)       Number of ignored nets = 0
[12/20 10:55:37    165s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 10:55:37    165s] (I)       Number of clock nets = 1.  Ignored: No
[12/20 10:55:37    165s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 10:55:37    165s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 10:55:37    165s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 10:55:37    165s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 10:55:37    165s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 10:55:37    165s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 10:55:37    165s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 10:55:37    165s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1278.9 MB
[12/20 10:55:37    165s] (I)       Ndr track 0 does not exist
[12/20 10:55:37    165s] (I)       Layer1  viaCost=300.00
[12/20 10:55:37    165s] (I)       Layer2  viaCost=100.00
[12/20 10:55:37    165s] (I)       Layer3  viaCost=200.00
[12/20 10:55:37    165s] (I)       ---------------------Grid Graph Info--------------------
[12/20 10:55:37    165s] (I)       routing area        :  (0, 0) - (1200080, 1200080)
[12/20 10:55:37    165s] (I)       core area           :  (270160, 270160) - (929920, 929920)
[12/20 10:55:37    165s] (I)       Site Width          :   560  (dbu)
[12/20 10:55:37    165s] (I)       Row Height          :  5600  (dbu)
[12/20 10:55:37    165s] (I)       GCell Width         :  5600  (dbu)
[12/20 10:55:37    165s] (I)       GCell Height        :  5600  (dbu)
[12/20 10:55:37    165s] (I)       grid                :   215   215     4
[12/20 10:55:37    165s] (I)       vertical capacity   :     0  5600     0  5600
[12/20 10:55:37    165s] (I)       horizontal capacity :     0     0  5600     0
[12/20 10:55:37    165s] (I)       Default wire width  :   230   280   280   440
[12/20 10:55:37    165s] (I)       Default wire space  :   230   280   280   460
[12/20 10:55:37    165s] (I)       Default pitch size  :   460   560   560  1120
[12/20 10:55:37    165s] (I)       First Track Coord   :     0   520   800  1640
[12/20 10:55:37    165s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/20 10:55:37    165s] (I)       Total num of tracks :     0  2142  2142  1070
[12/20 10:55:37    165s] (I)       Num of masks        :     1     1     1     1
[12/20 10:55:37    165s] (I)       Num of trim masks   :     0     0     0     0
[12/20 10:55:37    165s] (I)       --------------------------------------------------------
[12/20 10:55:37    165s] 
[12/20 10:55:37    165s] [NR-eGR] ============ Routing rule table ============
[12/20 10:55:37    165s] [NR-eGR] Rule id 0. Nets 24 
[12/20 10:55:37    165s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/20 10:55:37    165s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/20 10:55:37    165s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:37    165s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:37    165s] [NR-eGR] ========================================
[12/20 10:55:37    165s] [NR-eGR] 
[12/20 10:55:37    165s] (I)       After initializing earlyGlobalRoute syMemory usage = 1280.7 MB
[12/20 10:55:37    165s] (I)       Loading and dumping file time : 0.00 seconds
[12/20 10:55:37    165s] (I)       ============= Initialization =============
[12/20 10:55:37    165s] (I)       totalPins=72  totalGlobalPin=32 (44.44%)
[12/20 10:55:37    165s] (I)       total 2D Cap : 366217 = (148729 H, 217488 V)
[12/20 10:55:37    165s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[12/20 10:55:37    165s] (I)       ============  Phase 1a Route ============
[12/20 10:55:37    165s] (I)       Phase 1a runs 0.00 seconds
[12/20 10:55:37    165s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:37    165s] (I)       
[12/20 10:55:37    165s] (I)       ============  Phase 1b Route ============
[12/20 10:55:37    165s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:37    165s] (I)       
[12/20 10:55:37    165s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:37    165s] (I)       ============  Phase 1c Route ============
[12/20 10:55:37    165s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:37    165s] (I)       
[12/20 10:55:37    165s] (I)       ============  Phase 1d Route ============
[12/20 10:55:37    165s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:37    165s] (I)       
[12/20 10:55:37    165s] (I)       ============  Phase 1e Route ============
[12/20 10:55:37    165s] (I)       Phase 1e runs 0.00 seconds
[12/20 10:55:37    165s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:37    165s] (I)       
[12/20 10:55:37    165s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:37    165s] [NR-eGR] 
[12/20 10:55:37    165s] (I)       ============  Phase 1l Route ============
[12/20 10:55:37    165s] (I)       Phase 1l runs 0.00 seconds
[12/20 10:55:37    165s] (I)       
[12/20 10:55:37    165s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/20 10:55:37    165s] [NR-eGR]                OverCon            
[12/20 10:55:37    165s] [NR-eGR]                 #Gcell     %Gcell
[12/20 10:55:37    165s] [NR-eGR] Layer              (0)    OverCon 
[12/20 10:55:37    165s] [NR-eGR] ------------------------------------
[12/20 10:55:37    165s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/20 10:55:37    165s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/20 10:55:37    165s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/20 10:55:37    165s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/20 10:55:37    165s] [NR-eGR] ------------------------------------
[12/20 10:55:37    165s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/20 10:55:37    165s] [NR-eGR] 
[12/20 10:55:37    165s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/20 10:55:37    165s] (I)       total 2D Cap : 367058 = (148966 H, 218092 V)
[12/20 10:55:37    165s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 10:55:37    165s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/20 10:55:37    165s] [NR-eGR] End Peak syMemory usage = 1281.7 MB
[12/20 10:55:37    165s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[12/20 10:55:37    165s] [hotspot] +------------+---------------+---------------+
[12/20 10:55:37    165s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 10:55:37    165s] [hotspot] +------------+---------------+---------------+
[12/20 10:55:37    165s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 10:55:37    165s] [hotspot] +------------+---------------+---------------+
[12/20 10:55:37    165s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 10:55:37    165s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 10:55:37    165s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 10:55:37    165s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 10:55:37    165s] Apply auto density screen in post-place stage.
[12/20 10:55:37    165s] Auto density screen increases utilization from 0.000 to 0.000
[12/20 10:55:37    165s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1281.7M
[12/20 10:55:37    165s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1281.7MB).
[12/20 10:55:37    165s] *** Starting refinePlace (0:02:46 mem=1281.7M) ***
[12/20 10:55:37    165s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:55:37    165s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[12/20 10:55:37    165s] Type 'man IMPSP-2022' for more detail.
[12/20 10:55:37    165s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[12/20 10:55:37    165s] RPlace IncrNP: Rollback Lev = -5
[12/20 10:55:37    165s] RPlace: Density =0.000000, incremental np is triggered.
[12/20 10:55:37    165s] incr SKP is on..., with optDC mode
[12/20 10:55:37    165s] total jobs 4956
[12/20 10:55:37    165s] multi thread init TemplateIndex for each ta. thread num 1
[12/20 10:55:37    165s] Wait...
[12/20 10:55:38    165s] (cpu=0:00:00.3 mem=1287.9M) ***
[12/20 10:55:38    165s] total jobs 0 -> 4460
[12/20 10:55:38    165s] multi thread init TemplateIndex for each ta. thread num 1
[12/20 10:55:38    165s] finished multi-thread init
[12/20 10:55:38    165s] *** Build Virtual Sizing Timing Model
[12/20 10:55:38    165s] (cpu=0:00:00.4 mem=1297.9M) ***
[12/20 10:55:38    165s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/20 10:55:39    165s] Persistent padding is off here.
[12/20 10:55:39    165s] Congestion driven padding in post-place stage.
[12/20 10:55:39    165s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1299.9M
[12/20 10:55:39    165s] limitMaxMove 0, priorityInstMaxMove -1
[12/20 10:55:39    165s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[12/20 10:55:39    165s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/20 10:55:39    165s] No instances found in the vector
[12/20 10:55:39    165s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1300.9M, DRC: 0)
[12/20 10:55:39    165s] 0 (out of 0) MH cells were successfully legalized.
[12/20 10:55:39    165s] exp_mt_sequential is set from setPlaceMode option to 1
[12/20 10:55:39    165s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[12/20 10:55:39    165s] place_exp_mt_interval set to default 32
[12/20 10:55:39    165s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/20 10:55:39    165s] Iteration  6: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1300.9M
[12/20 10:55:39    165s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/20 10:55:39    165s] No instances found in the vector
[12/20 10:55:39    165s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1300.9M, DRC: 0)
[12/20 10:55:39    165s] 0 (out of 0) MH cells were successfully legalized.
[12/20 10:55:39    165s] Iteration  7: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1300.9M
[12/20 10:55:39    165s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/20 10:55:39    165s] No instances found in the vector
[12/20 10:55:39    165s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1300.9M, DRC: 0)
[12/20 10:55:39    165s] 0 (out of 0) MH cells were successfully legalized.
[12/20 10:55:39    165s] Iteration  8: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1300.9M
[12/20 10:55:39    165s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/20 10:55:39    165s] No instances found in the vector
[12/20 10:55:39    165s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1300.9M, DRC: 0)
[12/20 10:55:39    165s] 0 (out of 0) MH cells were successfully legalized.
[12/20 10:55:39    165s] Iteration  9: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1300.9M
[12/20 10:55:39    165s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/20 10:55:39    165s] No instances found in the vector
[12/20 10:55:39    165s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1300.9M, DRC: 0)
[12/20 10:55:39    165s] 0 (out of 0) MH cells were successfully legalized.
[12/20 10:55:39    165s] Iteration 10: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[12/20 10:55:39    165s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1301.9M
[12/20 10:55:39    165s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[12/20 10:55:39    165s] RPlace postIncrNP: Density = 0.000000 -> 0.000000.
[12/20 10:55:39    165s] RPlace postIncrNP Info: Density distribution changes:
[12/20 10:55:39    165s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/20 10:55:39    165s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/20 10:55:39    165s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[12/20 10:55:39    165s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[12/20 10:55:39    165s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[12/20 10:55:39    165s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[12/20 10:55:39    165s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[12/20 10:55:39    165s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.4, real=0:00:02.0, mem=1301.9MB) @(0:02:46 - 0:02:46).
[12/20 10:55:39    165s] Move report: incrNP moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/20 10:55:39    165s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/20 10:55:39    165s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:02.0 MEM: 1301.9MB
[12/20 10:55:39    165s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:55:39    165s] Runtime: CPU: 0:00:00.4 REAL: 0:00:02.0 MEM: 1301.9MB
[12/20 10:55:39    165s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:02.0, mem=1301.9MB) @(0:02:46 - 0:02:46).
[12/20 10:55:39    165s] *** Finished refinePlace (0:02:46 mem=1301.9M) ***
[12/20 10:55:39    165s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[12/20 10:55:39    166s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/20 10:55:39    166s] Type 'man IMPSP-9025' for more detail.
[12/20 10:55:39    166s] Trial Route Overflow 0(H) 0(V)
[12/20 10:55:39    166s] Warning: No placeable instances. Skip congRepair.
[12/20 10:55:39    166s] Start to check current routing status for nets...
[12/20 10:55:39    166s] All nets will be re-routed.
[12/20 10:55:39    166s] End to check current routing status for nets (mem=1301.9M)
[12/20 10:55:39    166s] ### Creating LA Mngr. totSessionCpu=0:02:46 mem=1301.9M
[12/20 10:55:40    166s] ### Creating LA Mngr, finished. totSessionCpu=0:02:47 mem=1321.9M
[12/20 10:55:40    166s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/20 10:55:40    166s] [PSP]     Started earlyGlobalRoute kernel
[12/20 10:55:40    166s] [PSP]     Initial Peak syMemory usage = 1321.9 MB
[12/20 10:55:40    166s] (I)       Reading DB...
[12/20 10:55:40    166s] (I)       before initializing RouteDB syMemory usage = 1321.9 MB
[12/20 10:55:40    166s] (I)       congestionReportName   : 
[12/20 10:55:40    166s] (I)       layerRangeFor2DCongestion : 
[12/20 10:55:40    166s] (I)       buildTerm2TermWires    : 1
[12/20 10:55:40    166s] (I)       doTrackAssignment      : 1
[12/20 10:55:40    166s] (I)       dumpBookshelfFiles     : 0
[12/20 10:55:40    166s] (I)       numThreads             : 1
[12/20 10:55:40    166s] (I)       bufferingAwareRouting  : false
[12/20 10:55:40    166s] [NR-eGR] honorMsvRouteConstraint: false
[12/20 10:55:40    166s] (I)       honorPin               : false
[12/20 10:55:40    166s] (I)       honorPinGuide          : true
[12/20 10:55:40    166s] (I)       honorPartition         : false
[12/20 10:55:40    166s] (I)       allowPartitionCrossover: false
[12/20 10:55:40    166s] (I)       honorSingleEntry       : true
[12/20 10:55:40    166s] (I)       honorSingleEntryStrong : true
[12/20 10:55:40    166s] (I)       handleViaSpacingRule   : false
[12/20 10:55:40    166s] (I)       handleEolSpacingRule   : false
[12/20 10:55:40    166s] (I)       PDConstraint           : none
[12/20 10:55:40    166s] (I)       expBetterNDRHandling   : false
[12/20 10:55:40    166s] [NR-eGR] honorClockSpecNDR      : 0
[12/20 10:55:40    166s] (I)       routingEffortLevel     : 3
[12/20 10:55:40    166s] (I)       effortLevel            : standard
[12/20 10:55:40    166s] [NR-eGR] minRouteLayer          : 2
[12/20 10:55:40    166s] [NR-eGR] maxRouteLayer          : 127
[12/20 10:55:40    166s] (I)       relaxedTopLayerCeiling : 127
[12/20 10:55:40    166s] (I)       relaxedBottomLayerFloor: 2
[12/20 10:55:40    166s] (I)       numRowsPerGCell        : 1
[12/20 10:55:40    166s] (I)       speedUpLargeDesign     : 0
[12/20 10:55:40    166s] (I)       multiThreadingTA       : 1
[12/20 10:55:40    166s] (I)       blkAwareLayerSwitching : 1
[12/20 10:55:40    166s] (I)       optimizationMode       : false
[12/20 10:55:40    166s] (I)       routeSecondPG          : false
[12/20 10:55:40    166s] (I)       scenicRatioForLayerRelax: 0.00
[12/20 10:55:40    166s] (I)       detourLimitForLayerRelax: 0.00
[12/20 10:55:40    166s] (I)       punchThroughDistance   : 500.00
[12/20 10:55:40    166s] (I)       scenicBound            : 1.15
[12/20 10:55:40    166s] (I)       maxScenicToAvoidBlk    : 100.00
[12/20 10:55:40    166s] (I)       source-to-sink ratio   : 0.00
[12/20 10:55:40    166s] (I)       targetCongestionRatioH : 1.00
[12/20 10:55:40    166s] (I)       targetCongestionRatioV : 1.00
[12/20 10:55:40    166s] (I)       layerCongestionRatio   : 0.70
[12/20 10:55:40    166s] (I)       m1CongestionRatio      : 0.10
[12/20 10:55:40    166s] (I)       m2m3CongestionRatio    : 0.70
[12/20 10:55:40    166s] (I)       localRouteEffort       : 1.00
[12/20 10:55:40    166s] (I)       numSitesBlockedByOneVia: 8.00
[12/20 10:55:40    166s] (I)       supplyScaleFactorH     : 1.00
[12/20 10:55:40    166s] (I)       supplyScaleFactorV     : 1.00
[12/20 10:55:40    166s] (I)       highlight3DOverflowFactor: 0.00
[12/20 10:55:40    166s] (I)       doubleCutViaModelingRatio: 0.00
[12/20 10:55:40    166s] (I)       routeVias              : 
[12/20 10:55:40    166s] (I)       readTROption           : true
[12/20 10:55:40    166s] (I)       extraSpacingFactor     : 1.00
[12/20 10:55:40    166s] [NR-eGR] numTracksPerClockWire  : 0
[12/20 10:55:40    166s] (I)       routeSelectedNetsOnly  : false
[12/20 10:55:40    166s] (I)       clkNetUseMaxDemand     : false
[12/20 10:55:40    166s] (I)       extraDemandForClocks   : 0
[12/20 10:55:40    166s] (I)       steinerRemoveLayers    : false
[12/20 10:55:40    166s] (I)       demoteLayerScenicScale : 1.00
[12/20 10:55:40    166s] (I)       nonpreferLayerCostScale : 100.00
[12/20 10:55:40    166s] (I)       similarTopologyRoutingFast : false
[12/20 10:55:40    166s] (I)       spanningTreeRefinement : false
[12/20 10:55:40    166s] (I)       spanningTreeRefinementAlpha : 0.50
[12/20 10:55:40    166s] (I)       starting read tracks
[12/20 10:55:40    166s] (I)       build grid graph
[12/20 10:55:40    166s] (I)       build grid graph start
[12/20 10:55:40    166s] [NR-eGR] Layer1 has no routable track
[12/20 10:55:40    166s] [NR-eGR] Layer2 has single uniform track structure
[12/20 10:55:40    166s] [NR-eGR] Layer3 has single uniform track structure
[12/20 10:55:40    166s] [NR-eGR] Layer4 has single uniform track structure
[12/20 10:55:40    166s] (I)       build grid graph end
[12/20 10:55:40    166s] (I)       numViaLayers=4
[12/20 10:55:40    166s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:40    166s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:40    166s] (I)       Reading via VL for layer: 2 
[12/20 10:55:40    166s] (I)       end build via table
[12/20 10:55:40    166s] [NR-eGR] numRoutingBlks=0 numInstBlks=820 numPGBlocks=1657 numBumpBlks=0 numBoundaryFakeBlks=0
[12/20 10:55:40    166s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/20 10:55:40    166s] (I)       readDataFromPlaceDB
[12/20 10:55:40    166s] (I)       Read net information..
[12/20 10:55:40    166s] [NR-eGR] Read numTotalNets=25  numIgnoredNets=0
[12/20 10:55:40    166s] (I)       Read testcase time = 0.000 seconds
[12/20 10:55:40    166s] 
[12/20 10:55:40    166s] (I)       read default dcut vias
[12/20 10:55:40    166s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:40    166s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:40    166s] (I)       Reading via VL for layer: 2 
[12/20 10:55:40    166s] (I)       build grid graph start
[12/20 10:55:40    166s] (I)       build grid graph end
[12/20 10:55:40    166s] (I)       Model blockage into capacity
[12/20 10:55:40    166s] (I)       Read numBlocks=4057  numPreroutedWires=0  numCapScreens=0
[12/20 10:55:40    166s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/20 10:55:40    166s] (I)       blocked area on Layer2 : 1568266974050  (108.89%)
[12/20 10:55:40    166s] (I)       blocked area on Layer3 : 1747224714550  (121.32%)
[12/20 10:55:40    166s] (I)       blocked area on Layer4 : 1798336393100  (124.87%)
[12/20 10:55:40    166s] (I)       Modeling time = 0.000 seconds
[12/20 10:55:40    166s] 
[12/20 10:55:40    166s] (I)       Number of ignored nets = 0
[12/20 10:55:40    166s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 10:55:40    166s] (I)       Number of clock nets = 1.  Ignored: No
[12/20 10:55:40    166s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 10:55:40    166s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 10:55:40    166s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 10:55:40    166s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 10:55:40    166s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 10:55:40    166s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 10:55:40    166s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 10:55:40    166s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1321.9 MB
[12/20 10:55:40    166s] (I)       Ndr track 0 does not exist
[12/20 10:55:40    166s] (I)       Layer1  viaCost=300.00
[12/20 10:55:40    166s] (I)       Layer2  viaCost=100.00
[12/20 10:55:40    166s] (I)       Layer3  viaCost=200.00
[12/20 10:55:40    166s] (I)       ---------------------Grid Graph Info--------------------
[12/20 10:55:40    166s] (I)       routing area        :  (0, 0) - (1200080, 1200080)
[12/20 10:55:40    166s] (I)       core area           :  (270160, 270160) - (929920, 929920)
[12/20 10:55:40    166s] (I)       Site Width          :   560  (dbu)
[12/20 10:55:40    166s] (I)       Row Height          :  5600  (dbu)
[12/20 10:55:40    166s] (I)       GCell Width         :  5600  (dbu)
[12/20 10:55:40    166s] (I)       GCell Height        :  5600  (dbu)
[12/20 10:55:40    166s] (I)       grid                :   215   215     4
[12/20 10:55:40    166s] (I)       vertical capacity   :     0  5600     0  5600
[12/20 10:55:40    166s] (I)       horizontal capacity :     0     0  5600     0
[12/20 10:55:40    166s] (I)       Default wire width  :   230   280   280   440
[12/20 10:55:40    166s] (I)       Default wire space  :   230   280   280   460
[12/20 10:55:40    166s] (I)       Default pitch size  :   460   560   560  1120
[12/20 10:55:40    166s] (I)       First Track Coord   :     0   520   800  1640
[12/20 10:55:40    166s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/20 10:55:40    166s] (I)       Total num of tracks :     0  2142  2142  1070
[12/20 10:55:40    166s] (I)       Num of masks        :     1     1     1     1
[12/20 10:55:40    166s] (I)       Num of trim masks   :     0     0     0     0
[12/20 10:55:40    166s] (I)       --------------------------------------------------------
[12/20 10:55:40    166s] 
[12/20 10:55:40    166s] [NR-eGR] ============ Routing rule table ============
[12/20 10:55:40    166s] [NR-eGR] Rule id 0. Nets 24 
[12/20 10:55:40    166s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/20 10:55:40    166s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/20 10:55:40    166s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:40    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:40    166s] [NR-eGR] ========================================
[12/20 10:55:40    166s] [NR-eGR] 
[12/20 10:55:40    166s] (I)       After initializing earlyGlobalRoute syMemory usage = 1321.9 MB
[12/20 10:55:40    166s] (I)       Loading and dumping file time : 0.01 seconds
[12/20 10:55:40    166s] (I)       ============= Initialization =============
[12/20 10:55:40    166s] (I)       totalPins=72  totalGlobalPin=32 (44.44%)
[12/20 10:55:40    166s] (I)       total 2D Cap : 366217 = (148729 H, 217488 V)
[12/20 10:55:40    166s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[12/20 10:55:40    166s] (I)       ============  Phase 1a Route ============
[12/20 10:55:40    166s] (I)       Phase 1a runs 0.00 seconds
[12/20 10:55:40    166s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:40    166s] (I)       
[12/20 10:55:40    166s] (I)       ============  Phase 1b Route ============
[12/20 10:55:40    166s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:40    166s] (I)       
[12/20 10:55:40    166s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:40    166s] (I)       ============  Phase 1c Route ============
[12/20 10:55:40    166s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:40    166s] (I)       
[12/20 10:55:40    166s] (I)       ============  Phase 1d Route ============
[12/20 10:55:40    166s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:40    166s] (I)       
[12/20 10:55:40    166s] (I)       ============  Phase 1e Route ============
[12/20 10:55:40    166s] (I)       Phase 1e runs 0.00 seconds
[12/20 10:55:40    166s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:40    166s] (I)       
[12/20 10:55:40    166s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:40    166s] [NR-eGR] 
[12/20 10:55:40    166s] (I)       ============  Phase 1l Route ============
[12/20 10:55:40    166s] (I)       Phase 1l runs 0.00 seconds
[12/20 10:55:40    166s] (I)       
[12/20 10:55:40    166s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/20 10:55:40    166s] [NR-eGR]                OverCon            
[12/20 10:55:40    166s] [NR-eGR]                 #Gcell     %Gcell
[12/20 10:55:40    166s] [NR-eGR] Layer              (0)    OverCon 
[12/20 10:55:40    166s] [NR-eGR] ------------------------------------
[12/20 10:55:40    166s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/20 10:55:40    166s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/20 10:55:40    166s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/20 10:55:40    166s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/20 10:55:40    166s] [NR-eGR] ------------------------------------
[12/20 10:55:40    166s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/20 10:55:40    166s] [NR-eGR] 
[12/20 10:55:40    166s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/20 10:55:40    166s] (I)       total 2D Cap : 367058 = (148966 H, 218092 V)
[12/20 10:55:40    166s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 10:55:40    166s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/20 10:55:40    166s] (I)       ============= track Assignment ============
[12/20 10:55:40    166s] (I)       extract Global 3D Wires
[12/20 10:55:40    166s] (I)       Extract Global WL : time=0.00
[12/20 10:55:40    166s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/20 10:55:40    166s] (I)       Initialization real time=0.00 seconds
[12/20 10:55:40    166s] (I)       Run Multi-thread track assignment
[12/20 10:55:40    166s] (I)       merging nets...
[12/20 10:55:40    166s] (I)       merging nets done
[12/20 10:55:40    166s] (I)       Kernel real time=0.00 seconds
[12/20 10:55:40    166s] (I)       End Greedy Track Assignment
[12/20 10:55:40    166s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:40    166s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 0
[12/20 10:55:40    166s] [NR-eGR] Layer2(M2)(V) length: 3.696000e+01um, number of vias: 22
[12/20 10:55:40    166s] [NR-eGR] Layer3(M3)(H) length: 6.674000e+01um, number of vias: 10
[12/20 10:55:40    166s] [NR-eGR] Layer4(TOP_M)(V) length: 1.680000e+01um, number of vias: 0
[12/20 10:55:40    166s] [NR-eGR] Total length: 1.205000e+02um, number of vias: 32
[12/20 10:55:40    166s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:40    166s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/20 10:55:40    166s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:40    166s] [NR-eGR] End Peak syMemory usage = 1307.8 MB
[12/20 10:55:40    166s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/20 10:55:40    166s] Extraction called for design 'fifo_mem' of instances=108 and nets=338 using extraction engine 'preRoute' .
[12/20 10:55:40    166s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:55:40    166s] Type 'man IMPEXT-3530' for more detail.
[12/20 10:55:40    166s] PreRoute RC Extraction called for design fifo_mem.
[12/20 10:55:40    166s] RC Extraction called in multi-corner(1) mode.
[12/20 10:55:40    166s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:55:40    166s] Type 'man IMPEXT-6197' for more detail.
[12/20 10:55:40    166s] RCMode: PreRoute
[12/20 10:55:40    166s]       RC Corner Indexes            0   
[12/20 10:55:40    166s] Capacitance Scaling Factor   : 1.00000 
[12/20 10:55:40    166s] Resistance Scaling Factor    : 1.00000 
[12/20 10:55:40    166s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 10:55:40    166s] Clock Res. Scaling Factor    : 1.00000 
[12/20 10:55:40    166s] Shrink Factor                : 1.00000
[12/20 10:55:40    166s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 10:55:40    166s] Updating RC grid for preRoute extraction ...
[12/20 10:55:40    166s] Initializing multi-corner resistance tables ...
[12/20 10:55:40    166s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1307.777M)
[12/20 10:55:40    166s] Compute RC Scale Done ...
[12/20 10:55:40    166s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1104.7M, totSessionCpu=0:02:47 **
[12/20 10:55:40    166s] #################################################################################
[12/20 10:55:40    166s] # Design Stage: PreRoute
[12/20 10:55:40    166s] # Design Name: fifo_mem
[12/20 10:55:40    166s] # Design Mode: 90nm
[12/20 10:55:40    166s] # Analysis Mode: MMMC Non-OCV 
[12/20 10:55:40    166s] # Parasitics Mode: No SPEF/RCDB
[12/20 10:55:40    166s] # Signoff Settings: SI Off 
[12/20 10:55:40    166s] #################################################################################
[12/20 10:55:40    166s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:55:40    166s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:55:40    166s] Calculate delays in BcWc mode...
[12/20 10:55:40    166s] Topological Sorting (REAL = 0:00:00.0, MEM = 1301.0M, InitMEM = 1301.0M)
[12/20 10:55:40    166s] Start delay calculation (fullDC) (1 T). (MEM=1301.05)
[12/20 10:55:40    166s] End AAE Lib Interpolated Model. (MEM=1317.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:40    166s] Total number of fetched objects 61
[12/20 10:55:40    166s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:40    166s] End delay calculation. (MEM=1399.95 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:55:40    166s] End delay calculation (fullDC). (MEM=1399.95 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:55:40    166s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1400.0M) ***
[12/20 10:55:40    166s] *** Check timing (0:00:00.0)
[12/20 10:55:40    166s] Begin: GigaOpt Optimization in WNS mode
[12/20 10:55:40    166s] Info: 25 io nets excluded
[12/20 10:55:40    166s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:40    166s] PhyDesignGrid: maxLocalDensity 1.00
[12/20 10:55:40    166s] ### Creating PhyDesignMc. totSessionCpu=0:02:47 mem=1400.0M
[12/20 10:55:40    166s] Core basic site is CoreSite
[12/20 10:55:40    166s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:55:40    166s] Mark StBox On SiteArr starts
[12/20 10:55:40    166s] Mark StBox On SiteArr ends
[12/20 10:55:40    166s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1400.0MB).
[12/20 10:55:40    166s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:47 mem=1400.0M
[12/20 10:55:40    166s] 
[12/20 10:55:40    166s] Creating Lib Analyzer ...
[12/20 10:55:40    166s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:55:40    166s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:55:40    166s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:55:40    166s] 
[12/20 10:55:40    167s] Creating Lib Analyzer, finished. 
[12/20 10:55:40    167s] 
[12/20 10:55:40    167s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/20 10:55:40    167s] ### Creating LA Mngr. totSessionCpu=0:02:47 mem=1400.0M
[12/20 10:55:40    167s] ### Creating LA Mngr, finished. totSessionCpu=0:02:47 mem=1400.0M
[12/20 10:55:42    168s] *info: 25 io nets excluded
[12/20 10:55:42    168s] *info: 1 clock net excluded
[12/20 10:55:42    168s] *info: 4 special nets excluded.
[12/20 10:55:42    168s] *info: 11 multi-driver nets excluded.
[12/20 10:55:42    168s] *info: 312 no-driver nets excluded.
[12/20 10:55:42    169s] ** GigaOpt Optimizer WNS Slack 0.076 TNS Slack 0.000 Density 0.00
[12/20 10:55:42    169s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:55:42    169s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:55:42    169s] **** End NDR-Layer Usage Statistics ****
[12/20 10:55:42    169s] 
[12/20 10:55:42    169s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1495.3M) ***
[12/20 10:55:42    169s] 
[12/20 10:55:42    169s] End: GigaOpt Optimization in WNS mode
[12/20 10:55:42    169s] *** Check timing (0:00:00.0)
[12/20 10:55:42    169s] Deleting Lib Analyzer.
[12/20 10:55:42    169s] Begin: GigaOpt Optimization in TNS mode
[12/20 10:55:42    169s] Info: 25 io nets excluded
[12/20 10:55:42    169s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:42    169s] PhyDesignGrid: maxLocalDensity 0.95
[12/20 10:55:42    169s] ### Creating PhyDesignMc. totSessionCpu=0:02:49 mem=1349.8M
[12/20 10:55:42    169s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1349.8MB).
[12/20 10:55:42    169s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:49 mem=1349.8M
[12/20 10:55:42    169s] 
[12/20 10:55:42    169s] Creating Lib Analyzer ...
[12/20 10:55:42    169s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:55:42    169s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:55:42    169s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:55:42    169s] 
[12/20 10:55:43    169s] Creating Lib Analyzer, finished. 
[12/20 10:55:43    169s] 
[12/20 10:55:43    169s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/20 10:55:43    169s] ### Creating LA Mngr. totSessionCpu=0:02:50 mem=1351.8M
[12/20 10:55:43    169s] ### Creating LA Mngr, finished. totSessionCpu=0:02:50 mem=1351.8M
[12/20 10:55:44    171s] *info: 25 io nets excluded
[12/20 10:55:44    171s] *info: 1 clock net excluded
[12/20 10:55:44    171s] *info: 4 special nets excluded.
[12/20 10:55:44    171s] *info: 11 multi-driver nets excluded.
[12/20 10:55:44    171s] *info: 312 no-driver nets excluded.
[12/20 10:55:45    171s] ** GigaOpt Optimizer WNS Slack 0.076 TNS Slack 0.000 Density 0.00
[12/20 10:55:45    171s] Optimizer TNS Opt
[12/20 10:55:45    171s] 
[12/20 10:55:45    171s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1501.3M) ***
[12/20 10:55:45    171s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:55:45    171s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:55:45    171s] **** End NDR-Layer Usage Statistics ****
[12/20 10:55:45    171s] 
[12/20 10:55:45    171s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1501.3M) ***
[12/20 10:55:45    171s] 
[12/20 10:55:45    171s] End: GigaOpt Optimization in TNS mode
[12/20 10:55:45    171s] Info: 25 io nets excluded
[12/20 10:55:45    171s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:45    171s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1349.8M
[12/20 10:55:45    171s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1349.8M
[12/20 10:55:45    171s] PhyDesignGrid: maxLocalDensity 0.98
[12/20 10:55:45    171s] ### Creating PhyDesignMc. totSessionCpu=0:02:52 mem=1483.3M
[12/20 10:55:45    171s] #spOpts: mergeVia=F 
[12/20 10:55:45    171s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1483.3MB).
[12/20 10:55:45    171s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:52 mem=1483.3M
[12/20 10:55:45    171s] Begin: Area Reclaim Optimization
[12/20 10:55:45    171s] 
[12/20 10:55:45    171s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 10:55:45    171s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1483.3M
[12/20 10:55:45    171s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1483.3M
[12/20 10:55:45    171s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.00
[12/20 10:55:45    171s] +----------+---------+--------+--------+------------+--------+
[12/20 10:55:45    171s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/20 10:55:45    171s] +----------+---------+--------+--------+------------+--------+
[12/20 10:55:45    171s] |     0.00%|        -|   0.000|   0.000|   0:00:00.0| 1483.3M|
[12/20 10:55:45    171s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/20 10:55:45    171s] |     0.00%|        0|   0.000|   0.000|   0:00:00.0| 1484.3M|
[12/20 10:55:45    171s] |     0.00%|        0|   0.000|   0.000|   0:00:00.0| 1484.3M|
[12/20 10:55:45    171s] |     0.00%|        0|   0.000|   0.000|   0:00:00.0| 1484.3M|
[12/20 10:55:45    171s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/20 10:55:45    171s] |     0.00%|        0|   0.000|   0.000|   0:00:00.0| 1484.3M|
[12/20 10:55:45    171s] +----------+---------+--------+--------+------------+--------+
[12/20 10:55:45    171s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.00
[12/20 10:55:45    171s] 
[12/20 10:55:45    171s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/20 10:55:45    171s] --------------------------------------------------------------
[12/20 10:55:45    171s] |                                   | Total     | Sequential |
[12/20 10:55:45    171s] --------------------------------------------------------------
[12/20 10:55:45    171s] | Num insts resized                 |       0  |       0    |
[12/20 10:55:45    171s] | Num insts undone                  |       0  |       0    |
[12/20 10:55:45    171s] | Num insts Downsized               |       0  |       0    |
[12/20 10:55:45    171s] | Num insts Samesized               |       0  |       0    |
[12/20 10:55:45    171s] | Num insts Upsized                 |       0  |       0    |
[12/20 10:55:45    171s] | Num multiple commits+uncommits    |       0  |       -    |
[12/20 10:55:45    171s] --------------------------------------------------------------
[12/20 10:55:45    171s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:55:45    171s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:55:45    171s] **** End NDR-Layer Usage Statistics ****
[12/20 10:55:45    171s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[12/20 10:55:45    171s] *** Starting refinePlace (0:02:52 mem=1500.3M) ***
[12/20 10:55:45    171s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:55:45    171s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[12/20 10:55:45    171s] Type 'man IMPSP-2022' for more detail.
[12/20 10:55:45    171s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/20 10:55:45    171s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:55:45    171s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1500.3MB
[12/20 10:55:45    171s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1500.3MB) @(0:02:52 - 0:02:52).
[12/20 10:55:45    171s] *** Finished refinePlace (0:02:52 mem=1500.3M) ***
[12/20 10:55:45    171s] *** maximum move = 0.00 um ***
[12/20 10:55:45    171s] *** Finished re-routing un-routed nets (1500.3M) ***
[12/20 10:55:45    171s] 
[12/20 10:55:45    171s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1500.3M) ***
[12/20 10:55:45    171s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1350.78M, totSessionCpu=0:02:52).
[12/20 10:55:45    171s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1350.8M
[12/20 10:55:45    171s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1350.8M
[12/20 10:55:45    171s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/20 10:55:45    171s] [PSP]     Started earlyGlobalRoute kernel
[12/20 10:55:45    171s] [PSP]     Initial Peak syMemory usage = 1350.8 MB
[12/20 10:55:45    171s] (I)       Reading DB...
[12/20 10:55:45    171s] (I)       before initializing RouteDB syMemory usage = 1350.8 MB
[12/20 10:55:45    171s] (I)       congestionReportName   : 
[12/20 10:55:45    171s] (I)       layerRangeFor2DCongestion : 
[12/20 10:55:45    171s] (I)       buildTerm2TermWires    : 1
[12/20 10:55:45    171s] (I)       doTrackAssignment      : 1
[12/20 10:55:45    171s] (I)       dumpBookshelfFiles     : 0
[12/20 10:55:45    171s] (I)       numThreads             : 1
[12/20 10:55:45    171s] (I)       bufferingAwareRouting  : false
[12/20 10:55:45    171s] [NR-eGR] honorMsvRouteConstraint: false
[12/20 10:55:45    171s] (I)       honorPin               : false
[12/20 10:55:45    171s] (I)       honorPinGuide          : true
[12/20 10:55:45    171s] (I)       honorPartition         : false
[12/20 10:55:45    171s] (I)       allowPartitionCrossover: false
[12/20 10:55:45    171s] (I)       honorSingleEntry       : true
[12/20 10:55:45    171s] (I)       honorSingleEntryStrong : true
[12/20 10:55:45    171s] (I)       handleViaSpacingRule   : false
[12/20 10:55:45    171s] (I)       handleEolSpacingRule   : false
[12/20 10:55:45    171s] (I)       PDConstraint           : none
[12/20 10:55:45    171s] (I)       expBetterNDRHandling   : false
[12/20 10:55:45    171s] [NR-eGR] honorClockSpecNDR      : 0
[12/20 10:55:45    171s] (I)       routingEffortLevel     : 3
[12/20 10:55:45    171s] (I)       effortLevel            : standard
[12/20 10:55:45    171s] [NR-eGR] minRouteLayer          : 2
[12/20 10:55:45    171s] [NR-eGR] maxRouteLayer          : 127
[12/20 10:55:45    171s] (I)       relaxedTopLayerCeiling : 127
[12/20 10:55:45    171s] (I)       relaxedBottomLayerFloor: 2
[12/20 10:55:45    171s] (I)       numRowsPerGCell        : 1
[12/20 10:55:45    171s] (I)       speedUpLargeDesign     : 0
[12/20 10:55:45    171s] (I)       multiThreadingTA       : 1
[12/20 10:55:45    171s] (I)       blkAwareLayerSwitching : 1
[12/20 10:55:45    171s] (I)       optimizationMode       : false
[12/20 10:55:45    171s] (I)       routeSecondPG          : false
[12/20 10:55:45    171s] (I)       scenicRatioForLayerRelax: 0.00
[12/20 10:55:45    171s] (I)       detourLimitForLayerRelax: 0.00
[12/20 10:55:45    171s] (I)       punchThroughDistance   : 500.00
[12/20 10:55:45    171s] (I)       scenicBound            : 1.15
[12/20 10:55:45    171s] (I)       maxScenicToAvoidBlk    : 100.00
[12/20 10:55:45    171s] (I)       source-to-sink ratio   : 0.00
[12/20 10:55:45    171s] (I)       targetCongestionRatioH : 1.00
[12/20 10:55:45    171s] (I)       targetCongestionRatioV : 1.00
[12/20 10:55:45    171s] (I)       layerCongestionRatio   : 0.70
[12/20 10:55:45    171s] (I)       m1CongestionRatio      : 0.10
[12/20 10:55:45    171s] (I)       m2m3CongestionRatio    : 0.70
[12/20 10:55:45    171s] (I)       localRouteEffort       : 1.00
[12/20 10:55:45    171s] (I)       numSitesBlockedByOneVia: 8.00
[12/20 10:55:45    171s] (I)       supplyScaleFactorH     : 1.00
[12/20 10:55:45    171s] (I)       supplyScaleFactorV     : 1.00
[12/20 10:55:45    171s] (I)       highlight3DOverflowFactor: 0.00
[12/20 10:55:45    171s] (I)       doubleCutViaModelingRatio: 0.00
[12/20 10:55:45    171s] (I)       routeVias              : 
[12/20 10:55:45    171s] (I)       readTROption           : true
[12/20 10:55:45    171s] (I)       extraSpacingFactor     : 1.00
[12/20 10:55:45    171s] [NR-eGR] numTracksPerClockWire  : 0
[12/20 10:55:45    171s] (I)       routeSelectedNetsOnly  : false
[12/20 10:55:45    171s] (I)       clkNetUseMaxDemand     : false
[12/20 10:55:45    171s] (I)       extraDemandForClocks   : 0
[12/20 10:55:45    171s] (I)       steinerRemoveLayers    : false
[12/20 10:55:45    171s] (I)       demoteLayerScenicScale : 1.00
[12/20 10:55:45    171s] (I)       nonpreferLayerCostScale : 100.00
[12/20 10:55:45    171s] (I)       similarTopologyRoutingFast : false
[12/20 10:55:45    171s] (I)       spanningTreeRefinement : false
[12/20 10:55:45    171s] (I)       spanningTreeRefinementAlpha : 0.50
[12/20 10:55:45    171s] (I)       starting read tracks
[12/20 10:55:45    171s] (I)       build grid graph
[12/20 10:55:45    171s] (I)       build grid graph start
[12/20 10:55:45    171s] [NR-eGR] Layer1 has no routable track
[12/20 10:55:45    171s] [NR-eGR] Layer2 has single uniform track structure
[12/20 10:55:45    171s] [NR-eGR] Layer3 has single uniform track structure
[12/20 10:55:45    171s] [NR-eGR] Layer4 has single uniform track structure
[12/20 10:55:45    171s] (I)       build grid graph end
[12/20 10:55:45    171s] (I)       numViaLayers=4
[12/20 10:55:45    171s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:45    171s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:45    171s] (I)       Reading via VL for layer: 2 
[12/20 10:55:45    171s] (I)       end build via table
[12/20 10:55:45    171s] [NR-eGR] numRoutingBlks=0 numInstBlks=820 numPGBlocks=1657 numBumpBlks=0 numBoundaryFakeBlks=0
[12/20 10:55:45    171s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/20 10:55:45    171s] (I)       readDataFromPlaceDB
[12/20 10:55:45    171s] (I)       Read net information..
[12/20 10:55:45    171s] [NR-eGR] Read numTotalNets=25  numIgnoredNets=0
[12/20 10:55:45    171s] (I)       Read testcase time = 0.000 seconds
[12/20 10:55:45    171s] 
[12/20 10:55:45    171s] (I)       read default dcut vias
[12/20 10:55:45    171s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:45    171s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:45    171s] (I)       Reading via VL for layer: 2 
[12/20 10:55:45    171s] (I)       build grid graph start
[12/20 10:55:45    171s] (I)       build grid graph end
[12/20 10:55:45    171s] (I)       Model blockage into capacity
[12/20 10:55:45    171s] (I)       Read numBlocks=4057  numPreroutedWires=0  numCapScreens=0
[12/20 10:55:45    171s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/20 10:55:45    171s] (I)       blocked area on Layer2 : 1568266974050  (108.89%)
[12/20 10:55:45    171s] (I)       blocked area on Layer3 : 1747224714550  (121.32%)
[12/20 10:55:45    171s] (I)       blocked area on Layer4 : 1798336393100  (124.87%)
[12/20 10:55:45    171s] (I)       Modeling time = 0.000 seconds
[12/20 10:55:45    171s] 
[12/20 10:55:45    171s] (I)       Number of ignored nets = 0
[12/20 10:55:45    171s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 10:55:45    171s] (I)       Number of clock nets = 1.  Ignored: No
[12/20 10:55:45    171s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 10:55:45    171s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 10:55:45    171s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 10:55:45    171s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 10:55:45    171s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 10:55:45    171s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 10:55:45    171s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 10:55:45    171s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1350.8 MB
[12/20 10:55:45    171s] (I)       Ndr track 0 does not exist
[12/20 10:55:45    171s] (I)       Layer1  viaCost=300.00
[12/20 10:55:45    171s] (I)       Layer2  viaCost=100.00
[12/20 10:55:45    171s] (I)       Layer3  viaCost=200.00
[12/20 10:55:45    171s] (I)       ---------------------Grid Graph Info--------------------
[12/20 10:55:45    171s] (I)       routing area        :  (0, 0) - (1200080, 1200080)
[12/20 10:55:45    171s] (I)       core area           :  (270160, 270160) - (929920, 929920)
[12/20 10:55:45    171s] (I)       Site Width          :   560  (dbu)
[12/20 10:55:45    171s] (I)       Row Height          :  5600  (dbu)
[12/20 10:55:45    171s] (I)       GCell Width         :  5600  (dbu)
[12/20 10:55:45    171s] (I)       GCell Height        :  5600  (dbu)
[12/20 10:55:45    171s] (I)       grid                :   215   215     4
[12/20 10:55:45    171s] (I)       vertical capacity   :     0  5600     0  5600
[12/20 10:55:45    171s] (I)       horizontal capacity :     0     0  5600     0
[12/20 10:55:45    171s] (I)       Default wire width  :   230   280   280   440
[12/20 10:55:45    171s] (I)       Default wire space  :   230   280   280   460
[12/20 10:55:45    171s] (I)       Default pitch size  :   460   560   560  1120
[12/20 10:55:45    171s] (I)       First Track Coord   :     0   520   800  1640
[12/20 10:55:45    171s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/20 10:55:45    171s] (I)       Total num of tracks :     0  2142  2142  1070
[12/20 10:55:45    171s] (I)       Num of masks        :     1     1     1     1
[12/20 10:55:45    171s] (I)       Num of trim masks   :     0     0     0     0
[12/20 10:55:45    171s] (I)       --------------------------------------------------------
[12/20 10:55:45    171s] 
[12/20 10:55:45    171s] [NR-eGR] ============ Routing rule table ============
[12/20 10:55:45    171s] [NR-eGR] Rule id 0. Nets 24 
[12/20 10:55:45    171s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/20 10:55:45    171s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/20 10:55:45    171s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:45    171s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:45    171s] [NR-eGR] ========================================
[12/20 10:55:45    171s] [NR-eGR] 
[12/20 10:55:45    171s] (I)       After initializing earlyGlobalRoute syMemory usage = 1352.6 MB
[12/20 10:55:45    171s] (I)       Loading and dumping file time : 0.00 seconds
[12/20 10:55:45    171s] (I)       ============= Initialization =============
[12/20 10:55:45    171s] (I)       totalPins=72  totalGlobalPin=32 (44.44%)
[12/20 10:55:45    171s] (I)       total 2D Cap : 366217 = (148729 H, 217488 V)
[12/20 10:55:45    171s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[12/20 10:55:45    171s] (I)       ============  Phase 1a Route ============
[12/20 10:55:45    171s] (I)       Phase 1a runs 0.00 seconds
[12/20 10:55:45    171s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:45    171s] (I)       
[12/20 10:55:45    171s] (I)       ============  Phase 1b Route ============
[12/20 10:55:45    171s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:45    171s] (I)       
[12/20 10:55:45    171s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:45    171s] (I)       ============  Phase 1c Route ============
[12/20 10:55:45    171s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:45    171s] (I)       
[12/20 10:55:45    171s] (I)       ============  Phase 1d Route ============
[12/20 10:55:45    171s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:45    171s] (I)       
[12/20 10:55:45    171s] (I)       ============  Phase 1e Route ============
[12/20 10:55:45    171s] (I)       Phase 1e runs 0.00 seconds
[12/20 10:55:45    171s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:45    171s] (I)       
[12/20 10:55:45    171s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:45    171s] [NR-eGR] 
[12/20 10:55:45    171s] (I)       ============  Phase 1l Route ============
[12/20 10:55:45    171s] (I)       Phase 1l runs 0.00 seconds
[12/20 10:55:45    171s] (I)       
[12/20 10:55:45    171s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/20 10:55:45    171s] [NR-eGR]                OverCon            
[12/20 10:55:45    171s] [NR-eGR]                 #Gcell     %Gcell
[12/20 10:55:45    171s] [NR-eGR] Layer              (0)    OverCon 
[12/20 10:55:45    171s] [NR-eGR] ------------------------------------
[12/20 10:55:45    171s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/20 10:55:45    171s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/20 10:55:45    171s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/20 10:55:45    171s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/20 10:55:45    171s] [NR-eGR] ------------------------------------
[12/20 10:55:45    171s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/20 10:55:45    171s] [NR-eGR] 
[12/20 10:55:45    171s] (I)       Total Global Routing Runtime: 0.01 seconds
[12/20 10:55:45    171s] (I)       total 2D Cap : 367058 = (148966 H, 218092 V)
[12/20 10:55:45    171s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 10:55:45    171s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/20 10:55:45    171s] (I)       ============= track Assignment ============
[12/20 10:55:45    171s] (I)       extract Global 3D Wires
[12/20 10:55:45    171s] (I)       Extract Global WL : time=0.00
[12/20 10:55:45    171s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/20 10:55:45    171s] (I)       Initialization real time=0.00 seconds
[12/20 10:55:45    171s] (I)       Run Multi-thread track assignment
[12/20 10:55:45    171s] (I)       merging nets...
[12/20 10:55:45    171s] (I)       merging nets done
[12/20 10:55:45    171s] (I)       Kernel real time=0.00 seconds
[12/20 10:55:45    171s] (I)       End Greedy Track Assignment
[12/20 10:55:45    171s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:45    171s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 0
[12/20 10:55:45    171s] [NR-eGR] Layer2(M2)(V) length: 3.696000e+01um, number of vias: 22
[12/20 10:55:45    171s] [NR-eGR] Layer3(M3)(H) length: 6.674000e+01um, number of vias: 10
[12/20 10:55:45    171s] [NR-eGR] Layer4(TOP_M)(V) length: 1.680000e+01um, number of vias: 0
[12/20 10:55:45    171s] [NR-eGR] Total length: 1.205000e+02um, number of vias: 32
[12/20 10:55:45    171s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:45    171s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/20 10:55:45    171s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:55:45    171s] [NR-eGR] End Peak syMemory usage = 1338.5 MB
[12/20 10:55:45    171s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/20 10:55:45    171s] Extraction called for design 'fifo_mem' of instances=108 and nets=338 using extraction engine 'preRoute' .
[12/20 10:55:45    171s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:55:45    171s] Type 'man IMPEXT-3530' for more detail.
[12/20 10:55:45    171s] PreRoute RC Extraction called for design fifo_mem.
[12/20 10:55:45    171s] RC Extraction called in multi-corner(1) mode.
[12/20 10:55:45    171s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:55:45    171s] Type 'man IMPEXT-6197' for more detail.
[12/20 10:55:45    171s] RCMode: PreRoute
[12/20 10:55:45    171s]       RC Corner Indexes            0   
[12/20 10:55:45    171s] Capacitance Scaling Factor   : 1.00000 
[12/20 10:55:45    171s] Resistance Scaling Factor    : 1.00000 
[12/20 10:55:45    171s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 10:55:45    171s] Clock Res. Scaling Factor    : 1.00000 
[12/20 10:55:45    171s] Shrink Factor                : 1.00000
[12/20 10:55:45    171s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 10:55:45    171s] Updating RC grid for preRoute extraction ...
[12/20 10:55:45    171s] Initializing multi-corner resistance tables ...
[12/20 10:55:45    171s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1338.496M)
[12/20 10:55:45    171s] Compute RC Scale Done ...
[12/20 10:55:45    171s] [hotspot] +------------+---------------+---------------+
[12/20 10:55:45    171s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 10:55:45    171s] [hotspot] +------------+---------------+---------------+
[12/20 10:55:45    171s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 10:55:45    171s] [hotspot] +------------+---------------+---------------+
[12/20 10:55:45    171s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 10:55:45    171s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 10:55:45    171s] #################################################################################
[12/20 10:55:45    171s] # Design Stage: PreRoute
[12/20 10:55:45    171s] # Design Name: fifo_mem
[12/20 10:55:45    171s] # Design Mode: 90nm
[12/20 10:55:45    171s] # Analysis Mode: MMMC Non-OCV 
[12/20 10:55:45    171s] # Parasitics Mode: No SPEF/RCDB
[12/20 10:55:45    171s] # Signoff Settings: SI Off 
[12/20 10:55:45    171s] #################################################################################
[12/20 10:55:45    171s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:55:45    171s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:55:45    171s] Calculate delays in BcWc mode...
[12/20 10:55:45    171s] Topological Sorting (REAL = 0:00:00.0, MEM = 1393.7M, InitMEM = 1393.7M)
[12/20 10:55:45    171s] Start delay calculation (fullDC) (1 T). (MEM=1393.73)
[12/20 10:55:45    172s] End AAE Lib Interpolated Model. (MEM=1409.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:45    172s] Total number of fetched objects 61
[12/20 10:55:45    172s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:45    172s] End delay calculation. (MEM=1409.87 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:55:45    172s] End delay calculation (fullDC). (MEM=1409.87 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:55:45    172s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1409.9M) ***
[12/20 10:55:45    172s] Begin: GigaOpt postEco DRV Optimization
[12/20 10:55:45    172s] Info: 25 io nets excluded
[12/20 10:55:45    172s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:45    172s] PhyDesignGrid: maxLocalDensity 0.98
[12/20 10:55:45    172s] ### Creating PhyDesignMc. totSessionCpu=0:02:52 mem=1409.9M
[12/20 10:55:45    172s] Core basic site is CoreSite
[12/20 10:55:45    172s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:55:45    172s] Mark StBox On SiteArr starts
[12/20 10:55:45    172s] Mark StBox On SiteArr ends
[12/20 10:55:45    172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1409.9MB).
[12/20 10:55:45    172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:52 mem=1409.9M
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 10:55:45    172s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1409.9M
[12/20 10:55:45    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1409.9M
[12/20 10:55:45    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:55:45    172s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/20 10:55:45    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:55:45    172s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 10:55:45    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:55:45    172s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 10:55:45    172s] |    24|    24|    -3.86|    24|    24|    -2.71|    24|    24|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   0.00|          |         |
[12/20 10:55:45    172s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 10:55:45    172s] |    24|    24|    -3.86|    24|    24|    -2.71|    24|    24|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   0.00| 0:00:00.0|  1486.2M|
[12/20 10:55:45    172s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] ###############################################################################
[12/20 10:55:45    172s] #
[12/20 10:55:45    172s] #  Large fanout net report:  
[12/20 10:55:45    172s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 10:55:45    172s] #     - current density: 0.00
[12/20 10:55:45    172s] #
[12/20 10:55:45    172s] #  List of high fanout nets:
[12/20 10:55:45    172s] #
[12/20 10:55:45    172s] ###############################################################################
[12/20 10:55:45    172s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:55:45    172s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:55:45    172s] **** End NDR-Layer Usage Statistics ****
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] =======================================================================
[12/20 10:55:45    172s]                 Reasons for remaining drv violations
[12/20 10:55:45    172s] =======================================================================
[12/20 10:55:45    172s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] MultiBuffering failure reasons
[12/20 10:55:45    172s] ------------------------------------------------
[12/20 10:55:45    172s] *info:    11 net(s): Could not be fixed because it is multi driver net.
[12/20 10:55:45    172s] *info:    13 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] SingleBuffering failure reasons
[12/20 10:55:45    172s] ------------------------------------------------
[12/20 10:55:45    172s] *info:    11 net(s): Could not be fixed because it is multi driver net.
[12/20 10:55:45    172s] *info:    13 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] Resizing failure reasons
[12/20 10:55:45    172s] ------------------------------------------------
[12/20 10:55:45    172s] *info:    13 net(s): Could not be fixed because instance couldn't be resized.
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1486.2M) ***
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] End: GigaOpt postEco DRV Optimization
[12/20 10:55:45    172s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[12/20 10:55:45    172s] Begin: GigaOpt postEco optimization
[12/20 10:55:45    172s] Info: 25 io nets excluded
[12/20 10:55:45    172s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:45    172s] PhyDesignGrid: maxLocalDensity 1.00
[12/20 10:55:45    172s] ### Creating PhyDesignMc. totSessionCpu=0:02:52 mem=1467.1M
[12/20 10:55:45    172s] #spOpts: mergeVia=F 
[12/20 10:55:45    172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1467.1MB).
[12/20 10:55:45    172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:52 mem=1467.1M
[12/20 10:55:45    172s] 
[12/20 10:55:45    172s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/20 10:55:45    172s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1467.1M
[12/20 10:55:45    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1467.1M
[12/20 10:55:47    173s] *info: 25 io nets excluded
[12/20 10:55:47    173s] *info: 1 clock net excluded
[12/20 10:55:47    173s] *info: 4 special nets excluded.
[12/20 10:55:47    173s] *info: 11 multi-driver nets excluded.
[12/20 10:55:47    173s] *info: 312 no-driver nets excluded.
[12/20 10:55:47    174s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 0.00
[12/20 10:55:47    174s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:55:47    174s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:55:47    174s] **** End NDR-Layer Usage Statistics ****
[12/20 10:55:47    174s] 
[12/20 10:55:47    174s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1505.3M) ***
[12/20 10:55:47    174s] 
[12/20 10:55:47    174s] End: GigaOpt postEco optimization
[12/20 10:55:47    174s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[12/20 10:55:47    174s] GigaOpt: Skipping nonLegal postEco optimization
[12/20 10:55:47    174s] *** Steiner Routed Nets: 4.000%; Threshold: 100; Threshold for Hold: 100
[12/20 10:55:47    174s] Start to check current routing status for nets...
[12/20 10:55:47    174s] All nets are already routed correctly.
[12/20 10:55:47    174s] End to check current routing status for nets (mem=1486.2M)
[12/20 10:55:47    174s] Compute RC Scale Done ...
[12/20 10:55:47    174s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/20 10:55:47    174s] Info: 25 io nets excluded
[12/20 10:55:47    174s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:47    174s] PhyDesignGrid: maxLocalDensity 1.00
[12/20 10:55:47    174s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=1486.2M
[12/20 10:55:47    174s] #spOpts: mergeVia=F 
[12/20 10:55:47    174s] Core basic site is CoreSite
[12/20 10:55:47    174s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:55:47    174s] Mark StBox On SiteArr starts
[12/20 10:55:47    174s] Mark StBox On SiteArr ends
[12/20 10:55:47    174s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1486.2MB).
[12/20 10:55:47    174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=1486.2M
[12/20 10:55:47    174s] 
[12/20 10:55:47    174s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/20 10:55:47    174s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1486.2M
[12/20 10:55:47    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1486.2M
[12/20 10:55:49    175s] *info: 25 io nets excluded
[12/20 10:55:49    175s] *info: 1 clock net excluded
[12/20 10:55:49    175s] *info: 4 special nets excluded.
[12/20 10:55:49    175s] *info: 11 multi-driver nets excluded.
[12/20 10:55:49    175s] *info: 312 no-driver nets excluded.
[12/20 10:55:49    176s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 0.00
[12/20 10:55:49    176s] Optimizer TNS Opt
[12/20 10:55:49    176s] 
[12/20 10:55:49    176s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1521.3M) ***
[12/20 10:55:49    176s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:55:49    176s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:55:49    176s] **** End NDR-Layer Usage Statistics ****
[12/20 10:55:49    176s] 
[12/20 10:55:49    176s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1521.3M) ***
[12/20 10:55:49    176s] 
[12/20 10:55:49    176s] End: GigaOpt Optimization in post-eco TNS mode
[12/20 10:55:49    176s] 
[12/20 10:55:49    176s] Active setup views:
[12/20 10:55:49    176s]  my_analysis_view_setup
[12/20 10:55:49    176s]   Dominating endpoints: 0
[12/20 10:55:49    176s]   Dominating TNS: -0.000
[12/20 10:55:49    176s] 
[12/20 10:55:49    176s] Extraction called for design 'fifo_mem' of instances=108 and nets=338 using extraction engine 'preRoute' .
[12/20 10:55:49    176s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:55:49    176s] Type 'man IMPEXT-3530' for more detail.
[12/20 10:55:49    176s] PreRoute RC Extraction called for design fifo_mem.
[12/20 10:55:49    176s] RC Extraction called in multi-corner(1) mode.
[12/20 10:55:49    176s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:55:49    176s] Type 'man IMPEXT-6197' for more detail.
[12/20 10:55:49    176s] RCMode: PreRoute
[12/20 10:55:49    176s]       RC Corner Indexes            0   
[12/20 10:55:49    176s] Capacitance Scaling Factor   : 1.00000 
[12/20 10:55:49    176s] Resistance Scaling Factor    : 1.00000 
[12/20 10:55:49    176s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 10:55:49    176s] Clock Res. Scaling Factor    : 1.00000 
[12/20 10:55:49    176s] Shrink Factor                : 1.00000
[12/20 10:55:49    176s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 10:55:49    176s] Updating RC grid for preRoute extraction ...
[12/20 10:55:49    176s] Initializing multi-corner resistance tables ...
[12/20 10:55:49    176s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1472.043M)
[12/20 10:55:49    176s] Skewing Data Summary (End_of_FINAL)
[12/20 10:55:49    176s] --------------------------------------------------
[12/20 10:55:49    176s]  Total skewed count:0
[12/20 10:55:49    176s] --------------------------------------------------
[12/20 10:55:49    176s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/20 10:55:49    176s] [NR-eGR] Started earlyGlobalRoute kernel
[12/20 10:55:49    176s] [NR-eGR] Initial Peak syMemory usage = 1472.0 MB
[12/20 10:55:49    176s] (I)       Reading DB...
[12/20 10:55:49    176s] (I)       before initializing RouteDB syMemory usage = 1472.0 MB
[12/20 10:55:49    176s] (I)       congestionReportName   : 
[12/20 10:55:49    176s] (I)       layerRangeFor2DCongestion : 
[12/20 10:55:49    176s] (I)       buildTerm2TermWires    : 0
[12/20 10:55:49    176s] (I)       doTrackAssignment      : 1
[12/20 10:55:49    176s] (I)       dumpBookshelfFiles     : 0
[12/20 10:55:49    176s] (I)       numThreads             : 1
[12/20 10:55:49    176s] (I)       bufferingAwareRouting  : false
[12/20 10:55:49    176s] [NR-eGR] honorMsvRouteConstraint: false
[12/20 10:55:49    176s] (I)       honorPin               : false
[12/20 10:55:49    176s] (I)       honorPinGuide          : true
[12/20 10:55:49    176s] (I)       honorPartition         : false
[12/20 10:55:49    176s] (I)       allowPartitionCrossover: false
[12/20 10:55:49    176s] (I)       honorSingleEntry       : true
[12/20 10:55:49    176s] (I)       honorSingleEntryStrong : true
[12/20 10:55:49    176s] (I)       handleViaSpacingRule   : false
[12/20 10:55:49    176s] (I)       handleEolSpacingRule   : false
[12/20 10:55:49    176s] (I)       PDConstraint           : none
[12/20 10:55:49    176s] (I)       expBetterNDRHandling   : false
[12/20 10:55:49    176s] [NR-eGR] honorClockSpecNDR      : 0
[12/20 10:55:49    176s] (I)       routingEffortLevel     : 3
[12/20 10:55:49    176s] (I)       effortLevel            : standard
[12/20 10:55:49    176s] [NR-eGR] minRouteLayer          : 2
[12/20 10:55:49    176s] [NR-eGR] maxRouteLayer          : 127
[12/20 10:55:49    176s] (I)       relaxedTopLayerCeiling : 127
[12/20 10:55:49    176s] (I)       relaxedBottomLayerFloor: 2
[12/20 10:55:49    176s] (I)       numRowsPerGCell        : 1
[12/20 10:55:49    176s] (I)       speedUpLargeDesign     : 0
[12/20 10:55:49    176s] (I)       multiThreadingTA       : 1
[12/20 10:55:49    176s] (I)       blkAwareLayerSwitching : 1
[12/20 10:55:49    176s] (I)       optimizationMode       : false
[12/20 10:55:49    176s] (I)       routeSecondPG          : false
[12/20 10:55:49    176s] (I)       scenicRatioForLayerRelax: 0.00
[12/20 10:55:49    176s] (I)       detourLimitForLayerRelax: 0.00
[12/20 10:55:49    176s] (I)       punchThroughDistance   : 500.00
[12/20 10:55:49    176s] (I)       scenicBound            : 1.15
[12/20 10:55:49    176s] (I)       maxScenicToAvoidBlk    : 100.00
[12/20 10:55:49    176s] (I)       source-to-sink ratio   : 0.00
[12/20 10:55:49    176s] (I)       targetCongestionRatioH : 1.00
[12/20 10:55:49    176s] (I)       targetCongestionRatioV : 1.00
[12/20 10:55:49    176s] (I)       layerCongestionRatio   : 0.70
[12/20 10:55:49    176s] (I)       m1CongestionRatio      : 0.10
[12/20 10:55:49    176s] (I)       m2m3CongestionRatio    : 0.70
[12/20 10:55:49    176s] (I)       localRouteEffort       : 1.00
[12/20 10:55:49    176s] (I)       numSitesBlockedByOneVia: 8.00
[12/20 10:55:49    176s] (I)       supplyScaleFactorH     : 1.00
[12/20 10:55:49    176s] (I)       supplyScaleFactorV     : 1.00
[12/20 10:55:49    176s] (I)       highlight3DOverflowFactor: 0.00
[12/20 10:55:49    176s] (I)       doubleCutViaModelingRatio: 0.00
[12/20 10:55:49    176s] (I)       routeVias              : 
[12/20 10:55:49    176s] (I)       readTROption           : true
[12/20 10:55:49    176s] (I)       extraSpacingFactor     : 1.00
[12/20 10:55:49    176s] [NR-eGR] numTracksPerClockWire  : 0
[12/20 10:55:49    176s] (I)       routeSelectedNetsOnly  : false
[12/20 10:55:49    176s] (I)       clkNetUseMaxDemand     : false
[12/20 10:55:49    176s] (I)       extraDemandForClocks   : 0
[12/20 10:55:49    176s] (I)       steinerRemoveLayers    : false
[12/20 10:55:49    176s] (I)       demoteLayerScenicScale : 1.00
[12/20 10:55:49    176s] (I)       nonpreferLayerCostScale : 100.00
[12/20 10:55:49    176s] (I)       similarTopologyRoutingFast : false
[12/20 10:55:49    176s] (I)       spanningTreeRefinement : false
[12/20 10:55:49    176s] (I)       spanningTreeRefinementAlpha : 0.50
[12/20 10:55:49    176s] (I)       starting read tracks
[12/20 10:55:49    176s] (I)       build grid graph
[12/20 10:55:49    176s] (I)       build grid graph start
[12/20 10:55:49    176s] [NR-eGR] Layer1 has no routable track
[12/20 10:55:49    176s] [NR-eGR] Layer2 has single uniform track structure
[12/20 10:55:49    176s] [NR-eGR] Layer3 has single uniform track structure
[12/20 10:55:49    176s] [NR-eGR] Layer4 has single uniform track structure
[12/20 10:55:49    176s] (I)       build grid graph end
[12/20 10:55:49    176s] (I)       numViaLayers=4
[12/20 10:55:49    176s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:49    176s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:49    176s] (I)       Reading via VL for layer: 2 
[12/20 10:55:49    176s] (I)       end build via table
[12/20 10:55:49    176s] [NR-eGR] numRoutingBlks=0 numInstBlks=820 numPGBlocks=1657 numBumpBlks=0 numBoundaryFakeBlks=0
[12/20 10:55:49    176s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/20 10:55:49    176s] (I)       readDataFromPlaceDB
[12/20 10:55:49    176s] (I)       Read net information..
[12/20 10:55:49    176s] [NR-eGR] Read numTotalNets=25  numIgnoredNets=0
[12/20 10:55:49    176s] (I)       Read testcase time = 0.000 seconds
[12/20 10:55:49    176s] 
[12/20 10:55:49    176s] (I)       read default dcut vias
[12/20 10:55:49    176s] (I)       Reading via V2 for layer: 0 
[12/20 10:55:49    176s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:55:49    176s] (I)       Reading via VL for layer: 2 
[12/20 10:55:49    176s] (I)       build grid graph start
[12/20 10:55:49    176s] (I)       build grid graph end
[12/20 10:55:49    176s] (I)       Model blockage into capacity
[12/20 10:55:49    176s] (I)       Read numBlocks=4057  numPreroutedWires=0  numCapScreens=0
[12/20 10:55:49    176s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/20 10:55:49    176s] (I)       blocked area on Layer2 : 1568266974050  (108.89%)
[12/20 10:55:49    176s] (I)       blocked area on Layer3 : 1747224714550  (121.32%)
[12/20 10:55:49    176s] (I)       blocked area on Layer4 : 1798336393100  (124.87%)
[12/20 10:55:49    176s] (I)       Modeling time = 0.010 seconds
[12/20 10:55:49    176s] 
[12/20 10:55:49    176s] (I)       Number of ignored nets = 0
[12/20 10:55:49    176s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 10:55:49    176s] (I)       Number of clock nets = 1.  Ignored: No
[12/20 10:55:49    176s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 10:55:49    176s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 10:55:49    176s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 10:55:49    176s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 10:55:49    176s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 10:55:49    176s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 10:55:49    176s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 10:55:49    176s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1472.0 MB
[12/20 10:55:49    176s] (I)       Ndr track 0 does not exist
[12/20 10:55:49    176s] (I)       Layer1  viaCost=300.00
[12/20 10:55:49    176s] (I)       Layer2  viaCost=100.00
[12/20 10:55:49    176s] (I)       Layer3  viaCost=200.00
[12/20 10:55:49    176s] (I)       ---------------------Grid Graph Info--------------------
[12/20 10:55:49    176s] (I)       routing area        :  (0, 0) - (1200080, 1200080)
[12/20 10:55:49    176s] (I)       core area           :  (270160, 270160) - (929920, 929920)
[12/20 10:55:49    176s] (I)       Site Width          :   560  (dbu)
[12/20 10:55:49    176s] (I)       Row Height          :  5600  (dbu)
[12/20 10:55:49    176s] (I)       GCell Width         :  5600  (dbu)
[12/20 10:55:49    176s] (I)       GCell Height        :  5600  (dbu)
[12/20 10:55:49    176s] (I)       grid                :   215   215     4
[12/20 10:55:49    176s] (I)       vertical capacity   :     0  5600     0  5600
[12/20 10:55:49    176s] (I)       horizontal capacity :     0     0  5600     0
[12/20 10:55:49    176s] (I)       Default wire width  :   230   280   280   440
[12/20 10:55:49    176s] (I)       Default wire space  :   230   280   280   460
[12/20 10:55:49    176s] (I)       Default pitch size  :   460   560   560  1120
[12/20 10:55:49    176s] (I)       First Track Coord   :     0   520   800  1640
[12/20 10:55:49    176s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/20 10:55:49    176s] (I)       Total num of tracks :     0  2142  2142  1070
[12/20 10:55:49    176s] (I)       Num of masks        :     1     1     1     1
[12/20 10:55:49    176s] (I)       Num of trim masks   :     0     0     0     0
[12/20 10:55:49    176s] (I)       --------------------------------------------------------
[12/20 10:55:49    176s] 
[12/20 10:55:49    176s] [NR-eGR] ============ Routing rule table ============
[12/20 10:55:49    176s] [NR-eGR] Rule id 0. Nets 24 
[12/20 10:55:49    176s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/20 10:55:49    176s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/20 10:55:49    176s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:49    176s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:55:49    176s] [NR-eGR] ========================================
[12/20 10:55:49    176s] [NR-eGR] 
[12/20 10:55:49    176s] (I)       After initializing earlyGlobalRoute syMemory usage = 1472.0 MB
[12/20 10:55:49    176s] (I)       Loading and dumping file time : 0.01 seconds
[12/20 10:55:49    176s] (I)       ============= Initialization =============
[12/20 10:55:49    176s] (I)       totalPins=72  totalGlobalPin=32 (44.44%)
[12/20 10:55:49    176s] (I)       total 2D Cap : 366217 = (148729 H, 217488 V)
[12/20 10:55:49    176s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[12/20 10:55:49    176s] (I)       ============  Phase 1a Route ============
[12/20 10:55:49    176s] (I)       Phase 1a runs 0.00 seconds
[12/20 10:55:49    176s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:49    176s] (I)       
[12/20 10:55:49    176s] (I)       ============  Phase 1b Route ============
[12/20 10:55:49    176s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:49    176s] (I)       
[12/20 10:55:49    176s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:49    176s] (I)       ============  Phase 1c Route ============
[12/20 10:55:49    176s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:49    176s] (I)       
[12/20 10:55:49    176s] (I)       ============  Phase 1d Route ============
[12/20 10:55:49    176s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:49    176s] (I)       
[12/20 10:55:49    176s] (I)       ============  Phase 1e Route ============
[12/20 10:55:49    176s] (I)       Phase 1e runs 0.00 seconds
[12/20 10:55:49    176s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:55:49    176s] (I)       
[12/20 10:55:49    176s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:55:49    176s] [NR-eGR] 
[12/20 10:55:49    176s] (I)       ============  Phase 1l Route ============
[12/20 10:55:49    176s] (I)       Phase 1l runs 0.00 seconds
[12/20 10:55:49    176s] (I)       
[12/20 10:55:49    176s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/20 10:55:49    176s] [NR-eGR]                OverCon            
[12/20 10:55:49    176s] [NR-eGR]                 #Gcell     %Gcell
[12/20 10:55:49    176s] [NR-eGR] Layer              (0)    OverCon 
[12/20 10:55:49    176s] [NR-eGR] ------------------------------------
[12/20 10:55:49    176s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/20 10:55:49    176s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/20 10:55:49    176s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/20 10:55:49    176s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/20 10:55:49    176s] [NR-eGR] ------------------------------------
[12/20 10:55:49    176s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/20 10:55:49    176s] [NR-eGR] 
[12/20 10:55:49    176s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/20 10:55:49    176s] (I)       total 2D Cap : 367058 = (148966 H, 218092 V)
[12/20 10:55:49    176s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 10:55:49    176s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/20 10:55:49    176s] [NR-eGR] End Peak syMemory usage = 1472.0 MB
[12/20 10:55:49    176s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[12/20 10:55:49    176s] [hotspot] +------------+---------------+---------------+
[12/20 10:55:49    176s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 10:55:49    176s] [hotspot] +------------+---------------+---------------+
[12/20 10:55:49    176s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 10:55:49    176s] [hotspot] +------------+---------------+---------------+
[12/20 10:55:49    176s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 10:55:49    176s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 10:55:49    176s] #################################################################################
[12/20 10:55:49    176s] # Design Stage: PreRoute
[12/20 10:55:49    176s] # Design Name: fifo_mem
[12/20 10:55:49    176s] # Design Mode: 90nm
[12/20 10:55:49    176s] # Analysis Mode: MMMC Non-OCV 
[12/20 10:55:49    176s] # Parasitics Mode: No SPEF/RCDB
[12/20 10:55:49    176s] # Signoff Settings: SI Off 
[12/20 10:55:49    176s] #################################################################################
[12/20 10:55:49    176s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:55:49    176s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:55:49    176s] Calculate delays in BcWc mode...
[12/20 10:55:49    176s] Topological Sorting (REAL = 0:00:00.0, MEM = 1470.0M, InitMEM = 1470.0M)
[12/20 10:55:49    176s] Start delay calculation (fullDC) (1 T). (MEM=1470.05)
[12/20 10:55:49    176s] End AAE Lib Interpolated Model. (MEM=1486.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:49    176s] Total number of fetched objects 61
[12/20 10:55:49    176s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:49    176s] End delay calculation. (MEM=1486.18 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:55:49    176s] End delay calculation (fullDC). (MEM=1486.18 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:55:49    176s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1486.2M) ***
[12/20 10:55:49    176s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:56 mem=1486.2M)
[12/20 10:55:49    176s] Reported timing to dir ./timingReports
[12/20 10:55:49    176s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1132.8M, totSessionCpu=0:02:56 **
[12/20 10:55:49    176s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (24)      |
|   max_fanout   |      0 (0)       |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1133.4M, totSessionCpu=0:02:56 **
[12/20 10:55:49    176s] Deleting Cell Server ...
[12/20 10:55:49    176s] Deleting Lib Analyzer.
[12/20 10:55:49    176s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/20 10:55:49    176s] Type 'man IMPOPT-3195' for more detail.
[12/20 10:55:49    176s] *** Finished optDesign ***
[12/20 10:55:49    176s] 
[12/20 10:55:49    176s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:18.7 real=0:00:20.0)
[12/20 10:55:49    176s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[12/20 10:55:49    176s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[12/20 10:55:49    176s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.2 real=0:00:00.2)
[12/20 10:55:49    176s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.3 real=0:00:02.3)
[12/20 10:55:49    176s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[12/20 10:55:49    176s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[12/20 10:55:49    176s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[12/20 10:55:49    176s] Info: pop threads available for lower-level modules during optimization.
[12/20 10:55:49    176s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/20 10:55:51    176s] <CMD> optDesign -postCTS
[12/20 10:55:51    176s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 10:55:51    176s] Core basic site is CoreSite
[12/20 10:55:51    176s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:55:51    176s] Mark StBox On SiteArr starts
[12/20 10:55:51    176s] Mark StBox On SiteArr ends
[12/20 10:55:51    176s] #spOpts: mergeVia=F 
[12/20 10:55:51    176s] GigaOpt running with 1 threads.
[12/20 10:55:51    176s] Info: 1 threads available for lower-level modules during optimization.
[12/20 10:55:51    176s] #spOpts: mergeVia=F 
[12/20 10:55:51    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1350.6MB).
[12/20 10:55:51    176s] Creating Cell Server ...(0, 0, 0, 0)
[12/20 10:55:51    176s] Summary for sequential cells identification: 
[12/20 10:55:51    176s]   Identified SBFF number: 114
[12/20 10:55:51    176s]   Identified MBFF number: 0
[12/20 10:55:51    176s]   Identified SB Latch number: 0
[12/20 10:55:51    176s]   Identified MB Latch number: 0
[12/20 10:55:51    176s]   Not identified SBFF number: 6
[12/20 10:55:51    176s]   Not identified MBFF number: 0
[12/20 10:55:51    176s]   Not identified SB Latch number: 0
[12/20 10:55:51    176s]   Not identified MB Latch number: 0
[12/20 10:55:51    176s]   Number of sequential cells which are not FFs: 83
[12/20 10:55:51    176s] Creating Cell Server, finished. 
[12/20 10:55:51    176s] 
[12/20 10:55:51    176s] 
[12/20 10:55:51    176s] Creating Lib Analyzer ...
[12/20 10:55:51    176s]  Visiting view : my_analysis_view_setup
[12/20 10:55:51    176s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/20 10:55:51    176s]  Visiting view : my_analysis_view_hold
[12/20 10:55:51    176s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/20 10:55:51    176s]  Setting StdDelay to 50.60
[12/20 10:55:51    176s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:55:51    176s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 10:55:51    176s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:55:51    176s] 
[12/20 10:55:52    177s] Creating Lib Analyzer, finished. 
[12/20 10:55:52    177s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1094.3M, totSessionCpu=0:02:57 **
[12/20 10:55:52    177s] *** optDesign -postCTS ***
[12/20 10:55:52    177s] DRC Margin: user margin 0.0; extra margin 0.2
[12/20 10:55:52    177s] Hold Target Slack: user slack 0
[12/20 10:55:52    177s] Setup Target Slack: user slack 0; extra slack 0.1
[12/20 10:55:52    177s] setUsefulSkewMode -ecoRoute false
[12/20 10:55:52    177s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/20 10:55:52    177s] Type 'man IMPOPT-3195' for more detail.
[12/20 10:55:52    177s] Deleting Cell Server ...
[12/20 10:55:52    177s] Deleting Lib Analyzer.
[12/20 10:55:52    177s] Multi-VT timing optimization disabled based on library information.
[12/20 10:55:52    177s] Creating Cell Server ...(0, 0, 0, 0)
[12/20 10:55:52    177s] Summary for sequential cells identification: 
[12/20 10:55:52    177s]   Identified SBFF number: 114
[12/20 10:55:52    177s]   Identified MBFF number: 0
[12/20 10:55:52    177s]   Identified SB Latch number: 0
[12/20 10:55:52    177s]   Identified MB Latch number: 0
[12/20 10:55:52    177s]   Not identified SBFF number: 6
[12/20 10:55:52    177s]   Not identified MBFF number: 0
[12/20 10:55:52    177s]   Not identified SB Latch number: 0
[12/20 10:55:52    177s]   Not identified MB Latch number: 0
[12/20 10:55:52    177s]   Number of sequential cells which are not FFs: 83
[12/20 10:55:52    177s] Creating Cell Server, finished. 
[12/20 10:55:52    177s] 
[12/20 10:55:52    177s]  Visiting view : my_analysis_view_setup
[12/20 10:55:52    177s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/20 10:55:52    177s]  Visiting view : my_analysis_view_hold
[12/20 10:55:52    177s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/20 10:55:52    177s]  Setting StdDelay to 50.60
[12/20 10:55:52    177s] Deleting Cell Server ...
[12/20 10:55:52    177s] Start to check current routing status for nets...
[12/20 10:55:52    177s] All nets are already routed correctly.
[12/20 10:55:52    177s] End to check current routing status for nets (mem=1303.2M)
[12/20 10:55:52    177s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1370.0M
[12/20 10:55:53    177s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=1370.0M
[12/20 10:55:53    178s] Compute RC Scale Done ...
[12/20 10:55:53    178s] #################################################################################
[12/20 10:55:53    178s] # Design Stage: PreRoute
[12/20 10:55:53    178s] # Design Name: fifo_mem
[12/20 10:55:53    178s] # Design Mode: 90nm
[12/20 10:55:53    178s] # Analysis Mode: MMMC Non-OCV 
[12/20 10:55:53    178s] # Parasitics Mode: No SPEF/RCDB
[12/20 10:55:53    178s] # Signoff Settings: SI Off 
[12/20 10:55:53    178s] #################################################################################
[12/20 10:55:53    178s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:55:53    178s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:55:53    178s] Calculate delays in BcWc mode...
[12/20 10:55:53    178s] Topological Sorting (REAL = 0:00:00.0, MEM = 1430.4M, InitMEM = 1430.4M)
[12/20 10:55:53    178s] Start delay calculation (fullDC) (1 T). (MEM=1430.36)
[12/20 10:55:53    178s] End AAE Lib Interpolated Model. (MEM=1446.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:53    178s] Total number of fetched objects 61
[12/20 10:55:53    178s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:55:53    178s] End delay calculation. (MEM=1446.49 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:55:53    178s] End delay calculation (fullDC). (MEM=1446.49 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:55:53    178s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1446.5M) ***
[12/20 10:55:53    178s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:58 mem=1446.5M)
[12/20 10:55:53    178s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (24)      |
|   max_fanout   |      0 (0)       |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1124.7M, totSessionCpu=0:02:58 **
[12/20 10:55:53    178s] ** INFO : this run is activating low effort ccoptDesign flow
[12/20 10:55:53    178s] PhyDesignGrid: maxLocalDensity 0.98
[12/20 10:55:53    178s] ### Creating PhyDesignMc. totSessionCpu=0:02:58 mem=1350.2M
[12/20 10:55:53    178s] #spOpts: mergeVia=F 
[12/20 10:55:53    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1350.2MB).
[12/20 10:55:53    178s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:58 mem=1350.2M
[12/20 10:55:53    178s] *** Starting optimizing excluded clock nets MEM= 1350.2M) ***
[12/20 10:55:53    178s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1350.2M) ***
[12/20 10:55:53    178s] *** Starting optimizing excluded clock nets MEM= 1350.2M) ***
[12/20 10:55:53    178s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1350.2M) ***
[12/20 10:55:53    178s] *** Check timing (0:00:00.0)
[12/20 10:55:53    178s] Begin: GigaOpt Optimization in TNS mode
[12/20 10:55:53    178s] Info: 25 io nets excluded
[12/20 10:55:53    178s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:53    178s] PhyDesignGrid: maxLocalDensity 0.95
[12/20 10:55:53    178s] ### Creating PhyDesignMc. totSessionCpu=0:02:58 mem=1358.2M
[12/20 10:55:53    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1358.2MB).
[12/20 10:55:53    178s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:58 mem=1358.2M
[12/20 10:55:53    178s] 
[12/20 10:55:53    178s] Creating Lib Analyzer ...
[12/20 10:55:53    178s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:55:53    178s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:55:53    178s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:55:53    178s] 
[12/20 10:55:53    178s] Creating Lib Analyzer, finished. 
[12/20 10:55:53    178s] 
[12/20 10:55:53    178s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/20 10:55:53    178s] ### Creating LA Mngr. totSessionCpu=0:02:59 mem=1358.2M
[12/20 10:55:53    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:59 mem=1358.2M
[12/20 10:55:55    180s] *info: 25 io nets excluded
[12/20 10:55:55    180s] *info: 1 clock net excluded
[12/20 10:55:55    180s] *info: 4 special nets excluded.
[12/20 10:55:55    180s] *info: 11 multi-driver nets excluded.
[12/20 10:55:55    180s] *info: 312 no-driver nets excluded.
[12/20 10:55:55    180s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 0.00
[12/20 10:55:55    180s] Optimizer TNS Opt
[12/20 10:55:55    180s] 
[12/20 10:55:55    180s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1507.7M) ***
[12/20 10:55:55    180s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:55:55    180s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:55:55    180s] **** End NDR-Layer Usage Statistics ****
[12/20 10:55:55    180s] 
[12/20 10:55:55    180s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1507.7M) ***
[12/20 10:55:55    180s] 
[12/20 10:55:55    180s] End: GigaOpt Optimization in TNS mode
[12/20 10:55:55    180s] Deleting Lib Analyzer.
[12/20 10:55:55    180s] Begin: GigaOpt Optimization in WNS mode
[12/20 10:55:55    180s] Info: 25 io nets excluded
[12/20 10:55:55    180s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:55    180s] PhyDesignGrid: maxLocalDensity 1.00
[12/20 10:55:55    180s] ### Creating PhyDesignMc. totSessionCpu=0:03:01 mem=1353.1M
[12/20 10:55:55    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1353.1MB).
[12/20 10:55:55    180s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:01 mem=1353.1M
[12/20 10:55:55    180s] 
[12/20 10:55:55    180s] Creating Lib Analyzer ...
[12/20 10:55:55    180s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:55:55    180s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:55:55    180s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:55:55    180s] 
[12/20 10:55:56    181s] Creating Lib Analyzer, finished. 
[12/20 10:55:56    181s] 
[12/20 10:55:56    181s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/20 10:55:56    181s] ### Creating LA Mngr. totSessionCpu=0:03:01 mem=1355.1M
[12/20 10:55:56    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:01 mem=1355.1M
[12/20 10:55:57    182s] *info: 25 io nets excluded
[12/20 10:55:57    182s] *info: 1 clock net excluded
[12/20 10:55:57    182s] *info: 4 special nets excluded.
[12/20 10:55:57    182s] *info: 11 multi-driver nets excluded.
[12/20 10:55:57    182s] *info: 312 no-driver nets excluded.
[12/20 10:55:58    183s] ** GigaOpt Optimizer WNS Slack 0.076 TNS Slack 0.000 Density 0.00
[12/20 10:55:58    183s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:55:58    183s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:55:58    183s] **** End NDR-Layer Usage Statistics ****
[12/20 10:55:58    183s] 
[12/20 10:55:58    183s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1488.6M) ***
[12/20 10:55:58    183s] 
[12/20 10:55:58    183s] End: GigaOpt Optimization in WNS mode
[12/20 10:55:58    183s] Deleting Lib Analyzer.
[12/20 10:55:58    183s] Begin: GigaOpt Optimization in TNS mode
[12/20 10:55:58    183s] Info: 25 io nets excluded
[12/20 10:55:58    183s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:55:58    183s] PhyDesignGrid: maxLocalDensity 0.95
[12/20 10:55:58    183s] ### Creating PhyDesignMc. totSessionCpu=0:03:03 mem=1353.1M
[12/20 10:55:58    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1353.1MB).
[12/20 10:55:58    183s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:03 mem=1353.1M
[12/20 10:55:58    183s] 
[12/20 10:55:58    183s] Creating Lib Analyzer ...
[12/20 10:55:58    183s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:55:58    183s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:55:58    183s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:55:58    183s] 
[12/20 10:55:58    183s] Creating Lib Analyzer, finished. 
[12/20 10:55:58    183s] 
[12/20 10:55:58    183s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/20 10:55:58    183s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1355.1M
[12/20 10:55:58    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1355.1M
[12/20 10:56:00    185s] *info: 25 io nets excluded
[12/20 10:56:00    185s] *info: 1 clock net excluded
[12/20 10:56:00    185s] *info: 4 special nets excluded.
[12/20 10:56:00    185s] *info: 11 multi-driver nets excluded.
[12/20 10:56:00    185s] *info: 312 no-driver nets excluded.
[12/20 10:56:00    185s] ** GigaOpt Optimizer WNS Slack 0.076 TNS Slack 0.000 Density 0.00
[12/20 10:56:00    185s] Optimizer TNS Opt
[12/20 10:56:00    185s] 
[12/20 10:56:00    185s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1504.7M) ***
[12/20 10:56:00    185s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:56:00    185s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:56:00    185s] **** End NDR-Layer Usage Statistics ****
[12/20 10:56:00    185s] 
[12/20 10:56:00    185s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1504.7M) ***
[12/20 10:56:00    185s] 
[12/20 10:56:00    185s] End: GigaOpt Optimization in TNS mode
[12/20 10:56:00    185s] Info: 25 io nets excluded
[12/20 10:56:00    185s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:56:00    185s] ### Creating LA Mngr. totSessionCpu=0:03:06 mem=1353.1M
[12/20 10:56:00    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:06 mem=1353.1M
[12/20 10:56:00    185s] PhyDesignGrid: maxLocalDensity 0.98
[12/20 10:56:00    185s] ### Creating PhyDesignMc. totSessionCpu=0:03:06 mem=1486.6M
[12/20 10:56:00    185s] #spOpts: mergeVia=F 
[12/20 10:56:00    185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1486.6MB).
[12/20 10:56:00    185s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:06 mem=1486.6M
[12/20 10:56:00    185s] Begin: Area Reclaim Optimization
[12/20 10:56:00    185s] 
[12/20 10:56:00    185s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 10:56:00    185s] ### Creating LA Mngr. totSessionCpu=0:03:06 mem=1486.6M
[12/20 10:56:00    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:06 mem=1486.6M
[12/20 10:56:00    185s] Usable buffer cells for single buffer setup transform:
[12/20 10:56:00    185s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[12/20 10:56:00    185s] Number of usable buffer cells above: 13
[12/20 10:56:00    185s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 0.00
[12/20 10:56:00    185s] +----------+---------+--------+--------+------------+--------+
[12/20 10:56:00    185s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/20 10:56:00    185s] +----------+---------+--------+--------+------------+--------+
[12/20 10:56:00    185s] |     0.00%|        -|   0.100|   0.000|   0:00:00.0| 1486.6M|
[12/20 10:56:00    185s] |     0.00%|        0|   0.100|   0.000|   0:00:00.0| 1487.6M|
[12/20 10:56:00    185s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/20 10:56:00    185s] |     0.00%|        0|   0.100|   0.000|   0:00:00.0| 1487.6M|
[12/20 10:56:00    185s] |     0.00%|        0|   0.100|   0.000|   0:00:00.0| 1487.6M|
[12/20 10:56:00    185s] |     0.00%|        0|   0.100|   0.000|   0:00:00.0| 1487.6M|
[12/20 10:56:00    185s] #optDebug: <stH: 5.6000 MiSeL: 78.2670>
[12/20 10:56:00    185s] |     0.00%|        0|   0.100|   0.000|   0:00:00.0| 1487.6M|
[12/20 10:56:00    185s] +----------+---------+--------+--------+------------+--------+
[12/20 10:56:00    185s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 0.00
[12/20 10:56:00    185s] 
[12/20 10:56:00    185s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/20 10:56:00    185s] --------------------------------------------------------------
[12/20 10:56:00    185s] |                                   | Total     | Sequential |
[12/20 10:56:00    185s] --------------------------------------------------------------
[12/20 10:56:00    185s] | Num insts resized                 |       0  |       0    |
[12/20 10:56:00    185s] | Num insts undone                  |       0  |       0    |
[12/20 10:56:00    185s] | Num insts Downsized               |       0  |       0    |
[12/20 10:56:00    185s] | Num insts Samesized               |       0  |       0    |
[12/20 10:56:00    185s] | Num insts Upsized                 |       0  |       0    |
[12/20 10:56:00    185s] | Num multiple commits+uncommits    |       0  |       -    |
[12/20 10:56:00    185s] --------------------------------------------------------------
[12/20 10:56:00    185s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:56:00    185s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:56:00    185s] **** End NDR-Layer Usage Statistics ****
[12/20 10:56:00    185s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[12/20 10:56:00    185s] *** Starting refinePlace (0:03:06 mem=1503.6M) ***
[12/20 10:56:00    185s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:56:00    185s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[12/20 10:56:00    185s] Type 'man IMPSP-2022' for more detail.
[12/20 10:56:00    185s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/20 10:56:00    185s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:56:00    185s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.6MB
[12/20 10:56:00    185s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1503.6MB) @(0:03:06 - 0:03:06).
[12/20 10:56:00    185s] *** Finished refinePlace (0:03:06 mem=1503.6M) ***
[12/20 10:56:00    185s] *** maximum move = 0.00 um ***
[12/20 10:56:00    185s] *** Finished re-routing un-routed nets (1503.6M) ***
[12/20 10:56:00    185s] 
[12/20 10:56:00    185s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1503.6M) ***
[12/20 10:56:00    185s] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1354.09M, totSessionCpu=0:03:06).
[12/20 10:56:00    185s] ### Creating LA Mngr. totSessionCpu=0:03:06 mem=1354.1M
[12/20 10:56:00    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:06 mem=1354.1M
[12/20 10:56:00    185s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/20 10:56:00    185s] [PSP]     Started earlyGlobalRoute kernel
[12/20 10:56:00    185s] [PSP]     Initial Peak syMemory usage = 1354.1 MB
[12/20 10:56:00    185s] (I)       Reading DB...
[12/20 10:56:00    185s] (I)       before initializing RouteDB syMemory usage = 1354.1 MB
[12/20 10:56:00    185s] (I)       congestionReportName   : 
[12/20 10:56:00    185s] (I)       layerRangeFor2DCongestion : 
[12/20 10:56:00    185s] (I)       buildTerm2TermWires    : 1
[12/20 10:56:00    185s] (I)       doTrackAssignment      : 1
[12/20 10:56:00    185s] (I)       dumpBookshelfFiles     : 0
[12/20 10:56:00    185s] (I)       numThreads             : 1
[12/20 10:56:00    185s] (I)       bufferingAwareRouting  : false
[12/20 10:56:00    185s] [NR-eGR] honorMsvRouteConstraint: false
[12/20 10:56:00    185s] (I)       honorPin               : false
[12/20 10:56:00    185s] (I)       honorPinGuide          : true
[12/20 10:56:00    185s] (I)       honorPartition         : false
[12/20 10:56:00    185s] (I)       allowPartitionCrossover: false
[12/20 10:56:00    185s] (I)       honorSingleEntry       : true
[12/20 10:56:00    185s] (I)       honorSingleEntryStrong : true
[12/20 10:56:00    185s] (I)       handleViaSpacingRule   : false
[12/20 10:56:00    185s] (I)       handleEolSpacingRule   : false
[12/20 10:56:00    185s] (I)       PDConstraint           : none
[12/20 10:56:00    185s] (I)       expBetterNDRHandling   : false
[12/20 10:56:00    185s] [NR-eGR] honorClockSpecNDR      : 0
[12/20 10:56:00    185s] (I)       routingEffortLevel     : 3
[12/20 10:56:00    185s] (I)       effortLevel            : standard
[12/20 10:56:00    185s] [NR-eGR] minRouteLayer          : 2
[12/20 10:56:00    185s] [NR-eGR] maxRouteLayer          : 127
[12/20 10:56:00    185s] (I)       relaxedTopLayerCeiling : 127
[12/20 10:56:00    185s] (I)       relaxedBottomLayerFloor: 2
[12/20 10:56:00    185s] (I)       numRowsPerGCell        : 1
[12/20 10:56:00    185s] (I)       speedUpLargeDesign     : 0
[12/20 10:56:00    185s] (I)       multiThreadingTA       : 1
[12/20 10:56:00    185s] (I)       blkAwareLayerSwitching : 1
[12/20 10:56:00    185s] (I)       optimizationMode       : false
[12/20 10:56:00    185s] (I)       routeSecondPG          : false
[12/20 10:56:00    185s] (I)       scenicRatioForLayerRelax: 0.00
[12/20 10:56:00    185s] (I)       detourLimitForLayerRelax: 0.00
[12/20 10:56:00    185s] (I)       punchThroughDistance   : 500.00
[12/20 10:56:00    185s] (I)       scenicBound            : 1.15
[12/20 10:56:00    185s] (I)       maxScenicToAvoidBlk    : 100.00
[12/20 10:56:00    185s] (I)       source-to-sink ratio   : 0.00
[12/20 10:56:00    185s] (I)       targetCongestionRatioH : 1.00
[12/20 10:56:00    185s] (I)       targetCongestionRatioV : 1.00
[12/20 10:56:00    185s] (I)       layerCongestionRatio   : 0.70
[12/20 10:56:00    185s] (I)       m1CongestionRatio      : 0.10
[12/20 10:56:00    185s] (I)       m2m3CongestionRatio    : 0.70
[12/20 10:56:00    185s] (I)       localRouteEffort       : 1.00
[12/20 10:56:00    185s] (I)       numSitesBlockedByOneVia: 8.00
[12/20 10:56:00    185s] (I)       supplyScaleFactorH     : 1.00
[12/20 10:56:00    185s] (I)       supplyScaleFactorV     : 1.00
[12/20 10:56:00    185s] (I)       highlight3DOverflowFactor: 0.00
[12/20 10:56:00    185s] (I)       doubleCutViaModelingRatio: 0.00
[12/20 10:56:00    185s] (I)       routeVias              : 
[12/20 10:56:00    185s] (I)       readTROption           : true
[12/20 10:56:00    185s] (I)       extraSpacingFactor     : 1.00
[12/20 10:56:00    185s] [NR-eGR] numTracksPerClockWire  : 0
[12/20 10:56:00    185s] (I)       routeSelectedNetsOnly  : false
[12/20 10:56:00    185s] (I)       clkNetUseMaxDemand     : false
[12/20 10:56:00    185s] (I)       extraDemandForClocks   : 0
[12/20 10:56:00    185s] (I)       steinerRemoveLayers    : false
[12/20 10:56:00    185s] (I)       demoteLayerScenicScale : 1.00
[12/20 10:56:00    185s] (I)       nonpreferLayerCostScale : 100.00
[12/20 10:56:00    185s] (I)       similarTopologyRoutingFast : false
[12/20 10:56:00    185s] (I)       spanningTreeRefinement : false
[12/20 10:56:00    185s] (I)       spanningTreeRefinementAlpha : 0.50
[12/20 10:56:00    185s] (I)       starting read tracks
[12/20 10:56:00    185s] (I)       build grid graph
[12/20 10:56:00    185s] (I)       build grid graph start
[12/20 10:56:00    185s] [NR-eGR] Layer1 has no routable track
[12/20 10:56:00    185s] [NR-eGR] Layer2 has single uniform track structure
[12/20 10:56:00    185s] [NR-eGR] Layer3 has single uniform track structure
[12/20 10:56:00    185s] [NR-eGR] Layer4 has single uniform track structure
[12/20 10:56:00    185s] (I)       build grid graph end
[12/20 10:56:00    185s] (I)       numViaLayers=4
[12/20 10:56:00    185s] (I)       Reading via V2 for layer: 0 
[12/20 10:56:00    185s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:56:00    185s] (I)       Reading via VL for layer: 2 
[12/20 10:56:00    185s] (I)       end build via table
[12/20 10:56:00    185s] [NR-eGR] numRoutingBlks=0 numInstBlks=820 numPGBlocks=1657 numBumpBlks=0 numBoundaryFakeBlks=0
[12/20 10:56:00    185s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/20 10:56:00    185s] (I)       readDataFromPlaceDB
[12/20 10:56:00    185s] (I)       Read net information..
[12/20 10:56:00    185s] [NR-eGR] Read numTotalNets=25  numIgnoredNets=0
[12/20 10:56:00    185s] (I)       Read testcase time = 0.000 seconds
[12/20 10:56:00    185s] 
[12/20 10:56:00    185s] (I)       read default dcut vias
[12/20 10:56:00    185s] (I)       Reading via V2 for layer: 0 
[12/20 10:56:00    185s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:56:00    185s] (I)       Reading via VL for layer: 2 
[12/20 10:56:00    185s] (I)       build grid graph start
[12/20 10:56:00    185s] (I)       build grid graph end
[12/20 10:56:00    185s] (I)       Model blockage into capacity
[12/20 10:56:00    185s] (I)       Read numBlocks=4057  numPreroutedWires=0  numCapScreens=0
[12/20 10:56:00    185s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/20 10:56:00    185s] (I)       blocked area on Layer2 : 1568266974050  (108.89%)
[12/20 10:56:00    185s] (I)       blocked area on Layer3 : 1747224714550  (121.32%)
[12/20 10:56:00    185s] (I)       blocked area on Layer4 : 1798336393100  (124.87%)
[12/20 10:56:00    185s] (I)       Modeling time = 0.000 seconds
[12/20 10:56:00    185s] 
[12/20 10:56:00    185s] (I)       Number of ignored nets = 0
[12/20 10:56:00    185s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 10:56:00    185s] (I)       Number of clock nets = 1.  Ignored: No
[12/20 10:56:00    185s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 10:56:00    185s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 10:56:00    185s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 10:56:00    185s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 10:56:00    185s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 10:56:00    185s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 10:56:00    185s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 10:56:00    185s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1354.1 MB
[12/20 10:56:00    185s] (I)       Ndr track 0 does not exist
[12/20 10:56:00    185s] (I)       Layer1  viaCost=300.00
[12/20 10:56:00    185s] (I)       Layer2  viaCost=100.00
[12/20 10:56:00    185s] (I)       Layer3  viaCost=200.00
[12/20 10:56:00    185s] (I)       ---------------------Grid Graph Info--------------------
[12/20 10:56:00    185s] (I)       routing area        :  (0, 0) - (1200080, 1200080)
[12/20 10:56:00    185s] (I)       core area           :  (270160, 270160) - (929920, 929920)
[12/20 10:56:00    185s] (I)       Site Width          :   560  (dbu)
[12/20 10:56:00    185s] (I)       Row Height          :  5600  (dbu)
[12/20 10:56:00    185s] (I)       GCell Width         :  5600  (dbu)
[12/20 10:56:00    185s] (I)       GCell Height        :  5600  (dbu)
[12/20 10:56:00    185s] (I)       grid                :   215   215     4
[12/20 10:56:00    185s] (I)       vertical capacity   :     0  5600     0  5600
[12/20 10:56:00    185s] (I)       horizontal capacity :     0     0  5600     0
[12/20 10:56:00    185s] (I)       Default wire width  :   230   280   280   440
[12/20 10:56:00    185s] (I)       Default wire space  :   230   280   280   460
[12/20 10:56:00    185s] (I)       Default pitch size  :   460   560   560  1120
[12/20 10:56:00    185s] (I)       First Track Coord   :     0   520   800  1640
[12/20 10:56:00    185s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/20 10:56:00    185s] (I)       Total num of tracks :     0  2142  2142  1070
[12/20 10:56:00    185s] (I)       Num of masks        :     1     1     1     1
[12/20 10:56:00    185s] (I)       Num of trim masks   :     0     0     0     0
[12/20 10:56:00    185s] (I)       --------------------------------------------------------
[12/20 10:56:00    185s] 
[12/20 10:56:00    185s] [NR-eGR] ============ Routing rule table ============
[12/20 10:56:00    185s] [NR-eGR] Rule id 0. Nets 24 
[12/20 10:56:00    185s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/20 10:56:00    185s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/20 10:56:00    185s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:56:00    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:56:00    185s] [NR-eGR] ========================================
[12/20 10:56:00    185s] [NR-eGR] 
[12/20 10:56:00    185s] (I)       After initializing earlyGlobalRoute syMemory usage = 1355.9 MB
[12/20 10:56:00    185s] (I)       Loading and dumping file time : 0.01 seconds
[12/20 10:56:00    185s] (I)       ============= Initialization =============
[12/20 10:56:00    185s] (I)       totalPins=72  totalGlobalPin=32 (44.44%)
[12/20 10:56:00    185s] (I)       total 2D Cap : 366217 = (148729 H, 217488 V)
[12/20 10:56:00    185s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[12/20 10:56:00    185s] (I)       ============  Phase 1a Route ============
[12/20 10:56:00    185s] (I)       Phase 1a runs 0.00 seconds
[12/20 10:56:00    185s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:00    185s] (I)       
[12/20 10:56:00    185s] (I)       ============  Phase 1b Route ============
[12/20 10:56:00    185s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:00    185s] (I)       
[12/20 10:56:00    185s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:56:00    185s] (I)       ============  Phase 1c Route ============
[12/20 10:56:00    185s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:00    185s] (I)       
[12/20 10:56:00    185s] (I)       ============  Phase 1d Route ============
[12/20 10:56:00    185s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:00    185s] (I)       
[12/20 10:56:00    185s] (I)       ============  Phase 1e Route ============
[12/20 10:56:00    185s] (I)       Phase 1e runs 0.00 seconds
[12/20 10:56:00    185s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:00    185s] (I)       
[12/20 10:56:00    185s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:56:00    185s] [NR-eGR] 
[12/20 10:56:00    185s] (I)       ============  Phase 1l Route ============
[12/20 10:56:00    185s] (I)       Phase 1l runs 0.00 seconds
[12/20 10:56:00    185s] (I)       
[12/20 10:56:00    185s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/20 10:56:00    185s] [NR-eGR]                OverCon            
[12/20 10:56:00    185s] [NR-eGR]                 #Gcell     %Gcell
[12/20 10:56:00    185s] [NR-eGR] Layer              (0)    OverCon 
[12/20 10:56:00    185s] [NR-eGR] ------------------------------------
[12/20 10:56:00    185s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/20 10:56:00    185s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/20 10:56:00    185s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/20 10:56:00    185s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/20 10:56:00    185s] [NR-eGR] ------------------------------------
[12/20 10:56:00    185s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/20 10:56:00    185s] [NR-eGR] 
[12/20 10:56:00    185s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/20 10:56:00    185s] (I)       total 2D Cap : 367058 = (148966 H, 218092 V)
[12/20 10:56:00    185s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 10:56:00    185s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/20 10:56:00    185s] (I)       ============= track Assignment ============
[12/20 10:56:00    185s] (I)       extract Global 3D Wires
[12/20 10:56:00    185s] (I)       Extract Global WL : time=0.00
[12/20 10:56:00    185s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[12/20 10:56:00    185s] (I)       Initialization real time=0.00 seconds
[12/20 10:56:00    185s] (I)       Run Multi-thread track assignment
[12/20 10:56:00    185s] (I)       merging nets...
[12/20 10:56:00    185s] (I)       merging nets done
[12/20 10:56:00    185s] (I)       Kernel real time=0.00 seconds
[12/20 10:56:00    185s] (I)       End Greedy Track Assignment
[12/20 10:56:00    185s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:56:00    185s] [NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 0
[12/20 10:56:00    185s] [NR-eGR] Layer2(M2)(V) length: 3.696000e+01um, number of vias: 22
[12/20 10:56:00    185s] [NR-eGR] Layer3(M3)(H) length: 6.674000e+01um, number of vias: 10
[12/20 10:56:00    185s] [NR-eGR] Layer4(TOP_M)(V) length: 1.680000e+01um, number of vias: 0
[12/20 10:56:00    185s] [NR-eGR] Total length: 1.205000e+02um, number of vias: 32
[12/20 10:56:00    185s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:56:00    185s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[12/20 10:56:00    185s] [NR-eGR] --------------------------------------------------------------------------
[12/20 10:56:01    185s] [NR-eGR] End Peak syMemory usage = 1342.8 MB
[12/20 10:56:01    185s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/20 10:56:01    185s] Extraction called for design 'fifo_mem' of instances=108 and nets=338 using extraction engine 'preRoute' .
[12/20 10:56:01    185s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:56:01    185s] Type 'man IMPEXT-3530' for more detail.
[12/20 10:56:01    185s] PreRoute RC Extraction called for design fifo_mem.
[12/20 10:56:01    185s] RC Extraction called in multi-corner(1) mode.
[12/20 10:56:01    185s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:56:01    185s] Type 'man IMPEXT-6197' for more detail.
[12/20 10:56:01    185s] RCMode: PreRoute
[12/20 10:56:01    185s]       RC Corner Indexes            0   
[12/20 10:56:01    185s] Capacitance Scaling Factor   : 1.00000 
[12/20 10:56:01    185s] Resistance Scaling Factor    : 1.00000 
[12/20 10:56:01    185s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 10:56:01    185s] Clock Res. Scaling Factor    : 1.00000 
[12/20 10:56:01    185s] Shrink Factor                : 1.00000
[12/20 10:56:01    185s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 10:56:01    185s] Updating RC grid for preRoute extraction ...
[12/20 10:56:01    185s] Initializing multi-corner resistance tables ...
[12/20 10:56:01    185s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1342.809M)
[12/20 10:56:01    185s] Compute RC Scale Done ...
[12/20 10:56:01    185s] [hotspot] +------------+---------------+---------------+
[12/20 10:56:01    185s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 10:56:01    185s] [hotspot] +------------+---------------+---------------+
[12/20 10:56:01    185s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 10:56:01    185s] [hotspot] +------------+---------------+---------------+
[12/20 10:56:01    185s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 10:56:01    185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 10:56:01    185s] #################################################################################
[12/20 10:56:01    185s] # Design Stage: PreRoute
[12/20 10:56:01    185s] # Design Name: fifo_mem
[12/20 10:56:01    185s] # Design Mode: 90nm
[12/20 10:56:01    185s] # Analysis Mode: MMMC Non-OCV 
[12/20 10:56:01    185s] # Parasitics Mode: No SPEF/RCDB
[12/20 10:56:01    185s] # Signoff Settings: SI Off 
[12/20 10:56:01    185s] #################################################################################
[12/20 10:56:01    185s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:56:01    185s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:56:01    185s] Calculate delays in BcWc mode...
[12/20 10:56:01    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 1398.0M, InitMEM = 1398.0M)
[12/20 10:56:01    185s] Start delay calculation (fullDC) (1 T). (MEM=1398.05)
[12/20 10:56:01    185s] End AAE Lib Interpolated Model. (MEM=1414.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:56:01    185s] Total number of fetched objects 61
[12/20 10:56:01    185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:56:01    185s] End delay calculation. (MEM=1414.18 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:56:01    185s] End delay calculation (fullDC). (MEM=1414.18 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:56:01    185s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1414.2M) ***
[12/20 10:56:01    185s] Begin: GigaOpt postEco DRV Optimization
[12/20 10:56:01    185s] Info: 25 io nets excluded
[12/20 10:56:01    185s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:56:01    185s] PhyDesignGrid: maxLocalDensity 0.98
[12/20 10:56:01    185s] ### Creating PhyDesignMc. totSessionCpu=0:03:06 mem=1414.2M
[12/20 10:56:01    185s] Core basic site is CoreSite
[12/20 10:56:01    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:56:01    185s] Mark StBox On SiteArr starts
[12/20 10:56:01    185s] Mark StBox On SiteArr ends
[12/20 10:56:01    185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1414.2MB).
[12/20 10:56:01    185s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:06 mem=1414.2M
[12/20 10:56:01    185s] 
[12/20 10:56:01    185s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 10:56:01    185s] ### Creating LA Mngr. totSessionCpu=0:03:06 mem=1414.2M
[12/20 10:56:01    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:06 mem=1414.2M
[12/20 10:56:01    186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:56:01    186s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/20 10:56:01    186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:56:01    186s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 10:56:01    186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:56:01    186s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 10:56:01    186s] |    24|    24|    -3.86|    24|    24|    -2.71|    24|    24|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   0.00|          |         |
[12/20 10:56:01    186s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 10:56:01    186s] |    24|    24|    -3.86|    24|    24|    -2.71|    24|    24|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   0.00| 0:00:00.0|  1490.5M|
[12/20 10:56:01    186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] ###############################################################################
[12/20 10:56:01    186s] #
[12/20 10:56:01    186s] #  Large fanout net report:  
[12/20 10:56:01    186s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 10:56:01    186s] #     - current density: 0.00
[12/20 10:56:01    186s] #
[12/20 10:56:01    186s] #  List of high fanout nets:
[12/20 10:56:01    186s] #
[12/20 10:56:01    186s] ###############################################################################
[12/20 10:56:01    186s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:56:01    186s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:56:01    186s] **** End NDR-Layer Usage Statistics ****
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] =======================================================================
[12/20 10:56:01    186s]                 Reasons for remaining drv violations
[12/20 10:56:01    186s] =======================================================================
[12/20 10:56:01    186s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] MultiBuffering failure reasons
[12/20 10:56:01    186s] ------------------------------------------------
[12/20 10:56:01    186s] *info:    11 net(s): Could not be fixed because it is multi driver net.
[12/20 10:56:01    186s] *info:    13 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] SingleBuffering failure reasons
[12/20 10:56:01    186s] ------------------------------------------------
[12/20 10:56:01    186s] *info:    11 net(s): Could not be fixed because it is multi driver net.
[12/20 10:56:01    186s] *info:    13 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] Resizing failure reasons
[12/20 10:56:01    186s] ------------------------------------------------
[12/20 10:56:01    186s] *info:    13 net(s): Could not be fixed because instance couldn't be resized.
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1490.5M) ***
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] End: GigaOpt postEco DRV Optimization
[12/20 10:56:01    186s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[12/20 10:56:01    186s] Begin: GigaOpt postEco optimization
[12/20 10:56:01    186s] Info: 25 io nets excluded
[12/20 10:56:01    186s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:56:01    186s] PhyDesignGrid: maxLocalDensity 1.00
[12/20 10:56:01    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:06 mem=1471.4M
[12/20 10:56:01    186s] #spOpts: mergeVia=F 
[12/20 10:56:01    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1471.4MB).
[12/20 10:56:01    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:06 mem=1471.4M
[12/20 10:56:01    186s] 
[12/20 10:56:01    186s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/20 10:56:01    186s] ### Creating LA Mngr. totSessionCpu=0:03:06 mem=1471.4M
[12/20 10:56:01    186s] ### Creating LA Mngr, finished. totSessionCpu=0:03:06 mem=1471.4M
[12/20 10:56:02    187s] *info: 25 io nets excluded
[12/20 10:56:02    187s] *info: 1 clock net excluded
[12/20 10:56:02    187s] *info: 4 special nets excluded.
[12/20 10:56:02    187s] *info: 11 multi-driver nets excluded.
[12/20 10:56:02    187s] *info: 312 no-driver nets excluded.
[12/20 10:56:03    188s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 0.00
[12/20 10:56:03    188s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:56:03    188s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:56:03    188s] **** End NDR-Layer Usage Statistics ****
[12/20 10:56:03    188s] 
[12/20 10:56:03    188s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1490.5M) ***
[12/20 10:56:03    188s] 
[12/20 10:56:03    188s] End: GigaOpt postEco optimization
[12/20 10:56:03    188s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[12/20 10:56:03    188s] GigaOpt: Skipping nonLegal postEco optimization
[12/20 10:56:03    188s] *** Steiner Routed Nets: 4.000%; Threshold: 100; Threshold for Hold: 100
[12/20 10:56:03    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1471.4M
[12/20 10:56:03    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1471.4M
[12/20 10:56:03    188s] Re-routed 0 nets
[12/20 10:56:03    188s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/20 10:56:03    188s] Info: 25 io nets excluded
[12/20 10:56:03    188s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:56:03    188s] PhyDesignGrid: maxLocalDensity 1.00
[12/20 10:56:03    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1471.4M
[12/20 10:56:03    188s] #spOpts: mergeVia=F 
[12/20 10:56:03    188s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1471.4MB).
[12/20 10:56:03    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=1471.4M
[12/20 10:56:03    188s] 
[12/20 10:56:03    188s] #optDebug: {2, 1.000, 0.8500} {3, 0.237, 0.8500} {4, 0.237, 0.8500} 
[12/20 10:56:03    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1471.4M
[12/20 10:56:03    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1471.4M
[12/20 10:56:04    189s] *info: 25 io nets excluded
[12/20 10:56:04    189s] *info: 1 clock net excluded
[12/20 10:56:04    189s] *info: 4 special nets excluded.
[12/20 10:56:04    189s] *info: 11 multi-driver nets excluded.
[12/20 10:56:04    189s] *info: 312 no-driver nets excluded.
[12/20 10:56:05    190s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 0.00
[12/20 10:56:05    190s] Optimizer TNS Opt
[12/20 10:56:05    190s] 
[12/20 10:56:05    190s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1506.5M) ***
[12/20 10:56:05    190s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:56:05    190s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:56:05    190s] **** End NDR-Layer Usage Statistics ****
[12/20 10:56:05    190s] 
[12/20 10:56:05    190s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1506.5M) ***
[12/20 10:56:05    190s] 
[12/20 10:56:05    190s] End: GigaOpt Optimization in post-eco TNS mode
[12/20 10:56:05    190s] 
[12/20 10:56:05    190s] Active setup views:
[12/20 10:56:05    190s]  my_analysis_view_setup
[12/20 10:56:05    190s]   Dominating endpoints: 0
[12/20 10:56:05    190s]   Dominating TNS: -0.000
[12/20 10:56:05    190s] 
[12/20 10:56:05    190s] Extraction called for design 'fifo_mem' of instances=108 and nets=338 using extraction engine 'preRoute' .
[12/20 10:56:05    190s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:56:05    190s] Type 'man IMPEXT-3530' for more detail.
[12/20 10:56:05    190s] PreRoute RC Extraction called for design fifo_mem.
[12/20 10:56:05    190s] RC Extraction called in multi-corner(1) mode.
[12/20 10:56:05    190s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:56:05    190s] Type 'man IMPEXT-6197' for more detail.
[12/20 10:56:05    190s] RCMode: PreRoute
[12/20 10:56:05    190s]       RC Corner Indexes            0   
[12/20 10:56:05    190s] Capacitance Scaling Factor   : 1.00000 
[12/20 10:56:05    190s] Resistance Scaling Factor    : 1.00000 
[12/20 10:56:05    190s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 10:56:05    190s] Clock Res. Scaling Factor    : 1.00000 
[12/20 10:56:05    190s] Shrink Factor                : 1.00000
[12/20 10:56:05    190s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 10:56:05    190s] Initializing multi-corner resistance tables ...
[12/20 10:56:05    190s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1457.277M)
[12/20 10:56:05    190s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/20 10:56:05    190s] [NR-eGR] Started earlyGlobalRoute kernel
[12/20 10:56:05    190s] [NR-eGR] Initial Peak syMemory usage = 1457.3 MB
[12/20 10:56:05    190s] (I)       Reading DB...
[12/20 10:56:05    190s] (I)       before initializing RouteDB syMemory usage = 1457.3 MB
[12/20 10:56:05    190s] (I)       congestionReportName   : 
[12/20 10:56:05    190s] (I)       layerRangeFor2DCongestion : 
[12/20 10:56:05    190s] (I)       buildTerm2TermWires    : 0
[12/20 10:56:05    190s] (I)       doTrackAssignment      : 1
[12/20 10:56:05    190s] (I)       dumpBookshelfFiles     : 0
[12/20 10:56:05    190s] (I)       numThreads             : 1
[12/20 10:56:05    190s] (I)       bufferingAwareRouting  : false
[12/20 10:56:05    190s] [NR-eGR] honorMsvRouteConstraint: false
[12/20 10:56:05    190s] (I)       honorPin               : false
[12/20 10:56:05    190s] (I)       honorPinGuide          : true
[12/20 10:56:05    190s] (I)       honorPartition         : false
[12/20 10:56:05    190s] (I)       allowPartitionCrossover: false
[12/20 10:56:05    190s] (I)       honorSingleEntry       : true
[12/20 10:56:05    190s] (I)       honorSingleEntryStrong : true
[12/20 10:56:05    190s] (I)       handleViaSpacingRule   : false
[12/20 10:56:05    190s] (I)       handleEolSpacingRule   : false
[12/20 10:56:05    190s] (I)       PDConstraint           : none
[12/20 10:56:05    190s] (I)       expBetterNDRHandling   : false
[12/20 10:56:05    190s] [NR-eGR] honorClockSpecNDR      : 0
[12/20 10:56:05    190s] (I)       routingEffortLevel     : 3
[12/20 10:56:05    190s] (I)       effortLevel            : standard
[12/20 10:56:05    190s] [NR-eGR] minRouteLayer          : 2
[12/20 10:56:05    190s] [NR-eGR] maxRouteLayer          : 127
[12/20 10:56:05    190s] (I)       relaxedTopLayerCeiling : 127
[12/20 10:56:05    190s] (I)       relaxedBottomLayerFloor: 2
[12/20 10:56:05    190s] (I)       numRowsPerGCell        : 1
[12/20 10:56:05    190s] (I)       speedUpLargeDesign     : 0
[12/20 10:56:05    190s] (I)       multiThreadingTA       : 1
[12/20 10:56:05    190s] (I)       blkAwareLayerSwitching : 1
[12/20 10:56:05    190s] (I)       optimizationMode       : false
[12/20 10:56:05    190s] (I)       routeSecondPG          : false
[12/20 10:56:05    190s] (I)       scenicRatioForLayerRelax: 0.00
[12/20 10:56:05    190s] (I)       detourLimitForLayerRelax: 0.00
[12/20 10:56:05    190s] (I)       punchThroughDistance   : 500.00
[12/20 10:56:05    190s] (I)       scenicBound            : 1.15
[12/20 10:56:05    190s] (I)       maxScenicToAvoidBlk    : 100.00
[12/20 10:56:05    190s] (I)       source-to-sink ratio   : 0.00
[12/20 10:56:05    190s] (I)       targetCongestionRatioH : 1.00
[12/20 10:56:05    190s] (I)       targetCongestionRatioV : 1.00
[12/20 10:56:05    190s] (I)       layerCongestionRatio   : 0.70
[12/20 10:56:05    190s] (I)       m1CongestionRatio      : 0.10
[12/20 10:56:05    190s] (I)       m2m3CongestionRatio    : 0.70
[12/20 10:56:05    190s] (I)       localRouteEffort       : 1.00
[12/20 10:56:05    190s] (I)       numSitesBlockedByOneVia: 8.00
[12/20 10:56:05    190s] (I)       supplyScaleFactorH     : 1.00
[12/20 10:56:05    190s] (I)       supplyScaleFactorV     : 1.00
[12/20 10:56:05    190s] (I)       highlight3DOverflowFactor: 0.00
[12/20 10:56:05    190s] (I)       doubleCutViaModelingRatio: 0.00
[12/20 10:56:05    190s] (I)       routeVias              : 
[12/20 10:56:05    190s] (I)       readTROption           : true
[12/20 10:56:05    190s] (I)       extraSpacingFactor     : 1.00
[12/20 10:56:05    190s] [NR-eGR] numTracksPerClockWire  : 0
[12/20 10:56:05    190s] (I)       routeSelectedNetsOnly  : false
[12/20 10:56:05    190s] (I)       clkNetUseMaxDemand     : false
[12/20 10:56:05    190s] (I)       extraDemandForClocks   : 0
[12/20 10:56:05    190s] (I)       steinerRemoveLayers    : false
[12/20 10:56:05    190s] (I)       demoteLayerScenicScale : 1.00
[12/20 10:56:05    190s] (I)       nonpreferLayerCostScale : 100.00
[12/20 10:56:05    190s] (I)       similarTopologyRoutingFast : false
[12/20 10:56:05    190s] (I)       spanningTreeRefinement : false
[12/20 10:56:05    190s] (I)       spanningTreeRefinementAlpha : 0.50
[12/20 10:56:05    190s] (I)       starting read tracks
[12/20 10:56:05    190s] (I)       build grid graph
[12/20 10:56:05    190s] (I)       build grid graph start
[12/20 10:56:05    190s] [NR-eGR] Layer1 has no routable track
[12/20 10:56:05    190s] [NR-eGR] Layer2 has single uniform track structure
[12/20 10:56:05    190s] [NR-eGR] Layer3 has single uniform track structure
[12/20 10:56:05    190s] [NR-eGR] Layer4 has single uniform track structure
[12/20 10:56:05    190s] (I)       build grid graph end
[12/20 10:56:05    190s] (I)       numViaLayers=4
[12/20 10:56:05    190s] (I)       Reading via V2 for layer: 0 
[12/20 10:56:05    190s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:56:05    190s] (I)       Reading via VL for layer: 2 
[12/20 10:56:05    190s] (I)       end build via table
[12/20 10:56:05    190s] [NR-eGR] numRoutingBlks=0 numInstBlks=820 numPGBlocks=1657 numBumpBlks=0 numBoundaryFakeBlks=0
[12/20 10:56:05    190s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[12/20 10:56:05    190s] (I)       readDataFromPlaceDB
[12/20 10:56:05    190s] (I)       Read net information..
[12/20 10:56:05    190s] [NR-eGR] Read numTotalNets=25  numIgnoredNets=0
[12/20 10:56:05    190s] (I)       Read testcase time = 0.000 seconds
[12/20 10:56:05    190s] 
[12/20 10:56:05    190s] (I)       read default dcut vias
[12/20 10:56:05    190s] (I)       Reading via V2 for layer: 0 
[12/20 10:56:05    190s] (I)       Reading via V3_cross for layer: 1 
[12/20 10:56:05    190s] (I)       Reading via VL for layer: 2 
[12/20 10:56:05    190s] (I)       build grid graph start
[12/20 10:56:05    190s] (I)       build grid graph end
[12/20 10:56:05    190s] (I)       Model blockage into capacity
[12/20 10:56:05    190s] (I)       Read numBlocks=4057  numPreroutedWires=0  numCapScreens=0
[12/20 10:56:05    190s] (I)       blocked area on Layer1 : 0  (0.00%)
[12/20 10:56:05    190s] (I)       blocked area on Layer2 : 1568266974050  (108.89%)
[12/20 10:56:05    190s] (I)       blocked area on Layer3 : 1747224714550  (121.32%)
[12/20 10:56:05    190s] (I)       blocked area on Layer4 : 1798336393100  (124.87%)
[12/20 10:56:05    190s] (I)       Modeling time = 0.010 seconds
[12/20 10:56:05    190s] 
[12/20 10:56:05    190s] (I)       Number of ignored nets = 0
[12/20 10:56:05    190s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/20 10:56:05    190s] (I)       Number of clock nets = 1.  Ignored: No
[12/20 10:56:05    190s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/20 10:56:05    190s] (I)       Number of special nets = 0.  Ignored: Yes
[12/20 10:56:05    190s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/20 10:56:05    190s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/20 10:56:05    190s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/20 10:56:05    190s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/20 10:56:05    190s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 10:56:05    190s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1457.3 MB
[12/20 10:56:05    190s] (I)       Ndr track 0 does not exist
[12/20 10:56:05    190s] (I)       Layer1  viaCost=300.00
[12/20 10:56:05    190s] (I)       Layer2  viaCost=100.00
[12/20 10:56:05    190s] (I)       Layer3  viaCost=200.00
[12/20 10:56:05    190s] (I)       ---------------------Grid Graph Info--------------------
[12/20 10:56:05    190s] (I)       routing area        :  (0, 0) - (1200080, 1200080)
[12/20 10:56:05    190s] (I)       core area           :  (270160, 270160) - (929920, 929920)
[12/20 10:56:05    190s] (I)       Site Width          :   560  (dbu)
[12/20 10:56:05    190s] (I)       Row Height          :  5600  (dbu)
[12/20 10:56:05    190s] (I)       GCell Width         :  5600  (dbu)
[12/20 10:56:05    190s] (I)       GCell Height        :  5600  (dbu)
[12/20 10:56:05    190s] (I)       grid                :   215   215     4
[12/20 10:56:05    190s] (I)       vertical capacity   :     0  5600     0  5600
[12/20 10:56:05    190s] (I)       horizontal capacity :     0     0  5600     0
[12/20 10:56:05    190s] (I)       Default wire width  :   230   280   280   440
[12/20 10:56:05    190s] (I)       Default wire space  :   230   280   280   460
[12/20 10:56:05    190s] (I)       Default pitch size  :   460   560   560  1120
[12/20 10:56:05    190s] (I)       First Track Coord   :     0   520   800  1640
[12/20 10:56:05    190s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/20 10:56:05    190s] (I)       Total num of tracks :     0  2142  2142  1070
[12/20 10:56:05    190s] (I)       Num of masks        :     1     1     1     1
[12/20 10:56:05    190s] (I)       Num of trim masks   :     0     0     0     0
[12/20 10:56:05    190s] (I)       --------------------------------------------------------
[12/20 10:56:05    190s] 
[12/20 10:56:05    190s] [NR-eGR] ============ Routing rule table ============
[12/20 10:56:05    190s] [NR-eGR] Rule id 0. Nets 24 
[12/20 10:56:05    190s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[12/20 10:56:05    190s] [NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[12/20 10:56:05    190s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:56:05    190s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[12/20 10:56:05    190s] [NR-eGR] ========================================
[12/20 10:56:05    190s] [NR-eGR] 
[12/20 10:56:05    190s] (I)       After initializing earlyGlobalRoute syMemory usage = 1457.3 MB
[12/20 10:56:05    190s] (I)       Loading and dumping file time : 0.01 seconds
[12/20 10:56:05    190s] (I)       ============= Initialization =============
[12/20 10:56:05    190s] (I)       totalPins=72  totalGlobalPin=32 (44.44%)
[12/20 10:56:05    190s] (I)       total 2D Cap : 366217 = (148729 H, 217488 V)
[12/20 10:56:05    190s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[12/20 10:56:05    190s] (I)       ============  Phase 1a Route ============
[12/20 10:56:05    190s] (I)       Phase 1a runs 0.00 seconds
[12/20 10:56:05    190s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:05    190s] (I)       
[12/20 10:56:05    190s] (I)       ============  Phase 1b Route ============
[12/20 10:56:05    190s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:05    190s] (I)       
[12/20 10:56:05    190s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:56:05    190s] (I)       ============  Phase 1c Route ============
[12/20 10:56:05    190s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:05    190s] (I)       
[12/20 10:56:05    190s] (I)       ============  Phase 1d Route ============
[12/20 10:56:05    190s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:05    190s] (I)       
[12/20 10:56:05    190s] (I)       ============  Phase 1e Route ============
[12/20 10:56:05    190s] (I)       Phase 1e runs 0.00 seconds
[12/20 10:56:05    190s] (I)       Usage: 16 = (5 H, 11 V) = (0.00% H, 0.01% V) = (2.800e+01um H, 6.160e+01um V)
[12/20 10:56:05    190s] (I)       
[12/20 10:56:05    190s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.960000e+01um
[12/20 10:56:05    190s] [NR-eGR] 
[12/20 10:56:05    190s] (I)       ============  Phase 1l Route ============
[12/20 10:56:05    190s] (I)       Phase 1l runs 0.00 seconds
[12/20 10:56:05    190s] (I)       
[12/20 10:56:05    190s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[12/20 10:56:05    190s] [NR-eGR]                OverCon            
[12/20 10:56:05    190s] [NR-eGR]                 #Gcell     %Gcell
[12/20 10:56:05    190s] [NR-eGR] Layer              (0)    OverCon 
[12/20 10:56:05    190s] [NR-eGR] ------------------------------------
[12/20 10:56:05    190s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[12/20 10:56:05    190s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[12/20 10:56:05    190s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[12/20 10:56:05    190s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[12/20 10:56:05    190s] [NR-eGR] ------------------------------------
[12/20 10:56:05    190s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[12/20 10:56:05    190s] [NR-eGR] 
[12/20 10:56:05    190s] (I)       Total Global Routing Runtime: 0.00 seconds
[12/20 10:56:05    190s] (I)       total 2D Cap : 367058 = (148966 H, 218092 V)
[12/20 10:56:05    190s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[12/20 10:56:05    190s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[12/20 10:56:05    190s] [NR-eGR] End Peak syMemory usage = 1457.3 MB
[12/20 10:56:05    190s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[12/20 10:56:05    190s] [hotspot] +------------+---------------+---------------+
[12/20 10:56:05    190s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 10:56:05    190s] [hotspot] +------------+---------------+---------------+
[12/20 10:56:05    190s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 10:56:05    190s] [hotspot] +------------+---------------+---------------+
[12/20 10:56:05    190s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 10:56:05    190s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 10:56:05    190s] #################################################################################
[12/20 10:56:05    190s] # Design Stage: PreRoute
[12/20 10:56:05    190s] # Design Name: fifo_mem
[12/20 10:56:05    190s] # Design Mode: 90nm
[12/20 10:56:05    190s] # Analysis Mode: MMMC Non-OCV 
[12/20 10:56:05    190s] # Parasitics Mode: No SPEF/RCDB
[12/20 10:56:05    190s] # Signoff Settings: SI Off 
[12/20 10:56:05    190s] #################################################################################
[12/20 10:56:05    190s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:56:05    190s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:56:05    190s] Calculate delays in BcWc mode...
[12/20 10:56:05    190s] Topological Sorting (REAL = 0:00:00.0, MEM = 1455.3M, InitMEM = 1455.3M)
[12/20 10:56:05    190s] Start delay calculation (fullDC) (1 T). (MEM=1455.28)
[12/20 10:56:05    190s] End AAE Lib Interpolated Model. (MEM=1471.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:56:05    190s] Total number of fetched objects 61
[12/20 10:56:05    190s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:56:05    190s] End delay calculation. (MEM=1471.41 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:56:05    190s] End delay calculation (fullDC). (MEM=1471.41 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:56:05    190s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1471.4M) ***
[12/20 10:56:05    190s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:10 mem=1471.4M)
[12/20 10:56:05    190s] Reported timing to dir ./timingReports
[12/20 10:56:05    190s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1139.8M, totSessionCpu=0:03:10 **
[12/20 10:56:05    190s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (24)      |
|   max_fanout   |      0 (0)       |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1139.9M, totSessionCpu=0:03:10 **
[12/20 10:56:05    190s] Deleting Cell Server ...
[12/20 10:56:05    190s] Deleting Lib Analyzer.
[12/20 10:56:05    190s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/20 10:56:05    190s] Type 'man IMPOPT-3195' for more detail.
[12/20 10:56:05    190s] *** Finished optDesign ***
[12/20 10:56:05    190s] 
[12/20 10:56:05    190s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.5 real=0:00:14.5)
[12/20 10:56:05    190s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:04.9 real=0:00:04.9)
[12/20 10:56:05    190s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[12/20 10:56:05    190s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.1)
[12/20 10:56:05    190s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[12/20 10:56:05    190s] Info: pop threads available for lower-level modules during optimization.
[12/20 10:56:05    190s] Info: Destroy the CCOpt slew target map.
[12/20 10:56:58    196s] <CMD> fit
[12/20 10:56:59    196s] <CMD> deselectAll
[12/20 10:57:02    196s] <CMD> fit
[12/20 10:57:51    202s] <CMD> routeDesign -globalDetail
[12/20 10:57:51    202s] #% Begin routeDesign (date=12/20 10:57:51, mem=1139.9M)
[12/20 10:57:51    202s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1139.98 (MB), peak = 1158.12 (MB)
[12/20 10:57:51    202s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/20 10:57:51    202s] #my_rc_corner_worst has no qx tech file defined
[12/20 10:57:51    202s] #No active RC corner or QRC tech file is missing.
[12/20 10:57:51    202s] #**INFO: setDesignMode -flowEffort standard
[12/20 10:57:51    202s] #**INFO: mulit-cut via swapping is disabled by user.
[12/20 10:57:51    202s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/20 10:57:51    202s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[12/20 10:57:51    202s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[12/20 10:57:51    202s] Core basic site is CoreSite
[12/20 10:57:51    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:57:51    202s] Mark StBox On SiteArr starts
[12/20 10:57:51    202s] Mark StBox On SiteArr ends
[12/20 10:57:51    202s] Begin checking placement ... (start mem=1356.9M, init mem=1356.9M)
[12/20 10:57:51    202s] *info: Placed = 0             
[12/20 10:57:51    202s] *info: Unplaced = 0           
[12/20 10:57:51    202s] Placement Density:0.00%(0/432222)
[12/20 10:57:51    202s] Placement Density (including fixed std cells):0.00%(0/432222)
[12/20 10:57:51    202s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1356.9M)
[12/20 10:57:51    202s] #**INFO: auto set of routeWithTimingDriven to true
[12/20 10:57:51    202s] #**INFO: auto set of routeWithSiDriven to true
[12/20 10:57:51    202s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/20 10:57:51    202s] 
[12/20 10:57:51    202s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/20 10:57:51    202s] *** Changed status on (0) nets in Clock.
[12/20 10:57:51    202s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1356.9M) ***
[12/20 10:57:51    202s] % Begin globalDetailRoute (date=12/20 10:57:51, mem=1140.1M)
[12/20 10:57:51    202s] 
[12/20 10:57:51    202s] globalDetailRoute
[12/20 10:57:51    202s] 
[12/20 10:57:51    202s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[12/20 10:57:51    202s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[12/20 10:57:51    202s] #setNanoRouteMode -routeWithSiDriven true
[12/20 10:57:51    202s] #setNanoRouteMode -routeWithTimingDriven true
[12/20 10:57:51    202s] #Start globalDetailRoute on Wed Dec 20 10:57:51 2023
[12/20 10:57:51    202s] #
[12/20 10:57:51    202s] #Generating timing data, please wait...
[12/20 10:57:51    202s] #26 total nets, 0 already routed, 0 will ignore in trialRoute
[12/20 10:57:51    202s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[12/20 10:57:51    202s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:57:51    202s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:57:51    202s] #Dump tif for version 2.1
[12/20 10:57:51    202s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:57:51    202s] End AAE Lib Interpolated Model. (MEM=1365.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:51    202s] Total number of fetched objects 61
[12/20 10:57:51    202s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:51    202s] End delay calculation. (MEM=1422.25 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:57:51    202s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/20 10:57:51    203s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1130.07 (MB), peak = 1158.12 (MB)
[12/20 10:57:51    203s] #Done generating timing data.
[12/20 10:57:51    203s] ### Net info: total nets: 338
[12/20 10:57:51    203s] ### Net info: dirty nets: 0
[12/20 10:57:51    203s] ### Net info: marked as disconnected nets: 0
[12/20 10:57:51    203s] ### Net info: fully routed nets: 0
[12/20 10:57:51    203s] ### Net info: trivial (single pin) nets: 0
[12/20 10:57:51    203s] ### Net info: unrouted nets: 338
[12/20 10:57:51    203s] ### Net info: re-extraction nets: 0
[12/20 10:57:51    203s] ### Net info: ignored nets: 0
[12/20 10:57:51    203s] ### Net info: skip routing nets: 0
[12/20 10:57:51    203s] ### import route signature (0) = 1988060490
[12/20 10:57:51    203s] ### import violation signature (0) = 1905142130
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN clk in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_in[0] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_in[1] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_in[2] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_in[3] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_in[4] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_in[5] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_in[6] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_in[7] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_out[0] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_out[1] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_out[2] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_out[3] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_out[4] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_out[5] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_out[6] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN data_out[7] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (NRDB-733) PIN fifo_overflow in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:57:51    203s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/20 10:57:51    203s] #To increase the message display limit, refer to the product command reference manual.
[12/20 10:57:51    203s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[12/20 10:57:51    203s] #Start reading timing information from file .timing_file_3933.tif.gz ...
[12/20 10:57:51    203s] #WARNING (NRDB-194) 
[12/20 10:57:51    203s] #No setup time constraints read in
[12/20 10:57:51    203s] #Read in timing information for 25 ports, 25 instances from timing file .timing_file_3933.tif.gz.
[12/20 10:57:51    203s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[12/20 10:57:51    203s] #RTESIG:78da858f4d0b824018843bf72b5ed4c30669efa8bbcb5e83ae15525dc360fd005170d7ff
[12/20 10:57:51    203s] #       9fd15574aef3f0301346af4b4101748234766ce41b742da0014e63186427e8f75c3dcfc1
[12/20 10:57:51    203s] #       3e8c6ef74706454ca2edbdaded78a4c9d9919cf5beedebc31f511a54959db3243ec3d02d
[12/20 10:57:51    203s] #       324633494e14ff42a2ea86d22f82e08c376d40aa2868daba0948383fcecd3297c3901fa7
[12/20 10:57:51    203s] #       5557aee787096f2f93c83765127a85d97d01c3f46faa
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #RTESIG:78da858f4d0b824018843bf72b5ed4c30669efa8bbcb5e83ae15525dc360fd005170d7ff
[12/20 10:57:51    203s] #       9fd15574aef3f0301346af4b4101748234766ce41b742da0014e63186427e8f75c3dcfc1
[12/20 10:57:51    203s] #       3e8c6ef74706454ca2edbdaded78a4c9d9919cf5beedebc31f511a54959db3243ec3d02d
[12/20 10:57:51    203s] #       324633494e14ff42a2ea86d22f82e08c376d40aa2868daba0948383fcecd3297c3901fa7
[12/20 10:57:51    203s] #       5557aee787096f2f93c83765127a85d97d01c3f46faa
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #Start routing data preparation on Wed Dec 20 10:57:51 2023
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
[12/20 10:57:51    203s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[12/20 10:57:51    203s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
[12/20 10:57:51    203s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
[12/20 10:57:51    203s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[12/20 10:57:51    203s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[12/20 10:57:51    203s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
[12/20 10:57:51    203s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
[12/20 10:57:51    203s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[12/20 10:57:51    203s] #WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
[12/20 10:57:51    203s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
[12/20 10:57:51    203s] #WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
[12/20 10:57:51    203s] #Minimum voltage of a net in the design = 0.000.
[12/20 10:57:51    203s] #Maximum voltage of a net in the design = 1.980.
[12/20 10:57:51    203s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/20 10:57:51    203s] #Voltage range [0.000 - 1.980] has 336 nets.
[12/20 10:57:51    203s] # M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
[12/20 10:57:51    203s] # M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/20 10:57:51    203s] # M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/20 10:57:51    203s] # TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
[12/20 10:57:51    203s] #Regenerating Ggrids automatically.
[12/20 10:57:51    203s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
[12/20 10:57:51    203s] #Using automatically generated G-grids.
[12/20 10:57:51    203s] #Done routing data preparation.
[12/20 10:57:51    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1100.03 (MB), peak = 1158.12 (MB)
[12/20 10:57:51    203s] #Merging special wires...
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #Finished routing data preparation on Wed Dec 20 10:57:51 2023
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #Cpu time = 00:00:00
[12/20 10:57:51    203s] #Elapsed time = 00:00:00
[12/20 10:57:51    203s] #Increased memory = 6.75 (MB)
[12/20 10:57:51    203s] #Total memory = 1100.39 (MB)
[12/20 10:57:51    203s] #Peak memory = 1158.12 (MB)
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #Start global routing on Wed Dec 20 10:57:51 2023
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #Number of eco nets is 0
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #Start global routing data preparation on Wed Dec 20 10:57:51 2023
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #Start routing resource analysis on Wed Dec 20 10:57:51 2023
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #Routing resource analysis is done on Wed Dec 20 10:57:51 2023
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #  Resource Analysis:
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/20 10:57:51    203s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/20 10:57:51    203s] #  --------------------------------------------------------------
[12/20 10:57:51    203s] #  M1             H         784        1358       20449    65.91%
[12/20 10:57:51    203s] #  M2             V         842        1301       20449    65.60%
[12/20 10:57:51    203s] #  M3             H         792        1350       20449    65.00%
[12/20 10:57:51    203s] #  TOP_M          V         391         680       20449    66.30%
[12/20 10:57:51    203s] #  --------------------------------------------------------------
[12/20 10:57:51    203s] #  Total                   2810      62.64%       81796    65.70%
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #Global routing data preparation is done on Wed Dec 20 10:57:51 2023
[12/20 10:57:51    203s] #
[12/20 10:57:51    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.53 (MB), peak = 1158.12 (MB)
[12/20 10:57:51    203s] #
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.80 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #start global routing iteration 1...
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.28 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #start global routing iteration 2...
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.44 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Total number of trivial nets (e.g. < 2 pins) = 314 (skipped).
[12/20 10:57:52    203s] #Total number of routable nets = 24.
[12/20 10:57:52    203s] #Total number of nets in the design = 338.
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #24 routable nets have only global wires.
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Routed nets constraints summary:
[12/20 10:57:52    203s] #-----------------------------
[12/20 10:57:52    203s] #        Rules   Unconstrained  
[12/20 10:57:52    203s] #-----------------------------
[12/20 10:57:52    203s] #      Default              24  
[12/20 10:57:52    203s] #-----------------------------
[12/20 10:57:52    203s] #        Total              24  
[12/20 10:57:52    203s] #-----------------------------
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Routing constraints summary of the whole design:
[12/20 10:57:52    203s] #-----------------------------
[12/20 10:57:52    203s] #        Rules   Unconstrained  
[12/20 10:57:52    203s] #-----------------------------
[12/20 10:57:52    203s] #      Default              24  
[12/20 10:57:52    203s] #-----------------------------
[12/20 10:57:52    203s] #        Total              24  
[12/20 10:57:52    203s] #-----------------------------
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #                 OverCon          
[12/20 10:57:52    203s] #                  #Gcell    %Gcell
[12/20 10:57:52    203s] #     Layer           (1)   OverCon
[12/20 10:57:52    203s] #  --------------------------------
[12/20 10:57:52    203s] #  M1            0(0.00%)   (0.00%)
[12/20 10:57:52    203s] #  M2            0(0.00%)   (0.00%)
[12/20 10:57:52    203s] #  M3            0(0.00%)   (0.00%)
[12/20 10:57:52    203s] #  TOP_M         0(0.00%)   (0.00%)
[12/20 10:57:52    203s] #  --------------------------------
[12/20 10:57:52    203s] #     Total      0(0.00%)   (0.00%)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/20 10:57:52    203s] #  Overflow after GR: 0.00% H + 0.00% V
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] [hotspot] +------------+---------------+---------------+
[12/20 10:57:52    203s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 10:57:52    203s] [hotspot] +------------+---------------+---------------+
[12/20 10:57:52    203s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 10:57:52    203s] [hotspot] +------------+---------------+---------------+
[12/20 10:57:52    203s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 10:57:52    203s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 10:57:52    203s] #Complete Global Routing.
[12/20 10:57:52    203s] #Total wire length = 160 um.
[12/20 10:57:52    203s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M2 = 50 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M3 = 84 um.
[12/20 10:57:52    203s] #Total wire length on LAYER TOP_M = 25 um.
[12/20 10:57:52    203s] #Total number of vias = 25
[12/20 10:57:52    203s] #Up-Via Summary (total 25):
[12/20 10:57:52    203s] #           
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] # M2                  4
[12/20 10:57:52    203s] # M3                 21
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #                    25 
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Max overcon = 0 track.
[12/20 10:57:52    203s] #Total overcon = 0.00%.
[12/20 10:57:52    203s] #Worst layer Gcell overcon rate = 0.00%.
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Global routing statistics:
[12/20 10:57:52    203s] #Cpu time = 00:00:00
[12/20 10:57:52    203s] #Elapsed time = 00:00:00
[12/20 10:57:52    203s] #Increased memory = 14.25 (MB)
[12/20 10:57:52    203s] #Total memory = 1114.71 (MB)
[12/20 10:57:52    203s] #Peak memory = 1158.12 (MB)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Finished global routing on Wed Dec 20 10:57:52 2023
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] ### route signature (4) =  997332460
[12/20 10:57:52    203s] ### violation signature (3) = 1905142130
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1103.35 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #Start Track Assignment.
[12/20 10:57:52    203s] #Done with 10 horizontal wires in 2 hboxes and 9 vertical wires in 2 hboxes.
[12/20 10:57:52    203s] #Done with 1 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
[12/20 10:57:52    203s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Track assignment summary:
[12/20 10:57:52    203s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/20 10:57:52    203s] #------------------------------------------------------------------------
[12/20 10:57:52    203s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[12/20 10:57:52    203s] # M2            52.08 	  5.32%  	  0.00% 	  5.32%
[12/20 10:57:52    203s] # M3            56.00 	  5.79%  	  0.00% 	  5.79%
[12/20 10:57:52    203s] # TOP_M          8.04 	  0.00%  	  0.00% 	  0.00%
[12/20 10:57:52    203s] #------------------------------------------------------------------------
[12/20 10:57:52    203s] # All         116.12  	  5.18% 	  0.00% 	  0.00%
[12/20 10:57:52    203s] #Complete Track Assignment.
[12/20 10:57:52    203s] #Total wire length = 110 um.
[12/20 10:57:52    203s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M2 = 50 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M3 = 53 um.
[12/20 10:57:52    203s] #Total wire length on LAYER TOP_M = 7 um.
[12/20 10:57:52    203s] #Total number of vias = 25
[12/20 10:57:52    203s] #Up-Via Summary (total 25):
[12/20 10:57:52    203s] #           
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] # M2                  4
[12/20 10:57:52    203s] # M3                 21
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #                    25 
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] ### route signature (8) = 1040345449
[12/20 10:57:52    203s] ### violation signature (7) = 1905142130
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.50 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/20 10:57:52    203s] #Cpu time = 00:00:00
[12/20 10:57:52    203s] #Elapsed time = 00:00:00
[12/20 10:57:52    203s] #Increased memory = 11.02 (MB)
[12/20 10:57:52    203s] #Total memory = 1104.54 (MB)
[12/20 10:57:52    203s] #Peak memory = 1158.12 (MB)
[12/20 10:57:52    203s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Start Detail Routing..
[12/20 10:57:52    203s] #start initial detail routing ...
[12/20 10:57:52    203s] #   number of violations = 0
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.01 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #start 1st optimization iteration ...
[12/20 10:57:52    203s] #   number of violations = 0
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.04 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #Complete Detail Routing.
[12/20 10:57:52    203s] #Total wire length = 110 um.
[12/20 10:57:52    203s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:57:52    203s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:57:52    203s] #Total number of vias = 0
[12/20 10:57:52    203s] #Up-Via Summary (total 0):
[12/20 10:57:52    203s] #           
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #                     0 
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Total number of DRC violations = 0
[12/20 10:57:52    203s] ### route signature (13) =  321559626
[12/20 10:57:52    203s] ### violation signature (12) = 1905142130
[12/20 10:57:52    203s] #Cpu time = 00:00:00
[12/20 10:57:52    203s] #Elapsed time = 00:00:00
[12/20 10:57:52    203s] #Increased memory = 6.93 (MB)
[12/20 10:57:52    203s] #Total memory = 1111.48 (MB)
[12/20 10:57:52    203s] #Peak memory = 1158.12 (MB)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #start routing for process antenna violation fix ...
[12/20 10:57:52    203s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.29 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Total wire length = 110 um.
[12/20 10:57:52    203s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:57:52    203s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:57:52    203s] #Total number of vias = 0
[12/20 10:57:52    203s] #Up-Via Summary (total 0):
[12/20 10:57:52    203s] #           
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #                     0 
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Total number of DRC violations = 0
[12/20 10:57:52    203s] #Total number of net violated process antenna rule = 0
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] ### route signature (16) =  321559626
[12/20 10:57:52    203s] ### violation signature (15) = 1905142130
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Total wire length = 110 um.
[12/20 10:57:52    203s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:57:52    203s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:57:52    203s] #Total number of vias = 0
[12/20 10:57:52    203s] #Up-Via Summary (total 0):
[12/20 10:57:52    203s] #           
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #                     0 
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Total number of DRC violations = 0
[12/20 10:57:52    203s] #Total number of net violated process antenna rule = 0
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Start Post Route wire spreading..
[12/20 10:57:52    203s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Start DRC checking..
[12/20 10:57:52    203s] #   number of violations = 0
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.37 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #CELL_VIEW fifo_mem,init has no DRC violation.
[12/20 10:57:52    203s] #Total number of DRC violations = 0
[12/20 10:57:52    203s] #Total number of net violated process antenna rule = 0
[12/20 10:57:52    203s] ### route signature (22) =   14916294
[12/20 10:57:52    203s] ### violation signature (21) = 1905142130
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Start data preparation for wire spreading...
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Data preparation is done on Wed Dec 20 10:57:52 2023
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Start Post Route Wire Spread.
[12/20 10:57:52    203s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[12/20 10:57:52    203s] #Complete Post Route Wire Spread.
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Total wire length = 110 um.
[12/20 10:57:52    203s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:57:52    203s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:57:52    203s] #Total number of vias = 0
[12/20 10:57:52    203s] #Up-Via Summary (total 0):
[12/20 10:57:52    203s] #           
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #                     0 
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] ### route signature (25) =   14916294
[12/20 10:57:52    203s] ### violation signature (24) = 1905142130
[12/20 10:57:52    203s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #Start DRC checking..
[12/20 10:57:52    203s] #   number of violations = 0
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.66 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #CELL_VIEW fifo_mem,init has no DRC violation.
[12/20 10:57:52    203s] #Total number of DRC violations = 0
[12/20 10:57:52    203s] #Total number of net violated process antenna rule = 0
[12/20 10:57:52    203s] ### route signature (30) =   14916294
[12/20 10:57:52    203s] ### violation signature (29) = 1905142130
[12/20 10:57:52    203s] #   number of violations = 0
[12/20 10:57:52    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.68 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] #CELL_VIEW fifo_mem,init has no DRC violation.
[12/20 10:57:52    203s] #Total number of DRC violations = 0
[12/20 10:57:52    203s] #Total number of net violated process antenna rule = 0
[12/20 10:57:52    203s] #Post Route wire spread is done.
[12/20 10:57:52    203s] #Total wire length = 110 um.
[12/20 10:57:52    203s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:57:52    203s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:57:52    203s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:57:52    203s] #Total number of vias = 0
[12/20 10:57:52    203s] #Up-Via Summary (total 0):
[12/20 10:57:52    203s] #           
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #-----------------------
[12/20 10:57:52    203s] #                     0 
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] ### route signature (32) =   14916294
[12/20 10:57:52    203s] ### violation signature (31) = 1905142130
[12/20 10:57:52    203s] #detailRoute Statistics:
[12/20 10:57:52    203s] #Cpu time = 00:00:00
[12/20 10:57:52    203s] #Elapsed time = 00:00:00
[12/20 10:57:52    203s] #Increased memory = 7.16 (MB)
[12/20 10:57:52    203s] #Total memory = 1111.71 (MB)
[12/20 10:57:52    203s] #Peak memory = 1158.12 (MB)
[12/20 10:57:52    203s] ### export route signature (33) =   14916294
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] #globalDetailRoute statistics:
[12/20 10:57:52    203s] #Cpu time = 00:00:01
[12/20 10:57:52    203s] #Elapsed time = 00:00:01
[12/20 10:57:52    203s] #Increased memory = -17.50 (MB)
[12/20 10:57:52    203s] #Total memory = 1122.63 (MB)
[12/20 10:57:52    203s] #Peak memory = 1158.12 (MB)
[12/20 10:57:52    203s] #Number of warnings = 35
[12/20 10:57:52    203s] #Total number of warnings = 36
[12/20 10:57:52    203s] #Number of fails = 0
[12/20 10:57:52    203s] #Total number of fails = 0
[12/20 10:57:52    203s] #Complete globalDetailRoute on Wed Dec 20 10:57:52 2023
[12/20 10:57:52    203s] #
[12/20 10:57:52    203s] % End globalDetailRoute (date=12/20 10:57:52, total cpu=0:00:00.9, real=0:00:01.0, peak res=1140.1M, current mem=1122.7M)
[12/20 10:57:52    203s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1122.66 (MB), peak = 1158.12 (MB)
[12/20 10:57:52    203s] 
[12/20 10:57:52    203s] *** Summary of all messages that are not suppressed in this session:
[12/20 10:57:52    203s] Severity  ID               Count  Summary                                  
[12/20 10:57:52    203s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/20 10:57:52    203s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/20 10:57:52    203s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/20 10:57:52    203s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/20 10:57:52    203s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/20 10:57:52    203s] *** Message Summary: 5 warning(s), 0 error(s)
[12/20 10:57:52    203s] 
[12/20 10:57:52    203s] ### 
[12/20 10:57:52    203s] ###   Scalability Statistics
[12/20 10:57:52    203s] ### 
[12/20 10:57:52    203s] ### --------------------------------+----------------+----------------+----------------+
[12/20 10:57:52    203s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/20 10:57:52    203s] ### --------------------------------+----------------+----------------+----------------+
[12/20 10:57:52    203s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/20 10:57:52    203s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[12/20 10:57:52    203s] ### --------------------------------+----------------+----------------+----------------+
[12/20 10:57:52    203s] ### 
[12/20 10:57:52    203s] #% End routeDesign (date=12/20 10:57:52, total cpu=0:00:00.9, real=0:00:01.0, peak res=1140.1M, current mem=1122.7M)
[12/20 10:57:52    203s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/20 10:57:52    203s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
[12/20 10:57:55    204s] <CMD> optDesign -postRoute
[12/20 10:57:55    204s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 10:57:55    204s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/20 10:57:55    204s] Core basic site is CoreSite
[12/20 10:57:55    204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:57:55    204s] Mark StBox On SiteArr starts
[12/20 10:57:55    204s] Mark StBox On SiteArr ends
[12/20 10:57:55    204s] #spOpts: mergeVia=F 
[12/20 10:57:55    204s] Switching SI Aware to true by default in postroute mode   
[12/20 10:57:55    204s] GigaOpt running with 1 threads.
[12/20 10:57:55    204s] Info: 1 threads available for lower-level modules during optimization.
[12/20 10:57:55    204s] #spOpts: mergeVia=F 
[12/20 10:57:55    204s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1352.5MB).
[12/20 10:57:55    204s] Creating Cell Server ...(0, 0, 0, 0)
[12/20 10:57:55    204s] Summary for sequential cells identification: 
[12/20 10:57:55    204s]   Identified SBFF number: 114
[12/20 10:57:55    204s]   Identified MBFF number: 0
[12/20 10:57:55    204s]   Identified SB Latch number: 0
[12/20 10:57:55    204s]   Identified MB Latch number: 0
[12/20 10:57:55    204s]   Not identified SBFF number: 6
[12/20 10:57:55    204s]   Not identified MBFF number: 0
[12/20 10:57:55    204s]   Not identified SB Latch number: 0
[12/20 10:57:55    204s]   Not identified MB Latch number: 0
[12/20 10:57:55    204s]   Number of sequential cells which are not FFs: 83
[12/20 10:57:55    204s] Creating Cell Server, finished. 
[12/20 10:57:55    204s] 
[12/20 10:57:55    204s] 
[12/20 10:57:55    204s] Creating Lib Analyzer ...
[12/20 10:57:55    204s]  Visiting view : my_analysis_view_setup
[12/20 10:57:55    204s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/20 10:57:55    204s]  Visiting view : my_analysis_view_hold
[12/20 10:57:55    204s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/20 10:57:55    204s]  Setting StdDelay to 50.60
[12/20 10:57:55    204s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/20 10:57:55    204s] Type 'man IMPOPT-7077' for more detail.
[12/20 10:57:55    204s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:57:55    204s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 10:57:55    204s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:57:55    204s] 
[12/20 10:57:56    204s] Creating Lib Analyzer, finished. 
[12/20 10:57:56    204s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1128.8M, totSessionCpu=0:03:25 **
[12/20 10:57:56    204s] #Created 658 library cell signatures
[12/20 10:57:56    204s] #Created 338 NETS and 0 SPECIALNETS signatures
[12/20 10:57:56    204s] #Created 108 instance signatures
[12/20 10:57:56    204s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.84 (MB), peak = 1158.12 (MB)
[12/20 10:57:56    204s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.84 (MB), peak = 1158.12 (MB)
[12/20 10:57:56    204s] Begin checking placement ... (start mem=1360.6M, init mem=1364.6M)
[12/20 10:57:56    204s] *info: Placed = 0             
[12/20 10:57:56    204s] *info: Unplaced = 0           
[12/20 10:57:56    204s] Placement Density:0.00%(0/432222)
[12/20 10:57:56    204s] Placement Density (including fixed std cells):0.00%(0/432222)
[12/20 10:57:56    204s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1364.6M)
[12/20 10:57:56    204s]  Initial DC engine is -> aae
[12/20 10:57:56    204s]  
[12/20 10:57:56    204s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/20 10:57:56    204s]  
[12/20 10:57:56    204s]  
[12/20 10:57:56    204s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/20 10:57:56    204s]  
[12/20 10:57:56    204s] Reset EOS DB
[12/20 10:57:56    204s] Ignoring AAE DB Resetting ...
[12/20 10:57:56    204s]  Set Options for AAE Based Opt flow 
[12/20 10:57:56    204s] *** optDesign -postRoute ***
[12/20 10:57:56    204s] DRC Margin: user margin 0.0; extra margin 0
[12/20 10:57:56    204s] Setup Target Slack: user slack 0
[12/20 10:57:56    204s] Hold Target Slack: user slack 0
[12/20 10:57:56    204s] Opt: RC extraction mode changed to 'detail'
[12/20 10:57:56    204s] Deleting Cell Server ...
[12/20 10:57:56    204s] Deleting Lib Analyzer.
[12/20 10:57:56    204s] Multi-VT timing optimization disabled based on library information.
[12/20 10:57:56    204s] Creating Cell Server ...(0, 0, 0, 0)
[12/20 10:57:56    204s] Summary for sequential cells identification: 
[12/20 10:57:56    204s]   Identified SBFF number: 114
[12/20 10:57:56    204s]   Identified MBFF number: 0
[12/20 10:57:56    204s]   Identified SB Latch number: 0
[12/20 10:57:56    204s]   Identified MB Latch number: 0
[12/20 10:57:56    204s]   Not identified SBFF number: 6
[12/20 10:57:56    204s]   Not identified MBFF number: 0
[12/20 10:57:56    204s]   Not identified SB Latch number: 0
[12/20 10:57:56    204s]   Not identified MB Latch number: 0
[12/20 10:57:56    204s]   Number of sequential cells which are not FFs: 83
[12/20 10:57:56    204s] Creating Cell Server, finished. 
[12/20 10:57:56    204s] 
[12/20 10:57:56    204s]  Visiting view : my_analysis_view_setup
[12/20 10:57:56    204s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000)
[12/20 10:57:56    204s]  Visiting view : my_analysis_view_hold
[12/20 10:57:56    204s]    : PowerDomain = none : Weighted F : unweighted  = 24.30 (1.000)
[12/20 10:57:56    204s]  Setting StdDelay to 50.60
[12/20 10:57:56    204s] Deleting Cell Server ...
[12/20 10:57:56    205s] ** INFO : this run is activating 'postRoute' automaton
[12/20 10:57:56    205s] Extraction called for design 'fifo_mem' of instances=108 and nets=338 using extraction engine 'postRoute' at effort level 'low' .
[12/20 10:57:56    205s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:57:56    205s] Type 'man IMPEXT-3530' for more detail.
[12/20 10:57:56    205s] PostRoute (effortLevel low) RC Extraction called for design fifo_mem.
[12/20 10:57:56    205s] RC Extraction called in multi-corner(1) mode.
[12/20 10:57:56    205s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:57:56    205s] Type 'man IMPEXT-6197' for more detail.
[12/20 10:57:56    205s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 10:57:56    205s] * Layer Id             : 1 - M1
[12/20 10:57:56    205s]       Thickness        : 0.54
[12/20 10:57:56    205s]       Min Width        : 0.23
[12/20 10:57:56    205s]       Layer Dielectric : 4.1
[12/20 10:57:56    205s] * Layer Id             : 2 - M2
[12/20 10:57:56    205s]       Thickness        : 0.54
[12/20 10:57:56    205s]       Min Width        : 0.28
[12/20 10:57:56    205s]       Layer Dielectric : 4.1
[12/20 10:57:56    205s] * Layer Id             : 3 - M3
[12/20 10:57:56    205s]       Thickness        : 0.54
[12/20 10:57:56    205s]       Min Width        : 0.28
[12/20 10:57:56    205s]       Layer Dielectric : 4.1
[12/20 10:57:56    205s] * Layer Id             : 4 - M4
[12/20 10:57:56    205s]       Thickness        : 0.84
[12/20 10:57:56    205s]       Min Width        : 0.44
[12/20 10:57:56    205s]       Layer Dielectric : 4.1
[12/20 10:57:56    205s] extractDetailRC Option : -outfile /tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d  -basic
[12/20 10:57:56    205s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 10:57:56    205s]       RC Corner Indexes            0   
[12/20 10:57:56    205s] Capacitance Scaling Factor   : 1.00000 
[12/20 10:57:56    205s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 10:57:56    205s] Resistance Scaling Factor    : 1.00000 
[12/20 10:57:56    205s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 10:57:56    205s] Clock Res. Scaling Factor    : 1.00000 
[12/20 10:57:56    205s] Shrink Factor                : 1.00000
[12/20 10:57:56    205s] Initializing multi-corner resistance tables ...
[12/20 10:57:56    205s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1364.6M)
[12/20 10:57:56    205s] Creating parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d' for storing RC.
[12/20 10:57:56    205s] Extracted 12.3288% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Extracted 21.9178% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Extracted 31.5068% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Extracted 42.4658% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Extracted 52.0548% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Extracted 61.6438% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Extracted 72.6027% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Extracted 82.1918% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Extracted 91.7808% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1417.6M)
[12/20 10:57:56    205s] Number of Extracted Resistors     : 98
[12/20 10:57:56    205s] Number of Extracted Ground Cap.   : 97
[12/20 10:57:56    205s] Number of Extracted Coupling Cap. : 20
[12/20 10:57:56    205s] Opening parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d' for reading.
[12/20 10:57:56    205s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 10:57:56    205s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1393.6M)
[12/20 10:57:56    205s] Creating parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb_Filter.rcdb.d' for storing RC.
[12/20 10:57:56    205s] Closing parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d'. 25 times net's RC data read were performed.
[12/20 10:57:56    205s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1397.574M)
[12/20 10:57:56    205s] Opening parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d' for reading.
[12/20 10:57:56    205s] processing rcdb (/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d) for hinst (top) of cell (fifo_mem);
[12/20 10:57:56    205s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1397.574M)
[12/20 10:57:56    205s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1397.574M)
[12/20 10:57:56    205s] Opening parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d' for reading.
[12/20 10:57:56    205s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1397.6M)
[12/20 10:57:56    205s] Initializing multi-corner resistance tables ...
[12/20 10:57:56    205s] Unfixed 0 ViaPillar Nets
[12/20 10:57:56    205s] End AAE Lib Interpolated Model. (MEM=1397.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:56    205s] **INFO: Starting Blocking QThread with 1 CPU
[12/20 10:57:56    205s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/20 10:57:56    205s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[12/20 10:57:56    205s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:57:56    205s] #################################################################################
[12/20 10:57:56    205s] # Design Stage: PostRoute
[12/20 10:57:56    205s] # Design Name: fifo_mem
[12/20 10:57:56    205s] # Design Mode: 90nm
[12/20 10:57:56    205s] # Analysis Mode: MMMC OCV 
[12/20 10:57:56    205s] # Parasitics Mode: SPEF/RCDB
[12/20 10:57:56    205s] # Signoff Settings: SI Off 
[12/20 10:57:56    205s] #################################################################################
[12/20 10:57:56    205s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:57:56    205s] Calculate late delays in OCV mode...
[12/20 10:57:56    205s] Calculate early delays in OCV mode...
[12/20 10:57:56    205s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[12/20 10:57:56    205s] Start delay calculation (fullDC) (1 T). (MEM=0)
[12/20 10:57:56    205s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 10:57:56    205s] End AAE Lib Interpolated Model. (MEM=22.7812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:56    205s] Total number of fetched objects 61
[12/20 10:57:56    205s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:56    205s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:57:56    205s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:57:56    205s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[12/20 10:57:56    205s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
[12/20 10:57:56    205s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
[12/20 10:57:56    205s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.1/0:00:00.0 (0.0), mem = 0.0M
[12/20 10:57:56    205s]  
_______________________________________________________________________
[12/20 10:57:56    205s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:57:56    205s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 10:57:56    205s] Begin IPO call back ...
[12/20 10:57:56    205s] End IPO call back ...
[12/20 10:57:56    205s] #################################################################################
[12/20 10:57:56    205s] # Design Stage: PostRoute
[12/20 10:57:56    205s] # Design Name: fifo_mem
[12/20 10:57:56    205s] # Design Mode: 90nm
[12/20 10:57:56    205s] # Analysis Mode: MMMC OCV 
[12/20 10:57:56    205s] # Parasitics Mode: SPEF/RCDB
[12/20 10:57:56    205s] # Signoff Settings: SI On 
[12/20 10:57:56    205s] #################################################################################
[12/20 10:57:56    205s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:57:56    205s] Setting infinite Tws ...
[12/20 10:57:56    205s] First Iteration Infinite Tw... 
[12/20 10:57:56    205s] Calculate early delays in OCV mode...
[12/20 10:57:56    205s] Calculate late delays in OCV mode...
[12/20 10:57:56    205s] Topological Sorting (REAL = 0:00:00.0, MEM = 1395.6M, InitMEM = 1395.6M)
[12/20 10:57:56    205s] Start delay calculation (fullDC) (1 T). (MEM=1395.58)
[12/20 10:57:56    205s] End AAE Lib Interpolated Model. (MEM=1411.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:56    205s] Total number of fetched objects 61
[12/20 10:57:56    205s] AAE_INFO-618: Total number of nets in the design is 338,  3.6 percent of the nets selected for SI analysis
[12/20 10:57:56    205s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:56    205s] End delay calculation. (MEM=1468.96 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:57:56    205s] End delay calculation (fullDC). (MEM=1468.96 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:57:56    205s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1469.0M) ***
[12/20 10:57:57    205s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1469.0M)
[12/20 10:57:57    205s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 10:57:57    205s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1469.0M)
[12/20 10:57:57    205s] 
[12/20 10:57:57    205s] Executing IPO callback for view pruning ..
[12/20 10:57:57    205s] Starting SI iteration 2
[12/20 10:57:57    205s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:57:57    205s] Calculate early delays in OCV mode...
[12/20 10:57:57    205s] Calculate late delays in OCV mode...
[12/20 10:57:57    205s] Start delay calculation (fullDC) (1 T). (MEM=1477)
[12/20 10:57:57    205s] End AAE Lib Interpolated Model. (MEM=1477 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:57    205s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 10:57:57    205s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 61. 
[12/20 10:57:57    205s] Total number of fetched objects 61
[12/20 10:57:57    205s] AAE_INFO-618: Total number of nets in the design is 338,  0.0 percent of the nets selected for SI analysis
[12/20 10:57:57    205s] End delay calculation. (MEM=1445 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:57:57    205s] End delay calculation (fullDC). (MEM=1445 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:57:57    205s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1445.0M) ***
[12/20 10:57:57    205s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:25 mem=1445.0M)
[12/20 10:57:57    205s] End AAE Lib Interpolated Model. (MEM=1445 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:57    205s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (24)      |
|   max_fanout   |      0 (0)       |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1147.4M, totSessionCpu=0:03:25 **
[12/20 10:57:57    205s] Setting latch borrow mode to budget during optimization.
[12/20 10:57:57    205s] Glitch fixing enabled
[12/20 10:57:57    205s] **INFO: Start fixing DRV (Mem = 1427.52M) ...
[12/20 10:57:57    205s] Begin: GigaOpt DRV Optimization
[12/20 10:57:57    205s] Glitch fixing enabled
[12/20 10:57:57    205s] Info: 25 io nets excluded
[12/20 10:57:57    205s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:57:57    205s] End AAE Lib Interpolated Model. (MEM=1427.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:57    205s] PhyDesignGrid: maxLocalDensity 0.96
[12/20 10:57:57    205s] ### Creating PhyDesignMc. totSessionCpu=0:03:25 mem=1427.5M
[12/20 10:57:57    205s] #spOpts: mergeVia=F 
[12/20 10:57:57    205s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1427.5MB).
[12/20 10:57:57    205s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:25 mem=1427.5M
[12/20 10:57:57    205s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=1427.5M
[12/20 10:57:57    206s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=1449.5M
[12/20 10:57:57    206s] ### Creating LA Mngr. totSessionCpu=0:03:26 mem=1523.0M
[12/20 10:57:57    206s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=1523.0M
[12/20 10:57:57    206s] 
[12/20 10:57:57    206s] Creating Lib Analyzer ...
[12/20 10:57:57    206s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:57:57    206s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:57:57    206s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:57:57    206s] 
[12/20 10:57:58    206s] Creating Lib Analyzer, finished. 
[12/20 10:57:59    207s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[12/20 10:57:59    207s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:57:59    207s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/20 10:57:59    207s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:57:59    207s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 10:57:59    207s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:57:59    207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 10:57:59    207s] |    24|    24|    -3.37|    24|    24|    -2.59|    24|    24|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   0.00|          |         |
[12/20 10:57:59    207s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 10:57:59    207s] |    24|    24|    -3.21|    24|    24|    -2.55|    24|    24|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   0.00| 0:00:00.0|  1637.4M|
[12/20 10:57:59    207s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] ###############################################################################
[12/20 10:57:59    207s] #
[12/20 10:57:59    207s] #  Large fanout net report:  
[12/20 10:57:59    207s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 10:57:59    207s] #     - current density: 0.00
[12/20 10:57:59    207s] #
[12/20 10:57:59    207s] #  List of high fanout nets:
[12/20 10:57:59    207s] #
[12/20 10:57:59    207s] ###############################################################################
[12/20 10:57:59    207s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:57:59    207s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:57:59    207s] **** End NDR-Layer Usage Statistics ****
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] =======================================================================
[12/20 10:57:59    207s]                 Reasons for remaining drv violations
[12/20 10:57:59    207s] =======================================================================
[12/20 10:57:59    207s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] MultiBuffering failure reasons
[12/20 10:57:59    207s] ------------------------------------------------
[12/20 10:57:59    207s] *info:    11 net(s): Could not be fixed because it is multi driver net.
[12/20 10:57:59    207s] *info:    13 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] SingleBuffering failure reasons
[12/20 10:57:59    207s] ------------------------------------------------
[12/20 10:57:59    207s] *info:    11 net(s): Could not be fixed because it is multi driver net.
[12/20 10:57:59    207s] *info:    13 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] Resizing failure reasons
[12/20 10:57:59    207s] ------------------------------------------------
[12/20 10:57:59    207s] *info:    13 net(s): Could not be fixed because instance couldn't be resized.
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1637.4M) ***
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] Begin: glitch net info
[12/20 10:57:59    207s] glitch slack range: number of glitch nets
[12/20 10:57:59    207s] glitch slack < -0.32 : 0
[12/20 10:57:59    207s] -0.32 < glitch slack < -0.28 : 0
[12/20 10:57:59    207s] -0.28 < glitch slack < -0.24 : 0
[12/20 10:57:59    207s] -0.24 < glitch slack < -0.2 : 0
[12/20 10:57:59    207s] -0.2 < glitch slack < -0.16 : 0
[12/20 10:57:59    207s] -0.16 < glitch slack < -0.12 : 0
[12/20 10:57:59    207s] -0.12 < glitch slack < -0.08 : 0
[12/20 10:57:59    207s] -0.08 < glitch slack < -0.04 : 0
[12/20 10:57:59    207s] -0.04 < glitch slack : 0
[12/20 10:57:59    207s] End: glitch net info
[12/20 10:57:59    207s] drv optimizer changes nothing and skips refinePlace
[12/20 10:57:59    207s] End: GigaOpt DRV Optimization
[12/20 10:57:59    207s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1201.9M, totSessionCpu=0:03:27 **
[12/20 10:57:59    207s] *info:
[12/20 10:57:59    207s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1494.18M).
[12/20 10:57:59    207s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=1494.2M)                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (24)      |
|   max_fanout   |      0 (0)       |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1202.1M, totSessionCpu=0:03:27 **
[12/20 10:57:59    207s]   DRV Snapshot: (REF)
[12/20 10:57:59    207s]          Tran DRV: 0
[12/20 10:57:59    207s]           Cap DRV: 24
[12/20 10:57:59    207s]        Fanout DRV: 0
[12/20 10:57:59    207s]            Glitch: 0
[12/20 10:57:59    207s] *** Check timing (0:00:00.0)
[12/20 10:57:59    207s] Deleting Lib Analyzer.
[12/20 10:57:59    207s] Begin: GigaOpt Optimization in WNS mode
[12/20 10:57:59    207s] Info: 25 io nets excluded
[12/20 10:57:59    207s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:57:59    207s] End AAE Lib Interpolated Model. (MEM=1486.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:57:59    207s] PhyDesignGrid: maxLocalDensity 0.96
[12/20 10:57:59    207s] ### Creating PhyDesignMc. totSessionCpu=0:03:27 mem=1486.7M
[12/20 10:57:59    207s] #spOpts: mergeVia=F 
[12/20 10:57:59    207s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1486.7MB).
[12/20 10:57:59    207s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:27 mem=1486.7M
[12/20 10:57:59    207s] ### Creating LA Mngr. totSessionCpu=0:03:27 mem=1486.7M
[12/20 10:57:59    207s] ### Creating LA Mngr, finished. totSessionCpu=0:03:27 mem=1486.7M
[12/20 10:57:59    207s] 
[12/20 10:57:59    207s] Creating Lib Analyzer ...
[12/20 10:57:59    207s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:57:59    207s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:57:59    207s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:57:59    207s] 
[12/20 10:57:59    208s] Creating Lib Analyzer, finished. 
[12/20 10:58:01    209s] *info: 25 io nets excluded
[12/20 10:58:01    209s] *info: 1 clock net excluded
[12/20 10:58:01    209s] *info: 4 special nets excluded.
[12/20 10:58:01    209s] *info: 11 multi-driver nets excluded.
[12/20 10:58:01    209s] *info: 312 no-driver nets excluded.
[12/20 10:58:01    209s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 0.00
[12/20 10:58:01    209s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:58:01    209s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:58:01    209s] **** End NDR-Layer Usage Statistics ****
[12/20 10:58:01    209s] 
[12/20 10:58:01    209s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1582.0M) ***
[12/20 10:58:01    210s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 10:58:01    210s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 10:58:01    210s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1563.0MB).
[12/20 10:58:01    210s] *** Starting refinePlace (0:03:30 mem=1563.0M) ***
[12/20 10:58:01    210s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:58:01    210s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[12/20 10:58:01    210s] Type 'man IMPSP-2022' for more detail.
[12/20 10:58:01    210s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:58:01    210s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1563.0MB
[12/20 10:58:01    210s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1563.0MB) @(0:03:30 - 0:03:30).
[12/20 10:58:01    210s] *** Finished refinePlace (0:03:30 mem=1563.0M) ***
[12/20 10:58:01    210s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[12/20 10:58:01    210s] End: GigaOpt Optimization in WNS mode
[12/20 10:58:01    210s] Deleting Lib Analyzer.
[12/20 10:58:01    210s] Begin: GigaOpt Optimization in TNS mode
[12/20 10:58:01    210s] Info: 25 io nets excluded
[12/20 10:58:01    210s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:58:01    210s] End AAE Lib Interpolated Model. (MEM=1437.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:58:01    210s] PhyDesignGrid: maxLocalDensity 0.96
[12/20 10:58:01    210s] ### Creating PhyDesignMc. totSessionCpu=0:03:30 mem=1437.5M
[12/20 10:58:01    210s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1437.5MB).
[12/20 10:58:01    210s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:30 mem=1437.5M
[12/20 10:58:01    210s] ### Creating LA Mngr. totSessionCpu=0:03:30 mem=1437.5M
[12/20 10:58:01    210s] ### Creating LA Mngr, finished. totSessionCpu=0:03:30 mem=1437.5M
[12/20 10:58:01    210s] 
[12/20 10:58:01    210s] Creating Lib Analyzer ...
[12/20 10:58:01    210s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 10:58:01    210s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 10:58:01    210s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 10:58:01    210s] 
[12/20 10:58:02    210s] Creating Lib Analyzer, finished. 
[12/20 10:58:03    212s] *info: 25 io nets excluded
[12/20 10:58:03    212s] *info: 1 clock net excluded
[12/20 10:58:03    212s] *info: 4 special nets excluded.
[12/20 10:58:03    212s] *info: 11 multi-driver nets excluded.
[12/20 10:58:03    212s] *info: 312 no-driver nets excluded.
[12/20 10:58:04    212s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 0.00
[12/20 10:58:04    212s] Optimizer TNS Opt
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1590.0M) ***
[12/20 10:58:04    212s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:58:04    212s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:58:04    212s] **** End NDR-Layer Usage Statistics ****
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1590.0M) ***
[12/20 10:58:04    212s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 10:58:04    212s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 10:58:04    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1570.9MB).
[12/20 10:58:04    212s] *** Starting refinePlace (0:03:33 mem=1570.9M) ***
[12/20 10:58:04    212s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:58:04    212s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[12/20 10:58:04    212s] Type 'man IMPSP-2022' for more detail.
[12/20 10:58:04    212s] Total net bbox length = 8.076e+01 (2.692e+01 5.384e+01) (ext = 0.000e+00)
[12/20 10:58:04    212s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1570.9MB
[12/20 10:58:04    212s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1570.9MB) @(0:03:33 - 0:03:33).
[12/20 10:58:04    212s] *** Finished refinePlace (0:03:33 mem=1570.9M) ***
[12/20 10:58:04    212s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[12/20 10:58:04    212s] End: GigaOpt Optimization in TNS mode
[12/20 10:58:04    212s]   Timing Snapshot: (REF)
[12/20 10:58:04    212s]      Weighted WNS: -922337203685477.625
[12/20 10:58:04    212s]       All  PG WNS: 0.000
[12/20 10:58:04    212s]       High PG WNS: 0.000
[12/20 10:58:04    212s]       All  PG TNS: 0.000
[12/20 10:58:04    212s]       High PG TNS: 0.000
[12/20 10:58:04    212s]    Category Slack: { }
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] Running postRoute recovery in preEcoRoute mode
[12/20 10:58:04    212s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1205.0M, totSessionCpu=0:03:33 **
[12/20 10:58:04    212s]   DRV Snapshot: (TGT)
[12/20 10:58:04    212s]          Tran DRV: 0
[12/20 10:58:04    212s]           Cap DRV: 24
[12/20 10:58:04    212s]        Fanout DRV: 0
[12/20 10:58:04    212s]            Glitch: 0
[12/20 10:58:04    212s] Checking DRV degradation...
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] Recovery Manager:
[12/20 10:58:04    212s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/20 10:58:04    212s]      Cap DRV degradation : 0 (24 -> 24, Margin 10) - Skip
[12/20 10:58:04    212s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/20 10:58:04    212s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/20 10:58:04    212s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1454.47M, totSessionCpu=0:03:33).
[12/20 10:58:04    212s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1205.2M, totSessionCpu=0:03:33 **
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s]   Timing/DRV Snapshot: (REF)
[12/20 10:58:04    212s]      Weighted WNS: -922337203685477.625
[12/20 10:58:04    212s]       All  PG WNS: 0.000
[12/20 10:58:04    212s]       High PG WNS: 0.000
[12/20 10:58:04    212s]       All  PG TNS: 0.000
[12/20 10:58:04    212s]       High PG TNS: 0.000
[12/20 10:58:04    212s]          Tran DRV: 0
[12/20 10:58:04    212s]           Cap DRV: 24
[12/20 10:58:04    212s]        Fanout DRV: 0
[12/20 10:58:04    212s]            Glitch: 0
[12/20 10:58:04    212s]    Category Slack: { }
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1454.5M
[12/20 10:58:04    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1454.5M
[12/20 10:58:04    212s] Default Rule : ""
[12/20 10:58:04    212s] Non Default Rules :
[12/20 10:58:04    212s] Worst Slack : 214748.365 ns
[12/20 10:58:04    212s] Total 0 nets layer assigned (0.0).
[12/20 10:58:04    212s] GigaOpt: setting up router preferences
[12/20 10:58:04    212s] GigaOpt: 0 nets assigned router directives
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] Start Assign Priority Nets ...
[12/20 10:58:04    212s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/20 10:58:04    212s] Existing Priority Nets 0 (0.0%)
[12/20 10:58:04    212s] Assigned Priority Nets 0 (0.0%)
[12/20 10:58:04    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1511.7M
[12/20 10:58:04    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1511.7M
[12/20 10:58:04    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1511.7M
[12/20 10:58:04    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1511.7M
[12/20 10:58:04    212s] Default Rule : ""
[12/20 10:58:04    212s] Non Default Rules :
[12/20 10:58:04    212s] Worst Slack : 214748.365 ns
[12/20 10:58:04    212s] Total 0 nets layer assigned (0.1).
[12/20 10:58:04    212s] GigaOpt: setting up router preferences
[12/20 10:58:04    212s] GigaOpt: 0 nets assigned router directives
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] Start Assign Priority Nets ...
[12/20 10:58:04    212s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/20 10:58:04    212s] Existing Priority Nets 0 (0.0%)
[12/20 10:58:04    212s] Assigned Priority Nets 0 (0.0%)
[12/20 10:58:04    212s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (24)      |
|   max_fanout   |      0 (0)       |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1168.3M, totSessionCpu=0:03:33 **
[12/20 10:58:04    212s] -routeWithEco false                       # bool, default=false
[12/20 10:58:04    212s] -routeWithEco true                        # bool, default=false, user setting
[12/20 10:58:04    212s] -routeSelectedNetOnly false               # bool, default=false
[12/20 10:58:04    212s] -routeWithTimingDriven false              # bool, default=false
[12/20 10:58:04    212s] -routeWithSiDriven false                  # bool, default=false
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] globalDetailRoute
[12/20 10:58:04    212s] 
[12/20 10:58:04    212s] #setNanoRouteMode -routeWithEco true
[12/20 10:58:04    212s] #Start globalDetailRoute on Wed Dec 20 10:58:04 2023
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] Closing parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d'. 25 times net's RC data read were performed.
[12/20 10:58:04    212s] ### Net info: total nets: 338
[12/20 10:58:04    212s] ### Net info: dirty nets: 0
[12/20 10:58:04    212s] ### Net info: marked as disconnected nets: 0
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET fifo_underflow has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET fifo_overflow has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET fifo_threshold has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET fifo_empty has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET fifo_full has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_out[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_out[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_out[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_out[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_out[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_out[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_out[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_out[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_in[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_in[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_in[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_in[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_in[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_in[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (NRIG-44) Imported NET data_in[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/20 10:58:04    212s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[12/20 10:58:04    212s] #To increase the message display limit, refer to the product command reference manual.
[12/20 10:58:04    212s] ### Net info: fully routed nets: 0
[12/20 10:58:04    212s] ### Net info: trivial (single pin) nets: 0
[12/20 10:58:04    212s] ### Net info: unrouted nets: 314
[12/20 10:58:04    212s] ### Net info: re-extraction nets: 24
[12/20 10:58:04    212s] ### Net info: ignored nets: 0
[12/20 10:58:04    212s] ### Net info: skip routing nets: 0
[12/20 10:58:04    212s] ### import route signature (34) =  490393028
[12/20 10:58:04    212s] ### import violation signature (32) = 1905142130
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN clk in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_in[0] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_in[1] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_in[2] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_in[3] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_in[4] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_in[5] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_in[6] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_in[7] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_out[0] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_out[1] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_out[2] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_out[3] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_out[4] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_out[5] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_out[6] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN data_out[7] in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN fifo_full in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (NRDB-733) PIN fifo_overflow in CELL_VIEW fifo_mem does not have physical port.
[12/20 10:58:04    212s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/20 10:58:04    212s] #To increase the message display limit, refer to the product command reference manual.
[12/20 10:58:04    212s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[12/20 10:58:04    212s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[12/20 10:58:04    212s] #RTESIG:78da85ccb10ac230148561679fe2d276a860eb3d0de925abe0aa52d4b554484508069af4
[12/20 10:58:04    212s] #       fd555ca539ebff71f2e276e82883d468aac046f7a0630701b8a960a07690fe93aefb6c9d
[12/20 10:58:04    212s] #       17a7f3a515d038b860a9bc7befb634073b51b0313e5f8fcdcf1861d25cb7fc1d95a3f343
[12/20 10:58:04    212s] #       fc0bc18a936f502c14a779d92893349a75daa05d30ab37f2d65882
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Loading the last recorded routing design signature
[12/20 10:58:04    212s] #Created 128 NETS and 0 SPECIALNETS new signatures
[12/20 10:58:04    212s] #No placement changes detected since last routing
[12/20 10:58:04    212s] #RTESIG:78da85ccb10ac230148561679fe2d276a860eb3d0de925abe0aa52d4b554484508069af4
[12/20 10:58:04    212s] #       fd555ca539ebff71f2e276e82883d468aac046f7a0630701b8a960a07690fe93aefb6c9d
[12/20 10:58:04    212s] #       17a7f3a515d038b860a9bc7befb634073b51b0313e5f8fcdcf1861d25cb7fc1d95a3f343
[12/20 10:58:04    212s] #       fc0bc18a936f502c14a779d92893349a75daa05d30ab37f2d65882
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Start routing data preparation on Wed Dec 20 10:58:04 2023
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Minimum voltage of a net in the design = 0.000.
[12/20 10:58:04    212s] #Maximum voltage of a net in the design = 1.980.
[12/20 10:58:04    212s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/20 10:58:04    212s] #Voltage range [0.000 - 1.980] has 336 nets.
[12/20 10:58:04    212s] # M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
[12/20 10:58:04    212s] # M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/20 10:58:04    212s] # M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
[12/20 10:58:04    212s] # TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
[12/20 10:58:04    212s] #Regenerating Ggrids automatically.
[12/20 10:58:04    212s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
[12/20 10:58:04    212s] #Using automatically generated G-grids.
[12/20 10:58:04    212s] #Done routing data preparation.
[12/20 10:58:04    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1170.77 (MB), peak = 1219.83 (MB)
[12/20 10:58:04    212s] #Merging special wires...
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Connectivity extraction summary:
[12/20 10:58:04    212s] #24 routed nets are extracted.
[12/20 10:58:04    212s] #314 nets are fixed|skipped|trivial (not extracted).
[12/20 10:58:04    212s] #Total number of nets = 338.
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Found 0 nets for post-route si or timing fixing.
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Finished routing data preparation on Wed Dec 20 10:58:04 2023
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Cpu time = 00:00:00
[12/20 10:58:04    212s] #Elapsed time = 00:00:00
[12/20 10:58:04    212s] #Increased memory = 4.00 (MB)
[12/20 10:58:04    212s] #Total memory = 1170.77 (MB)
[12/20 10:58:04    212s] #Peak memory = 1219.83 (MB)
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Start global routing on Wed Dec 20 10:58:04 2023
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #WARNING (NRGR-22) Design is already detail routed.
[12/20 10:58:04    212s] ### route signature (37) =  351709382
[12/20 10:58:04    212s] ### violation signature (35) = 1905142130
[12/20 10:58:04    212s] ### route signature (40) =  681348677
[12/20 10:58:04    212s] ### violation signature (38) = 1905142130
[12/20 10:58:04    212s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/20 10:58:04    212s] #Cpu time = 00:00:00
[12/20 10:58:04    212s] #Elapsed time = 00:00:00
[12/20 10:58:04    212s] #Increased memory = 4.04 (MB)
[12/20 10:58:04    212s] #Total memory = 1170.81 (MB)
[12/20 10:58:04    212s] #Peak memory = 1219.83 (MB)
[12/20 10:58:04    212s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Start Detail Routing..
[12/20 10:58:04    212s] #start initial detail routing ...
[12/20 10:58:04    212s] ### For initial detail routing, marked 24 dont-route nets (design has 0 dirty nets)
[12/20 10:58:04    212s] #   number of violations = 0
[12/20 10:58:04    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.80 (MB), peak = 1219.83 (MB)
[12/20 10:58:04    212s] #start 1st optimization iteration ...
[12/20 10:58:04    212s] #   number of violations = 0
[12/20 10:58:04    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.82 (MB), peak = 1219.83 (MB)
[12/20 10:58:04    212s] #Complete Detail Routing.
[12/20 10:58:04    212s] #Total wire length = 110 um.
[12/20 10:58:04    212s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:58:04    212s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:58:04    212s] #Total number of vias = 0
[12/20 10:58:04    212s] #Up-Via Summary (total 0):
[12/20 10:58:04    212s] #           
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #                     0 
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Total number of DRC violations = 0
[12/20 10:58:04    212s] ### route signature (45) =  681348677
[12/20 10:58:04    212s] ### violation signature (43) = 1905142130
[12/20 10:58:04    212s] #Cpu time = 00:00:00
[12/20 10:58:04    212s] #Elapsed time = 00:00:00
[12/20 10:58:04    212s] #Increased memory = 0.20 (MB)
[12/20 10:58:04    212s] #Total memory = 1171.02 (MB)
[12/20 10:58:04    212s] #Peak memory = 1219.83 (MB)
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #start routing for process antenna violation fix ...
[12/20 10:58:04    212s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/20 10:58:04    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.79 (MB), peak = 1219.83 (MB)
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Total wire length = 110 um.
[12/20 10:58:04    212s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:58:04    212s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:58:04    212s] #Total number of vias = 0
[12/20 10:58:04    212s] #Up-Via Summary (total 0):
[12/20 10:58:04    212s] #           
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #                     0 
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Total number of DRC violations = 0
[12/20 10:58:04    212s] #Total number of net violated process antenna rule = 0
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] ### route signature (48) =  681348677
[12/20 10:58:04    212s] ### violation signature (46) = 1905142130
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Total wire length = 110 um.
[12/20 10:58:04    212s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:58:04    212s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:58:04    212s] #Total number of vias = 0
[12/20 10:58:04    212s] #Up-Via Summary (total 0):
[12/20 10:58:04    212s] #           
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #                     0 
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Total number of DRC violations = 0
[12/20 10:58:04    212s] #Total number of net violated process antenna rule = 0
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] ### max drc and si pitch = 1670 (   1.670 um) MT-safe pitch = 1760 (   1.760 um) patch pitch = 2600 (   2.600 um)
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Start Post Route wire spreading..
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Start data preparation for wire spreading...
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Data preparation is done on Wed Dec 20 10:58:04 2023
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Start Post Route Wire Spread.
[12/20 10:58:04    212s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[12/20 10:58:04    212s] #Complete Post Route Wire Spread.
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #Total wire length = 110 um.
[12/20 10:58:04    212s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:58:04    212s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:58:04    212s] #Total number of vias = 0
[12/20 10:58:04    212s] #Up-Via Summary (total 0):
[12/20 10:58:04    212s] #           
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #                     0 
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] ### route signature (52) =  681348677
[12/20 10:58:04    212s] ### violation signature (50) = 1905142130
[12/20 10:58:04    212s] #   number of violations = 0
[12/20 10:58:04    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.54 (MB), peak = 1219.83 (MB)
[12/20 10:58:04    212s] #CELL_VIEW fifo_mem,init has no DRC violation.
[12/20 10:58:04    212s] #Total number of DRC violations = 0
[12/20 10:58:04    212s] #Total number of net violated process antenna rule = 0
[12/20 10:58:04    212s] #Post Route wire spread is done.
[12/20 10:58:04    212s] #Total wire length = 110 um.
[12/20 10:58:04    212s] #Total half perimeter of net bounding box = 6000 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M1 = 0 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M2 = 63 um.
[12/20 10:58:04    212s] #Total wire length on LAYER M3 = 47 um.
[12/20 10:58:04    212s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 10:58:04    212s] #Total number of vias = 0
[12/20 10:58:04    212s] #Up-Via Summary (total 0):
[12/20 10:58:04    212s] #           
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #-----------------------
[12/20 10:58:04    212s] #                     0 
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] ### route signature (54) =  681348677
[12/20 10:58:04    212s] ### violation signature (52) = 1905142130
[12/20 10:58:04    212s] #detailRoute Statistics:
[12/20 10:58:04    212s] #Cpu time = 00:00:00
[12/20 10:58:04    212s] #Elapsed time = 00:00:00
[12/20 10:58:04    212s] #Increased memory = 0.34 (MB)
[12/20 10:58:04    212s] #Total memory = 1171.15 (MB)
[12/20 10:58:04    212s] #Peak memory = 1219.83 (MB)
[12/20 10:58:04    212s] #Updating routing design signature
[12/20 10:58:04    212s] #Created 658 library cell signatures
[12/20 10:58:04    212s] #Created 338 NETS and 0 SPECIALNETS signatures
[12/20 10:58:04    212s] #Created 108 instance signatures
[12/20 10:58:04    212s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.15 (MB), peak = 1219.83 (MB)
[12/20 10:58:04    212s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.15 (MB), peak = 1219.83 (MB)
[12/20 10:58:04    212s] ### export route signature (55) =  681348677
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] #globalDetailRoute statistics:
[12/20 10:58:04    212s] #Cpu time = 00:00:00
[12/20 10:58:04    212s] #Elapsed time = 00:00:00
[12/20 10:58:04    212s] #Increased memory = 2.35 (MB)
[12/20 10:58:04    212s] #Total memory = 1170.66 (MB)
[12/20 10:58:04    212s] #Peak memory = 1219.83 (MB)
[12/20 10:58:04    212s] #Number of warnings = 44
[12/20 10:58:04    212s] #Total number of warnings = 80
[12/20 10:58:04    212s] #Number of fails = 0
[12/20 10:58:04    212s] #Total number of fails = 0
[12/20 10:58:04    212s] #Complete globalDetailRoute on Wed Dec 20 10:58:04 2023
[12/20 10:58:04    212s] #
[12/20 10:58:04    212s] ### 
[12/20 10:58:04    212s] ###   Scalability Statistics
[12/20 10:58:04    212s] ### 
[12/20 10:58:04    212s] ### --------------------------------+----------------+----------------+----------------+
[12/20 10:58:04    212s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/20 10:58:04    212s] ### --------------------------------+----------------+----------------+----------------+
[12/20 10:58:04    212s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[12/20 10:58:04    212s] ### --------------------------------+----------------+----------------+----------------+
[12/20 10:58:04    212s] ### 
[12/20 10:58:04    212s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1170.7M, totSessionCpu=0:03:33 **
[12/20 10:58:04    212s] -routeWithEco false                       # bool, default=false
[12/20 10:58:04    212s] -routeSelectedNetOnly false               # bool, default=false
[12/20 10:58:04    212s] -routeWithTimingDriven false              # bool, default=false
[12/20 10:58:04    212s] -routeWithSiDriven false                  # bool, default=false
[12/20 10:58:04    212s] Extraction called for design 'fifo_mem' of instances=108 and nets=338 using extraction engine 'postRoute' at effort level 'low' .
[12/20 10:58:04    212s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 10:58:04    212s] Type 'man IMPEXT-3530' for more detail.
[12/20 10:58:04    212s] PostRoute (effortLevel low) RC Extraction called for design fifo_mem.
[12/20 10:58:04    212s] RC Extraction called in multi-corner(1) mode.
[12/20 10:58:04    212s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 10:58:04    212s] Type 'man IMPEXT-6197' for more detail.
[12/20 10:58:04    212s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 10:58:04    212s] * Layer Id             : 1 - M1
[12/20 10:58:04    212s]       Thickness        : 0.54
[12/20 10:58:04    212s]       Min Width        : 0.23
[12/20 10:58:04    212s]       Layer Dielectric : 4.1
[12/20 10:58:04    212s] * Layer Id             : 2 - M2
[12/20 10:58:04    212s]       Thickness        : 0.54
[12/20 10:58:04    212s]       Min Width        : 0.28
[12/20 10:58:04    212s]       Layer Dielectric : 4.1
[12/20 10:58:04    212s] * Layer Id             : 3 - M3
[12/20 10:58:04    212s]       Thickness        : 0.54
[12/20 10:58:04    212s]       Min Width        : 0.28
[12/20 10:58:04    212s]       Layer Dielectric : 4.1
[12/20 10:58:04    212s] * Layer Id             : 4 - M4
[12/20 10:58:04    212s]       Thickness        : 0.84
[12/20 10:58:04    212s]       Min Width        : 0.44
[12/20 10:58:04    212s]       Layer Dielectric : 4.1
[12/20 10:58:04    212s] extractDetailRC Option : -outfile /tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d -maxResLength 200  -basic
[12/20 10:58:04    212s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 10:58:04    212s]       RC Corner Indexes            0   
[12/20 10:58:04    212s] Capacitance Scaling Factor   : 1.00000 
[12/20 10:58:04    212s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 10:58:04    212s] Resistance Scaling Factor    : 1.00000 
[12/20 10:58:04    212s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 10:58:04    212s] Clock Res. Scaling Factor    : 1.00000 
[12/20 10:58:04    212s] Shrink Factor                : 1.00000
[12/20 10:58:04    212s] Initializing multi-corner resistance tables ...
[12/20 10:58:04    212s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1425.0M)
[12/20 10:58:04    212s] Creating parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d' for storing RC.
[12/20 10:58:04    212s] Extracted 12.3288% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Extracted 21.9178% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Extracted 31.5068% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Extracted 42.4658% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Extracted 52.0548% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Extracted 61.6438% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Extracted 72.6027% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Extracted 82.1918% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Extracted 91.7808% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1481.0M)
[12/20 10:58:04    212s] Number of Extracted Resistors     : 98
[12/20 10:58:04    212s] Number of Extracted Ground Cap.   : 97
[12/20 10:58:04    212s] Number of Extracted Coupling Cap. : 20
[12/20 10:58:04    212s] Opening parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d' for reading.
[12/20 10:58:04    212s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 10:58:04    212s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1449.0M)
[12/20 10:58:04    212s] Creating parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb_Filter.rcdb.d' for storing RC.
[12/20 10:58:04    212s] Closing parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d'. 25 times net's RC data read were performed.
[12/20 10:58:04    212s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1452.992M)
[12/20 10:58:04    212s] Opening parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d' for reading.
[12/20 10:58:04    212s] processing rcdb (/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d) for hinst (top) of cell (fifo_mem);
[12/20 10:58:04    212s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1452.992M)
[12/20 10:58:04    212s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1452.992M)
[12/20 10:58:04    212s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1145.6M, totSessionCpu=0:03:33 **
[12/20 10:58:04    212s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 10:58:04    212s] Begin IPO call back ...
[12/20 10:58:04    213s] End IPO call back ...
[12/20 10:58:05    213s] #################################################################################
[12/20 10:58:05    213s] # Design Stage: PostRoute
[12/20 10:58:05    213s] # Design Name: fifo_mem
[12/20 10:58:05    213s] # Design Mode: 90nm
[12/20 10:58:05    213s] # Analysis Mode: MMMC OCV 
[12/20 10:58:05    213s] # Parasitics Mode: SPEF/RCDB
[12/20 10:58:05    213s] # Signoff Settings: SI On 
[12/20 10:58:05    213s] #################################################################################
[12/20 10:58:05    213s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 10:58:05    213s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:58:05    213s] Setting infinite Tws ...
[12/20 10:58:05    213s] First Iteration Infinite Tw... 
[12/20 10:58:05    213s] Calculate early delays in OCV mode...
[12/20 10:58:05    213s] Calculate late delays in OCV mode...
[12/20 10:58:05    213s] Topological Sorting (REAL = 0:00:00.0, MEM = 1397.0M, InitMEM = 1397.0M)
[12/20 10:58:05    213s] Start delay calculation (fullDC) (1 T). (MEM=1397.02)
[12/20 10:58:05    213s] Initializing multi-corner resistance tables ...
[12/20 10:58:05    213s] End AAE Lib Interpolated Model. (MEM=1413.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:58:05    213s] Opening parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d' for reading.
[12/20 10:58:05    213s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1413.2M)
[12/20 10:58:05    213s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:58:05    213s] Total number of fetched objects 61
[12/20 10:58:05    213s] AAE_INFO-618: Total number of nets in the design is 338,  3.6 percent of the nets selected for SI analysis
[12/20 10:58:05    213s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:58:05    213s] End delay calculation. (MEM=1479.93 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:58:05    213s] End delay calculation (fullDC). (MEM=1479.93 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 10:58:05    213s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1479.9M) ***
[12/20 10:58:05    213s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1479.9M)
[12/20 10:58:05    213s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 10:58:05    213s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1479.9M)
[12/20 10:58:05    213s] Starting SI iteration 2
[12/20 10:58:05    213s] AAE_INFO: 1 threads acquired from CTE.
[12/20 10:58:05    213s] Calculate early delays in OCV mode...
[12/20 10:58:05    213s] Calculate late delays in OCV mode...
[12/20 10:58:05    213s] Start delay calculation (fullDC) (1 T). (MEM=1487.98)
[12/20 10:58:05    213s] End AAE Lib Interpolated Model. (MEM=1487.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:58:05    213s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 10:58:05    213s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 61. 
[12/20 10:58:05    213s] Total number of fetched objects 61
[12/20 10:58:05    213s] AAE_INFO-618: Total number of nets in the design is 338,  0.0 percent of the nets selected for SI analysis
[12/20 10:58:05    213s] End delay calculation. (MEM=1455.98 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:58:05    213s] End delay calculation (fullDC). (MEM=1455.98 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 10:58:05    213s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1456.0M) ***
[12/20 10:58:05    213s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:33 mem=1456.0M)
[12/20 10:58:05    213s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1167.9M, totSessionCpu=0:03:33 **
[12/20 10:58:05    213s] Executing marking Critical Nets1
[12/20 10:58:05    213s] *** Check timing (0:00:00.0)
[12/20 10:58:05    213s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[12/20 10:58:05    213s] Info: 25 io nets excluded
[12/20 10:58:05    213s] Info: 1 clock net  excluded from IPO operation.
[12/20 10:58:05    213s] End AAE Lib Interpolated Model. (MEM=1391.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:58:05    213s] PhyDesignGrid: maxLocalDensity 1.00
[12/20 10:58:05    213s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1391.2M
[12/20 10:58:05    213s] #spOpts: mergeVia=F 
[12/20 10:58:05    213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1391.2MB).
[12/20 10:58:05    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1391.2M
[12/20 10:58:05    213s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1391.2M
[12/20 10:58:05    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1391.2M
[12/20 10:58:05    213s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=1467.8M
[12/20 10:58:05    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=1467.8M
[12/20 10:58:06    214s] *info: 25 io nets excluded
[12/20 10:58:06    214s] *info: 1 clock net excluded
[12/20 10:58:06    214s] *info: 4 special nets excluded.
[12/20 10:58:06    214s] *info: 11 multi-driver nets excluded.
[12/20 10:58:06    214s] *info: 312 no-driver nets excluded.
[12/20 10:58:07    215s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 0.00
[12/20 10:58:07    215s] Optimizer TNS Opt
[12/20 10:58:07    215s]   Timing Snapshot: (TGT)
[12/20 10:58:07    215s]      Weighted WNS: -922337203685477.625
[12/20 10:58:07    215s]       All  PG WNS: 0.000
[12/20 10:58:07    215s]       High PG WNS: 0.000
[12/20 10:58:07    215s]       All  PG TNS: 0.000
[12/20 10:58:07    215s]       High PG TNS: 0.000
[12/20 10:58:07    215s]    Category Slack: { }
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] Checking setup slack degradation ...
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] Recovery Manager:
[12/20 10:58:07    215s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[12/20 10:58:07    215s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.075) - Skip
[12/20 10:58:07    215s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/20 10:58:07    215s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1613.5M) ***
[12/20 10:58:07    215s] **** Begin NDR-Layer Usage Statistics ****
[12/20 10:58:07    215s] 0 Ndr or Layer constraints added by optimization 
[12/20 10:58:07    215s] **** End NDR-Layer Usage Statistics ****
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] *** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1613.5M) ***
[12/20 10:58:07    215s] End: GigaOpt Optimization in post-eco TNS mode
[12/20 10:58:07    215s] Running postRoute recovery in postEcoRoute mode
[12/20 10:58:07    215s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1209.4M, totSessionCpu=0:03:35 **
[12/20 10:58:07    215s]   Timing/DRV Snapshot: (TGT)
[12/20 10:58:07    215s]      Weighted WNS: -922337203685477.625
[12/20 10:58:07    215s]       All  PG WNS: 0.000
[12/20 10:58:07    215s]       High PG WNS: 0.000
[12/20 10:58:07    215s]       All  PG TNS: 0.000
[12/20 10:58:07    215s]       High PG TNS: 0.000
[12/20 10:58:07    215s]          Tran DRV: 0
[12/20 10:58:07    215s]           Cap DRV: 24
[12/20 10:58:07    215s]        Fanout DRV: 0
[12/20 10:58:07    215s]            Glitch: 0
[12/20 10:58:07    215s]    Category Slack: { }
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] Checking setup slack degradation ...
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] Recovery Manager:
[12/20 10:58:07    215s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.150) - Skip
[12/20 10:58:07    215s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.075) - Skip
[12/20 10:58:07    215s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/20 10:58:07    215s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] Checking DRV degradation...
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] Recovery Manager:
[12/20 10:58:07    215s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/20 10:58:07    215s]      Cap DRV degradation : 0 (24 -> 24, Margin 20) - Skip
[12/20 10:58:07    215s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/20 10:58:07    215s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/20 10:58:07    215s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1459.97M, totSessionCpu=0:03:35).
[12/20 10:58:07    215s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1209.4M, totSessionCpu=0:03:35 **
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] Latch borrow mode reset to max_borrow
[12/20 10:58:07    215s] Reported timing to dir ./timingReports
[12/20 10:58:07    215s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1209.5M, totSessionCpu=0:03:35 **
[12/20 10:58:07    215s] End AAE Lib Interpolated Model. (MEM=1459.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 10:58:07    215s] Begin: glitch net info
[12/20 10:58:07    215s] glitch slack range: number of glitch nets
[12/20 10:58:07    215s] glitch slack < -0.32 : 0
[12/20 10:58:07    215s] -0.32 < glitch slack < -0.28 : 0
[12/20 10:58:07    215s] -0.28 < glitch slack < -0.24 : 0
[12/20 10:58:07    215s] -0.24 < glitch slack < -0.2 : 0
[12/20 10:58:07    215s] -0.2 < glitch slack < -0.16 : 0
[12/20 10:58:07    215s] -0.16 < glitch slack < -0.12 : 0
[12/20 10:58:07    215s] -0.12 < glitch slack < -0.08 : 0
[12/20 10:58:07    215s] -0.08 < glitch slack < -0.04 : 0
[12/20 10:58:07    215s] -0.04 < glitch slack : 0
[12/20 10:58:07    215s] End: glitch net info
[12/20 10:58:07    215s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     24 (24)      |
|   max_tran     |      0 (0)       |   0.000    |     24 (24)      |
|   max_fanout   |      0 (0)       |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1209.6M, totSessionCpu=0:03:35 **
[12/20 10:58:07    215s]  ReSet Options after AAE Based Opt flow 
[12/20 10:58:07    215s] Deleting Cell Server ...
[12/20 10:58:07    215s] Deleting Lib Analyzer.
[12/20 10:58:07    215s] Opt: RC extraction mode changed to 'detail'
[12/20 10:58:07    215s] *** Finished optDesign ***
[12/20 10:58:07    215s] 
[12/20 10:58:07    215s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.3 real=0:00:11.9)
[12/20 10:58:07    215s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 10:58:07    215s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.1 real=0:00:00.5)
[12/20 10:58:07    215s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.6)
[12/20 10:58:07    215s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 10:58:07    215s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 10:58:07    215s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[12/20 10:58:07    215s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.3 real=0:00:05.2)
[12/20 10:58:07    215s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[12/20 10:58:07    215s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/20 10:58:07    215s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.3 real=0:00:00.4)
[12/20 10:58:07    215s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[12/20 10:58:07    215s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 10:58:07    215s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 10:58:07    215s] Info: pop threads available for lower-level modules during optimization.
[12/20 10:58:07    215s] Opening parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d' for reading.
[12/20 10:58:07    215s] Closing parasitic data file '/tmp/innovus_temp_3933_cadence1_vlsi1_zi5vxn/fifo_mem_3933_MLZ4I4.rcdb.d'. 25 times net's RC data read were performed.
[12/20 10:58:07    215s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1460.7M)
[12/20 10:58:07    215s] Info: Destroy the CCOpt slew target map.
[12/20 10:58:42    219s] <CMD> addFiller -cell feedth9 -prefix FILLER -doDRC
[12/20 10:58:42    219s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/20 10:58:42    219s] Type 'man IMPSP-5217' for more detail.
[12/20 10:58:42    219s] Core basic site is CoreSite
[12/20 10:58:42    219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:58:42    219s] Mark StBox On SiteArr starts
[12/20 10:58:42    219s] Mark StBox On SiteArr ends
[12/20 10:58:42    219s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1460.7MB).
[12/20 10:58:42    219s]   Signal wire search tree: 73 elements. (cpu=0:00:00.0, mem=0.0M)
[12/20 10:58:42    219s] *INFO: Adding fillers to top-module.
[12/20 10:58:42    219s] *INFO:   Added 15210 filler insts (cell feedth9 / prefix FILLER).
[12/20 10:58:42    219s] *INFO: Total 15210 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[12/20 10:58:42    219s] For 15210 new insts, 15210 new pwr-pin connections were made to global net 'VDD'.
[12/20 10:58:42    219s] 15210 new gnd-pin connections were made to global net 'VSS'.
[12/20 10:58:42    219s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/20 10:58:42    219s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/20 10:58:42    219s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[12/20 10:58:42    219s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/20 10:58:42    219s] *INFO: Second pass addFiller without DRC checking.
[12/20 10:58:42    219s] *INFO: Adding fillers to top-module.
[12/20 10:58:42    219s] *INFO:   Added 0 filler inst of any cell-type.
[12/20 10:59:25    224s] <CMD> addFiller -cell feedth3 -prefix FILLER -doDRC
[12/20 10:59:25    224s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/20 10:59:25    224s] Type 'man IMPSP-5217' for more detail.
[12/20 10:59:25    224s] Core basic site is CoreSite
[12/20 10:59:25    224s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:59:25    224s] Mark StBox On SiteArr starts
[12/20 10:59:25    224s] Mark StBox On SiteArr ends
[12/20 10:59:25    224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1460.7MB).
[12/20 10:59:25    224s]   Signal wire search tree: 73 elements. (cpu=0:00:00.0, mem=0.0M)
[12/20 10:59:25    224s] *INFO: Adding fillers to top-module.
[12/20 10:59:25    224s] *INFO:   Added 234 filler insts (cell feedth3 / prefix FILLER).
[12/20 10:59:25    224s] *INFO: Total 234 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[12/20 10:59:25    224s] For 234 new insts, 234 new pwr-pin connections were made to global net 'VDD'.
[12/20 10:59:25    224s] 234 new gnd-pin connections were made to global net 'VSS'.
[12/20 10:59:25    224s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/20 10:59:25    224s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/20 10:59:25    224s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[12/20 10:59:25    224s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/20 10:59:25    224s] *INFO: Second pass addFiller without DRC checking.
[12/20 10:59:25    224s] *INFO: Adding fillers to top-module.
[12/20 10:59:25    224s] *INFO:   Added 0 filler inst of any cell-type.
[12/20 10:59:28    225s] <CMD> addFiller -cell feedth -prefix FILLER -doDRC
[12/20 10:59:28    225s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/20 10:59:28    225s] Type 'man IMPSP-5217' for more detail.
[12/20 10:59:28    225s] Core basic site is CoreSite
[12/20 10:59:29    225s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 10:59:29    225s] Mark StBox On SiteArr starts
[12/20 10:59:29    225s] Mark StBox On SiteArr ends
[12/20 10:59:29    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1460.7MB).
[12/20 10:59:29    225s]   Signal wire search tree: 73 elements. (cpu=0:00:00.0, mem=0.0M)
[12/20 10:59:29    225s] *INFO: Adding fillers to top-module.
[12/20 10:59:29    225s] *INFO:   Added 234 filler insts (cell feedth / prefix FILLER).
[12/20 10:59:29    225s] *INFO: Total 234 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[12/20 10:59:29    225s] For 234 new insts, 234 new pwr-pin connections were made to global net 'VDD'.
[12/20 10:59:29    225s] 234 new gnd-pin connections were made to global net 'VSS'.
[12/20 10:59:29    225s] **WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
[12/20 10:59:29    225s] **WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
[12/20 10:59:29    225s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[12/20 11:00:03    229s] <CMD> saveDesign top_post_route_and_filler
[12/20 11:00:03    229s] The in-memory database contained RC information but was not saved. To save 
[12/20 11:00:03    229s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/20 11:00:03    229s] so it should only be saved when it is really desired.
[12/20 11:00:03    229s] #% Begin save design ... (date=12/20 11:00:03, mem=1211.7M)
[12/20 11:00:03    229s] % Begin Save netlist data ... (date=12/20 11:00:03, mem=1212.3M)
[12/20 11:00:03    229s] Writing Binary DB to top_post_route_and_filler.dat/fifo_mem.v.bin in single-threaded mode...
[12/20 11:00:03    229s] % End Save netlist data ... (date=12/20 11:00:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.3M, current mem=1212.3M)
[12/20 11:00:03    229s] % Begin Save AAE data ... (date=12/20 11:00:03, mem=1212.3M)
[12/20 11:00:03    229s] Saving AAE Data ...
[12/20 11:00:03    229s] % End Save AAE data ... (date=12/20 11:00:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.4M, current mem=1212.4M)
[12/20 11:00:03    229s] % Begin Save clock tree data ... (date=12/20 11:00:03, mem=1215.7M)
[12/20 11:00:03    229s] % End Save clock tree data ... (date=12/20 11:00:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.8M, current mem=1215.8M)
[12/20 11:00:03    229s] Saving preference file top_post_route_and_filler.dat/gui.pref.tcl ...
[12/20 11:00:03    229s] Saving mode setting ...
[12/20 11:00:03    229s] Saving global file ...
[12/20 11:00:03    229s] % Begin Save floorplan data ... (date=12/20 11:00:03, mem=1216.0M)
[12/20 11:00:03    229s] Saving floorplan file ...
[12/20 11:00:03    229s] % End Save floorplan data ... (date=12/20 11:00:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.0M, current mem=1216.0M)
[12/20 11:00:03    229s] Saving Drc markers ...
[12/20 11:00:03    229s] ... No Drc file written since there is no markers found.
[12/20 11:00:03    229s] % Begin Save placement data ... (date=12/20 11:00:03, mem=1216.0M)
[12/20 11:00:03    229s] ** Saving stdCellPlacement_binary (version# 1) ...
[12/20 11:00:03    229s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1460.7M) ***
[12/20 11:00:03    229s] % End Save placement data ... (date=12/20 11:00:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.0M, current mem=1216.0M)
[12/20 11:00:03    229s] % Begin Save routing data ... (date=12/20 11:00:03, mem=1216.0M)
[12/20 11:00:03    229s] Saving route file ...
[12/20 11:00:03    229s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1460.7M) ***
[12/20 11:00:03    229s] % End Save routing data ... (date=12/20 11:00:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1216.1M, current mem=1216.1M)
[12/20 11:00:04    229s] Saving property file top_post_route_and_filler.dat/fifo_mem.prop
[12/20 11:00:04    229s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1460.7M) ***
[12/20 11:00:04    229s] #Saving pin access info...
[12/20 11:00:04    229s] #
[12/20 11:00:04    229s] % Begin Save power constraints data ... (date=12/20 11:00:04, mem=1218.3M)
[12/20 11:00:04    229s] % End Save power constraints data ... (date=12/20 11:00:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1218.4M, current mem=1218.4M)
[12/20 11:00:05    229s] Generated self-contained design top_post_route_and_filler.dat
[12/20 11:00:05    229s] #% End save design ... (date=12/20 11:00:05, total cpu=0:00:00.2, real=0:00:02.0, peak res=1218.4M, current mem=1176.8M)
[12/20 11:00:05    229s] *** Message Summary: 0 warning(s), 0 error(s)
[12/20 11:00:05    229s] 
[12/20 11:05:44    265s] Loading  (fifo_mem)
[12/20 11:05:44    265s] Traverse HInst (fifo_mem)
[12/20 11:05:44    265s] **WARN: (IMPSGN-1007):	Failed to open HNet \top3_data_out2 14 (7 0)
[12/20 11:34:16    447s] <CMD> streamOut fifo.gds -mapFile /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/tech_data/lef/gds2_fe_4l.map -libName DesignLib -merge {/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds /home/vlsi1/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds} -uniquifyCellNames -units 1000 -mode ALL
[12/20 11:34:16    447s] Finding the highest version number among the merge files
[12/20 11:34:16    447s] Merge file: /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5
[12/20 11:34:16    447s] Merge file: /home/vlsi1/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds has version number: 5
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Parse map file...
[12/20 11:34:16    447s] Writing GDSII file ...
[12/20 11:34:16    447s] 	****** db unit per micron = 1000 ******
[12/20 11:34:16    447s] 	****** output gds2 file unit per micron = 1000 ******
[12/20 11:34:16    447s] 	****** unit scaling factor = 1 ******
[12/20 11:34:16    447s] Output for instance
[12/20 11:34:16    447s] Output for bump
[12/20 11:34:16    447s] Output for physical terminals
[12/20 11:34:16    447s] Output for logical terminals
[12/20 11:34:16    447s] Output for regular nets
[12/20 11:34:16    447s] Output for special nets and metal fills
[12/20 11:34:16    447s] Output for via structure generation
[12/20 11:34:16    447s] Statistics for GDS generated (version 5)
[12/20 11:34:16    447s] ----------------------------------------
[12/20 11:34:16    447s] Stream Out Layer Mapping Information:
[12/20 11:34:16    447s] GDS Layer Number          GDS Layer Name
[12/20 11:34:16    447s] ----------------------------------------
[12/20 11:34:16    447s]     40                                M1
[12/20 11:34:16    447s]     41                                V2
[12/20 11:34:16    447s]     42                                M2
[12/20 11:34:16    447s]     43                                V3
[12/20 11:34:16    447s]     44                                M3
[12/20 11:34:16    447s]     49                             TOP_V
[12/20 11:34:16    447s]     50                             TOP_M
[12/20 11:34:16    447s]     40                                M1
[12/20 11:34:16    447s]     42                                M2
[12/20 11:34:16    447s]     44                                M3
[12/20 11:34:16    447s]     50                             TOP_M
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Stream Out Information Processed for GDS version 5:
[12/20 11:34:16    447s] Units: 1000 DBU
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Object                             Count
[12/20 11:34:16    447s] ----------------------------------------
[12/20 11:34:16    447s] Instances                          15786
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Ports/Pins                             0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Nets                                  73
[12/20 11:34:16    447s]     metal layer M2                    39
[12/20 11:34:16    447s]     metal layer M3                    34
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s]     Via Instances                      0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Special Nets                         675
[12/20 11:34:16    447s]     metal layer M1                   354
[12/20 11:34:16    447s]     metal layer M2                    64
[12/20 11:34:16    447s]     metal layer M3                   156
[12/20 11:34:16    447s]     metal layer TOP_M                101
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s]     Via Instances                    786
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Metal Fills                            0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s]     Via Instances                      0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Metal FillOPCs                         0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s]     Via Instances                      0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Text                                  49
[12/20 11:34:16    447s]     metal layer M2                    38
[12/20 11:34:16    447s]     metal layer M3                    11
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Blockages                              0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Custom Text                            0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Custom Box                             0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Trim Metal                             0
[12/20 11:34:16    447s] 
[12/20 11:34:16    447s] Merging with GDS libraries
[12/20 11:34:16    447s] Scanning GDS file /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds to register cell name ......
[12/20 11:34:16    447s] Scanning GDS file /home/vlsi1/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds to register cell name ......
[12/20 11:34:17    448s] Merging GDS file /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds ......
[12/20 11:34:17    448s] 	****** Merge file: /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5.
[12/20 11:34:17    448s] 	****** Merge file: /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has units: 1000 per micron.
[12/20 11:34:17    448s] 	****** unit scaling factor = 1 ******
[12/20 11:34:17    448s] Merging GDS file /home/vlsi1/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds ......
[12/20 11:34:17    448s] 	****** Merge file: /home/vlsi1/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds has version number: 5.
[12/20 11:34:17    448s] 	****** Merge file: /home/vlsi1/Downloads/scl_pdk/iolib/cio150/gds/tsl18cio150_4lm.gds has units: 1000 per micron.
[12/20 11:34:17    448s] 	****** unit scaling factor = 1 ******
[12/20 11:34:17    448s] ######Streamout is finished!
[12/20 11:48:58    537s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/20 11:48:58    537s] <CMD> set defHierChar /
[12/20 11:48:58    537s] <CMD> set distributed_client_message_echo 1
[12/20 11:48:58    537s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/20 11:48:58    537s] <CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/20 11:48:58    537s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/20 11:48:58    537s] <CMD> set init_gnd_net {VSS VSSO}
[12/20 11:48:58    537s] <CMD> set init_io_file fifo_iopad.io
[12/20 11:48:58    537s] <CMD> set init_lef_file {../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[12/20 11:48:58    537s] <CMD> set init_mmmc_file viewDefinition.tcl
[12/20 11:48:58    537s] <CMD> set init_oa_search_lib {}
[12/20 11:48:58    537s] <CMD> set init_pwr_net {VDD VDDO}
[12/20 11:48:58    537s] <CMD> set init_verilog ../synthesis/fifo_netlist.v
[12/20 11:48:58    537s] <CMD> set latch_time_borrow_mode max_borrow
[12/20 11:48:58    537s] <CMD> set pegDefaultResScaleFactor 1
[12/20 11:48:58    537s] <CMD> set pegDetailResScaleFactor 1
[12/20 11:48:58    537s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/20 11:48:58    537s] <CMD> set soft_stack_size_limit 127
[12/20 11:48:58    537s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/20 11:48:59    537s] <CMD> init_design
[12/20 11:48:59    537s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[12/20 11:48:59    537s] 
[12/20 11:48:59    537s] *** Summary of all messages that are not suppressed in this session:
[12/20 11:48:59    537s] Severity  ID               Count  Summary                                  
[12/20 11:48:59    537s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[12/20 11:48:59    537s] *** Message Summary: 1 warning(s), 0 error(s)
[12/20 11:48:59    537s] 
[12/20 11:49:13    539s] 
[12/20 11:49:13    539s] *** Memory Usage v#1 (Current mem = 1446.367M, initial mem = 179.895M) ***
[12/20 11:49:13    539s] 
[12/20 11:49:13    539s] *** Summary of all messages that are not suppressed in this session:
[12/20 11:49:13    539s] Severity  ID               Count  Summary                                  
[12/20 11:49:13    539s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/20 11:49:13    539s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/20 11:49:13    539s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/20 11:49:13    539s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[12/20 11:49:13    539s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[12/20 11:49:13    539s] WARNING   IMPEXT-6197         10  The Cap table file is not specified. Thi...
[12/20 11:49:13    539s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/20 11:49:13    539s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/20 11:49:13    539s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/20 11:49:13    539s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/20 11:49:13    539s] WARNING   IMPEXT-3530         10  The process node is not set. Use the com...
[12/20 11:49:13    539s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[12/20 11:49:13    539s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[12/20 11:49:13    539s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[12/20 11:49:13    539s] WARNING   IMPSGN-1007          3  Failed to open HNet %s %d (%d %d)        
[12/20 11:49:13    539s] WARNING   IMPVL-346           30  Module '%s' is instantiated in the netli...
[12/20 11:49:13    539s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/20 11:49:13    539s] WARNING   IMPDB-2504          30  Cell '%s' is instantiated in the Verilog...
[12/20 11:49:13    539s] WARNING   IMPDB-1261           6  No PG pin '%s' in instances with basenam...
[12/20 11:49:13    539s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/20 11:49:13    539s] WARNING   IMPPP-532            1  ViaGen Warning: top layer and bottom lay...
[12/20 11:49:13    539s] WARNING   IMPPP-4022           5  Option "-%s" is obsolete and has been re...
[12/20 11:49:13    539s] WARNING   IMPSR-559            1  Cannot route core pins and converter pin...
[12/20 11:49:13    539s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[12/20 11:49:13    539s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[12/20 11:49:13    539s] WARNING   IMPSR-4064           1  sroute -connect { secondaryPowerPin } co...
[12/20 11:49:13    539s] WARNING   IMPSR-1253           4  Cannot find any standard cell pin connec...
[12/20 11:49:13    539s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[12/20 11:49:13    539s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/20 11:49:13    539s] WARNING   IMPSP-5217           3  addFiller command is running on a postRo...
[12/20 11:49:13    539s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/20 11:49:13    539s] WARNING   IMPSP-2022           5  No instances to legalize in design.      
[12/20 11:49:13    539s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[12/20 11:49:13    539s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[12/20 11:49:13    539s] WARNING   IMPTCM-77           18  Option "%s" for command %s is obsolete a...
[12/20 11:49:13    539s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/20 11:49:13    539s] WARNING   TA-146              12  A combinational timing loop(s) was found...
[12/20 11:49:13    539s] WARNING   TCLCMD-513           7  The software could not find a matching o...
[12/20 11:49:13    539s] ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
[12/20 11:49:13    539s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/20 11:49:13    539s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[12/20 11:49:13    539s] *** Message Summary: 1803 warning(s), 34 error(s)
[12/20 11:49:13    539s] 
[12/20 11:49:13    539s] --- Ending "Innovus" (totcpu=0:08:59, real=1:14:43, mem=1446.4M) ---
