vendor_name = ModelSim
source_file = 1, C:/Users/Thiago/Desktop/TRABALHO/OR_8/OR_8.vhd
source_file = 1, C:/Users/Thiago/Desktop/TRABALHO/SUBTRATOR/SUBTRATOR.vhd
source_file = 1, C:/Users/Thiago/Desktop/TRABALHO/SOMADOR/SOMADOR.vhd
source_file = 1, C:/Users/Thiago/Desktop/TRABALHO/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd
source_file = 1, C:/Users/Thiago/Desktop/TRABALHO/DECODIFICADOR_3x8/DECODIFICADOR_3x8.vhd
source_file = 1, C:/Users/Thiago/Desktop/TRABALHO/ULA_1BIT/ULA_1BIT.vwf
source_file = 1, C:/Users/Thiago/Desktop/TRABALHO/ULA_1BIT/db/ULA_1BIT.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Thiago/Desktop/TRABALHO/ULA_1BIT/ula_1bit.vhd
design_name = ULA_1BIT
instance = comp, \~VCC~0\, ~VCC~0, ULA_1BIT, 1
instance = comp, \A_B_Cin[1]~I\, A_B_Cin[1], ULA_1BIT, 1
instance = comp, \A_B_Cin[2]~I\, A_B_Cin[2], ULA_1BIT, 1
instance = comp, \A_B_Cin[0]~I\, A_B_Cin[0], ULA_1BIT, 1
instance = comp, \P2|Mux0~1\, P2|Mux0~1, ULA_1BIT, 1
instance = comp, \P3|Cout~7\, P3|Cout~7, ULA_1BIT, 1
instance = comp, \A~I\, A, ULA_1BIT, 1
instance = comp, \B~I\, B, ULA_1BIT, 1
instance = comp, \SEL_ULA[0]~I\, SEL_ULA[0], ULA_1BIT, 1
instance = comp, \SEL_ULA[1]~I\, SEL_ULA[1], ULA_1BIT, 1
instance = comp, \SEL_ULA[2]~I\, SEL_ULA[2], ULA_1BIT, 1
instance = comp, \SAIDA_ULA~I\, SAIDA_ULA, ULA_1BIT, 1
instance = comp, \S_Cout0~I\, S_Cout0, ULA_1BIT, 1
instance = comp, \S_Cout1~I\, S_Cout1, ULA_1BIT, 1
