=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\deepseek-r1_14b_0shot_temp0.0\Prob146_fsm_serialdata/Prob146_fsm_serialdata_sample01 results\deepseek-r1_14b_0shot_temp0.0\Prob146_fsm_serialdata/Prob146_fsm_serialdata_sample01.sv dataset_code-complete-iccad2023/Prob146_fsm_serialdata_test.sv dataset_code-complete-iccad2023/Prob146_fsm_serialdata_ref.sv
Return code: 2

--- stdout ---


--- stderr ---
results\deepseek-r1_14b_0shot_temp0.0\Prob146_fsm_serialdata/Prob146_fsm_serialdata_sample01.sv:55: error: Unable to bind wire/reg/memory `DONE' in `tb.top_module1'
results\deepseek-r1_14b_0shot_temp0.0\Prob146_fsm_serialdata/Prob146_fsm_serialdata_sample01.sv:61: error: Unable to bind wire/reg/memory `DONE' in `tb.top_module1'
2 error(s) during elaboration.
