WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500369 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2500370 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 39 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2500370 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12145585 heartbeat IPC: 1.037 cumulative IPC: 1.037 (Simulation time: 00 hr 01 min 54 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 9645216 cumulative IPC: 1.037 (Simulation time: 00 hr 01 min 54 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 9645216 cumulative IPC: 1.037 (Simulation time: 00 hr 01 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_183B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.037 instructions: 10000000 cycles: 9645216
CPU 0 Branch Prediction Accuracy: 75.79% MPKI: 44 Average ROB Occupancy at Mispredict: 11.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0312
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 44
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      72910 HIT:      63750 MISS:       9160
LLC LOAD         ACCESS:      33368 HIT:      28651 MISS:       4717
LLC RFO          ACCESS:      17399 HIT:      12973 MISS:       4426
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      22102 HIT:      22102 MISS:          0
LLC TRANSLATION  ACCESS:         41 HIT:         24 MISS:         17
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 473.3 cycles
cpu0_DTLB TOTAL        ACCESS:    2821850 HIT:    2784794 MISS:      37056
cpu0_DTLB LOAD         ACCESS:    2821850 HIT:    2784794 MISS:      37056
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.777 cycles
cpu0_ITLB TOTAL        ACCESS:         55 HIT:         55 MISS:          0
cpu0_ITLB LOAD         ACCESS:         55 HIT:         55 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3610423 HIT:    3423609 MISS:     186814
cpu0_L1D LOAD         ACCESS:    3036282 HIT:    2879078 MISS:     157204
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     574097 HIT:     544530 MISS:      29567
cpu0_L1D TRANSLATION  ACCESS:         44 HIT:          1 MISS:         43
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.63 cycles
cpu0_L1I TOTAL        ACCESS:         55 HIT:         54 MISS:          1
cpu0_L1I LOAD         ACCESS:         55 HIT:         54 MISS:          1
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 242 cycles
cpu0_L2C TOTAL        ACCESS:     139904 HIT:      89080 MISS:      50824
cpu0_L2C LOAD         ACCESS:      92220 HIT:      58852 MISS:      33368
cpu0_L2C RFO          ACCESS:      21402 HIT:       4003 MISS:      17399
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26239 HIT:      26223 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:         43 HIT:          2 MISS:         41
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 105.5 cycles
cpu0_STLB TOTAL        ACCESS:      28760 HIT:      28716 MISS:         44
cpu0_STLB LOAD         ACCESS:      28760 HIT:      28716 MISS:         44
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 332.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1194
  ROW_BUFFER_MISS:       7942
 AVG DBUS CONGESTED CYCLE: 3.924
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        549
  FULL:       3797
