#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55710fb5e8c0 .scope module, "main_test" "main_test" 2 3;
 .timescale -9 -12;
v0x55710fb7f0b0_0 .var "Adder_in", 31 0;
v0x55710fb7f190_0 .net "Adder_out", 31 0, v0x55710fb7eb10_0;  1 drivers
v0x55710fb7f230_0 .var "Instruction_in", 31 0;
v0x55710fb7f330_0 .net "Instruction_out", 31 0, v0x55710fb7ecb0_0;  1 drivers
v0x55710fb7f400_0 .var "clk", 0 0;
v0x55710fb7f4f0_0 .var "hit", 0 0;
v0x55710fb7f5c0_0 .var/i "i", 31 0;
v0x55710fb7f660_0 .var "rstn", 0 0;
S_0x55710fb5ea40 .scope module, "uut" "PipelineReg" 2 17, 3 3 0, S_0x55710fb5e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Adder_in"
    .port_info 1 /INPUT 32 "Instruction_in"
    .port_info 2 /OUTPUT 32 "Adder_out"
    .port_info 3 /OUTPUT 32 "Instruction_out"
    .port_info 4 /INPUT 1 "hit"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "rstn"
v0x55710fb5ec70_0 .net "Adder_in", 31 0, v0x55710fb7f0b0_0;  1 drivers
v0x55710fb7eb10_0 .var "Adder_out", 31 0;
v0x55710fb7ebf0_0 .net "Instruction_in", 31 0, v0x55710fb7f230_0;  1 drivers
v0x55710fb7ecb0_0 .var "Instruction_out", 31 0;
v0x55710fb7ed90_0 .net "clk", 0 0, v0x55710fb7f400_0;  1 drivers
v0x55710fb7ee50_0 .net "hit", 0 0, v0x55710fb7f4f0_0;  1 drivers
v0x55710fb7ef10_0 .net "rstn", 0 0, v0x55710fb7f660_0;  1 drivers
E_0x55710fb54930 .event negedge, v0x55710fb7ed90_0;
E_0x55710fb551d0 .event negedge, v0x55710fb7ef10_0;
    .scope S_0x55710fb5ea40;
T_0 ;
    %wait E_0x55710fb551d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55710fb7ecb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55710fb7eb10_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55710fb5ea40;
T_1 ;
    %wait E_0x55710fb54930;
    %load/vec4 v0x55710fb7ee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55710fb5ec70_0;
    %store/vec4 v0x55710fb7eb10_0, 0, 32;
    %load/vec4 v0x55710fb7ebf0_0;
    %store/vec4 v0x55710fb7ecb0_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55710fb5e8c0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55710fb7f660_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55710fb5e8c0;
T_3 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55710fb7f660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55710fb7f0b0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55710fb7f230_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55710fb7f4f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x55710fb7f0b0_0, 0, 32;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x55710fb7f230_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55710fb7f4f0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_3;
    .scope S_0x55710fb5e8c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55710fb7f400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55710fb7f5c0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55710fb7f5c0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 2000, 0;
    %load/vec4 v0x55710fb7f400_0;
    %inv;
    %store/vec4 v0x55710fb7f400_0, 0, 1;
    %load/vec4 v0x55710fb7f5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55710fb7f5c0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x55710fb5e8c0;
T_5 ;
    %vpi_call 2 47 "$dumpfile", "./PipelineReg.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pipelineReg_test.v";
    "pipelineReg.v";
