0.6
2019.2
Dec  5 2019
04:51:02
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sim_1/new/Datapath_tb.v,1607422277,verilog,,,,Datapath_tb,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/imports/Downloads/ALU.v,1607416009,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Control.v,,ALU,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/imports/Downloads/Instruction_Memory.v,1602907960,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Mux32x1.v,,Instruction_Memory,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/imports/Downloads/regfile32.v,1603173046,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/new/shiftLeft2_26.v,,regfile32,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Control.v,1607423662,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Downloads/DataMem.v,,Control,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Datapath.v,1607418768,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/imports/Downloads/Instruction_Memory.v,,Datapath,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Mux32x1.v,1605773975,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Mux4x1.v,,Mux32x1,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Mux4x1.v,1605773977,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/ProgramCounter.v,,Mux4x1,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/ProgramCounter.v,1603070721,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/ShiftLeftTwo.v,,ProgramCounter,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/ShiftLeftTwo.v,1605687759,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/SignExtend.v,,ShiftLeftTwo,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/SignExtend.v,1605686843,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/imports/Downloads/regfile32.v,,SignExtend,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Downloads/DataMem.v,1604391339,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sources_1/new/Datapath.v,,DataMem,,,,,,,,
/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/new/shiftLeft2_26.v,1607069522,verilog,,/media/psf/Home/Documents/GitHub/CECS341Lab6/project_5/project_5.srcs/sources_1/imports/Datapath.srcs/sim_1/new/Datapath_tb.v,,shiftLeft2_26,,,,,,,,
