INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/risc/risc/risc.srcs/sources_1/new/program counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/risc/risc/risc.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/risc/risc/risc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
