Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov 10 00:19:23 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.157     -781.022                    322                 2052        0.092        0.000                      0                 2052        3.000        0.000                       0                   454  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.157     -388.603                     94                  672        0.249        0.000                      0                  672        3.000        0.000                       0                   130  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           4.288        0.000                      0                   66        0.167        0.000                      0                   66        4.500        0.000                       0                    28  
  clkout3          74.367        0.000                      0                  357        0.131        0.000                      0                  357       38.750        0.000                       0                   293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       sys_clk_pin         0.063        0.000                      0                    8        1.327        0.000                      0                    8  
clkout3       sys_clk_pin         2.524        0.000                      0                   64        0.165        0.000                      0                   64  
sys_clk_pin   clkout3            -3.164     -392.419                    228                  352        0.277        0.000                      0                  352  
clkout0       clkout3             3.589        0.000                      0                  685        0.092        0.000                      0                  685  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           94  Failing Endpoints,  Worst Slack       -6.157ns,  Total Violation     -388.603ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.157ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.170ns  (logic 5.058ns (31.280%)  route 11.112ns (68.720%))
  Logic Levels:           27  (CARRY4=7 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.087 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.087    mips/dp/BT_carry__1_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.204 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.204    mips/dp/BT_carry__2_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.321 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.321    mips/dp/BT_carry__3_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.438 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.438    mips/dp/BT_carry__4_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.555 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.001    20.556    mips/dp/BT_carry__5_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.879 r  mips/dp/BT_carry__6/O[1]
                         net (fo=1, routed)           0.300    21.179    mips/dp/pcm/newPC1[29]
    SLICE_X79Y150        LUT6 (Prop_lut6_I5_O)        0.306    21.485 r  mips/dp/pcm/Q[30]_i_1/O
                         net (fo=1, routed)           0.000    21.485    mips/dp/pcm/newPC[30]
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.721    15.143    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[30]/C
                         clock pessimism              0.188    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X79Y150        FDCE (Setup_fdce_C_D)        0.032    15.328    mips/dp/pcm/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -21.485    
  -------------------------------------------------------------------
                         slack                                 -6.157    

Slack (VIOLATED) :        -6.101ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.047ns  (logic 4.941ns (30.790%)  route 11.106ns (69.210%))
  Logic Levels:           26  (CARRY4=6 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.087 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.087    mips/dp/BT_carry__1_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.204 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.204    mips/dp/BT_carry__2_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.321 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.321    mips/dp/BT_carry__3_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.438 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.438    mips/dp/BT_carry__4_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.761 r  mips/dp/BT_carry__5/O[1]
                         net (fo=1, routed)           0.295    21.057    mips/dp/pcm/newPC1[25]
    SLICE_X79Y149        LUT6 (Prop_lut6_I5_O)        0.306    21.363 r  mips/dp/pcm/Q[26]_i_1/O
                         net (fo=1, routed)           0.000    21.363    mips/dp/pcm/newPC[26]
    SLICE_X79Y149        FDCE                                         r  mips/dp/pcm/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.585    15.007    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y149        FDCE                                         r  mips/dp/pcm/Q_reg[26]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X79Y149        FDCE (Setup_fdce_C_D)        0.031    15.262    mips/dp/pcm/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -21.363    
  -------------------------------------------------------------------
                         slack                                 -6.101    

Slack (VIOLATED) :        -6.097ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.047ns  (logic 4.934ns (30.748%)  route 11.113ns (69.252%))
  Logic Levels:           26  (CARRY4=6 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.087 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.087    mips/dp/BT_carry__1_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.204 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.204    mips/dp/BT_carry__2_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.321 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.321    mips/dp/BT_carry__3_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.438 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.438    mips/dp/BT_carry__4_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.753 r  mips/dp/BT_carry__5/O[3]
                         net (fo=1, routed)           0.302    21.055    mips/dp/pcm/newPC1[27]
    SLICE_X81Y149        LUT6 (Prop_lut6_I5_O)        0.307    21.362 r  mips/dp/pcm/Q[28]_i_1/O
                         net (fo=1, routed)           0.000    21.362    mips/dp/pcm/newPC[28]
    SLICE_X81Y149        FDCE                                         r  mips/dp/pcm/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.010    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X81Y149        FDCE                                         r  mips/dp/pcm/Q_reg[28]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X81Y149        FDCE (Setup_fdce_C_D)        0.031    15.265    mips/dp/pcm/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -21.362    
  -------------------------------------------------------------------
                         slack                                 -6.097    

Slack (VIOLATED) :        -6.065ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.076ns  (logic 4.969ns (30.909%)  route 11.107ns (69.091%))
  Logic Levels:           27  (CARRY4=7 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.087 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.087    mips/dp/BT_carry__1_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.204 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.204    mips/dp/BT_carry__2_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.321 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.321    mips/dp/BT_carry__3_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.438 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.438    mips/dp/BT_carry__4_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.555 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.001    20.556    mips/dp/BT_carry__5_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.795 r  mips/dp/BT_carry__6/O[2]
                         net (fo=1, routed)           0.296    21.091    mips/dp/pcm/newPC1[30]
    SLICE_X79Y150        LUT6 (Prop_lut6_I5_O)        0.301    21.392 r  mips/dp/pcm/Q[31]_i_1/O
                         net (fo=1, routed)           0.000    21.392    mips/dp/pcm/newPC[31]
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.721    15.143    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[31]/C
                         clock pessimism              0.188    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X79Y150        FDCE (Setup_fdce_C_D)        0.031    15.327    mips/dp/pcm/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -21.392    
  -------------------------------------------------------------------
                         slack                                 -6.065    

Slack (VIOLATED) :        -6.036ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.094ns  (logic 4.824ns (29.975%)  route 11.270ns (70.025%))
  Logic Levels:           25  (CARRY4=5 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.087 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.087    mips/dp/BT_carry__1_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.204 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.204    mips/dp/BT_carry__2_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.321 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.321    mips/dp/BT_carry__3_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.644 r  mips/dp/BT_carry__4/O[1]
                         net (fo=1, routed)           0.459    21.103    mips/dp/pcm/newPC1[21]
    SLICE_X80Y150        LUT6 (Prop_lut6_I5_O)        0.306    21.409 r  mips/dp/pcm/Q[22]_i_1/O
                         net (fo=1, routed)           0.000    21.409    mips/dp/pcm/newPC[22]
    SLICE_X80Y150        FDPE                                         r  mips/dp/pcm/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.721    15.143    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X80Y150        FDPE                                         r  mips/dp/pcm/Q_reg[22]/C
                         clock pessimism              0.188    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X80Y150        FDPE (Setup_fdpe_C_D)        0.077    15.373    mips/dp/pcm/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -21.409    
  -------------------------------------------------------------------
                         slack                                 -6.036    

Slack (VIOLATED) :        -6.036ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.047ns  (logic 4.943ns (30.803%)  route 11.104ns (69.197%))
  Logic Levels:           27  (CARRY4=7 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.087 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.087    mips/dp/BT_carry__1_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.204 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.204    mips/dp/BT_carry__2_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.321 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.321    mips/dp/BT_carry__3_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.438 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.438    mips/dp/BT_carry__4_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.555 r  mips/dp/BT_carry__5/CO[3]
                         net (fo=1, routed)           0.001    20.556    mips/dp/BT_carry__5_n_0
    SLICE_X78Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.775 r  mips/dp/BT_carry__6/O[0]
                         net (fo=1, routed)           0.293    21.068    mips/dp/pcm/newPC1[28]
    SLICE_X79Y151        LUT6 (Prop_lut6_I5_O)        0.295    21.363 r  mips/dp/pcm/Q[29]_i_1/O
                         net (fo=1, routed)           0.000    21.363    mips/dp/pcm/newPC[29]
    SLICE_X79Y151        FDCE                                         r  mips/dp/pcm/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.721    15.143    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y151        FDCE                                         r  mips/dp/pcm/Q_reg[29]/C
                         clock pessimism              0.188    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X79Y151        FDCE (Setup_fdce_C_D)        0.031    15.327    mips/dp/pcm/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -21.363    
  -------------------------------------------------------------------
                         slack                                 -6.036    

Slack (VIOLATED) :        -6.031ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.041ns  (logic 4.583ns (28.571%)  route 11.458ns (71.429%))
  Logic Levels:           23  (CARRY4=3 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.087 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.087    mips/dp/BT_carry__1_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.402 r  mips/dp/BT_carry__2/O[3]
                         net (fo=1, routed)           0.646    21.049    mips/dp/pcm/newPC1[15]
    SLICE_X79Y151        LUT6 (Prop_lut6_I5_O)        0.307    21.356 r  mips/dp/pcm/Q[16]_i_1/O
                         net (fo=1, routed)           0.000    21.356    mips/dp/pcm/newPC[16]
    SLICE_X79Y151        FDCE                                         r  mips/dp/pcm/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.721    15.143    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y151        FDCE                                         r  mips/dp/pcm/Q_reg[16]/C
                         clock pessimism              0.188    15.331    
                         clock uncertainty           -0.035    15.296    
    SLICE_X79Y151        FDCE (Setup_fdce_C_D)        0.029    15.325    mips/dp/pcm/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                 -6.031    

Slack (VIOLATED) :        -6.021ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.966ns  (logic 4.466ns (27.972%)  route 11.500ns (72.028%))
  Logic Levels:           22  (CARRY4=2 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.285 r  mips/dp/BT_carry__1/O[3]
                         net (fo=1, routed)           0.689    20.974    mips/dp/pcm/newPC1[11]
    SLICE_X79Y149        LUT6 (Prop_lut6_I5_O)        0.307    21.281 r  mips/dp/pcm/Q[12]_i_1/O
                         net (fo=1, routed)           0.000    21.281    mips/dp/pcm/newPC[12]
    SLICE_X79Y149        FDCE                                         r  mips/dp/pcm/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.585    15.007    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y149        FDCE                                         r  mips/dp/pcm/Q_reg[12]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X79Y149        FDCE (Setup_fdce_C_D)        0.029    15.260    mips/dp/pcm/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -21.281    
  -------------------------------------------------------------------
                         slack                                 -6.021    

Slack (VIOLATED) :        -6.008ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.955ns  (logic 4.707ns (29.502%)  route 11.248ns (70.498%))
  Logic Levels:           24  (CARRY4=4 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.087 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.087    mips/dp/BT_carry__1_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.204 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.204    mips/dp/BT_carry__2_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.527 r  mips/dp/BT_carry__3/O[1]
                         net (fo=1, routed)           0.437    20.964    mips/dp/pcm/newPC1[17]
    SLICE_X79Y149        LUT6 (Prop_lut6_I5_O)        0.306    21.270 r  mips/dp/pcm/Q[18]_i_1/O
                         net (fo=1, routed)           0.000    21.270    mips/dp/pcm/newPC[18]
    SLICE_X79Y149        FDCE                                         r  mips/dp/pcm/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.585    15.007    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y149        FDCE                                         r  mips/dp/pcm/Q_reg[18]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X79Y149        FDCE (Setup_fdce_C_D)        0.031    15.262    mips/dp/pcm/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -21.270    
  -------------------------------------------------------------------
                         slack                                 -6.008    

Slack (VIOLATED) :        -5.985ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.981ns  (logic 4.852ns (30.362%)  route 11.129ns (69.638%))
  Logic Levels:           26  (CARRY4=6 LUT5=2 LUT6=16 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713     5.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456     5.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090     6.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000     6.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212     7.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152     8.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328     8.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834     9.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331     9.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    10.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    10.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         0.615    10.872    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y146        LUT5 (Prop_lut5_I4_O)        0.124    10.996 r  mips/dp/pcm/mem_reg_0_15_0_0_i_62/O
                         net (fo=5, routed)           0.451    11.447    mips/dp/pcm/mem_reg_0_15_0_0_i_62_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124    11.571 f  mips/dp/pcm/mem_reg_0_15_0_0_i_53/O
                         net (fo=10, routed)          1.014    12.586    mips/dp/pcm/mem_reg_0_15_0_0_i_53_n_0
    SLICE_X86Y148        LUT6 (Prop_lut6_I2_O)        0.124    12.710 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83/O
                         net (fo=2, routed)           0.700    13.409    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_83_n_0
    SLICE_X87Y149        LUT6 (Prop_lut6_I5_O)        0.124    13.533 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64/O
                         net (fo=1, routed)           0.290    13.823    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    13.947 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40/O
                         net (fo=1, routed)           0.292    14.240    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_40_n_0
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    14.364 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22/O
                         net (fo=1, routed)           0.296    14.660    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_22_n_0
    SLICE_X87Y148        LUT6 (Prop_lut6_I5_O)        0.124    14.784 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=2, routed)           0.862    15.646    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X85Y145        LUT6 (Prop_lut6_I2_O)        0.124    15.770 r  mips/dp/pcm/BT_carry_i_11/O
                         net (fo=1, routed)           0.782    16.553    mips/dp/pcm/BT_carry_i_11_n_0
    SLICE_X77Y143        LUT6 (Prop_lut6_I3_O)        0.124    16.677 r  mips/dp/pcm/BT_carry_i_10/O
                         net (fo=1, routed)           0.298    16.975    mips/dp/pcm/BT_carry_i_10_n_0
    SLICE_X77Y141        LUT6 (Prop_lut6_I3_O)        0.124    17.099 r  mips/dp/pcm/BT_carry_i_9/O
                         net (fo=1, routed)           0.412    17.511    mips/dp/pcm/BT_carry_i_9_n_0
    SLICE_X75Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.635 r  mips/dp/pcm/BT_carry_i_8/O
                         net (fo=1, routed)           0.294    17.929    mips/dp/pcm/BT_carry_i_8_n_0
    SLICE_X76Y142        LUT6 (Prop_lut6_I3_O)        0.124    18.053 r  mips/dp/pcm/BT_carry_i_6/O
                         net (fo=1, routed)           0.466    18.519    mips/dp/pcm/BT_carry_i_6_n_0
    SLICE_X76Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.643 r  mips/dp/pcm/BT_carry_i_5/O
                         net (fo=31, routed)          0.670    19.313    mips/dp/pcm/BT_carry_i_5_n_0
    SLICE_X78Y144        LUT6 (Prop_lut6_I0_O)        0.124    19.437 r  mips/dp/pcm/BT_carry__0_i_3/O
                         net (fo=1, routed)           0.000    19.437    mips/dp/pcm_n_154
    SLICE_X78Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.970 r  mips/dp/BT_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.970    mips/dp/BT_carry__0_n_0
    SLICE_X78Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.087 r  mips/dp/BT_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.087    mips/dp/BT_carry__1_n_0
    SLICE_X78Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.204 r  mips/dp/BT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.204    mips/dp/BT_carry__2_n_0
    SLICE_X78Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.321 r  mips/dp/BT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.321    mips/dp/BT_carry__3_n_0
    SLICE_X78Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.438 r  mips/dp/BT_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.438    mips/dp/BT_carry__4_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.677 r  mips/dp/BT_carry__5/O[2]
                         net (fo=1, routed)           0.317    20.995    mips/dp/pcm/newPC1[26]
    SLICE_X80Y149        LUT6 (Prop_lut6_I5_O)        0.301    21.296 r  mips/dp/pcm/Q[27]_i_1/O
                         net (fo=1, routed)           0.000    21.296    mips/dp/pcm/newPC[27]
    SLICE_X80Y149        FDCE                                         r  mips/dp/pcm/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.588    15.010    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X80Y149        FDCE                                         r  mips/dp/pcm/Q_reg[27]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.077    15.311    mips/dp/pcm/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -21.296    
  -------------------------------------------------------------------
                         slack                                 -5.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.666     1.586    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y151        FDCE                                         r  mips/dp/pcm/Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  mips/dp/pcm/Q_reg[29]/Q
                         net (fo=2, routed)           0.155     1.881    mips/dp/pcm/pc[29]
    SLICE_X79Y151        LUT6 (Prop_lut6_I3_O)        0.045     1.926 r  mips/dp/pcm/Q[29]_i_1/O
                         net (fo=1, routed)           0.000     1.926    mips/dp/pcm/newPC[29]
    SLICE_X79Y151        FDCE                                         r  mips/dp/pcm/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.942     2.107    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y151        FDCE                                         r  mips/dp/pcm/Q_reg[29]/C
                         clock pessimism             -0.521     1.586    
    SLICE_X79Y151        FDCE (Hold_fdce_C_D)         0.092     1.678    mips/dp/pcm/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.666     1.586    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  mips/dp/pcm/Q_reg[30]/Q
                         net (fo=2, routed)           0.170     1.897    mips/dp/pcm/pc[30]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.045     1.942 r  mips/dp/pcm/Q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.942    mips/dp/pcm/newPC[30]
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.942     2.107    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[30]/C
                         clock pessimism             -0.521     1.586    
    SLICE_X79Y150        FDCE (Hold_fdce_C_D)         0.092     1.678    mips/dp/pcm/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.666     1.586    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  mips/dp/pcm/Q_reg[31]/Q
                         net (fo=2, routed)           0.231     1.958    mips/dp/pcm/pc[31]
    SLICE_X79Y150        LUT6 (Prop_lut6_I3_O)        0.045     2.003 r  mips/dp/pcm/Q[31]_i_1/O
                         net (fo=1, routed)           0.000     2.003    mips/dp/pcm/newPC[31]
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.942     2.107    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[31]/C
                         clock pessimism             -0.521     1.586    
    SLICE_X79Y150        FDCE (Hold_fdce_C_D)         0.092     1.678    mips/dp/pcm/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.597     1.516    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X81Y149        FDCE                                         r  mips/dp/pcm/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/pcm/Q_reg[28]/Q
                         net (fo=2, routed)           0.233     1.891    mips/dp/pcm/pc[28]
    SLICE_X81Y149        LUT6 (Prop_lut6_I3_O)        0.045     1.936 r  mips/dp/pcm/Q[28]_i_1/O
                         net (fo=1, routed)           0.000     1.936    mips/dp/pcm/newPC[28]
    SLICE_X81Y149        FDCE                                         r  mips/dp/pcm/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.868     2.034    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X81Y149        FDCE                                         r  mips/dp/pcm/Q_reg[28]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X81Y149        FDCE (Hold_fdce_C_D)         0.092     1.608    mips/dp/pcm/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.959%)  route 0.291ns (61.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.598     1.517    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y138        FDCE                                         r  mips/dp/pcm/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  mips/dp/pcm/Q_reg[0]/Q
                         net (fo=2, routed)           0.291     1.950    mips/dp/pcm/pc[0]
    SLICE_X85Y138        LUT5 (Prop_lut5_I4_O)        0.045     1.995 r  mips/dp/pcm/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.995    mips/dp/pcm/newPC[0]
    SLICE_X85Y138        FDCE                                         r  mips/dp/pcm/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.870     2.035    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y138        FDCE                                         r  mips/dp/pcm/Q_reg[0]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X85Y138        FDCE (Hold_fdce_C_D)         0.091     1.608    mips/dp/pcm/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.503ns (55.347%)  route 0.406ns (44.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.597     1.516    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X80Y147        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y147        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.906 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/O
                         net (fo=2, routed)           0.406     2.312    mips/dp/pcm/ReadData10[16]
    SLICE_X79Y151        LUT6 (Prop_lut6_I0_O)        0.113     2.425 r  mips/dp/pcm/Q[16]_i_1/O
                         net (fo=1, routed)           0.000     2.425    mips/dp/pcm/newPC[16]
    SLICE_X79Y151        FDCE                                         r  mips/dp/pcm/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.942     2.107    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y151        FDCE                                         r  mips/dp/pcm/Q_reg[16]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X79Y151        FDCE (Hold_fdce_C_D)         0.091     1.948    mips/dp/pcm/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.603ns (62.733%)  route 0.358ns (37.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.515    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X80Y146        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y146        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.007 r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/O
                         net (fo=4, routed)           0.358     2.366    mips/dp/pcm/ReadData10[24]
    SLICE_X79Y150        LUT6 (Prop_lut6_I0_O)        0.111     2.477 r  mips/dp/pcm/Q[24]_i_1/O
                         net (fo=1, routed)           0.000     2.477    mips/dp/pcm/newPC[24]
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.942     2.107    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X79Y150        FDCE                                         r  mips/dp/pcm/Q_reg[24]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X79Y150        FDCE (Hold_fdce_C_D)         0.092     1.949    mips/dp/pcm/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.503ns (77.590%)  route 0.145ns (22.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.600     1.519    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.909 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.145     2.055    mips/dp/pcm/ReadData10[4]
    SLICE_X83Y143        LUT6 (Prop_lut6_I0_O)        0.113     2.168 r  mips/dp/pcm/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.168    mips/dp/pcm/newPC[4]
    SLICE_X83Y143        FDCE                                         r  mips/dp/pcm/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X83Y143        FDCE                                         r  mips/dp/pcm/Q_reg[4]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X83Y143        FDCE (Hold_fdce_C_D)         0.092     1.627    mips/dp/pcm/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.433ns (66.387%)  route 0.219ns (33.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.600     1.519    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.907 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=3, routed)           0.219     2.127    mips/dp/pcm/ReadData10[3]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.172 r  mips/dp/pcm/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.172    mips/dp/pcm/newPC[3]
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.036    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X85Y142        FDCE (Hold_fdce_C_D)         0.092     1.626    mips/dp/pcm/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcm/Q_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.503ns (49.287%)  route 0.518ns (50.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.591     1.510    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X76Y145        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y145        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.900 r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/O
                         net (fo=2, routed)           0.518     2.418    mips/dp/pcm/ReadData10[22]
    SLICE_X80Y150        LUT6 (Prop_lut6_I0_O)        0.113     2.531 r  mips/dp/pcm/Q[22]_i_1/O
                         net (fo=1, routed)           0.000     2.531    mips/dp/pcm/newPC[22]
    SLICE_X80Y150        FDPE                                         r  mips/dp/pcm/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.942     2.107    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X80Y150        FDPE                                         r  mips/dp/pcm/Q_reg[22]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X80Y150        FDPE (Hold_fdpe_C_D)         0.120     1.977    mips/dp/pcm/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X85Y138    mips/dp/pcm/Q_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X81Y145    mips/dp/pcm/Q_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X79Y150    mips/dp/pcm/Q_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X79Y149    mips/dp/pcm/Q_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X78Y151    mips/dp/pcm/Q_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X77Y146    mips/dp/pcm/Q_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X77Y146    mips/dp/pcm/Q_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X79Y151    mips/dp/pcm/Q_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y142    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y142    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y142    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y141    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y141    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y141    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y141    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y141    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKIN1
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y145    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y145    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y145    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y145    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y145    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y145    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y145    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y145    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clockdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clockdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clockdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.199ns (23.623%)  route 3.877ns (76.377%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.600    10.373    display/vga/xy/y[9]_i_1_n_0
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.576    15.001    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
                         clock pessimism              0.257    15.258    
                         clock uncertainty           -0.074    15.185    
    SLICE_X74Y132        FDRE (Setup_fdre_C_R)       -0.524    14.661    display/vga/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.199ns (23.623%)  route 3.877ns (76.377%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.600    10.373    display/vga/xy/y[9]_i_1_n_0
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.576    15.001    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[8]/C
                         clock pessimism              0.257    15.258    
                         clock uncertainty           -0.074    15.185    
    SLICE_X74Y132        FDRE (Setup_fdre_C_R)       -0.524    14.661    display/vga/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.199ns (23.623%)  route 3.877ns (76.377%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.600    10.373    display/vga/xy/y[9]_i_1_n_0
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.576    15.001    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[9]/C
                         clock pessimism              0.257    15.258    
                         clock uncertainty           -0.074    15.185    
    SLICE_X74Y132        FDRE (Setup_fdre_C_R)       -0.524    14.661    display/vga/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.199ns (23.333%)  route 3.940ns (76.667%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.663    10.436    display/vga/xy/y[9]_i_1_n_0
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.574    14.999    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[3]/C
                         clock pessimism              0.273    15.272    
                         clock uncertainty           -0.074    15.199    
    SLICE_X73Y132        FDRE (Setup_fdre_C_R)       -0.429    14.770    display/vga/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.199ns (23.333%)  route 3.940ns (76.667%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.663    10.436    display/vga/xy/y[9]_i_1_n_0
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.574    14.999    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
                         clock pessimism              0.273    15.272    
                         clock uncertainty           -0.074    15.199    
    SLICE_X73Y132        FDRE (Setup_fdre_C_R)       -0.429    14.770    display/vga/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.199ns (23.333%)  route 3.940ns (76.667%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.663    10.436    display/vga/xy/y[9]_i_1_n_0
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.574    14.999    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
                         clock pessimism              0.273    15.272    
                         clock uncertainty           -0.074    15.199    
    SLICE_X73Y132        FDRE (Setup_fdre_C_R)       -0.429    14.770    display/vga/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.199ns (23.333%)  route 3.940ns (76.667%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.663    10.436    display/vga/xy/y[9]_i_1_n_0
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.574    14.999    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[7]/C
                         clock pessimism              0.273    15.272    
                         clock uncertainty           -0.074    15.199    
    SLICE_X73Y132        FDRE (Setup_fdre_C_R)       -0.429    14.770    display/vga/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.199ns (23.995%)  route 3.798ns (76.005%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521    10.294    display/vga/xy/y[9]_i_1_n_0
    SLICE_X73Y131        FDRE                                         r  display/vga/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.572    14.997    display/vga/xy/CLK
    SLICE_X73Y131        FDRE                                         r  display/vga/xy/y_reg[0]/C
                         clock pessimism              0.273    15.270    
                         clock uncertainty           -0.074    15.197    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    14.768    display/vga/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.199ns (23.995%)  route 3.798ns (76.005%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521    10.294    display/vga/xy/y[9]_i_1_n_0
    SLICE_X73Y131        FDRE                                         r  display/vga/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.572    14.997    display/vga/xy/CLK
    SLICE_X73Y131        FDRE                                         r  display/vga/xy/y_reg[1]/C
                         clock pessimism              0.273    15.270    
                         clock uncertainty           -0.074    15.197    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    14.768    display/vga/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.199ns (23.995%)  route 3.798ns (76.005%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.693     5.297    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.419     5.716 r  display/vga/xy/x_reg[9]/Q
                         net (fo=7, routed)           1.020     6.736    display/vga/xy/x__0[9]
    SLICE_X74Y133        LUT4 (Prop_lut4_I2_O)        0.325     7.061 f  display/vga/xy/x[9]_i_5/O
                         net (fo=2, routed)           1.130     8.191    display/vga/xy/x[9]_i_5_n_0
    SLICE_X73Y133        LUT5 (Prop_lut5_I1_O)        0.331     8.522 r  display/vga/xy/y[9]_i_2/O
                         net (fo=11, routed)          1.126     9.649    display/vga/xy/y[9]_i_2_n_0
    SLICE_X74Y132        LUT6 (Prop_lut6_I0_O)        0.124     9.773 r  display/vga/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521    10.294    display/vga/xy/y[9]_i_1_n_0
    SLICE_X73Y131        FDRE                                         r  display/vga/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.704 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.630    13.334    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.425 r  clockdv/buf100/O
                         net (fo=22, routed)          1.572    14.997    display/vga/xy/CLK
    SLICE_X73Y131        FDRE                                         r  display/vga/xy/y_reg[2]/C
                         clock pessimism              0.273    15.270    
                         clock uncertainty           -0.074    15.197    
    SLICE_X73Y131        FDRE (Setup_fdre_C_R)       -0.429    14.768    display/vga/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  4.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.066%)  route 0.140ns (42.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[3]/Q
                         net (fo=7, routed)           0.140     1.787    display/vga/xy/y[3]
    SLICE_X74Y132        LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  display/vga/xy/y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.832    display/vga/xy/p_0_in__0[6]
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.858     2.025    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X74Y132        FDRE (Hold_fdre_C_D)         0.120     1.665    display/vga/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.454%)  route 0.096ns (31.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.589     1.510    display/vga/xy/CLK
    SLICE_X74Y134        FDRE                                         r  display/vga/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  display/vga/xy/x_reg[0]/Q
                         net (fo=8, routed)           0.096     1.771    display/vga/xy/x__0[0]
    SLICE_X75Y134        LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  display/vga/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    display/vga/xy/p_0_in[5]
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.860     2.027    display/vga/xy/CLK
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[5]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X75Y134        FDRE (Hold_fdre_C_D)         0.092     1.615    display/vga/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.784%)  route 0.195ns (51.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.586     1.507    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/vga/xy/x_reg[7]/Q
                         net (fo=9, routed)           0.195     1.844    display/vga/xy/Q[2]
    SLICE_X74Y134        LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  display/vga/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.889    display/vga/xy/p_0_in[8]
    SLICE_X74Y134        FDRE                                         r  display/vga/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.860     2.027    display/vga/xy/CLK
    SLICE_X74Y134        FDRE                                         r  display/vga/xy/x_reg[8]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X74Y134        FDRE (Hold_fdre_C_D)         0.120     1.667    display/vga/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clockdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clockdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clockdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clockdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.175     1.824    clockdv/start_cnt_reg_n_0_[0]
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.043     1.867 r  clockdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    clockdv/start_cnt[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clockdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clockdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.000    clockdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clockdv/start_cnt_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.133     1.617    clockdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.589     1.510    display/vga/xy/CLK
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/vga/xy/x_reg[1]/Q
                         net (fo=7, routed)           0.179     1.831    display/vga/xy/x__0[1]
    SLICE_X75Y134        LUT3 (Prop_lut3_I2_O)        0.042     1.873 r  display/vga/xy/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    display/vga/xy/p_0_in[2]
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.860     2.027    display/vga/xy/CLK
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X75Y134        FDRE (Hold_fdre_C_D)         0.107     1.617    display/vga/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.584     1.505    display/vga/xy/CLK
    SLICE_X73Y131        FDRE                                         r  display/vga/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/vga/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.170     1.817    display/vga/xy/y_reg_n_0_[0]
    SLICE_X73Y131        LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  display/vga/xy/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    display/vga/xy/p_0_in__0[2]
    SLICE_X73Y131        FDRE                                         r  display/vga/xy/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.854     2.021    display/vga/xy/CLK
    SLICE_X73Y131        FDRE                                         r  display/vga/xy/y_reg[2]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.092     1.597    display/vga/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.399%)  route 0.131ns (36.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.128     1.634 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.131     1.765    display/vga/xy/y_reg[9]_0[0]
    SLICE_X73Y132        LUT6 (Prop_lut6_I5_O)        0.099     1.864 r  display/vga/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    display/vga/xy/p_0_in__0[5]
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.854     2.022    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X73Y132        FDRE (Hold_fdre_C_D)         0.092     1.598    display/vga/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.589     1.510    display/vga/xy/CLK
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/vga/xy/x_reg[1]/Q
                         net (fo=7, routed)           0.179     1.831    display/vga/xy/x__0[1]
    SLICE_X75Y134        LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  display/vga/xy/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    display/vga/xy/p_0_in[1]
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.860     2.027    display/vga/xy/CLK
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X75Y134        FDRE (Hold_fdre_C_D)         0.091     1.601    display/vga/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.587     1.508    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/vga/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.199     1.871    display/vga/xy/y[6]
    SLICE_X74Y132        LUT5 (Prop_lut5_I3_O)        0.043     1.914 r  display/vga/xy/y[9]_i_3/O
                         net (fo=1, routed)           0.000     1.914    display/vga/xy/p_0_in__0[9]
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.858     2.025    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[9]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X74Y132        FDRE (Hold_fdre_C_D)         0.131     1.639    display/vga/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.587     1.508    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/vga/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.199     1.871    display/vga/xy/y[6]
    SLICE_X74Y132        LUT4 (Prop_lut4_I1_O)        0.045     1.916 r  display/vga/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.916    display/vga/xy/p_0_in__0[8]
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.540     1.138    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf100/O
                         net (fo=22, routed)          0.858     2.025    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[8]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X74Y132        FDRE (Hold_fdre_C_D)         0.121     1.629    display/vga/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clockdv/buf100/I0
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clockdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clockdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X74Y132    display/vga/xy/y_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y132    display/vga/xy/y_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X74Y132    display/vga/xy/y_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X74Y132    display/vga/xy/y_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clockdv/start_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clockdv/start_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clockdv/start_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clockdv/mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y132    display/vga/xy/y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y131    display/vga/xy/y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y131    display/vga/xy/y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y131    display/vga/xy/y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y132    display/vga/xy/y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y132    display/vga/xy/y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y132    display/vga/xy/y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y132    display/vga/xy/y_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y132    display/vga/xy/y_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y132    display/vga/xy/y_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y132    display/vga/xy/y_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y132    display/vga/xy/y_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y132    display/vga/xy/y_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y132    display/vga/xy/y_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y132    display/vga/xy/y_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y132    display/vga/xy/y_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clockdv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clockdv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clockdv/start_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y133    display/vga/clk_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       74.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.367ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.076ns (20.315%)  route 4.220ns (79.685%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.709     5.313    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y141         FDRE                                         r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/Q
                         net (fo=2, routed)           0.695     6.465    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[16]
    SLICE_X5Y141         LUT4 (Prop_lut4_I1_O)        0.124     6.589 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6/O
                         net (fo=1, routed)           0.641     7.230    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4/O
                         net (fo=1, routed)           0.650     8.004    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4_n_0
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.124     8.128 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.709     8.837    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I5_O)        0.124     8.961 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.821     9.781    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I5_O)        0.124     9.905 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.704    10.610    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X4Y136         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X4Y136         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/C
                         clock pessimism              0.274    85.284    
                         clock uncertainty           -0.102    85.182    
    SLICE_X4Y136         FDRE (Setup_fdre_C_CE)      -0.205    84.977    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         84.977    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                 74.367    

Slack (MET) :             74.367ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.076ns (20.315%)  route 4.220ns (79.685%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.709     5.313    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y141         FDRE                                         r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/Q
                         net (fo=2, routed)           0.695     6.465    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[16]
    SLICE_X5Y141         LUT4 (Prop_lut4_I1_O)        0.124     6.589 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6/O
                         net (fo=1, routed)           0.641     7.230    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4/O
                         net (fo=1, routed)           0.650     8.004    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4_n_0
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.124     8.128 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.709     8.837    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I5_O)        0.124     8.961 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.821     9.781    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I5_O)        0.124     9.905 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.704    10.610    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X4Y136         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X4Y136         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/C
                         clock pessimism              0.274    85.284    
                         clock uncertainty           -0.102    85.182    
    SLICE_X4Y136         FDRE (Setup_fdre_C_CE)      -0.205    84.977    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         84.977    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                 74.367    

Slack (MET) :             74.367ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.076ns (20.315%)  route 4.220ns (79.685%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.709     5.313    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y141         FDRE                                         r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/Q
                         net (fo=2, routed)           0.695     6.465    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[16]
    SLICE_X5Y141         LUT4 (Prop_lut4_I1_O)        0.124     6.589 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6/O
                         net (fo=1, routed)           0.641     7.230    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4/O
                         net (fo=1, routed)           0.650     8.004    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4_n_0
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.124     8.128 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.709     8.837    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I5_O)        0.124     8.961 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.821     9.781    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I5_O)        0.124     9.905 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.704    10.610    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X4Y136         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X4Y136         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/C
                         clock pessimism              0.274    85.284    
                         clock uncertainty           -0.102    85.182    
    SLICE_X4Y136         FDRE (Setup_fdre_C_CE)      -0.205    84.977    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         84.977    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                 74.367    

Slack (MET) :             74.462ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.076ns (20.680%)  route 4.127ns (79.320%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 85.011 - 80.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.709     5.313    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X5Y141         FDRE                                         r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[16]/Q
                         net (fo=2, routed)           0.695     6.465    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[16]
    SLICE_X5Y141         LUT4 (Prop_lut4_I1_O)        0.124     6.589 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6/O
                         net (fo=1, routed)           0.641     7.230    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6_n_0
    SLICE_X5Y140         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4/O
                         net (fo=1, routed)           0.650     8.004    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4_n_0
    SLICE_X5Y139         LUT6 (Prop_lut6_I4_O)        0.124     8.128 f  memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          0.709     8.837    memIO/accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I5_O)        0.124     8.961 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.821     9.781    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I5_O)        0.124     9.905 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.611    10.516    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X4Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.586    85.011    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X4Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                         clock pessimism              0.274    85.285    
                         clock uncertainty           -0.102    85.183    
    SLICE_X4Y137         FDRE (Setup_fdre_C_CE)      -0.205    84.978    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         84.978    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 74.462    

Slack (MET) :             74.786ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.525ns (29.491%)  route 3.646ns (70.509%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.698     5.302    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X6Y130         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/Q
                         net (fo=2, routed)           0.889     6.710    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[9]
    SLICE_X6Y130         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2/O
                         net (fo=5, routed)           0.746     7.580    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2_n_0
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.124     7.704 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7/O
                         net (fo=1, routed)           0.663     8.367    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I1_O)        0.124     8.491 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6/O
                         net (fo=1, routed)           0.000     8.491    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6_n_0
    SLICE_X6Y133         MUXF7 (Prop_muxf7_I1_O)      0.214     8.705 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4/O
                         net (fo=1, routed)           0.309     9.014    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.297     9.311 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2/O
                         net (fo=3, routed)           1.038    10.349    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2_n_0
    SLICE_X6Y135         LUT4 (Prop_lut4_I3_O)        0.124    10.473 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[1]_i_1/O
                         net (fo=1, routed)           0.000    10.473    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[1]_i_1_n_0
    SLICE_X6Y135         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X6Y135         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
                         clock pessimism              0.274    85.284    
                         clock uncertainty           -0.102    85.182    
    SLICE_X6Y135         FDRE (Setup_fdre_C_D)        0.077    85.259    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]
  -------------------------------------------------------------------
                         required time                         85.259    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                 74.786    

Slack (MET) :             74.966ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.525ns (30.851%)  route 3.418ns (69.149%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.698     5.302    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X6Y130         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/Q
                         net (fo=2, routed)           0.889     6.710    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[9]
    SLICE_X6Y130         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2/O
                         net (fo=5, routed)           0.746     7.580    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2_n_0
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.124     7.704 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7/O
                         net (fo=1, routed)           0.663     8.367    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I1_O)        0.124     8.491 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6/O
                         net (fo=1, routed)           0.000     8.491    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6_n_0
    SLICE_X6Y133         MUXF7 (Prop_muxf7_I1_O)      0.214     8.705 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4/O
                         net (fo=1, routed)           0.309     9.014    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.297     9.311 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2/O
                         net (fo=3, routed)           0.810    10.121    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2_n_0
    SLICE_X7Y135         LUT3 (Prop_lut3_I2_O)        0.124    10.245 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[0]_i_1/O
                         net (fo=1, routed)           0.000    10.245    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[0]_i_1_n_0
    SLICE_X7Y135         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X7Y135         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                         clock pessimism              0.274    85.284    
                         clock uncertainty           -0.102    85.182    
    SLICE_X7Y135         FDRE (Setup_fdre_C_D)        0.029    85.211    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]
  -------------------------------------------------------------------
                         required time                         85.211    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                 74.966    

Slack (MET) :             74.970ns  (required time - arrival time)
  Source:                 memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.525ns (30.864%)  route 3.416ns (69.136%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.698     5.302    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X6Y130         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDRE (Prop_fdre_C_Q)         0.518     5.820 r  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/Q
                         net (fo=2, routed)           0.889     6.710    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[9]
    SLICE_X6Y130         LUT6 (Prop_lut6_I0_O)        0.124     6.834 f  memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2/O
                         net (fo=5, routed)           0.746     7.580    memIO/accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2_n_0
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.124     7.704 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7/O
                         net (fo=1, routed)           0.663     8.367    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I1_O)        0.124     8.491 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6/O
                         net (fo=1, routed)           0.000     8.491    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6_n_0
    SLICE_X6Y133         MUXF7 (Prop_muxf7_I1_O)      0.214     8.705 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4/O
                         net (fo=1, routed)           0.309     9.014    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.297     9.311 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2/O
                         net (fo=3, routed)           0.808    10.119    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I3_O)        0.124    10.243 r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_1/O
                         net (fo=1, routed)           0.000    10.243    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_1_n_0
    SLICE_X7Y135         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X7Y135         FDRE                                         r  memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/C
                         clock pessimism              0.274    85.284    
                         clock uncertainty           -0.102    85.182    
    SLICE_X7Y135         FDRE (Setup_fdre_C_D)        0.031    85.213    memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]
  -------------------------------------------------------------------
                         required time                         85.213    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                 74.970    

Slack (MET) :             75.281ns  (required time - arrival time)
  Source:                 memIO/keyboard/temp_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/keyboard/keyb_char_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.828ns (19.875%)  route 3.338ns (80.125%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 85.019 - 80.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.710     5.314    memIO/keyboard/clk12
    SLICE_X87Y133        FDRE                                         r  memIO/keyboard/temp_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDRE (Prop_fdre_C_Q)         0.456     5.770 r  memIO/keyboard/temp_char_reg[0]/Q
                         net (fo=1, routed)           0.996     6.767    memIO/keyboard/temp_char_reg_n_0_[0]
    SLICE_X87Y133        LUT6 (Prop_lut6_I3_O)        0.124     6.891 f  memIO/keyboard/keyb_char[13]_i_4/O
                         net (fo=1, routed)           1.022     7.912    memIO/keyboard/keyb_char[13]_i_4_n_0
    SLICE_X87Y134        LUT2 (Prop_lut2_I0_O)        0.124     8.036 f  memIO/keyboard/keyb_char[13]_i_2/O
                         net (fo=6, routed)           0.691     8.727    memIO/keyboard/keyb_char[13]_i_2_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  memIO/keyboard/keyb_char[29]_i_1/O
                         net (fo=5, routed)           0.629     9.480    memIO/keyboard/keyb_char[29]_i_1_n_0
    SLICE_X86Y136        FDRE                                         r  memIO/keyboard/keyb_char_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.594    85.019    memIO/keyboard/clk12
    SLICE_X86Y136        FDRE                                         r  memIO/keyboard/keyb_char_reg[20]/C
                         clock pessimism              0.273    85.292    
                         clock uncertainty           -0.102    85.190    
    SLICE_X86Y136        FDRE (Setup_fdre_C_R)       -0.429    84.761    memIO/keyboard/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                         84.761    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 75.281    

Slack (MET) :             75.281ns  (required time - arrival time)
  Source:                 memIO/keyboard/temp_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/keyboard/keyb_char_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.828ns (19.875%)  route 3.338ns (80.125%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 85.019 - 80.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.710     5.314    memIO/keyboard/clk12
    SLICE_X87Y133        FDRE                                         r  memIO/keyboard/temp_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDRE (Prop_fdre_C_Q)         0.456     5.770 r  memIO/keyboard/temp_char_reg[0]/Q
                         net (fo=1, routed)           0.996     6.767    memIO/keyboard/temp_char_reg_n_0_[0]
    SLICE_X87Y133        LUT6 (Prop_lut6_I3_O)        0.124     6.891 f  memIO/keyboard/keyb_char[13]_i_4/O
                         net (fo=1, routed)           1.022     7.912    memIO/keyboard/keyb_char[13]_i_4_n_0
    SLICE_X87Y134        LUT2 (Prop_lut2_I0_O)        0.124     8.036 f  memIO/keyboard/keyb_char[13]_i_2/O
                         net (fo=6, routed)           0.691     8.727    memIO/keyboard/keyb_char[13]_i_2_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  memIO/keyboard/keyb_char[29]_i_1/O
                         net (fo=5, routed)           0.629     9.480    memIO/keyboard/keyb_char[29]_i_1_n_0
    SLICE_X86Y136        FDRE                                         r  memIO/keyboard/keyb_char_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.594    85.019    memIO/keyboard/clk12
    SLICE_X86Y136        FDRE                                         r  memIO/keyboard/keyb_char_reg[21]/C
                         clock pessimism              0.273    85.292    
                         clock uncertainty           -0.102    85.190    
    SLICE_X86Y136        FDRE (Setup_fdre_C_R)       -0.429    84.761    memIO/keyboard/keyb_char_reg[21]
  -------------------------------------------------------------------
                         required time                         84.761    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 75.281    

Slack (MET) :             75.281ns  (required time - arrival time)
  Source:                 memIO/keyboard/temp_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/keyboard/keyb_char_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.828ns (19.875%)  route 3.338ns (80.125%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 85.019 - 80.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.710     5.314    memIO/keyboard/clk12
    SLICE_X87Y133        FDRE                                         r  memIO/keyboard/temp_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDRE (Prop_fdre_C_Q)         0.456     5.770 r  memIO/keyboard/temp_char_reg[0]/Q
                         net (fo=1, routed)           0.996     6.767    memIO/keyboard/temp_char_reg_n_0_[0]
    SLICE_X87Y133        LUT6 (Prop_lut6_I3_O)        0.124     6.891 f  memIO/keyboard/keyb_char[13]_i_4/O
                         net (fo=1, routed)           1.022     7.912    memIO/keyboard/keyb_char[13]_i_4_n_0
    SLICE_X87Y134        LUT2 (Prop_lut2_I0_O)        0.124     8.036 f  memIO/keyboard/keyb_char[13]_i_2/O
                         net (fo=6, routed)           0.691     8.727    memIO/keyboard/keyb_char[13]_i_2_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I5_O)        0.124     8.851 r  memIO/keyboard/keyb_char[29]_i_1/O
                         net (fo=5, routed)           0.629     9.480    memIO/keyboard/keyb_char[29]_i_1_n_0
    SLICE_X86Y136        FDRE                                         r  memIO/keyboard/keyb_char_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.594    85.019    memIO/keyboard/clk12
    SLICE_X86Y136        FDRE                                         r  memIO/keyboard/keyb_char_reg[28]/C
                         clock pessimism              0.273    85.292    
                         clock uncertainty           -0.102    85.190    
    SLICE_X86Y136        FDRE (Setup_fdre_C_R)       -0.429    84.761    memIO/keyboard/keyb_char_reg[28]
  -------------------------------------------------------------------
                         required time                         84.761    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                 75.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/SPI_Interface/DONE_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/SPI_Interface/Done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.596     1.517    memIO/accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X0Y134         FDRE                                         r  memIO/accel/accel/ADXL_Control/SPI_Interface/DONE_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/accel/accel/ADXL_Control/SPI_Interface/DONE_1_reg/Q
                         net (fo=1, routed)           0.065     1.724    memIO/accel/accel/ADXL_Control/SPI_Interface/DONE_1
    SLICE_X0Y134         FDRE                                         r  memIO/accel/accel/ADXL_Control/SPI_Interface/Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.866     2.034    memIO/accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X0Y134         FDRE                                         r  memIO/accel/accel/ADXL_Control/SPI_Interface/Done_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.075     1.592    memIO/accel/accel/ADXL_Control/SPI_Interface/Done_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.596     1.517    memIO/accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X0Y136         FDRE                                         r  memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/Q
                         net (fo=1, routed)           0.054     1.712    memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[4]
    SLICE_X1Y136         LUT4 (Prop_lut4_I0_O)        0.045     1.757 r  memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[5]_i_1/O
                         net (fo=1, routed)           0.000     1.757    memIO/accel/accel/ADXL_Control/SPI_Interface/p_1_in[5]
    SLICE_X1Y136         FDRE                                         r  memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.867     2.035    memIO/accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X1Y136         FDRE                                         r  memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]/C
                         clock pessimism             -0.504     1.530    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.091     1.621    memIO/accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.597     1.518    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X1Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.058     1.718    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2]_2[2]
    SLICE_X0Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.868     2.036    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X0Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/D_Send_reg[2]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.047     1.578    memIO/accel/accel/ADXL_Control/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 memIO/accel/accel/cnt_acc_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/cnt_acc_reset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.599     1.520    memIO/accel/accel/clk12
    SLICE_X7Y146         FDRE                                         r  memIO/accel/accel/cnt_acc_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memIO/accel/accel/cnt_acc_reset_reg[2]/Q
                         net (fo=8, routed)           0.099     1.760    memIO/accel/accel/cnt_acc_reset[2]
    SLICE_X6Y146         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  memIO/accel/accel/cnt_acc_reset[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    memIO/accel/accel/cnt_acc_reset_0[5]
    SLICE_X6Y146         FDRE                                         r  memIO/accel/accel/cnt_acc_reset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.869     2.037    memIO/accel/accel/clk12
    SLICE_X6Y146         FDRE                                         r  memIO/accel/accel/cnt_acc_reset_reg[5]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y146         FDRE (Hold_fdre_C_D)         0.121     1.654    memIO/accel/accel/cnt_acc_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.598     1.519    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X3Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=6, routed)           0.109     1.770    memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr[0]
    SLICE_X2Y138         LUT2 (Prop_lut2_I0_O)        0.048     1.818 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[0][6]_i_3/O
                         net (fo=1, routed)           0.000     1.818    memIO/accel/accel/ADXL_Control/Cmd_Reg[0][6]_i_3_n_0
    SLICE_X2Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.871     2.038    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X2Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][6]/C
                         clock pessimism             -0.505     1.532    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.131     1.663    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.598     1.519    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X3Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=6, routed)           0.109     1.770    memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr[0]
    SLICE_X2Y138         LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    memIO/accel/accel/ADXL_Control/Cmd_Reg[0][1]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.871     2.038    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X2Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][1]/C
                         clock pessimism             -0.505     1.532    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.120     1.652    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.598     1.519    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X3Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=6, routed)           0.113     1.774    memIO/accel/accel/ADXL_Control/Cmd_Reg_Data_Addr[0]
    SLICE_X2Y138         LUT2 (Prop_lut2_I0_O)        0.048     1.822 r  memIO/accel/accel/ADXL_Control/Cmd_Reg[0][2]_i_1/O
                         net (fo=3, routed)           0.000     1.822    memIO/accel/accel/ADXL_Control/Cmd_Reg[0][2]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.871     2.038    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X2Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][2]/C
                         clock pessimism             -0.505     1.532    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.123     1.655    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.598     1.519    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X1Y138         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/Q
                         net (fo=1, routed)           0.113     1.773    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[1]_1[4]
    SLICE_X1Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.868     2.036    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X1Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.072     1.605    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/D_Send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.597     1.518    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X1Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2][4]/Q
                         net (fo=1, routed)           0.118     1.777    memIO/accel/accel/ADXL_Control/Cmd_Reg_reg[2]_2[4]
    SLICE_X0Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/D_Send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.868     2.036    memIO/accel/accel/ADXL_Control/clk12
    SLICE_X0Y137         FDRE                                         r  memIO/accel/accel/ADXL_Control/D_Send_reg[4]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.075     1.606    memIO/accel/accel/ADXL_Control/D_Send_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.480%)  route 0.162ns (53.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.596     1.517    memIO/accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X1Y134         FDRE                                         r  memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/Q
                         net (fo=2, routed)           0.162     1.821    memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG[0]
    SLICE_X2Y134         SRL16E                                       r  memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.866     2.034    memIO/accel/accel/ADXL_Control/SPI_Interface/clk12
    SLICE_X2Y134         SRL16E                                       r  memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]_srl6/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y134         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.648    memIO/accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clockdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y0    clockdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  clockdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X7Y135     memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X6Y135     memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X7Y135     memIO/accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X5Y139     memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X5Y138     memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X5Y138     memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X5Y138     memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X6Y139     memIO/accel/accel/ADXL_Control/Sample_Rate_Div_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y1  clockdv/mmcm/CLKOUT3
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y139    memIO/smem/mem_reg_256_511_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y139    memIO/smem/mem_reg_256_511_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y139    memIO/smem/mem_reg_256_511_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y139    memIO/smem/mem_reg_256_511_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y139    memIO/smem/mem_reg_768_1023_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y139    memIO/smem/mem_reg_768_1023_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y139    memIO/smem/mem_reg_768_1023_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y139    memIO/smem/mem_reg_768_1023_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y138    memIO/smem/mem_reg_768_1023_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y138    memIO/smem/mem_reg_768_1023_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y138    memIO/smem/mem_reg_768_1023_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y138    memIO/smem/mem_reg_768_1023_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y138    memIO/smem/mem_reg_768_1023_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y138    memIO/smem/mem_reg_768_1023_1_1/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X88Y142    memIO/dmem/mem_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X88Y142    memIO/dmem/mem_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X88Y142    memIO/dmem/mem_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         40.000      38.750     SLICE_X88Y142    memIO/dmem/mem_reg_0_15_16_16/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y135    memIO/smem/mem_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y135    memIO/smem/mem_reg_512_767_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 3.429ns (36.173%)  route 6.051ns (63.827%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692     5.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661     6.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299     6.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.903 r  display/screenaddr__0_carry/O[1]
                         net (fo=80, routed)          1.254     8.156    memIO/smem/mem_reg_0_127_0_0__1/A3
    SLICE_X78Y140        RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.567     9.723 r  memIO/smem/mem_reg_0_127_0_0__1/HIGH/O
                         net (fo=1, routed)           0.000     9.723    memIO/smem/mem_reg_0_127_0_0__1/O1
    SLICE_X78Y140        MUXF7 (Prop_muxf7_I1_O)      0.247     9.970 r  memIO/smem/mem_reg_0_127_0_0__1/F7/O
                         net (fo=1, routed)           0.963    10.933    display/vga/xy/x_reg[4]_9
    SLICE_X79Y136        LUT5 (Prop_lut5_I4_O)        0.298    11.231 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           1.058    12.289    display/vga/xy/rf_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X82Y135        LUT6 (Prop_lut6_I0_O)        0.124    12.413 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.962    13.375    mips/dp/pcm/x_reg[4]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124    13.499 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.299    13.798    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.124    13.922 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.854    14.776    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.172    15.024    
    SLICE_X84Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.839    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 2.777ns (29.269%)  route 6.711ns (70.731%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692     5.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661     6.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299     6.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.256 r  display/screenaddr__0_carry/O[2]
                         net (fo=78, routed)          1.395     8.651    memIO/smem/mem_reg_512_767_0_0/A4
    SLICE_X78Y135        RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.491     9.142 r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.142    memIO/smem/mem_reg_512_767_0_0/OB
    SLICE_X78Y135        MUXF7 (Prop_muxf7_I0_O)      0.209     9.351 r  memIO/smem/mem_reg_512_767_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.351    memIO/smem/mem_reg_512_767_0_0/O1
    SLICE_X78Y135        MUXF8 (Prop_muxf8_I1_O)      0.088     9.439 r  memIO/smem/mem_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.812    10.251    memIO/smem/mem_reg_512_767_0_0_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I5_O)        0.319    10.570 r  memIO/smem/red_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.577    11.147    display/vga/xy/x_reg[5]_0
    SLICE_X79Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.271 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.844    12.115    mips/dp/pcm/charcode[0]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124    12.239 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           1.215    13.454    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.578 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           1.206    14.784    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.172    15.024    
    SLICE_X84Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.863    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 2.777ns (29.794%)  route 6.544ns (70.206%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692     5.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661     6.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299     6.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.256 r  display/screenaddr__0_carry/O[2]
                         net (fo=78, routed)          1.395     8.651    memIO/smem/mem_reg_512_767_0_0/A4
    SLICE_X78Y135        RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.491     9.142 r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     9.142    memIO/smem/mem_reg_512_767_0_0/OB
    SLICE_X78Y135        MUXF7 (Prop_muxf7_I0_O)      0.209     9.351 r  memIO/smem/mem_reg_512_767_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.351    memIO/smem/mem_reg_512_767_0_0/O1
    SLICE_X78Y135        MUXF8 (Prop_muxf8_I1_O)      0.088     9.439 r  memIO/smem/mem_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.812    10.251    memIO/smem/mem_reg_512_767_0_0_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I5_O)        0.319    10.570 r  memIO/smem/red_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.577    11.147    display/vga/xy/x_reg[5]_0
    SLICE_X79Y135        LUT6 (Prop_lut6_I5_O)        0.124    11.271 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.844    12.115    mips/dp/pcm/charcode[0]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124    12.239 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           1.215    13.454    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.578 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           1.039    14.617    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.172    15.024    
    SLICE_X84Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.863    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 3.429ns (37.425%)  route 5.733ns (62.575%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692     5.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661     6.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299     6.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.903 r  display/screenaddr__0_carry/O[1]
                         net (fo=80, routed)          1.254     8.156    memIO/smem/mem_reg_0_127_0_0__1/A3
    SLICE_X78Y140        RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.567     9.723 r  memIO/smem/mem_reg_0_127_0_0__1/HIGH/O
                         net (fo=1, routed)           0.000     9.723    memIO/smem/mem_reg_0_127_0_0__1/O1
    SLICE_X78Y140        MUXF7 (Prop_muxf7_I1_O)      0.247     9.970 r  memIO/smem/mem_reg_0_127_0_0__1/F7/O
                         net (fo=1, routed)           0.963    10.933    display/vga/xy/x_reg[4]_9
    SLICE_X79Y136        LUT5 (Prop_lut5_I4_O)        0.298    11.231 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           1.058    12.289    display/vga/xy/rf_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X82Y135        LUT6 (Prop_lut6_I0_O)        0.124    12.413 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.962    13.375    mips/dp/pcm/x_reg[4]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124    13.499 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.299    13.798    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.124    13.922 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.537    14.459    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.172    15.024    
    SLICE_X84Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.839    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.610ns (17.864%)  route 7.403ns (82.136%))
  Logic Levels:           7  (LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.696     5.300    display/vga/xy/CLK
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/vga/xy/x_reg[4]/Q
                         net (fo=87, routed)          3.464     9.220    memIO/smem/mem_reg_768_1023_3_3/A0
    SLICE_X76Y139        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.344 r  memIO/smem/mem_reg_768_1023_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.344    memIO/smem/mem_reg_768_1023_3_3/OD
    SLICE_X76Y139        MUXF7 (Prop_muxf7_I0_O)      0.241     9.585 r  memIO/smem/mem_reg_768_1023_3_3/F7.B/O
                         net (fo=1, routed)           0.000     9.585    memIO/smem/mem_reg_768_1023_3_3/O0
    SLICE_X76Y139        MUXF8 (Prop_muxf8_I0_O)      0.098     9.683 r  memIO/smem/mem_reg_768_1023_3_3/F8/O
                         net (fo=1, routed)           1.117    10.800    memIO/smem/mem_reg_768_1023_3_3_n_0
    SLICE_X79Y136        LUT6 (Prop_lut6_I1_O)        0.319    11.119 r  memIO/smem/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.433    11.552    display/vga/xy/x_reg[5]_3
    SLICE_X79Y136        LUT6 (Prop_lut6_I5_O)        0.124    11.676 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.819    12.495    mips/dp/pcm/x_reg[4]_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124    12.619 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.570    13.189    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.313 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           1.000    14.313    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.172    15.024    
    SLICE_X84Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.796    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 3.088ns (34.951%)  route 5.748ns (65.049%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692     5.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661     6.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299     6.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.903 r  display/screenaddr__0_carry/O[1]
                         net (fo=80, routed)          1.576     8.479    memIO/smem/mem_reg_768_1023_1_1/A3
    SLICE_X76Y138        RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.107     9.587 r  memIO/smem/mem_reg_768_1023_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.587    memIO/smem/mem_reg_768_1023_1_1/OC
    SLICE_X76Y138        MUXF7 (Prop_muxf7_I1_O)      0.247     9.834 r  memIO/smem/mem_reg_768_1023_1_1/F7.B/O
                         net (fo=1, routed)           0.000     9.834    memIO/smem/mem_reg_768_1023_1_1/O0
    SLICE_X76Y138        MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  memIO/smem/mem_reg_768_1023_1_1/F8/O
                         net (fo=1, routed)           0.869    10.800    memIO/smem/mem_reg_768_1023_1_1_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I1_O)        0.319    11.119 r  memIO/smem/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.593    11.712    display/vga/xy/x_reg[5]_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    11.836 r  display/vga/xy/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.013    12.850    mips/dp/pcm/charcode[1]
    SLICE_X87Y139        LUT6 (Prop_lut6_I4_O)        0.124    12.974 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.348    13.321    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.445 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.688    14.133    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.172    15.024    
    SLICE_X84Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.766    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 3.088ns (35.097%)  route 5.711ns (64.903%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692     5.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419     5.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661     6.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299     6.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.903 r  display/screenaddr__0_carry/O[1]
                         net (fo=80, routed)          1.576     8.479    memIO/smem/mem_reg_768_1023_1_1/A3
    SLICE_X76Y138        RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.107     9.587 r  memIO/smem/mem_reg_768_1023_1_1/RAMS64E_C/O
                         net (fo=1, routed)           0.000     9.587    memIO/smem/mem_reg_768_1023_1_1/OC
    SLICE_X76Y138        MUXF7 (Prop_muxf7_I1_O)      0.247     9.834 r  memIO/smem/mem_reg_768_1023_1_1/F7.B/O
                         net (fo=1, routed)           0.000     9.834    memIO/smem/mem_reg_768_1023_1_1/O0
    SLICE_X76Y138        MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  memIO/smem/mem_reg_768_1023_1_1/F8/O
                         net (fo=1, routed)           0.869    10.800    memIO/smem/mem_reg_768_1023_1_1_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I1_O)        0.319    11.119 r  memIO/smem/red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.593    11.712    display/vga/xy/x_reg[5]_1
    SLICE_X81Y136        LUT6 (Prop_lut6_I5_O)        0.124    11.836 r  display/vga/xy/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.013    12.850    mips/dp/pcm/charcode[1]
    SLICE_X87Y139        LUT6 (Prop_lut6_I4_O)        0.124    12.974 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.348    13.321    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.445 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.651    14.096    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.172    15.024    
    SLICE_X84Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.766    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 display/vga/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 1.610ns (18.797%)  route 6.955ns (81.203%))
  Logic Levels:           7  (LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710     3.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.696     5.300    display/vga/xy/CLK
    SLICE_X75Y134        FDRE                                         r  display/vga/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y134        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/vga/xy/x_reg[4]/Q
                         net (fo=87, routed)          3.464     9.220    memIO/smem/mem_reg_768_1023_3_3/A0
    SLICE_X76Y139        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.344 r  memIO/smem/mem_reg_768_1023_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.344    memIO/smem/mem_reg_768_1023_3_3/OD
    SLICE_X76Y139        MUXF7 (Prop_muxf7_I0_O)      0.241     9.585 r  memIO/smem/mem_reg_768_1023_3_3/F7.B/O
                         net (fo=1, routed)           0.000     9.585    memIO/smem/mem_reg_768_1023_3_3/O0
    SLICE_X76Y139        MUXF8 (Prop_muxf8_I0_O)      0.098     9.683 r  memIO/smem/mem_reg_768_1023_3_3/F8/O
                         net (fo=1, routed)           1.117    10.800    memIO/smem/mem_reg_768_1023_3_3_n_0
    SLICE_X79Y136        LUT6 (Prop_lut6_I1_O)        0.319    11.119 r  memIO/smem/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.433    11.552    display/vga/xy/x_reg[5]_3
    SLICE_X79Y136        LUT6 (Prop_lut6_I5_O)        0.124    11.676 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.819    12.495    mips/dp/pcm/x_reg[4]_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124    12.619 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.570    13.189    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.313 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.552    13.866    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.172    15.024    
    SLICE_X84Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.796    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                  0.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.560ns (29.013%)  route 1.370ns (70.987%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT2 (Prop_lut2_I0_O)        0.049     1.902 r  display/vga/xy/screenaddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.902    display/vga_n_31
    SLICE_X72Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.021 r  display/screenaddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.021    display/screenaddr__0_carry__0_n_0
    SLICE_X72Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.075 f  display/screenaddr__0_carry__1/O[0]
                         net (fo=10, routed)          0.522     2.597    display/vga/xy/y_reg[8]_0[0]
    SLICE_X82Y135        LUT6 (Prop_lut6_I4_O)        0.107     2.704 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.343     3.047    mips/dp/pcm/x_reg[4]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.045     3.092 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.111     3.203    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.248 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.189     3.437    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.172     1.963    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.109    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.535ns (27.905%)  route 1.382ns (72.095%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.128     1.634 r  display/vga/xy/y_reg[7]/Q
                         net (fo=10, routed)          0.205     1.839    display/vga/xy/y[7]
    SLICE_X72Y133        LUT4 (Prop_lut4_I3_O)        0.098     1.937 r  display/vga/xy/screenaddr__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.937    display/vga_n_14
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.003 r  display/screenaddr__0_carry__0/O[2]
                         net (fo=10, routed)          0.292     2.295    memIO/smem/y_reg[8]_0[8]
    SLICE_X79Y136        LUT6 (Prop_lut6_I2_O)        0.108     2.403 r  memIO/smem/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.135     2.538    display/vga/xy/x_reg[5]_3
    SLICE_X79Y136        LUT6 (Prop_lut6_I5_O)        0.045     2.583 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.342     2.925    mips/dp/pcm/x_reg[4]_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.045     2.970 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.194     3.164    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.045     3.209 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.214     3.424    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.172     1.963    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.087    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.560ns (27.313%)  route 1.490ns (72.687%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT2 (Prop_lut2_I0_O)        0.049     1.902 r  display/vga/xy/screenaddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.902    display/vga_n_31
    SLICE_X72Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.021 r  display/screenaddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.021    display/screenaddr__0_carry__0_n_0
    SLICE_X72Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.075 f  display/screenaddr__0_carry__1/O[0]
                         net (fo=10, routed)          0.522     2.597    display/vga/xy/y_reg[8]_0[0]
    SLICE_X82Y135        LUT6 (Prop_lut6_I4_O)        0.107     2.704 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.343     3.047    mips/dp/pcm/x_reg[4]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.045     3.092 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.111     3.203    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.248 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.309     3.557    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.172     1.963    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.109    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.557    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.493ns (23.631%)  route 1.593ns (76.369%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  display/vga/xy/screenaddr__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.898    display/vga_n_15
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  display/screenaddr__0_carry__0/O[1]
                         net (fo=88, routed)          0.464     2.427    display/vga/xy/O[1]
    SLICE_X79Y135        LUT4 (Prop_lut4_I3_O)        0.107     2.534 r  display/vga/xy/red_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.133     2.667    display/vga/xy/red_OBUF[3]_inst_i_6_n_0
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.045     2.712 r  display/vga/xy/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.428     3.140    mips/dp/pcm/charcode[1]
    SLICE_X87Y139        LUT6 (Prop_lut6_I4_O)        0.045     3.185 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.118     3.303    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.348 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.245     3.593    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.172     1.963    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.083    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.493ns (23.399%)  route 1.614ns (76.601%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  display/vga/xy/screenaddr__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.898    display/vga_n_15
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  display/screenaddr__0_carry__0/O[1]
                         net (fo=88, routed)          0.464     2.427    display/vga/xy/O[1]
    SLICE_X79Y135        LUT4 (Prop_lut4_I3_O)        0.107     2.534 r  display/vga/xy/red_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.133     2.667    display/vga/xy/red_OBUF[3]_inst_i_6_n_0
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.045     2.712 r  display/vga/xy/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.428     3.140    mips/dp/pcm/charcode[1]
    SLICE_X87Y139        LUT6 (Prop_lut6_I4_O)        0.045     3.185 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.118     3.303    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.348 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.266     3.613    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.172     1.963    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.083    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.535ns (24.797%)  route 1.623ns (75.203%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.128     1.634 r  display/vga/xy/y_reg[7]/Q
                         net (fo=10, routed)          0.205     1.839    display/vga/xy/y[7]
    SLICE_X72Y133        LUT4 (Prop_lut4_I3_O)        0.098     1.937 r  display/vga/xy/screenaddr__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.937    display/vga_n_14
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.003 r  display/screenaddr__0_carry__0/O[2]
                         net (fo=10, routed)          0.292     2.295    memIO/smem/y_reg[8]_0[8]
    SLICE_X79Y136        LUT6 (Prop_lut6_I2_O)        0.108     2.403 r  memIO/smem/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.135     2.538    display/vga/xy/x_reg[5]_3
    SLICE_X79Y136        LUT6 (Prop_lut6_I5_O)        0.045     2.583 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.342     2.925    mips/dp/pcm/x_reg[4]_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.045     2.970 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.194     3.164    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.045     3.209 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.455     3.664    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.172     1.963    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.087    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.932ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.560ns (22.086%)  route 1.976ns (77.914%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT2 (Prop_lut2_I0_O)        0.049     1.902 r  display/vga/xy/screenaddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.902    display/vga_n_31
    SLICE_X72Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.021 r  display/screenaddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.021    display/screenaddr__0_carry__0_n_0
    SLICE_X72Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.075 f  display/screenaddr__0_carry__1/O[0]
                         net (fo=10, routed)          0.436     2.511    display/vga/xy/y_reg[8]_0[0]
    SLICE_X79Y135        LUT6 (Prop_lut6_I4_O)        0.107     2.618 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.378     2.996    mips/dp/pcm/charcode[0]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.045     3.041 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.505     3.546    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.591 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.451     4.042    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.172     1.963    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.110    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.560ns (21.665%)  route 2.025ns (78.335%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT2 (Prop_lut2_I0_O)        0.049     1.902 r  display/vga/xy/screenaddr__0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.902    display/vga_n_31
    SLICE_X72Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.021 r  display/screenaddr__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.021    display/screenaddr__0_carry__0_n_0
    SLICE_X72Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.075 f  display/screenaddr__0_carry__1/O[0]
                         net (fo=10, routed)          0.436     2.511    display/vga/xy/y_reg[8]_0[0]
    SLICE_X79Y135        LUT6 (Prop_lut6_I4_O)        0.107     2.618 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.378     2.996    mips/dp/pcm/charcode[0]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.045     3.041 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.505     3.546    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.591 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.500     4.091    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.172     1.963    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.110    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           4.091    
  -------------------------------------------------------------------
                         slack                                  1.981    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_512_767_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 2.350ns (33.550%)  route 4.655ns (66.450%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.702     5.306    memIO/smem/mem_reg_512_767_0_0/WCLK
    SLICE_X78Y135        RAMS64E                                      r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.620 r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.620    memIO/smem/mem_reg_512_767_0_0/OC
    SLICE_X78Y135        MUXF7 (Prop_muxf7_I1_O)      0.247     6.867 r  memIO/smem/mem_reg_512_767_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.867    memIO/smem/mem_reg_512_767_0_0/O0
    SLICE_X78Y135        MUXF8 (Prop_muxf8_I0_O)      0.098     6.965 r  memIO/smem/mem_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.812     7.778    memIO/smem/mem_reg_512_767_0_0_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I5_O)        0.319     8.097 r  memIO/smem/red_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.577     8.673    display/vga/xy/x_reg[5]_0
    SLICE_X79Y135        LUT6 (Prop_lut6_I5_O)        0.124     8.797 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.844     9.641    mips/dp/pcm/charcode[0]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.765 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           1.215    10.981    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.105 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           1.206    12.311    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.201    14.995    
    SLICE_X84Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.834    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_512_767_0_0/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.350ns (34.370%)  route 4.487ns (65.629%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.702     5.306    memIO/smem/mem_reg_512_767_0_0/WCLK
    SLICE_X78Y135        RAMS64E                                      r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y135        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.620 r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.620    memIO/smem/mem_reg_512_767_0_0/OC
    SLICE_X78Y135        MUXF7 (Prop_muxf7_I1_O)      0.247     6.867 r  memIO/smem/mem_reg_512_767_0_0/F7.B/O
                         net (fo=1, routed)           0.000     6.867    memIO/smem/mem_reg_512_767_0_0/O0
    SLICE_X78Y135        MUXF8 (Prop_muxf8_I0_O)      0.098     6.965 r  memIO/smem/mem_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.812     7.778    memIO/smem/mem_reg_512_767_0_0_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I5_O)        0.319     8.097 r  memIO/smem/red_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.577     8.673    display/vga/xy/x_reg[5]_0
    SLICE_X79Y135        LUT6 (Prop_lut6_I5_O)        0.124     8.797 r  display/vga/xy/red_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.844     9.641    mips/dp/pcm/charcode[0]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.765 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           1.215    10.981    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_26_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.105 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           1.039    12.144    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.201    14.995    
    SLICE_X84Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.834    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_256_511_2_2/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 2.350ns (35.934%)  route 4.190ns (64.066%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.706     5.310    memIO/smem/mem_reg_256_511_2_2/WCLK
    SLICE_X78Y142        RAMS64E                                      r  memIO/smem/mem_reg_256_511_2_2/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.624 r  memIO/smem/mem_reg_256_511_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.624    memIO/smem/mem_reg_256_511_2_2/OC
    SLICE_X78Y142        MUXF7 (Prop_muxf7_I1_O)      0.247     6.871 r  memIO/smem/mem_reg_256_511_2_2/F7.B/O
                         net (fo=1, routed)           0.000     6.871    memIO/smem/mem_reg_256_511_2_2/O0
    SLICE_X78Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.969 r  memIO/smem/mem_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.993     7.962    memIO/smem/mem_reg_256_511_2_2_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.319     8.281 r  memIO/smem/rf_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           1.082     9.363    display/vga/xy/x_reg[5]_2
    SLICE_X82Y135        LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.962    10.449    mips/dp/pcm/x_reg[4]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124    10.573 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.299    10.872    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.996 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.854    11.850    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.201    14.995    
    SLICE_X84Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.810    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_768_1023_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.350ns (37.369%)  route 3.939ns (62.631%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.701     5.305    memIO/smem/mem_reg_768_1023_3_3/WCLK
    SLICE_X76Y139        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y139        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.619 r  memIO/smem/mem_reg_768_1023_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.619    memIO/smem/mem_reg_768_1023_3_3/OC
    SLICE_X76Y139        MUXF7 (Prop_muxf7_I1_O)      0.247     6.866 r  memIO/smem/mem_reg_768_1023_3_3/F7.B/O
                         net (fo=1, routed)           0.000     6.866    memIO/smem/mem_reg_768_1023_3_3/O0
    SLICE_X76Y139        MUXF8 (Prop_muxf8_I0_O)      0.098     6.964 r  memIO/smem/mem_reg_768_1023_3_3/F8/O
                         net (fo=1, routed)           1.117     8.081    memIO/smem/mem_reg_768_1023_3_3_n_0
    SLICE_X79Y136        LUT6 (Prop_lut6_I1_O)        0.319     8.400 r  memIO/smem/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.433     8.833    display/vga/xy/x_reg[5]_3
    SLICE_X79Y136        LUT6 (Prop_lut6_I5_O)        0.124     8.957 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.819     9.776    mips/dp/pcm/x_reg[4]_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.900 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.570    10.470    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.594 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           1.000    11.594    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.201    14.995    
    SLICE_X84Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.767    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_256_511_2_2/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 2.350ns (37.766%)  route 3.873ns (62.234%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.706     5.310    memIO/smem/mem_reg_256_511_2_2/WCLK
    SLICE_X78Y142        RAMS64E                                      r  memIO/smem/mem_reg_256_511_2_2/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y142        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.624 r  memIO/smem/mem_reg_256_511_2_2/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.624    memIO/smem/mem_reg_256_511_2_2/OC
    SLICE_X78Y142        MUXF7 (Prop_muxf7_I1_O)      0.247     6.871 r  memIO/smem/mem_reg_256_511_2_2/F7.B/O
                         net (fo=1, routed)           0.000     6.871    memIO/smem/mem_reg_256_511_2_2/O0
    SLICE_X78Y142        MUXF8 (Prop_muxf8_I0_O)      0.098     6.969 r  memIO/smem/mem_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.993     7.962    memIO/smem/mem_reg_256_511_2_2_n_0
    SLICE_X79Y137        LUT6 (Prop_lut6_I0_O)        0.319     8.281 r  memIO/smem/rf_reg_r1_0_31_0_5_i_62/O
                         net (fo=1, routed)           1.082     9.363    display/vga/xy/x_reg[5]_2
    SLICE_X82Y135        LUT6 (Prop_lut6_I5_O)        0.124     9.487 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           0.962    10.449    mips/dp/pcm/x_reg[4]
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124    10.573 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.299    10.872    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.996 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.537    11.533    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.201    14.995    
    SLICE_X84Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.810    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_0_127_0_0__0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.195ns (37.051%)  route 3.729ns (62.949%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.706     5.310    memIO/smem/mem_reg_0_127_0_0__0/WCLK
    SLICE_X78Y141        RAMS64E                                      r  memIO/smem/mem_reg_0_127_0_0__0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.317     6.627 r  memIO/smem/mem_reg_0_127_0_0__0/LOW/O
                         net (fo=1, routed)           0.000     6.627    memIO/smem/mem_reg_0_127_0_0__0/O0
    SLICE_X78Y141        MUXF7 (Prop_muxf7_I0_O)      0.209     6.836 r  memIO/smem/mem_reg_0_127_0_0__0/F7/O
                         net (fo=1, routed)           0.852     7.688    display/vga/xy/x_reg[4]_7
    SLICE_X79Y137        LUT5 (Prop_lut5_I4_O)        0.297     7.985 r  display/vga/xy/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.829     8.814    display/vga/xy/red_OBUF[3]_inst_i_8_n_0
    SLICE_X81Y136        LUT6 (Prop_lut6_I0_O)        0.124     8.938 r  display/vga/xy/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.013     9.951    mips/dp/pcm/charcode[1]
    SLICE_X87Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.075 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.348    10.423    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.547 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.688    11.235    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.201    14.995    
    SLICE_X84Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.737    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_0_127_0_0__0/LOW/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 2.195ns (37.282%)  route 3.693ns (62.718%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.706     5.310    memIO/smem/mem_reg_0_127_0_0__0/WCLK
    SLICE_X78Y141        RAMS64E                                      r  memIO/smem/mem_reg_0_127_0_0__0/LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.317     6.627 r  memIO/smem/mem_reg_0_127_0_0__0/LOW/O
                         net (fo=1, routed)           0.000     6.627    memIO/smem/mem_reg_0_127_0_0__0/O0
    SLICE_X78Y141        MUXF7 (Prop_muxf7_I0_O)      0.209     6.836 r  memIO/smem/mem_reg_0_127_0_0__0/F7/O
                         net (fo=1, routed)           0.852     7.688    display/vga/xy/x_reg[4]_7
    SLICE_X79Y137        LUT5 (Prop_lut5_I4_O)        0.297     7.985 r  display/vga/xy/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.829     8.814    display/vga/xy/red_OBUF[3]_inst_i_8_n_0
    SLICE_X81Y136        LUT6 (Prop_lut6_I0_O)        0.124     8.938 r  display/vga/xy/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.013     9.951    mips/dp/pcm/charcode[1]
    SLICE_X87Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.075 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.348    10.423    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.547 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.651    11.198    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.201    14.995    
    SLICE_X84Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.737    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 memIO/smem/mem_reg_768_1023_3_3/RAMS64E_C/CLK
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 2.350ns (40.230%)  route 3.491ns (59.770%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.701     5.305    memIO/smem/mem_reg_768_1023_3_3/WCLK
    SLICE_X76Y139        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_3_3/RAMS64E_C/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y139        RAMS64E (Prop_rams64e_CLK_O)
                                                      1.314     6.619 r  memIO/smem/mem_reg_768_1023_3_3/RAMS64E_C/O
                         net (fo=1, routed)           0.000     6.619    memIO/smem/mem_reg_768_1023_3_3/OC
    SLICE_X76Y139        MUXF7 (Prop_muxf7_I1_O)      0.247     6.866 r  memIO/smem/mem_reg_768_1023_3_3/F7.B/O
                         net (fo=1, routed)           0.000     6.866    memIO/smem/mem_reg_768_1023_3_3/O0
    SLICE_X76Y139        MUXF8 (Prop_muxf8_I0_O)      0.098     6.964 r  memIO/smem/mem_reg_768_1023_3_3/F8/O
                         net (fo=1, routed)           1.117     8.081    memIO/smem/mem_reg_768_1023_3_3_n_0
    SLICE_X79Y136        LUT6 (Prop_lut6_I1_O)        0.319     8.400 r  memIO/smem/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.433     8.833    display/vga/xy/x_reg[5]_3
    SLICE_X79Y136        LUT6 (Prop_lut6_I5_O)        0.124     8.957 r  display/vga/xy/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.819     9.776    mips/dp/pcm/x_reg[4]_0
    SLICE_X87Y137        LUT6 (Prop_lut6_I4_O)        0.124     9.900 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.570    10.470    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_28_n_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.594 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.552    11.147    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.594    15.016    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    15.196    
                         clock uncertainty           -0.201    14.995    
    SLICE_X84Y143        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.767    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 memIO/dmem/mem_reg_0_15_29_29/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.557ns (35.832%)  route 2.788ns (64.168%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.718     5.322    memIO/dmem/mem_reg_0_15_29_29/WCLK
    SLICE_X88Y144        RAMS32                                       r  memIO/dmem/mem_reg_0_15_29_29/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y144        RAMS32 (Prop_rams32_CLK_O)
                                                      1.309     6.631 r  memIO/dmem/mem_reg_0_15_29_29/SP/O
                         net (fo=1, routed)           1.481     8.112    mips/dp/pcm/mem_readdata[28]
    SLICE_X77Y143        LUT5 (Prop_lut5_I1_O)        0.124     8.236 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.625     8.861    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X81Y140        LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.682     9.668    mips/dp/rf/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X80Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X80Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.201    14.988    
    SLICE_X80Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.739    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 memIO/dmem/mem_reg_0_15_29_29/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.557ns (37.052%)  route 2.645ns (62.948%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441     1.798 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.710     3.508    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clockdv/buf12/O
                         net (fo=291, routed)         1.718     5.322    memIO/dmem/mem_reg_0_15_29_29/WCLK
    SLICE_X88Y144        RAMS32                                       r  memIO/dmem/mem_reg_0_15_29_29/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y144        RAMS32 (Prop_rams32_CLK_O)
                                                      1.309     6.631 r  memIO/dmem/mem_reg_0_15_29_29/SP/O
                         net (fo=1, routed)           1.481     8.112    mips/dp/pcm/mem_readdata[28]
    SLICE_X77Y143        LUT5 (Prop_lut5_I1_O)        0.124     8.236 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.625     8.861    mips/dp/pcm/rf_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X81Y140        LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  mips/dp/pcm/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.539     9.524    mips/dp/rf/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X80Y146        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.587    15.009    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X80Y146        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.201    14.988    
    SLICE_X80Y146        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.739    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  5.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.231ns (29.528%)  route 0.551ns (70.472%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.599     1.520    memIO/keyboard/clk12
    SLICE_X87Y135        FDRE                                         r  memIO/keyboard/keyb_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memIO/keyboard/keyb_char_reg[2]/Q
                         net (fo=1, routed)           0.251     1.913    mips/dp/pcm/Q[2]
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     1.958 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.111     2.069    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.045     2.114 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.189     2.303    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.138    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.597%)  route 0.671ns (74.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.599     1.520    memIO/keyboard/clk12
    SLICE_X87Y135        FDRE                                         r  memIO/keyboard/keyb_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memIO/keyboard/keyb_char_reg[2]/Q
                         net (fo=1, routed)           0.251     1.913    mips/dp/pcm/Q[2]
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     1.958 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.111     2.069    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_29_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.045     2.114 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.309     2.423    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.138    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.210%)  route 0.685ns (74.790%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.599     1.520    memIO/keyboard/clk12
    SLICE_X87Y135        FDRE                                         r  memIO/keyboard/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memIO/keyboard/keyb_char_reg[4]/Q
                         net (fo=1, routed)           0.336     1.998    mips/dp/pcm/Q[4]
    SLICE_X87Y138        LUT5 (Prop_lut5_I3_O)        0.045     2.043 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.157     2.200    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.245 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.192     2.437    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.136    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.231ns (24.263%)  route 0.721ns (75.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.599     1.520    memIO/keyboard/clk12
    SLICE_X86Y136        FDRE                                         r  memIO/keyboard/keyb_char_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memIO/keyboard/keyb_char_reg[21]/Q
                         net (fo=3, routed)           0.285     1.946    mips/dp/pcm/keyb_char_reg[21]
    SLICE_X82Y139        LUT5 (Prop_lut5_I3_O)        0.045     1.991 r  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.253     2.244    mips/dp/pcm/rf_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X79Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.289 r  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.183     2.472    mips/dp/rf/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X80Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.032    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X80Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.201     1.987    
    SLICE_X80Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.111    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.231ns (23.497%)  route 0.752ns (76.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.601     1.522    memIO/keyboard/clk12
    SLICE_X87Y138        FDRE                                         r  memIO/keyboard/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  memIO/keyboard/keyb_char_reg[6]/Q
                         net (fo=1, routed)           0.387     2.051    mips/dp/pcm/Q[6]
    SLICE_X87Y141        LUT6 (Prop_lut6_I1_O)        0.045     2.096 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.109     2.205    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.250 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.256     2.506    mips/dp/rf/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X84Y145        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X84Y145        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X84Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.139    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.231ns (23.252%)  route 0.762ns (76.748%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.599     1.520    memIO/keyboard/clk12
    SLICE_X87Y135        FDRE                                         r  memIO/keyboard/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memIO/keyboard/keyb_char_reg[4]/Q
                         net (fo=1, routed)           0.336     1.998    mips/dp/pcm/Q[4]
    SLICE_X87Y138        LUT5 (Prop_lut5_I3_O)        0.045     2.043 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.157     2.200    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.245 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.269     2.514    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.136    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 memIO/dmem/mem_reg_0_15_19_19/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.433ns (44.753%)  route 0.535ns (55.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.602     1.523    memIO/dmem/mem_reg_0_15_19_19/WCLK
    SLICE_X88Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_15_19_19/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.911 r  memIO/dmem/mem_reg_0_15_19_19/SP/O
                         net (fo=1, routed)           0.354     2.265    mips/dp/pcm/mem_readdata[18]
    SLICE_X81Y139        LUT5 (Prop_lut5_I2_O)        0.045     2.310 r  mips/dp/pcm/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.181     2.491    mips/dp/rf/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X80Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.032    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X80Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.245     1.786    
                         clock uncertainty            0.201     1.987    
    SLICE_X80Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.107    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.231ns (23.492%)  route 0.752ns (76.508%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.601     1.522    memIO/keyboard/clk12
    SLICE_X87Y138        FDRE                                         r  memIO/keyboard/keyb_char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  memIO/keyboard/keyb_char_reg[7]/Q
                         net (fo=1, routed)           0.426     2.089    mips/dp/pcm/Q[7]
    SLICE_X87Y141        LUT5 (Prop_lut5_I3_O)        0.045     2.134 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.139     2.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_7_n_0
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.045     2.318 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.187     2.506    mips/dp/rf/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X84Y145        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X84Y145        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X84Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.112    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.231ns (23.429%)  route 0.755ns (76.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.599     1.520    memIO/keyboard/clk12
    SLICE_X87Y135        FDRE                                         r  memIO/keyboard/keyb_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memIO/keyboard/keyb_char_reg[5]/Q
                         net (fo=1, routed)           0.334     1.996    mips/dp/pcm/Q[5]
    SLICE_X87Y138        LUT5 (Prop_lut5_I3_O)        0.045     2.041 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.159     2.200    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.045     2.245 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.262     2.506    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X84Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.106    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 memIO/keyboard/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.231ns (23.167%)  route 0.766ns (76.833%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.495     0.896    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf12/O
                         net (fo=291, routed)         0.599     1.520    memIO/keyboard/clk12
    SLICE_X86Y135        FDRE                                         r  memIO/keyboard/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  memIO/keyboard/keyb_char_reg[1]/Q
                         net (fo=1, routed)           0.403     2.065    mips/dp/pcm/Q[1]
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     2.110 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.118     2.227    mips/dp/pcm/rf_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I0_O)        0.045     2.272 r  mips/dp/pcm/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.245     2.518    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.871     2.037    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.245     1.791    
                         clock uncertainty            0.201     1.992    
    SLICE_X84Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.112    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.406    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :          228  Failing Endpoints,  Worst Slack       -3.164ns,  Total Violation     -392.419ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.164ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.300ns  (logic 2.691ns (21.878%)  route 9.609ns (78.122%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT6=9 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 85.005 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.473    86.847    display/vga/xy/smem_wr
    SLICE_X81Y135        LUT4 (Prop_lut4_I0_O)        0.124    86.971 r  display/vga/xy/mem_reg_512_767_0_0_i_1/O
                         net (fo=16, routed)          0.644    87.615    memIO/smem/mem_reg_512_767_3_3/WE
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.580    85.005    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/CLK
                         clock pessimism              0.180    85.185    
                         clock uncertainty           -0.201    84.984    
    SLICE_X78Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.451    memIO/smem/mem_reg_512_767_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         84.451    
                         arrival time                         -87.615    
  -------------------------------------------------------------------
                         slack                                 -3.164    

Slack (VIOLATED) :        -3.164ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.300ns  (logic 2.691ns (21.878%)  route 9.609ns (78.122%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT6=9 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 85.005 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.473    86.847    display/vga/xy/smem_wr
    SLICE_X81Y135        LUT4 (Prop_lut4_I0_O)        0.124    86.971 r  display/vga/xy/mem_reg_512_767_0_0_i_1/O
                         net (fo=16, routed)          0.644    87.615    memIO/smem/mem_reg_512_767_3_3/WE
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.580    85.005    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/CLK
                         clock pessimism              0.180    85.185    
                         clock uncertainty           -0.201    84.984    
    SLICE_X78Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.451    memIO/smem/mem_reg_512_767_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         84.451    
                         arrival time                         -87.615    
  -------------------------------------------------------------------
                         slack                                 -3.164    

Slack (VIOLATED) :        -3.164ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.300ns  (logic 2.691ns (21.878%)  route 9.609ns (78.122%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT6=9 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 85.005 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.473    86.847    display/vga/xy/smem_wr
    SLICE_X81Y135        LUT4 (Prop_lut4_I0_O)        0.124    86.971 r  display/vga/xy/mem_reg_512_767_0_0_i_1/O
                         net (fo=16, routed)          0.644    87.615    memIO/smem/mem_reg_512_767_3_3/WE
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.580    85.005    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_C/CLK
                         clock pessimism              0.180    85.185    
                         clock uncertainty           -0.201    84.984    
    SLICE_X78Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.451    memIO/smem/mem_reg_512_767_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         84.451    
                         arrival time                         -87.615    
  -------------------------------------------------------------------
                         slack                                 -3.164    

Slack (VIOLATED) :        -3.164ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.300ns  (logic 2.691ns (21.878%)  route 9.609ns (78.122%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT6=9 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 85.005 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.473    86.847    display/vga/xy/smem_wr
    SLICE_X81Y135        LUT4 (Prop_lut4_I0_O)        0.124    86.971 r  display/vga/xy/mem_reg_512_767_0_0_i_1/O
                         net (fo=16, routed)          0.644    87.615    memIO/smem/mem_reg_512_767_3_3/WE
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.580    85.005    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_D/CLK
                         clock pessimism              0.180    85.185    
                         clock uncertainty           -0.201    84.984    
    SLICE_X78Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.451    memIO/smem/mem_reg_512_767_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         84.451    
                         arrival time                         -87.615    
  -------------------------------------------------------------------
                         slack                                 -3.164    

Slack (VIOLATED) :        -3.141ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.282ns  (logic 2.691ns (21.911%)  route 9.591ns (78.089%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=10 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.579    86.953    display/vga/xy/smem_wr
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124    87.077 r  display/vga/xy/mem_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519    87.597    memIO/smem/mem_reg_0_15_0_0/WE
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/smem/mem_reg_0_15_0_0/WCLK
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.180    85.190    
                         clock uncertainty           -0.201    84.989    
    SLICE_X80Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    84.456    memIO/smem/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         84.456    
                         arrival time                         -87.597    
  -------------------------------------------------------------------
                         slack                                 -3.141    

Slack (VIOLATED) :        -3.141ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0__0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.282ns  (logic 2.691ns (21.911%)  route 9.591ns (78.089%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=10 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.579    86.953    display/vga/xy/smem_wr
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124    87.077 r  display/vga/xy/mem_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519    87.597    memIO/smem/mem_reg_0_15_0_0__0/WE
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/smem/mem_reg_0_15_0_0__0/WCLK
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__0/SP/CLK
                         clock pessimism              0.180    85.190    
                         clock uncertainty           -0.201    84.989    
    SLICE_X80Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    84.456    memIO/smem/mem_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         84.456    
                         arrival time                         -87.597    
  -------------------------------------------------------------------
                         slack                                 -3.141    

Slack (VIOLATED) :        -3.141ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0__1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.282ns  (logic 2.691ns (21.911%)  route 9.591ns (78.089%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=10 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.579    86.953    display/vga/xy/smem_wr
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124    87.077 r  display/vga/xy/mem_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519    87.597    memIO/smem/mem_reg_0_15_0_0__1/WE
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/smem/mem_reg_0_15_0_0__1/WCLK
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__1/SP/CLK
                         clock pessimism              0.180    85.190    
                         clock uncertainty           -0.201    84.989    
    SLICE_X80Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    84.456    memIO/smem/mem_reg_0_15_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         84.456    
                         arrival time                         -87.597    
  -------------------------------------------------------------------
                         slack                                 -3.141    

Slack (VIOLATED) :        -3.141ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0__2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.282ns  (logic 2.691ns (21.911%)  route 9.591ns (78.089%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT6=10 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.579    86.953    display/vga/xy/smem_wr
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124    87.077 r  display/vga/xy/mem_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519    87.597    memIO/smem/mem_reg_0_15_0_0__2/WE
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/smem/mem_reg_0_15_0_0__2/WCLK
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__2/SP/CLK
                         clock pessimism              0.180    85.190    
                         clock uncertainty           -0.201    84.989    
    SLICE_X80Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    84.456    memIO/smem/mem_reg_0_15_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         84.456    
                         arrival time                         -87.597    
  -------------------------------------------------------------------
                         slack                                 -3.141    

Slack (VIOLATED) :        -3.136ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_127_0_0/HIGH/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.278ns  (logic 2.691ns (21.918%)  route 9.587ns (78.082%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 85.011 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.468    86.842    display/vga/xy/smem_wr
    SLICE_X79Y138        LUT5 (Prop_lut5_I1_O)        0.124    86.966 r  display/vga/xy/mem_reg_0_127_0_0_i_1/O
                         net (fo=8, routed)           0.627    87.593    memIO/smem/mem_reg_0_127_0_0/WE
    SLICE_X78Y141        RAMS64E                                      r  memIO/smem/mem_reg_0_127_0_0/HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.586    85.011    memIO/smem/mem_reg_0_127_0_0/WCLK
    SLICE_X78Y141        RAMS64E                                      r  memIO/smem/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.180    85.191    
                         clock uncertainty           -0.201    84.990    
    SLICE_X78Y141        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.457    memIO/smem/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                         84.457    
                         arrival time                         -87.593    
  -------------------------------------------------------------------
                         slack                                 -3.136    

Slack (VIOLATED) :        -3.136ns  (required time - arrival time)
  Source:                 mips/dp/pcm/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_127_0_0/LOW/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        12.278ns  (logic 2.691ns (21.918%)  route 9.587ns (78.082%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 85.011 - 80.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 75.315 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.713    75.315    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  mips/dp/pcm/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.456    75.771 r  mips/dp/pcm/Q_reg[3]/Q
                         net (fo=61, routed)          1.090    76.861    mips/dp/pcm/pc[3]
    SLICE_X82Y144        LUT6 (Prop_lut6_I1_O)        0.124    76.985 r  mips/dp/pcm/g0_b21/O
                         net (fo=1, routed)           0.000    76.985    imem/Q_reg[2]_39
    SLICE_X82Y144        MUXF7 (Prop_muxf7_I0_O)      0.212    77.197 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=41, routed)          1.152    78.349    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X84Y144        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    78.677 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.834    79.511    mips/dp/pcm/ReadData10[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.331    79.842 r  mips/dp/pcm/mem_reg_0_15_0_0_i_56/O
                         net (fo=1, routed)           0.291    80.133    mips/dp/pcm/mem_reg_0_15_0_0_i_56_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I4_O)        0.124    80.257 f  mips/dp/pcm/mem_reg_0_15_0_0_i_42/O
                         net (fo=118, routed)         1.089    81.346    mips/dp/pcm/mem_reg_0_15_0_0_i_42_n_0
    SLICE_X84Y147        LUT4 (Prop_lut4_I2_O)        0.124    81.470 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127/O
                         net (fo=2, routed)           0.582    82.052    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_127_n_0
    SLICE_X84Y149        LUT6 (Prop_lut6_I5_O)        0.124    82.176 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117/O
                         net (fo=3, routed)           0.800    82.977    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_117_n_0
    SLICE_X81Y150        LUT3 (Prop_lut3_I0_O)        0.124    83.101 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94/O
                         net (fo=2, routed)           0.785    83.886    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_94_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.010 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69/O
                         net (fo=1, routed)           0.263    84.273    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_69_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I5_O)        0.124    84.397 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49/O
                         net (fo=1, routed)           0.151    84.548    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_49_n_0
    SLICE_X75Y145        LUT6 (Prop_lut6_I0_O)        0.124    84.672 r  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.608    85.280    mips/dp/pcm/rf_reg_r1_0_31_6_11_i_28_n_0
    SLICE_X81Y144        LUT6 (Prop_lut6_I5_O)        0.124    85.404 f  mips/dp/pcm/rf_reg_r1_0_31_6_11_i_11/O
                         net (fo=35, routed)          0.846    86.250    mips/dp/pcm/Q_reg[7]_2
    SLICE_X81Y138        LUT6 (Prop_lut6_I5_O)        0.124    86.374 r  mips/dp/pcm/mem_reg_0_255_0_0_i_3/O
                         net (fo=7, routed)           0.468    86.842    display/vga/xy/smem_wr
    SLICE_X79Y138        LUT5 (Prop_lut5_I1_O)        0.124    86.966 r  display/vga/xy/mem_reg_0_127_0_0_i_1/O
                         net (fo=8, routed)           0.627    87.593    memIO/smem/mem_reg_0_127_0_0/WE
    SLICE_X78Y141        RAMS64E                                      r  memIO/smem/mem_reg_0_127_0_0/LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.586    85.011    memIO/smem/mem_reg_0_127_0_0/WCLK
    SLICE_X78Y141        RAMS64E                                      r  memIO/smem/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.180    85.191    
                         clock uncertainty           -0.201    84.990    
    SLICE_X78Y141        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.457    memIO/smem/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                         84.457    
                         arrival time                         -87.593    
  -------------------------------------------------------------------
                         slack                                 -3.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.431ns (49.765%)  route 0.435ns (50.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.600     1.519    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.905 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.379     2.284    mips/dp/pcm/ReadData20[5]
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.045     2.329 r  mips/dp/pcm/mem_reg_0_15_5_5_i_1/O
                         net (fo=1, routed)           0.056     2.385    memIO/dmem/mem_reg_0_15_5_5/D
    SLICE_X88Y138        RAMS32                                       r  memIO/dmem/mem_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.872     2.040    memIO/dmem/mem_reg_0_15_5_5/WCLK
    SLICE_X88Y138        RAMS32                                       r  memIO/dmem/mem_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.201     1.995    
    SLICE_X88Y138        RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     2.109    memIO/dmem/mem_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.431ns (45.874%)  route 0.509ns (54.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.515    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X80Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.901 r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/O
                         net (fo=3, routed)           0.381     2.282    mips/dp/pcm/ReadData20[29]
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     2.327 r  mips/dp/pcm/mem_reg_0_15_29_29_i_1/O
                         net (fo=1, routed)           0.128     2.455    memIO/dmem/mem_reg_0_15_29_29/D
    SLICE_X88Y144        RAMS32                                       r  memIO/dmem/mem_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.874     2.042    memIO/dmem/mem_reg_0_15_29_29/WCLK
    SLICE_X88Y144        RAMS32                                       r  memIO/dmem/mem_reg_0_15_29_29/SP/CLK
                         clock pessimism             -0.245     1.796    
                         clock uncertainty            0.201     1.997    
    SLICE_X88Y144        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     2.117    memIO/dmem/mem_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.433ns (44.626%)  route 0.537ns (55.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.595     1.514    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X80Y141        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.902 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=2, routed)           0.362     2.264    mips/dp/pcm/ReadData20[21]
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     2.309 r  mips/dp/pcm/mem_reg_0_15_21_21_i_1/O
                         net (fo=1, routed)           0.176     2.485    memIO/dmem/mem_reg_0_15_21_21/D
    SLICE_X88Y143        RAMS32                                       r  memIO/dmem/mem_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.874     2.042    memIO/dmem/mem_reg_0_15_21_21/WCLK
    SLICE_X88Y143        RAMS32                                       r  memIO/dmem/mem_reg_0_15_21_21/SP/CLK
                         clock pessimism             -0.245     1.796    
                         clock uncertainty            0.201     1.997    
    SLICE_X88Y143        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     2.117    memIO/dmem/mem_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.512ns (51.481%)  route 0.483ns (48.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.595     1.514    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X80Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y142        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.908 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.427     2.336    mips/dp/pcm/ReadData20[14]
    SLICE_X89Y142        LUT6 (Prop_lut6_I0_O)        0.118     2.454 r  mips/dp/pcm/mem_reg_0_15_14_14_i_1/O
                         net (fo=1, routed)           0.055     2.509    memIO/dmem/mem_reg_0_15_14_14/D
    SLICE_X88Y142        RAMS32                                       r  memIO/dmem/mem_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.873     2.041    memIO/dmem/mem_reg_0_15_14_14/WCLK
    SLICE_X88Y142        RAMS32                                       r  memIO/dmem/mem_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.201     1.996    
    SLICE_X88Y142        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     2.116    memIO/dmem/mem_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.431ns (40.028%)  route 0.646ns (59.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.595     1.514    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X80Y142        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y142        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.900 r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/O
                         net (fo=2, routed)           0.474     2.375    mips/dp/pcm/ReadData20[17]
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.420 r  mips/dp/pcm/mem_reg_0_15_17_17_i_1/O
                         net (fo=1, routed)           0.171     2.591    memIO/dmem/mem_reg_0_15_17_17/D
    SLICE_X88Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.873     2.041    memIO/dmem/mem_reg_0_15_17_17/WCLK
    SLICE_X88Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.201     1.996    
    SLICE_X88Y140        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     2.117    memIO/dmem/mem_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.523ns (47.440%)  route 0.579ns (52.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.515    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X80Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.993 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=3, routed)           0.403     2.397    mips/dp/pcm/ReadData20[7]
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     2.442 r  mips/dp/pcm/mem_reg_0_15_7_7_i_1/O
                         net (fo=1, routed)           0.176     2.618    memIO/dmem/mem_reg_0_15_7_7/D
    SLICE_X88Y141        RAMS32                                       r  memIO/dmem/mem_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.873     2.041    memIO/dmem/mem_reg_0_15_7_7/WCLK
    SLICE_X88Y141        RAMS32                                       r  memIO/dmem/mem_reg_0_15_7_7/SP/CLK
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.201     1.996    
    SLICE_X88Y141        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     2.116    memIO/dmem/mem_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.503ns (45.635%)  route 0.599ns (54.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.600     1.519    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y143        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.909 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=4, routed)           0.543     2.453    mips/dp/pcm/ReadData20[4]
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.113     2.566 r  mips/dp/pcm/mem_reg_0_15_4_4_i_1/O
                         net (fo=1, routed)           0.056     2.622    memIO/dmem/mem_reg_0_15_4_4/D
    SLICE_X88Y138        RAMS32                                       r  memIO/dmem/mem_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.872     2.040    memIO/dmem/mem_reg_0_15_4_4/WCLK
    SLICE_X88Y138        RAMS32                                       r  memIO/dmem/mem_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.201     1.995    
    SLICE_X88Y138        RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     2.119    memIO/dmem/mem_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.523ns (45.468%)  route 0.627ns (54.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.515    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X80Y144        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.993 r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=3, routed)           0.384     2.377    mips/dp/pcm/ReadData20[25]
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     2.422 r  mips/dp/pcm/mem_reg_0_15_25_25_i_1/O
                         net (fo=1, routed)           0.244     2.666    memIO/dmem/mem_reg_0_15_25_25/D
    SLICE_X84Y142        RAMS32                                       r  memIO/dmem/mem_reg_0_15_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.872     2.040    memIO/dmem/mem_reg_0_15_25_25/WCLK
    SLICE_X84Y142        RAMS32                                       r  memIO/dmem/mem_reg_0_15_25_25/SP/CLK
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.201     1.995    
    SLICE_X84Y142        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     2.115    memIO/dmem/mem_reg_0_15_25_25/SP
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.356ns (30.264%)  route 0.820ns (69.736%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.600     1.519    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X83Y143        FDCE                                         r  mips/dp/pcm/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  mips/dp/pcm/Q_reg[7]/Q
                         net (fo=61, routed)          0.269     1.929    mips/dp/pcm/pc[7]
    SLICE_X83Y142        LUT6 (Prop_lut6_I5_O)        0.045     1.974 r  mips/dp/pcm/g0_b18/O
                         net (fo=1, routed)           0.000     1.974    imem/Q_reg[2]_33
    SLICE_X83Y142        MUXF7 (Prop_muxf7_I0_O)      0.062     2.036 r  imem/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=71, routed)          0.382     2.418    mips/dp/pcm/instr[18]
    SLICE_X89Y143        LUT6 (Prop_lut6_I1_O)        0.108     2.526 r  mips/dp/pcm/mem_reg_0_15_22_22_i_1/O
                         net (fo=1, routed)           0.169     2.696    memIO/dmem/mem_reg_0_15_22_22/D
    SLICE_X88Y143        RAMS32                                       r  memIO/dmem/mem_reg_0_15_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.874     2.042    memIO/dmem/mem_reg_0_15_22_22/WCLK
    SLICE_X88Y143        RAMS32                                       r  memIO/dmem/mem_reg_0_15_22_22/SP/CLK
                         clock pessimism             -0.245     1.796    
                         clock uncertainty            0.201     1.997    
    SLICE_X88Y143        RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     2.121    memIO/dmem/mem_reg_0_15_22_22/SP
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 mips/dp/pcm/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/dmem/mem_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.334ns (27.929%)  route 0.862ns (72.071%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.599     1.518    mips/dp/pcm/clock_IBUF_BUFG
    SLICE_X83Y142        FDCE                                         r  mips/dp/pcm/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  mips/dp/pcm/Q_reg[8]/Q
                         net (fo=101, routed)         0.304     1.964    imem/pc[0]
    SLICE_X82Y141        MUXF7 (Prop_muxf7_S_O)       0.085     2.049 r  imem/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=71, routed)          0.381     2.430    mips/dp/pcm/instr[19]
    SLICE_X89Y140        LUT6 (Prop_lut6_I4_O)        0.108     2.538 r  mips/dp/pcm/mem_reg_0_15_18_18_i_1/O
                         net (fo=1, routed)           0.176     2.714    memIO/dmem/mem_reg_0_15_18_18/D
    SLICE_X88Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.873     2.041    memIO/dmem/mem_reg_0_15_18_18/WCLK
    SLICE_X88Y140        RAMS32                                       r  memIO/dmem/mem_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.201     1.996    
    SLICE_X88Y140        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     2.116    memIO/dmem/mem_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.598    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.463ns  (logic 1.664ns (30.460%)  route 3.799ns (69.540%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.296ns = ( 75.296 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692    75.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419    75.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661    76.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299    76.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000    76.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    77.316 r  display/screenaddr__0_carry/O[3]
                         net (fo=79, routed)          2.618    79.934    display/vga/xy/y_reg[4]_0[1]
    SLICE_X81Y135        LUT6 (Prop_lut6_I2_O)        0.306    80.240 r  display/vga/xy/mem_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519    80.759    memIO/smem/mem_reg_0_15_0_0/WE
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/smem/mem_reg_0_15_0_0/WCLK
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism              0.094    85.104    
                         clock uncertainty           -0.222    84.882    
    SLICE_X80Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    84.349    memIO/smem/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         84.349    
                         arrival time                         -80.759    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0__0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.463ns  (logic 1.664ns (30.460%)  route 3.799ns (69.540%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.296ns = ( 75.296 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692    75.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419    75.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661    76.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299    76.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000    76.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    77.316 r  display/screenaddr__0_carry/O[3]
                         net (fo=79, routed)          2.618    79.934    display/vga/xy/y_reg[4]_0[1]
    SLICE_X81Y135        LUT6 (Prop_lut6_I2_O)        0.306    80.240 r  display/vga/xy/mem_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519    80.759    memIO/smem/mem_reg_0_15_0_0__0/WE
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/smem/mem_reg_0_15_0_0__0/WCLK
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__0/SP/CLK
                         clock pessimism              0.094    85.104    
                         clock uncertainty           -0.222    84.882    
    SLICE_X80Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    84.349    memIO/smem/mem_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         84.349    
                         arrival time                         -80.759    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0__1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.463ns  (logic 1.664ns (30.460%)  route 3.799ns (69.540%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.296ns = ( 75.296 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692    75.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419    75.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661    76.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299    76.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000    76.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    77.316 r  display/screenaddr__0_carry/O[3]
                         net (fo=79, routed)          2.618    79.934    display/vga/xy/y_reg[4]_0[1]
    SLICE_X81Y135        LUT6 (Prop_lut6_I2_O)        0.306    80.240 r  display/vga/xy/mem_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519    80.759    memIO/smem/mem_reg_0_15_0_0__1/WE
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/smem/mem_reg_0_15_0_0__1/WCLK
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__1/SP/CLK
                         clock pessimism              0.094    85.104    
                         clock uncertainty           -0.222    84.882    
    SLICE_X80Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    84.349    memIO/smem/mem_reg_0_15_0_0__1/SP
  -------------------------------------------------------------------
                         required time                         84.349    
                         arrival time                         -80.759    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_0_15_0_0__2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.463ns  (logic 1.664ns (30.460%)  route 3.799ns (69.540%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 85.010 - 80.000 ) 
    Source Clock Delay      (SCD):    5.296ns = ( 75.296 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.692    75.296    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.419    75.715 r  display/vga/xy/y_reg[4]/Q
                         net (fo=9, routed)           0.661    76.377    display/vga/xy/y_reg[9]_0[0]
    SLICE_X72Y132        LUT2 (Prop_lut2_I1_O)        0.299    76.676 r  display/vga/xy/screenaddr__0_carry_i_3/O
                         net (fo=1, routed)           0.000    76.676    display/vga_n_19
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    77.316 r  display/screenaddr__0_carry/O[3]
                         net (fo=79, routed)          2.618    79.934    display/vga/xy/y_reg[4]_0[1]
    SLICE_X81Y135        LUT6 (Prop_lut6_I2_O)        0.306    80.240 r  display/vga/xy/mem_reg_0_15_0_0_i_1/O
                         net (fo=4, routed)           0.519    80.759    memIO/smem/mem_reg_0_15_0_0__2/WE
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.585    85.010    memIO/smem/mem_reg_0_15_0_0__2/WCLK
    SLICE_X80Y135        RAMS32                                       r  memIO/smem/mem_reg_0_15_0_0__2/SP/CLK
                         clock pessimism              0.094    85.104    
                         clock uncertainty           -0.222    84.882    
    SLICE_X80Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    84.349    memIO/smem/mem_reg_0_15_0_0__2/SP
  -------------------------------------------------------------------
                         required time                         84.349    
                         arrival time                         -80.759    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_768_1023_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.966ns  (logic 1.662ns (33.467%)  route 3.304ns (66.533%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.298ns = ( 75.298 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.694    75.298    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.518    75.816 r  display/vga/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.979    76.796    display/vga/xy/y[6]
    SLICE_X72Y132        LUT3 (Prop_lut3_I0_O)        0.124    76.920 r  display/vga/xy/screenaddr__0_carry_i_1/O
                         net (fo=1, routed)           0.000    76.920    display/vga_n_17
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.321 r  display/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000    77.321    display/screenaddr__0_carry_n_0
    SLICE_X72Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    77.634 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=10, routed)          1.679    79.313    display/vga/xy/O[3]
    SLICE_X79Y138        LUT4 (Prop_lut4_I3_O)        0.306    79.619 r  display/vga/xy/mem_reg_768_1023_0_0_i_1/O
                         net (fo=16, routed)          0.646    80.264    memIO/smem/mem_reg_768_1023_2_2/WE
    SLICE_X76Y140        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.582    85.007    memIO/smem/mem_reg_768_1023_2_2/WCLK
    SLICE_X76Y140        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_2_2/RAMS64E_A/CLK
                         clock pessimism              0.094    85.101    
                         clock uncertainty           -0.222    84.879    
    SLICE_X76Y140        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.346    memIO/smem/mem_reg_768_1023_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         84.346    
                         arrival time                         -80.264    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_768_1023_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.966ns  (logic 1.662ns (33.467%)  route 3.304ns (66.533%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.298ns = ( 75.298 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.694    75.298    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.518    75.816 r  display/vga/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.979    76.796    display/vga/xy/y[6]
    SLICE_X72Y132        LUT3 (Prop_lut3_I0_O)        0.124    76.920 r  display/vga/xy/screenaddr__0_carry_i_1/O
                         net (fo=1, routed)           0.000    76.920    display/vga_n_17
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.321 r  display/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000    77.321    display/screenaddr__0_carry_n_0
    SLICE_X72Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    77.634 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=10, routed)          1.679    79.313    display/vga/xy/O[3]
    SLICE_X79Y138        LUT4 (Prop_lut4_I3_O)        0.306    79.619 r  display/vga/xy/mem_reg_768_1023_0_0_i_1/O
                         net (fo=16, routed)          0.646    80.264    memIO/smem/mem_reg_768_1023_2_2/WE
    SLICE_X76Y140        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.582    85.007    memIO/smem/mem_reg_768_1023_2_2/WCLK
    SLICE_X76Y140        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_2_2/RAMS64E_B/CLK
                         clock pessimism              0.094    85.101    
                         clock uncertainty           -0.222    84.879    
    SLICE_X76Y140        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.346    memIO/smem/mem_reg_768_1023_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         84.346    
                         arrival time                         -80.264    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_768_1023_2_2/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.966ns  (logic 1.662ns (33.467%)  route 3.304ns (66.533%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.298ns = ( 75.298 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.694    75.298    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.518    75.816 r  display/vga/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.979    76.796    display/vga/xy/y[6]
    SLICE_X72Y132        LUT3 (Prop_lut3_I0_O)        0.124    76.920 r  display/vga/xy/screenaddr__0_carry_i_1/O
                         net (fo=1, routed)           0.000    76.920    display/vga_n_17
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.321 r  display/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000    77.321    display/screenaddr__0_carry_n_0
    SLICE_X72Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    77.634 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=10, routed)          1.679    79.313    display/vga/xy/O[3]
    SLICE_X79Y138        LUT4 (Prop_lut4_I3_O)        0.306    79.619 r  display/vga/xy/mem_reg_768_1023_0_0_i_1/O
                         net (fo=16, routed)          0.646    80.264    memIO/smem/mem_reg_768_1023_2_2/WE
    SLICE_X76Y140        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.582    85.007    memIO/smem/mem_reg_768_1023_2_2/WCLK
    SLICE_X76Y140        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_2_2/RAMS64E_C/CLK
                         clock pessimism              0.094    85.101    
                         clock uncertainty           -0.222    84.879    
    SLICE_X76Y140        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.346    memIO/smem/mem_reg_768_1023_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         84.346    
                         arrival time                         -80.264    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_768_1023_2_2/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.966ns  (logic 1.662ns (33.467%)  route 3.304ns (66.533%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 85.007 - 80.000 ) 
    Source Clock Delay      (SCD):    5.298ns = ( 75.298 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.694    75.298    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.518    75.816 r  display/vga/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.979    76.796    display/vga/xy/y[6]
    SLICE_X72Y132        LUT3 (Prop_lut3_I0_O)        0.124    76.920 r  display/vga/xy/screenaddr__0_carry_i_1/O
                         net (fo=1, routed)           0.000    76.920    display/vga_n_17
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.321 r  display/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000    77.321    display/screenaddr__0_carry_n_0
    SLICE_X72Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    77.634 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=10, routed)          1.679    79.313    display/vga/xy/O[3]
    SLICE_X79Y138        LUT4 (Prop_lut4_I3_O)        0.306    79.619 r  display/vga/xy/mem_reg_768_1023_0_0_i_1/O
                         net (fo=16, routed)          0.646    80.264    memIO/smem/mem_reg_768_1023_2_2/WE
    SLICE_X76Y140        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.582    85.007    memIO/smem/mem_reg_768_1023_2_2/WCLK
    SLICE_X76Y140        RAMS64E                                      r  memIO/smem/mem_reg_768_1023_2_2/RAMS64E_D/CLK
                         clock pessimism              0.094    85.101    
                         clock uncertainty           -0.222    84.879    
    SLICE_X76Y140        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.346    memIO/smem/mem_reg_768_1023_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         84.346    
                         arrival time                         -80.264    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.964ns  (logic 1.662ns (33.482%)  route 3.302ns (66.518%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 85.005 - 80.000 ) 
    Source Clock Delay      (SCD):    5.298ns = ( 75.298 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.694    75.298    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.518    75.816 r  display/vga/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.979    76.796    display/vga/xy/y[6]
    SLICE_X72Y132        LUT3 (Prop_lut3_I0_O)        0.124    76.920 r  display/vga/xy/screenaddr__0_carry_i_1/O
                         net (fo=1, routed)           0.000    76.920    display/vga_n_17
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.321 r  display/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000    77.321    display/screenaddr__0_carry_n_0
    SLICE_X72Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    77.634 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=10, routed)          1.679    79.312    display/vga/xy/O[3]
    SLICE_X81Y135        LUT4 (Prop_lut4_I3_O)        0.306    79.618 r  display/vga/xy/mem_reg_512_767_0_0_i_1/O
                         net (fo=16, routed)          0.644    80.262    memIO/smem/mem_reg_512_767_3_3/WE
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.580    85.005    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/CLK
                         clock pessimism              0.094    85.099    
                         clock uncertainty           -0.222    84.877    
    SLICE_X78Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.344    memIO/smem/mem_reg_512_767_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         84.344    
                         arrival time                         -80.262    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 display/vga/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.964ns  (logic 1.662ns (33.482%)  route 3.302ns (66.518%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 85.005 - 80.000 ) 
    Source Clock Delay      (SCD):    5.298ns = ( 75.298 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636    75.239    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    71.798 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           1.710    73.508    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    73.604 r  clockdv/buf100/O
                         net (fo=22, routed)          1.694    75.298    display/vga/xy/CLK
    SLICE_X74Y132        FDRE                                         r  display/vga/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y132        FDRE (Prop_fdre_C_Q)         0.518    75.816 r  display/vga/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.979    76.796    display/vga/xy/y[6]
    SLICE_X72Y132        LUT3 (Prop_lut3_I0_O)        0.124    76.920 r  display/vga/xy/screenaddr__0_carry_i_1/O
                         net (fo=1, routed)           0.000    76.920    display/vga_n_17
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.321 r  display/screenaddr__0_carry/CO[3]
                         net (fo=1, routed)           0.000    77.321    display/screenaddr__0_carry_n_0
    SLICE_X72Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    77.634 r  display/screenaddr__0_carry__0/O[3]
                         net (fo=10, routed)          1.679    79.312    display/vga/xy/O[3]
    SLICE_X81Y135        LUT4 (Prop_lut4_I3_O)        0.306    79.618 r  display/vga/xy/mem_reg_512_767_0_0_i_1/O
                         net (fo=16, routed)          0.644    80.262    memIO/smem/mem_reg_512_767_3_3/WE
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    84.939    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    81.704 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.630    83.334    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clockdv/buf12/O
                         net (fo=291, routed)         1.580    85.005    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/CLK
                         clock pessimism              0.094    85.099    
                         clock uncertainty           -0.222    84.877    
    SLICE_X78Y133        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    84.344    memIO/smem/mem_reg_512_767_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         84.344    
                         arrival time                         -80.262    
  -------------------------------------------------------------------
                         slack                                  4.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.256ns (30.895%)  route 0.573ns (69.105%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.586     1.507    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/vga/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.211     1.860    display/vga_n_20
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.975 r  display/screenaddr__0_carry/O[0]
                         net (fo=80, routed)          0.361     2.336    memIO/smem/mem_reg_512_767_3_3/A2
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.860     2.028    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.222     2.052    
    SLICE_X78Y133        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.192     2.244    memIO/smem/mem_reg_512_767_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.256ns (30.895%)  route 0.573ns (69.105%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.586     1.507    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/vga/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.211     1.860    display/vga_n_20
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.975 r  display/screenaddr__0_carry/O[0]
                         net (fo=80, routed)          0.361     2.336    memIO/smem/mem_reg_512_767_3_3/A2
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.860     2.028    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.222     2.052    
    SLICE_X78Y133        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.192     2.244    memIO/smem/mem_reg_512_767_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.256ns (30.895%)  route 0.573ns (69.105%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.586     1.507    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/vga/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.211     1.860    display/vga_n_20
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.975 r  display/screenaddr__0_carry/O[0]
                         net (fo=80, routed)          0.361     2.336    memIO/smem/mem_reg_512_767_3_3/A2
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.860     2.028    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.222     2.052    
    SLICE_X78Y133        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.192     2.244    memIO/smem/mem_reg_512_767_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/vga/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.256ns (30.895%)  route 0.573ns (69.105%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.586     1.507    display/vga/xy/CLK
    SLICE_X73Y133        FDRE                                         r  display/vga/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/vga/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.211     1.860    display/vga_n_20
    SLICE_X72Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.975 r  display/screenaddr__0_carry/O[0]
                         net (fo=80, routed)          0.361     2.336    memIO/smem/mem_reg_512_767_3_3/A2
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.860     2.028    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.222     2.052    
    SLICE_X78Y133        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.192     2.244    memIO/smem/mem_reg_512_767_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.251ns (32.653%)  route 0.518ns (67.347%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  display/vga/xy/screenaddr__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.898    display/vga_n_15
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  display/screenaddr__0_carry__0/O[1]
                         net (fo=88, routed)          0.312     2.275    memIO/smem/mem_reg_512_767_3_3/A7
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.860     2.028    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.222     2.052    
    SLICE_X78Y133        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.062     2.114    memIO/smem/mem_reg_512_767_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.251ns (32.653%)  route 0.518ns (67.347%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  display/vga/xy/screenaddr__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.898    display/vga_n_15
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  display/screenaddr__0_carry__0/O[1]
                         net (fo=88, routed)          0.312     2.275    memIO/smem/mem_reg_512_767_3_3/A7
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.860     2.028    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.222     2.052    
    SLICE_X78Y133        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.062     2.114    memIO/smem/mem_reg_512_767_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.251ns (32.653%)  route 0.518ns (67.347%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  display/vga/xy/screenaddr__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.898    display/vga_n_15
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  display/screenaddr__0_carry__0/O[1]
                         net (fo=88, routed)          0.312     2.275    memIO/smem/mem_reg_512_767_3_3/A7
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.860     2.028    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.222     2.052    
    SLICE_X78Y133        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.062     2.114    memIO/smem/mem_reg_512_767_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_3_3/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.251ns (32.653%)  route 0.518ns (67.347%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  display/vga/xy/screenaddr__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.898    display/vga_n_15
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  display/screenaddr__0_carry__0/O[1]
                         net (fo=88, routed)          0.312     2.275    memIO/smem/mem_reg_512_767_3_3/A7
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.860     2.028    memIO/smem/mem_reg_512_767_3_3/WCLK
    SLICE_X78Y133        RAMS64E                                      r  memIO/smem/mem_reg_512_767_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.222     2.052    
    SLICE_X78Y133        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.062     2.114    memIO/smem/mem_reg_512_767_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_0_0/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.251ns (32.100%)  route 0.531ns (67.900%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  display/vga/xy/screenaddr__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.898    display/vga_n_15
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  display/screenaddr__0_carry__0/O[1]
                         net (fo=88, routed)          0.326     2.288    memIO/smem/mem_reg_512_767_0_0/A7
    SLICE_X78Y135        RAMS64E                                      r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.862     2.030    memIO/smem/mem_reg_512_767_0_0/WCLK
    SLICE_X78Y135        RAMS64E                                      r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.198     1.832    
                         clock uncertainty            0.222     2.054    
    SLICE_X78Y135        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.062     2.116    memIO/smem/mem_reg_512_767_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 display/vga/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memIO/smem/mem_reg_512_767_0_0/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.251ns (32.100%)  route 0.531ns (67.900%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.477    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.401 r  clockdv/mmcm/CLKOUT0
                         net (fo=2, routed)           0.495     0.896    clockdv/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clockdv/buf100/O
                         net (fo=22, routed)          0.585     1.506    display/vga/xy/CLK
    SLICE_X73Y132        FDRE                                         r  display/vga/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/vga/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.205     1.853    display/vga/xy/y[5]
    SLICE_X72Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  display/vga/xy/screenaddr__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.898    display/vga_n_15
    SLICE_X72Y133        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.963 r  display/screenaddr__0_carry__0/O[1]
                         net (fo=88, routed)          0.326     2.288    memIO/smem/mem_reg_512_767_0_0/A7
    SLICE_X78Y135        RAMS64E                                      r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.993    clockdv/clock_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.599 r  clockdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.540     1.138    clockdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clockdv/buf12/O
                         net (fo=291, routed)         0.862     2.030    memIO/smem/mem_reg_512_767_0_0/WCLK
    SLICE_X78Y135        RAMS64E                                      r  memIO/smem/mem_reg_512_767_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.198     1.832    
                         clock uncertainty            0.222     2.054    
    SLICE_X78Y135        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.062     2.116    memIO/smem/mem_reg_512_767_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.172    





