# Homework 3: Synchronizer VHDL

## Overview
For this assignment, a VHDL file was created and the code for a synchronizer was written. The synchronzer takes an asynchronous signal and synchronizes it with the clock without metastability issues.

## Deliverables
![Sim Waveform](assets/HW3_Sync_Waveform)
![Sim Transcript](assets/HW3_Transcript)
