m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024/simulation/modelsim
vclockDivider
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1711769890
!i10b 1
!s100 zQ2L0^OkRn<W]ZRzBV4^92
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IG1QFf:N;kg5H2<1GZcjlf2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1711769826
8C:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024/clockDivider.sv
FC:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024/clockDivider.sv
!i122 0
L0 1 16
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1711769890.000000
!s107 C:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024/clockDivider.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024|C:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024/clockDivider.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024
Z8 tCvgOpt 0
nclock@divider
vclockDivider_tb
R1
!s110 1711769891
!i10b 1
!s100 aV41CBV1GOF^9gAB_azzP3
R2
IF:`Q5WH7SaNUd0NS=AzT<0
R3
S1
R0
w1711769848
8C:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024/clockDivider_tb.sv
FC:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024/clockDivider_tb.sv
!i122 1
L0 1 23
R4
r1
!s85 0
31
R5
!s107 C:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024/clockDivider_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024|C:/Users/carlo/Documents/Taller_de_Diseno_Digital/Laboratorios/Laboratorio_3/mceciliano_digital_design_lab_2024/clockDivider_tb.sv|
!i113 1
R6
R7
R8
nclock@divider_tb
