Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 06:31:36 2024
| Host         : WM106-ST08_01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     538         
TIMING-20  Warning           Non-clocked latch               106         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (985)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1241)
5. checking no_input_delay (6)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (985)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 538 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: c_state_reg[0]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: c_state_reg[1]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: c_state_reg[2]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: c_state_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: deb_s0/bt_deb_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seq_ct/count_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1241)
---------------------------------------------------
 There are 1241 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1269          inf        0.000                      0                 1269           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1269 Endpoints
Min Delay          1269 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 5.588ns (51.083%)  route 5.351ns (48.917%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         LDCE                         0.000     0.000 r  color_reg[0]/G
    SLICE_X10Y60         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  color_reg[0]/Q
                         net (fo=36, routed)          1.407     2.032    simon_spk/Q[0]
    SLICE_X11Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.156 r  simon_spk/speaker_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     2.156    simon_spk/speaker_OBUF_inst_i_20_n_1
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.706 r  simon_spk/speaker_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.706    simon_spk/speaker_OBUF_inst_i_5_n_1
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.820 r  simon_spk/speaker_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.820    simon_spk/speaker_OBUF_inst_i_3_n_1
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.091 f  simon_spk/speaker_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.738     3.829    simon_spk/speaker_OBUF_inst_i_2_n_4
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.373     4.202 r  simon_spk/speaker_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.206     7.408    speaker_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531    10.939 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000    10.939    speaker
    L17                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            simon_led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.005ns  (logic 4.484ns (44.817%)  route 5.521ns (55.183%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         LDCE                         0.000     0.000 r  color_reg[0]/G
    SLICE_X10Y60         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  color_reg[0]/Q
                         net (fo=36, routed)          3.429     4.054    simon_color_ctrl/Q[0]
    SLICE_X58Y79         LUT4 (Prop_lut4_I1_O)        0.150     4.204 r  simon_color_ctrl/simon_led1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.092     6.296    simon_led1_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.709    10.005 r  simon_led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.005    simon_led1[0]
    K2                                                                r  simon_led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            simon_led3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.955ns  (logic 4.494ns (45.144%)  route 5.461ns (54.856%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         LDCE                         0.000     0.000 r  color_reg[0]/G
    SLICE_X10Y60         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  color_reg[0]/Q
                         net (fo=36, routed)          3.166     3.791    simon_color_ctrl/Q[0]
    SLICE_X58Y79         LUT4 (Prop_lut4_I1_O)        0.150     3.941 r  simon_color_ctrl/simon_led3_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.295     6.236    simon_led3_OBUF[0]
    M1                   OBUF (Prop_obuf_I_O)         3.719     9.955 r  simon_led3_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.955    simon_led3[1]
    M1                                                                r  simon_led3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            simon_led0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.953ns  (logic 4.257ns (42.772%)  route 5.696ns (57.228%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         LDCE                         0.000     0.000 r  color_reg[0]/G
    SLICE_X10Y60         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  color_reg[0]/Q
                         net (fo=36, routed)          3.429     4.054    simon_color_ctrl/Q[0]
    SLICE_X58Y79         LUT4 (Prop_lut4_I1_O)        0.124     4.178 r  simon_color_ctrl/simon_led0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.267     6.445    simon_led0_OBUF[1]
    J2                   OBUF (Prop_obuf_I_O)         3.508     9.953 r  simon_led0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.953    simon_led0[1]
    J2                                                                r  simon_led0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            simon_led3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 4.495ns (46.501%)  route 5.172ns (53.499%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         LDCE                         0.000     0.000 r  color_reg[0]/G
    SLICE_X10Y60         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  color_reg[0]/Q
                         net (fo=36, routed)          3.166     3.791    simon_color_ctrl/Q[0]
    SLICE_X58Y79         LUT4 (Prop_lut4_I1_O)        0.150     3.941 r  simon_color_ctrl/simon_led3_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.005     5.947    simon_led3_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.720     9.667 r  simon_led3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.667    simon_led3[0]
    M3                                                                r  simon_led3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            simon_led2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.112ns  (logic 4.258ns (46.730%)  route 4.854ns (53.270%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         LDCE                         0.000     0.000 r  color_reg[0]/G
    SLICE_X10Y60         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  color_reg[0]/Q
                         net (fo=36, routed)          3.166     3.791    simon_color_ctrl/Q[0]
    SLICE_X58Y79         LUT4 (Prop_lut4_I2_O)        0.124     3.915 r  simon_color_ctrl/simon_led2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.688     5.603    simon_led2_OBUF[2]
    N2                   OBUF (Prop_obuf_I_O)         3.509     9.112 r  simon_led2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.112    simon_led2[2]
    N2                                                                r  simon_led2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDstringer/lcd1/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.030ns (52.175%)  route 3.694ns (47.825%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  LCDstringer/lcd1/data_reg[5]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LCDstringer/lcd1/data_reg[5]/Q
                         net (fo=1, routed)           3.694     4.212    lcd_data_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         3.512     7.724 r  lcd_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.724    lcd_data[5]
    A16                                                               r  lcd_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDstringer/lcd1/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 4.119ns (53.405%)  route 3.594ns (46.595%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  LCDstringer/lcd1/data_reg[6]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LCDstringer/lcd1/data_reg[6]/Q
                         net (fo=1, routed)           3.594     4.013    lcd_data_OBUF[6]
    B15                  OBUF (Prop_obuf_I_O)         3.700     7.712 r  lcd_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.712    lcd_data[6]
    B15                                                               r  lcd_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_button_loc/button_loc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.634ns  (logic 4.039ns (52.911%)  route 3.595ns (47.089%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE                         0.000     0.000 r  simon_button_loc/button_loc_reg[1]/C
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  simon_button_loc/button_loc_reg[1]/Q
                         net (fo=4, routed)           3.595     4.113    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.634 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.634    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCDstringer/lcd1/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 4.038ns (53.183%)  route 3.555ns (46.817%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  LCDstringer/lcd1/data_reg[4]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LCDstringer/lcd1/data_reg[4]/Q
                         net (fo=1, routed)           3.555     4.073    lcd_data_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520     7.593 r  lcd_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.593    lcd_data[4]
    A14                                                               r  lcd_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[14]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u2/lfsr_reg[14]/Q
                         net (fo=2, routed)           0.059     0.187    simon_rand/u2/lfsr__0[14]
    SLICE_X6Y58          FDRE                                         r  simon_rand/u2/rerun_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u1/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u1/rerun_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.128ns (58.905%)  route 0.089ns (41.095%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE                         0.000     0.000 r  simon_rand/u1/lfsr_reg[2]/C
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u1/lfsr_reg[2]/Q
                         net (fo=3, routed)           0.089     0.217    simon_rand/u1/lfsr[2]
    SLICE_X6Y56          FDRE                                         r  simon_rand/u1/rerun_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u1/lfsr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u1/rerun_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.146%)  route 0.060ns (26.854%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE                         0.000     0.000 r  simon_rand/u1/lfsr_reg[12]/C
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  simon_rand/u1/lfsr_reg[12]/Q
                         net (fo=2, routed)           0.060     0.224    simon_rand/u1/lfsr[12]
    SLICE_X9Y56          FDRE                                         r  simon_rand/u1/rerun_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.634%)  route 0.125ns (49.366%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[4]/C
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u2/lfsr_reg[4]/Q
                         net (fo=2, routed)           0.125     0.253    simon_rand/u2/lfsr__0[4]
    SLICE_X6Y57          FDRE                                         r  simon_rand/u2/rerun_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.078%)  route 0.128ns (49.922%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[12]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u2/lfsr_reg[12]/Q
                         net (fo=2, routed)           0.128     0.256    simon_rand/u2/lfsr__0[12]
    SLICE_X6Y58          FDRE                                         r  simon_rand/u2/rerun_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.078%)  route 0.128ns (49.922%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[8]/C
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  simon_rand/u2/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.128     0.256    simon_rand/u2/lfsr__0[8]
    SLICE_X6Y57          FDRE                                         r  simon_rand/u2/rerun_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[5]/C
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_rand/u2/lfsr_reg[5]/Q
                         net (fo=3, routed)           0.122     0.263    simon_rand/u2/lfsr__0[5]
    SLICE_X9Y56          FDRE                                         r  simon_rand/u2/rerun_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[13]/C
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_rand/u2/lfsr_reg[13]/Q
                         net (fo=2, routed)           0.123     0.264    simon_rand/u2/lfsr__0[13]
    SLICE_X6Y58          FDRE                                         r  simon_rand/u2/rerun_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u1/rerun_reg_reg[13]/C
                            (rising edge-triggered cell FDSE)
  Destination:            simon_rand/u1/lfsr_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDSE                         0.000     0.000 r  simon_rand/u1/rerun_reg_reg[13]/C
    SLICE_X9Y56          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  simon_rand/u1/rerun_reg_reg[13]/Q
                         net (fo=1, routed)           0.080     0.221    simon_rand/u1/rerun_reg[13]
    SLICE_X8Y56          LUT3 (Prop_lut3_I0_O)        0.045     0.266 r  simon_rand/u1/lfsr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.266    simon_rand/u1/p_1_in[13]
    SLICE_X8Y56          FDSE                                         r  simon_rand/u1/lfsr_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 simon_rand/u2/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            simon_rand/u2/rerun_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.707%)  route 0.127ns (47.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE                         0.000     0.000 r  simon_rand/u2/lfsr_reg[1]/C
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  simon_rand/u2/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.127     0.268    simon_rand/u2/lfsr__0[1]
    SLICE_X6Y57          FDRE                                         r  simon_rand/u2/rerun_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





