Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  4 10:38:14 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   196 |
|    Minimum number of control sets                        |   196 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1046 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   196 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |   162 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             652 |          431 |
| No           | No                    | Yes                    |              38 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1722 |          810 |
| Yes          | No                    | Yes                    |              58 |           26 |
| Yes          | Yes                   | No                     |             124 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                       Enable Signal                      |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              |                                                          | reset_IBUF                                          |                2 |              2 |         1.00 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/SCCB1/byte_index[3]_i_1__0_n_0       |                                                     |                1 |              4 |         4.00 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/SCCB1/FSM_return_state[3]_i_1__0_n_0 |                                                     |                2 |              4 |         2.00 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/SCCB1/FSM_state[3]_i_1__0_n_0        |                                                     |                3 |              4 |         1.33 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/SCCB1/FSM_return_state[3]_i_1_n_0     |                                                     |                2 |              4 |         2.00 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/SCCB1/byte_index[3]_i_1_n_0           |                                                     |                1 |              4 |         4.00 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/SCCB1/FSM_state[3]_i_1_n_0            |                                                     |                1 |              4 |         4.00 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/config_1/timer[31]_i_2__0_n_0        | U_SCCB_Config_Right/config_1/timer[17]_i_1_n_0      |                2 |              7 |         3.50 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/rom1/ready_reg                        | U_SCCB_Config_Left/config_1/timer[17]_i_1_n_0       |                2 |              7 |         3.50 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/config_1/rom_addr[7]_i_2__0_n_0      | U_SCCB_Config_Right/config_1/rom_addr[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG     | U_OV7670_SetDataLeft/v_counter_reg0                      | reset_IBUF                                          |                2 |              8 |         4.00 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/SCCB1/tx_byte[7]_i_1_n_0              |                                                     |                4 |              8 |         2.00 |
|  ov7670_pclk1_IBUF_BUFG     | U_OV7670_SetDataLeft/temp_next[4]                        | reset_IBUF                                          |                3 |              8 |         2.67 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/SCCB1/tx_byte[7]_i_1__0_n_0          |                                                     |                3 |              8 |         2.67 |
|  ov7670_pclk2_IBUF_BUFG     | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0        | reset_IBUF                                          |                3 |              8 |         2.67 |
|  ov7670_pclk2_IBUF_BUFG     | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0            | reset_IBUF                                          |                7 |              8 |         1.14 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/rom1/ready_reg_0                      | U_SCCB_Config_Left/config_1/rom_addr[7]_i_1_n_0     |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG     | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0             | reset_IBUF                                          |                4 |              8 |         2.00 |
|  ov7670_pclk1_IBUF_BUFG     | U_OV7670_SetDataLeft/temp_next[15]                       | reset_IBUF                                          |                4 |              8 |         2.00 |
|  U_clk_gene/inst/sccb_R_clk |                                                          |                                                     |                5 |              9 |         1.80 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/SCCB1/timer[8]_i_1_n_0                |                                                     |                3 |              9 |         3.00 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/SCCB1/timer[8]_i_1__0_n_0            |                                                     |                3 |              9 |         3.00 |
|  U_clk_gene/inst/sccb_L_clk |                                                          |                                                     |                7 |              9 |         1.29 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_76[0]   |                                                     |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_8[0]    |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_85[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_79[0]   |                                                     |                5 |             10 |         2.00 |
|  U_clk_gene/inst/vga_clk    |                                                          | reset_IBUF                                          |                5 |             10 |         2.00 |
|  U_clk_gene/inst/vga_clk    | U_vga_controller/U_Pixel_Counter/v_counter_1             | reset_IBUF                                          |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_9[0]    |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_81[0]   |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_32[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_14[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_16[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_17[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_25[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_24[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_28[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_11[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_12[0]  |                                                     |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_1[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_21[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_23[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_26[0]  |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_29[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_3[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_30[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_31[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_22[0]  |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_33[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_34[0]  |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_35[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_36[0]  |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_37[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_38[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_10[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_13[0]  |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_15[0]  |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_27[0]  |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_43[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_54[0]  |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_46[0]  |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_72[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_57[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_60[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_45[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_67[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_47[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_74[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_42[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_44[0]  |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_53[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_63[0]  |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_9[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_66[0]  |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_52[0]  |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_56[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_6[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_65[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_73[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_75[0]  |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_55[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_7[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_70[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_50[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_51[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_41[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_39[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_48[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_4[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_5[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_59[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_58[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_61[0]  |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_62[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_64[0]  |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_68[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_69[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_71[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_40[0]  |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_76[0]  |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_8[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_49[0]  |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg[0]      |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_0[0]    |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_1[0]    |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_5[0]    |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_54[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_4[0]    |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_11[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_10[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_20[0]   |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_27[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_25[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_35[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_56[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_24[0]   |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_41[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_17[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_28[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_31[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_57[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_21[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_58[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_22[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_53[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_59[0]   |                                                     |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_44[0]   |                                                     |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_6[0]    |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_60[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_29[0]   |                                                     |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_64[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_33[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_16[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_63[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_65[0]   |                                                     |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_68[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_38[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_23[0]   |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_36[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_40[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_3[0]    |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_47[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_19[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_51[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_61[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_55[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_42[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_32[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_2[0]    |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_48[0]   |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_14[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_43[0]   |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_50[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_62[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_66[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_18[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_15[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_52[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_67[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_45[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_26[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_30[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_37[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_12[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_34[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_13[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_39[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_46[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_49[0]   |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_7[0]    |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_74[0]   |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_86[0]   |                                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_73[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_75[0]   |                                                     |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_69[0]   |                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_83[0]   |                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_70[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_71[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_72[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_77[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_84[0]   |                                                     |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_82[0]   |                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_78[0]   |                                                     |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG              | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_80[0]   |                                                     |                5 |             10 |         2.00 |
|  ov7670_pclk1_IBUF_BUFG     |                                                          | reset_IBUF                                          |                4 |             13 |         3.25 |
|  ov7670_pclk2_IBUF_BUFG     |                                                          | reset_IBUF                                          |                5 |             13 |         2.60 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Left/rom1/dout_reg_4[0]                    |                                                     |                4 |             16 |         4.00 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/SCCB1/latched_data                   |                                                     |                4 |             16 |         4.00 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/rom1/E[0]                             |                                                     |                4 |             16 |         4.00 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/SCCB1/latched_data_1                  |                                                     |                4 |             16 |         4.00 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/SCCB1/timer[8]_i_1__0_n_0            | U_SCCB_Config_Right/SCCB1/timer[31]_i_1__2_n_0      |                6 |             23 |         3.83 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/SCCB1/timer[8]_i_1_n_0                | U_SCCB_Config_Left/SCCB1/timer[31]_i_1__1_n_0       |                6 |             23 |         3.83 |
|  U_clk_gene/inst/sccb_R_clk | U_SCCB_Config_Right/config_1/timer[31]_i_2__0_n_0        | U_SCCB_Config_Left/rom1/FSM_state_reg[0]_0          |                8 |             24 |         3.00 |
|  U_clk_gene/inst/sccb_L_clk | U_SCCB_Config_Left/rom1/ready_reg                        | U_SCCB_Config_Left/rom1/FSM_state_reg[0]            |                8 |             24 |         3.00 |
|  temp_mem                   |                                                          |                                                     |              419 |            634 |         1.51 |
+-----------------------------+----------------------------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


