
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version R-2020.09 for linux64 - Aug 26, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {./../01_RTL                  ./../04_MEM                  ~iclabta01/umc018/Synthesis/                  /usr/synthesis/libraries/syn/                  /usr/synthesis/dw/ }
./../01_RTL                  ./../04_MEM                  ~iclabta01/umc018/Synthesis/                  /usr/synthesis/libraries/syn/                  /usr/synthesis/dw/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb slow.db RA1SH_128b_512w.db RA1SH_20b_256w.db }
* dw_foundation.sldb standard.sldb slow.db RA1SH_128b_512w.db RA1SH_20b_256w.db 
set target_library {slow.db}
slow.db
#report_lib slow
#======================================================
#  Global Parameters
#======================================================
set DESIGN "MMT"
MMT
set CYCLE 9.5
9.5
#set IN_DLY [expr 0.5*$CLK_period]
#set OUT_DLY [expr 0.5*$CLK_period]
#======================================================
#  Read RTL Code
#======================================================
#set hdlin_auto_save_templates TRUE
read_sverilog {$DESIGN\.v}
Loading db file '/usr/synthesis/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/synthesis/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/04_MEM/RA1SH_128b_512w.db'
Loading db file '/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/04_MEM/RA1SH_20b_256w.db'
Loading db file '/RAID2/EDA/synopsys/synthesis/2020.09/libraries/syn/gtech.db'
Loading db file '/RAID2/EDA/synopsys/synthesis/2020.09/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'USERLIB'
  Loading link library 'USERLIB'
  Loading link library 'gtech'
Loading sverilog file '/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:742: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:743: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:744: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:745: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:746: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:747: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:748: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:749: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:750: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:751: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:752: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:753: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:754: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:755: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:756: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:757: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:759: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:760: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:761: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:762: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:763: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:764: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:765: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:766: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:767: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:768: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:769: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:770: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:771: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:772: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:773: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:774: unsigned to signed assignment occurs. (VER-318)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:167: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:180: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:193: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:264: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v:407: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 132 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           134            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 164 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           167            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 177 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           180            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 190 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           193            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 234 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 262 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           264            |    auto/auto     |
|           275            |    auto/auto     |
|           284            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 327 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           328            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 347 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           348            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 371 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           372            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 402 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           407            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 440 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           441            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 504 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           505            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 526 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           527            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 575 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           576            |    auto/auto     |
|           582            |    auto/auto     |
|           590            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 640 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           641            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 660 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           665            |    auto/auto     |
|           673            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 688 in file
	'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           689            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MMT line 110 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 116 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_value_reg    | Flip-flop |  50   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 128 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 164 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| matrix_size_ff_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 177 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_shift_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 190 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   BTxAT_limit_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 222 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| in_valid_delay_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 255 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_w_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 302 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_w_in_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 313 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wsram_state_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 342 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_t_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 359 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_t_in_reg    | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 384 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   tsram_state_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 396 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| in_valid2_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 423 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   index_list_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 428 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mode_ff_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 478 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   compute_cnt_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 483 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| compute_1_delay_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 488 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| compute_2_delay_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 493 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| compute_3_delay_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 498 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| compute_4_delay_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 520 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      A_row_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 548 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      B_row_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 553 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_BTxAT_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 559 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stop_AxBT_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 564 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_TRACE_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 608 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data_w_row_store_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine MMT line 650 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  BTxAT_col_cnt_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 660 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    buffer_t_reg     | Flip-flop |  320  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MMT line 698 in file
		'/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      accm_reg       | Flip-flop |  36   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     MMT/583      |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/01_RTL/MMT.db:MMT'
Loaded 1 design.
Current design is 'MMT'.
MMT
current_design $DESIGN
Current design is 'MMT'.
{MMT}
#======================================================
#  Global Setting
#======================================================
#======================================================
#  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CYCLE clk
1
set_input_delay  [ expr $CYCLE*0.5 ] -clock clk [all_inputs]
1
set_output_delay [ expr $CYCLE*0.5 ] -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
set_load 0.05 [all_outputs]
1
set_dont_use slow/JKFF*
1
#set hdlin_ff_always_sync_set_reset true
#report_clock -skew clk
#======================================================
#  Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
#set_fix_hold [all_clocks]
#compile_ultra
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================


Information: There are 182 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MMT'
Information: Added key list 'DesignWare' to design 'MMT'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'MMT_DW_cmp_0'
  Processing 'MMT_DW01_add_0'
  Mapping 'DW_leftsh'
  Processing 'MMT_DW01_inc_0_DW01_inc_3'
  Mapping 'MMT_DW_cmp_1'
  Mapping 'MMT_DW_cmp_2'
  Processing 'MMT_DW01_inc_1_DW01_inc_4'
  Processing 'MMT_DW01_cmp6_0_DW01_cmp6_2'
  Mapping 'MMT_DW_cmp_3'
  Processing 'MMT_DW01_inc_2_DW01_inc_5'
  Mapping 'MMT_DW_cmp_4'
  Mapping 'MMT_DW_cmp_5'
  Processing 'MMT_DW01_cmp6_1_DW01_cmp6_3'
  Processing 'MMT_DW01_add_1'
  Mapping 'DW_leftsh'
  Processing 'MMT_DW01_add_2'
  Mapping 'DW_leftsh'
  Processing 'MMT_DW01_cmp6_2_DW01_cmp6_4'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width29' (rpl)
  Processing 'DW01_add_width29'
  Building model 'DW01_add_width30' (rpl)
  Processing 'DW01_add_width30'
  Building model 'DW01_add_width31' (rpl)
  Processing 'DW01_add_width31'
  Building model 'DW01_add_width32' (rpl)
  Processing 'DW01_add_width32'
  Building model 'DW01_add_width33' (rpl)
  Processing 'DW01_add_width33'
  Building model 'DW01_add_width34' (rpl)
  Processing 'DW01_add_width34'
  Building model 'DW01_add_width35' (rpl)
  Processing 'DW01_add_width35'
  Building model 'DW01_add_width36' (rpl)
  Processing 'DW01_add_width36'
  Processing 'MMT_DW01_add_3'
  Processing 'MMT_DW01_add_4'
  Processing 'MMT_DW01_add_5'
  Processing 'MMT_DW01_add_6'
  Processing 'MMT_DW01_add_7'
  Processing 'MMT_DW01_add_8'
  Processing 'MMT_DW01_add_9'
  Processing 'MMT_DW01_add_10'
  Processing 'MMT_DW01_add_11'
  Processing 'MMT_DW01_add_12'
  Processing 'MMT_DW01_add_13'
  Processing 'MMT_DW01_add_14'
  Processing 'MMT_DW01_add_15'
  Processing 'MMT_DW01_add_16'
  Processing 'MMT_DW01_add_17'
  Processing 'MMT_DW01_add_18'
  Mapping 'MMT_DW_mult_tc_0'
  Mapping 'MMT_DW_mult_tc_1'
  Mapping 'MMT_DW_mult_tc_2'
  Mapping 'MMT_DW_mult_tc_3'
  Mapping 'MMT_DW_mult_tc_4'
  Mapping 'MMT_DW_mult_tc_5'
  Mapping 'MMT_DW_mult_tc_6'
  Mapping 'MMT_DW_mult_tc_7'
  Mapping 'MMT_DW_mult_tc_8'
  Mapping 'MMT_DW_mult_tc_9'
  Mapping 'MMT_DW_mult_tc_10'
  Mapping 'MMT_DW_mult_tc_11'
  Mapping 'MMT_DW_mult_tc_12'
  Mapping 'MMT_DW_mult_tc_13'
  Mapping 'MMT_DW_mult_tc_14'
  Mapping 'MMT_DW_mult_tc_15'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33 1230173.7      1.46      49.2       0.0                          
    0:00:33 1230160.4      1.40      47.5       0.0                          
    0:00:33 1230160.4      1.40      47.5       0.0                          
    0:00:33 1230130.4      1.40      47.3       0.0                          
    0:00:34 1230130.4      1.40      47.3       0.0                          
    0:00:37 1017347.3      2.44     106.6       0.0                          
    0:00:39 1012657.1      2.43     107.3       0.0                          
    0:00:40 1012657.1      2.13      92.9       0.0                          
    0:00:41 1012387.6      2.21      93.8       0.0                          
    0:00:41 1012583.9      1.89      79.0       0.0                          
    0:00:41 1012460.8      1.76      74.2       0.0                          
    0:00:42 1012480.8      1.71      68.4       0.0                          
    0:00:42 1012607.2      1.70      67.2       0.0                          
    0:00:42 1012514.0      1.58      62.3       0.0                          
    0:00:43 1012597.2      1.51      60.4       0.0                          
    0:00:43 1012703.6      1.48      59.7       0.0                          
    0:00:43 1012796.8      1.48      59.4       0.0                          
    0:00:43 1012820.1      1.48      59.1       0.0                          
    0:00:43 1012903.2      1.46      58.8       0.0                          
    0:00:43 1013003.0      1.46      57.9       0.0                          
    0:00:44 1013059.6      1.45      57.3       0.0                          
    0:00:44 1013162.7      1.44      56.9       0.0                          
    0:00:44 1013182.6      1.42      55.0       0.0                          
    0:00:44 1013182.6      1.41      54.4       0.0                          
    0:00:44 1013182.6      1.41      54.4       0.0                          
    0:00:44 1013182.6      1.41      54.4       0.0                          
    0:00:44 1013182.6      1.41      54.4       0.0                          
    0:00:44 1013182.6      1.41      54.4       0.0                          
    0:00:44 1013182.6      1.41      54.4       0.0                          
    0:00:44 1013408.8      1.24      48.2       0.0                          
    0:00:45 1013698.2      1.17      45.1       0.0                          
    0:00:45 1013931.1      1.11      42.5       0.0                          
    0:00:45 1014287.0      1.04      39.1       0.0                          
    0:00:45 1014450.0      1.01      38.0       0.0                          
    0:00:46 1014739.4      0.99      37.5       0.0                          
    0:00:46 1015088.7      0.96      35.5       0.0                          
    0:00:46 1015374.7      0.91      33.6       0.0                          
    0:00:46 1015630.9      0.88      32.0       0.0                          
    0:00:46 1015750.6      0.84      30.1       0.0                          
    0:00:47 1015813.8      0.83      29.5       0.0                          
    0:00:47 1015993.5      0.82      29.2       0.0                          
    0:00:47 1016149.8      0.81      28.8       0.0                          
    0:00:47 1016549.0      0.80      28.0       0.0                          
    0:00:47 1016688.7      0.78      27.3       0.0                          
    0:00:47 1016964.8      0.76      26.6       0.0                          
    0:00:48 1017210.9      0.75      25.8       0.0                          
    0:00:48 1017377.2      0.74      25.4       0.0                          
    0:00:48 1017543.6      0.72      24.8       0.0                          
    0:00:48 1017583.5      0.71      24.0       0.0                          
    0:00:48 1017679.9      0.69      23.6       0.0                          
    0:00:48 1017912.8      0.67      22.6       0.0                          
    0:00:48 1017986.0      0.66      21.7       0.0                          
    0:00:49 1018205.5      0.61      21.2       0.0                          
    0:00:49 1018528.2      0.59      20.6       0.0                          
    0:00:49 1018687.8      0.57      20.3       0.0                          
    0:00:50 1018761.0      0.56      20.0       0.0                          
    0:00:50 1018874.1      0.55      19.3       0.0                          
    0:00:50 1019037.1      0.53      18.7       0.0                          
    0:00:50 1019107.0      0.53      18.5       0.0                          
    0:00:50 1019223.4      0.52      18.0       0.0                          
    0:00:50 1019406.3      0.51      17.5       0.0                          
    0:00:50 1019459.6      0.51      17.4       0.0                          
    0:00:50 1019536.1      0.50      17.1       0.0                          
    0:00:50 1019562.7      0.50      17.0       0.0                          
    0:00:50 1019586.0      0.50      16.8       0.0                          
    0:00:51 1019632.5      0.50      16.6       0.0                          
    0:00:51 1019652.5      0.50      16.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51 1019652.5      0.50      16.6       0.0                          
    0:00:51 1019689.1      0.50      16.4       0.0 out_value_reg[44]/D      
    0:00:51 1019808.8      0.48      15.8       0.0 out_value_reg[44]/D      
    0:00:51 1019872.0      0.47      15.6       0.0 out_value_reg[44]/D      
    0:00:51 1020038.4      0.46      15.0       0.0 out_value_reg[44]/D      
    0:00:51 1020191.4      0.45      14.6       0.0 out_value_reg[44]/D      
    0:00:52 1020264.5      0.44      14.4       0.0 out_value_reg[44]/D      
    0:00:52 1020450.8      0.44      14.0       0.0 out_value_reg[44]/D      
    0:00:52 1020553.9      0.43      14.0       0.0 out_value_reg[44]/D      
    0:00:52 1020650.4      0.42      13.8       0.0 out_value_reg[26]/D      
    0:00:53 1020637.1      0.41      13.2       0.0 out_value_reg[44]/D      
    0:00:53 1020670.4      0.41      13.1       0.0 out_value_reg[44]/D      
    0:00:53 1020697.0      0.41      13.0       0.0 out_value_reg[44]/D      
    0:00:53 1020740.2      0.40      12.6       0.0 out_value_reg[44]/D      
    0:00:54 1020923.2      0.39      12.4       0.0 out_value_reg[44]/D      
    0:00:54 1021023.0      0.38      12.2       0.0 out_value_reg[44]/D      
    0:00:54 1021139.4      0.38      12.0       0.0 out_value_reg[44]/D      
    0:00:54 1021691.6      0.37      11.5       0.0 out_value_reg[44]/D      
    0:00:54 1021871.2      0.36      11.4       0.0 out_value_reg[44]/D      
    0:00:54 1021914.4      0.36      11.4       0.0 out_value_reg[44]/D      
    0:00:54 1021867.9      0.36      11.3       0.0 out_value_reg[44]/D      
    0:00:54 1021881.2      0.36      11.2       0.0 out_value_reg[44]/D      
    0:00:55 1022094.1      0.35      11.0       0.0 out_value_reg[44]/D      
    0:00:55 1022153.9      0.35      10.6       0.0 out_value_reg[44]/D      
    0:00:56 1022373.5      0.34      10.4       0.0 out_value_reg[44]/D      
    0:00:56 1022709.5      0.33      10.1       0.0 out_value_reg[44]/D      
    0:00:56 1022842.5      0.33      10.0       0.0 out_value_reg[44]/D      
    0:00:56 1023052.1      0.32       9.8       0.0 out_value_reg[44]/D      
    0:00:56 1023161.8      0.32       9.5       0.0 out_value_reg[44]/D      
    0:00:56 1023158.5      0.32       9.5       0.0 out_value_reg[44]/D      
    0:00:56 1023274.9      0.31       9.4       0.0 out_value_reg[44]/D      
    0:00:57 1023314.9      0.31       9.2       0.0 out_value_reg[44]/D      
    0:00:57 1023314.9      0.31       9.2       0.0 out_value_reg[44]/D      
    0:00:57 1023507.8      0.30       9.0       0.0 out_value_reg[44]/D      
    0:00:57 1023697.4      0.29       8.3       0.0 out_value_reg[44]/D      
    0:00:57 1024033.4      0.28       8.0       0.0 out_value_reg[44]/D      
    0:00:58 1024252.9      0.28       8.0       0.0 out_value_reg[44]/D      
    0:00:58 1024306.1      0.27       7.7       0.0 out_value_reg[44]/D      
    0:00:58 1024302.8      0.26       7.5       0.0 out_value_reg[44]/D      
    0:00:58 1024392.6      0.26       7.3       0.0 out_value_reg[44]/D      
    0:00:58 1024522.3      0.26       7.3       0.0 out_value_reg[44]/D      
    0:00:58 1024598.8      0.25       7.1       0.0 out_value_reg[44]/D      
    0:00:58 1024668.7      0.24       7.0       0.0 out_value_reg[44]/D      
    0:00:59 1024685.3      0.24       6.9       0.0 out_value_reg[44]/D      
    0:00:59 1024718.6      0.24       6.9       0.0 out_value_reg[44]/D      
    0:00:59 1024818.4      0.24       6.7       0.0 out_value_reg[44]/D      
    0:00:59 1024944.8      0.23       6.6       0.0 out_value_reg[44]/D      
    0:00:59 1024911.5      0.23       6.5       0.0 out_value_reg[44]/D      
    0:00:59 1024941.5      0.23       6.5       0.0 out_value_reg[44]/D      
    0:00:59 1025028.0      0.23       6.3       0.0 out_value_reg[44]/D      
    0:01:00 1025337.3      0.22       6.2       0.0 out_value_reg[44]/D      
    0:01:00 1025357.3      0.22       6.1       0.0 out_value_reg[44]/D      
    0:01:00 1025420.5      0.22       6.0       0.0 out_value_reg[44]/D      
    0:01:00 1025413.8      0.21       5.9       0.0 out_value_reg[44]/D      
    0:01:00 1025503.6      0.21       5.7       0.0 out_value_reg[44]/D      
    0:01:00 1025467.0      0.21       5.7       0.0 out_value_reg[44]/D      
    0:01:00 1025526.9      0.21       5.7       0.0 out_value_reg[44]/D      
    0:01:00 1025566.8      0.20       5.6       0.0 out_value_reg[44]/D      
    0:01:01 1025640.0      0.20       5.5       0.0 out_value_reg[44]/D      
    0:01:01 1025679.9      0.20       5.4       0.0 out_value_reg[44]/D      
    0:01:01 1025793.0      0.20       5.3       0.0 out_value_reg[44]/D      
    0:01:01 1025846.2      0.20       5.3       0.0 out_value_reg[44]/D      
    0:01:01 1025882.8      0.19       5.1       0.0 out_value_reg[44]/D      
    0:01:01 1026115.7      0.19       5.0       0.0 out_value_reg[44]/D      
    0:01:01 1026325.3      0.18       4.9       0.0 out_value_reg[44]/D      
    0:01:02 1026338.6      0.18       4.9       0.0 out_value_reg[44]/D      
    0:01:02 1026408.4      0.18       4.8       0.0 out_value_reg[44]/D      
    0:01:02 1026481.6      0.18       4.8       0.0 out_value_reg[44]/D      
    0:01:02 1026571.4      0.17       4.6       0.0 out_value_reg[44]/D      
    0:01:02 1026860.8      0.17       4.6       0.0 out_value_reg[44]/D      
    0:01:02 1026967.2      0.17       4.5       0.0 out_value_reg[44]/D      
    0:01:02 1027226.7      0.17       4.4       0.0 out_value_reg[44]/D      
    0:01:02 1027269.9      0.16       4.3       0.0 out_value_reg[44]/D      
    0:01:02 1027336.5      0.16       4.3       0.0 out_value_reg[44]/D      
    0:01:03 1027502.8      0.16       4.2       0.0 out_value_reg[44]/D      
    0:01:03 1027609.2      0.16       4.1       0.0 out_value_reg[44]/D      
    0:01:03 1027609.2      0.16       4.1       0.0 out_value_reg[44]/D      
    0:01:03 1027722.3      0.15       3.9       0.0 out_value_reg[44]/D      
    0:01:03 1027745.6      0.15       3.8       0.0 out_value_reg[31]/D      
    0:01:03 1027822.1      0.14       3.7       0.0 out_value_reg[44]/D      
    0:01:03 1027905.3      0.14       3.5       0.0 out_value_reg[44]/D      
    0:01:04 1027971.8      0.14       3.5       0.0 out_value_reg[44]/D      
    0:01:04 1028028.4      0.13       3.3       0.0 out_value_reg[44]/D      
    0:01:04 1028277.8      0.13       3.1       0.0 out_value_reg[44]/D      
    0:01:04 1028387.6      0.12       2.9       0.0 out_value_reg[44]/D      
    0:01:04 1028457.5      0.12       2.9       0.0 out_value_reg[44]/D      
    0:01:04 1028547.3      0.11       2.7       0.0 out_value_reg[44]/D      
    0:01:04 1028707.0      0.11       2.6       0.0 out_value_reg[44]/D      
    0:01:05 1028766.8      0.11       2.6       0.0 out_value_reg[44]/D      
    0:01:05 1028826.7      0.11       2.5       0.0 out_value_reg[44]/D      
    0:01:05 1028923.2      0.10       2.5       0.0 out_value_reg[44]/D      
    0:01:05 1028969.7      0.10       2.4       0.0 out_value_reg[44]/D      
    0:01:05 1028996.3      0.10       2.4       0.0 out_value_reg[44]/D      
    0:01:05 1029036.3      0.09       2.2       0.0 out_value_reg[44]/D      
    0:01:05 1029122.8      0.09       2.1       0.0 out_value_reg[44]/D      
    0:01:05 1029232.5      0.09       2.0       0.0 out_value_reg[44]/D      
    0:01:06 1029322.3      0.09       2.0       0.0 out_value_reg[44]/D      
    0:01:06 1029332.3      0.09       1.9       0.0 out_value_reg[44]/D      
    0:01:06 1029415.5      0.09       1.9       0.0 out_value_reg[44]/D      
    0:01:06 1029458.7      0.08       1.9       0.0 out_value_reg[44]/D      
    0:01:06 1029608.4      0.08       1.9       0.0 out_value_reg[44]/D      
    0:01:06 1029791.4      0.08       1.8       0.0 out_value_reg[44]/D      
    0:01:06 1029824.6      0.08       1.8       0.0 out_value_reg[44]/D      
    0:01:06 1029834.6      0.08       1.8       0.0 out_value_reg[44]/D      
    0:01:06 1029954.4      0.08       1.7       0.0 out_value_reg[44]/D      
    0:01:07 1030067.5      0.07       1.7       0.0 out_value_reg[44]/D      
    0:01:07 1030064.1      0.07       1.6       0.0 out_value_reg[44]/D      
    0:01:07 1030303.6      0.07       1.5       0.0 out_value_reg[44]/D      
    0:01:07 1030450.0      0.07       1.5       0.0 out_value_reg[44]/D      
    0:01:07 1030609.7      0.07       1.5       0.0 out_value_reg[44]/D      
    0:01:07 1030623.0      0.07       1.4       0.0 out_value_reg[44]/D      
    0:01:07 1030822.5      0.06       1.4       0.0 out_value_reg[44]/D      
    0:01:07 1030822.5      0.06       1.4       0.0 out_value_reg[44]/D      
    0:01:07 1030822.5      0.06       1.3       0.0 out_value_reg[44]/D      
    0:01:07 1030872.4      0.06       1.3       0.0 out_value_reg[44]/D      
    0:01:08 1030872.4      0.06       1.3       0.0 out_value_reg[44]/D      
    0:01:08 1030915.7      0.06       1.3       0.0 out_value_reg[44]/D      
    0:01:08 1030925.7      0.06       1.2       0.0 out_value_reg[44]/D      
    0:01:08 1030955.6      0.06       1.2       0.0 out_value_reg[44]/D      
    0:01:08 1030965.6      0.06       1.2       0.0 out_value_reg[44]/D      
    0:01:08 1031068.7      0.06       1.2       0.0 out_value_reg[44]/D      
    0:01:08 1031181.8      0.06       1.1       0.0 out_value_reg[44]/D      
    0:01:08 1031298.2      0.05       1.1       0.0 out_value_reg[44]/D      
    0:01:08 1031328.2      0.05       1.1       0.0 out_value_reg[44]/D      
    0:01:08 1031457.9      0.05       1.0       0.0 out_value_reg[44]/D      
    0:01:09 1031551.0      0.05       0.9       0.0 out_value_reg[44]/D      
    0:01:09 1031590.9      0.05       0.9       0.0 out_value_reg[44]/D      
    0:01:09 1031684.1      0.04       0.8       0.0 out_value_reg[44]/D      
    0:01:09 1031777.2      0.04       0.8       0.0 out_value_reg[44]/D      
    0:01:09 1031817.1      0.04       0.8       0.0 out_value_reg[44]/D      
    0:01:09 1031867.0      0.04       0.8       0.0 out_value_reg[44]/D      
    0:01:09 1031943.5      0.04       0.8       0.0 out_value_reg[44]/D      
    0:01:09 1032060.0      0.04       0.7       0.0 out_value_reg[44]/D      
    0:01:09 1032116.5      0.04       0.7       0.0 out_value_reg[44]/D      
    0:01:09 1032236.3      0.03       0.5       0.0 out_value_reg[44]/D      
    0:01:10 1032306.1      0.03       0.5       0.0 out_value_reg[44]/D      
    0:01:10 1032449.2      0.03       0.5       0.0 out_value_reg[44]/D      
    0:01:10 1032482.4      0.03       0.4       0.0 out_value_reg[44]/D      
    0:01:10 1032532.3      0.03       0.4       0.0 out_value_reg[44]/D      
    0:01:10 1032548.9      0.02       0.4       0.0 out_value_reg[44]/D      
    0:01:10 1032578.9      0.02       0.4       0.0 out_value_reg[44]/D      
    0:01:10 1032578.9      0.02       0.4       0.0 out_value_reg[44]/D      
    0:01:10 1032632.1      0.02       0.3       0.0 out_value_reg[44]/D      
    0:01:11 1032735.2      0.02       0.3       0.0 out_value_reg[44]/D      
    0:01:11 1032808.4      0.02       0.3       0.0 out_value_reg[44]/D      
    0:01:11 1032745.2      0.02       0.2       0.0 out_value_reg[44]/D      
    0:01:11 1032831.7      0.01       0.2       0.0 out_value_reg[44]/D      
    0:01:11 1032818.4      0.01       0.2       0.0 out_value_reg[44]/D      
    0:01:11 1032831.7      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:11 1032838.3      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:12 1032851.6      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:12 1032871.6      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:12 1032871.6      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:12 1032848.3      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:12 1032891.6      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:12 1032891.6      0.00       0.0       0.0 out_value_reg[44]/D      
    0:01:12 1032914.8      0.00       0.0       0.0 out_value_reg[44]/D      
    0:01:12 1032978.1      0.00       0.0       0.0 out_value_reg[44]/D      
    0:01:12 1033034.6      0.00       0.0       0.0 out_value_reg[44]/D      
    0:01:12 1033034.6      0.00       0.0       0.0 out_value_reg[44]/D      
    0:01:12 1033027.9      0.00       0.0       0.0                          
    0:01:13 1032349.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:13 1032349.4      0.00       0.0       0.0                          
    0:01:13 1032349.4      0.00       0.0       0.0                          
    0:01:14 1028540.6      0.44      14.6       0.0                          
    0:01:14 1027609.2      0.44      14.7       0.0                          
    0:01:14 1027432.9      0.47      15.1       0.0                          
    0:01:14 1027336.5      0.47      15.1       0.0                          
    0:01:14 1027263.3      0.47      15.1       0.0                          
    0:01:14 1027190.1      0.47      15.1       0.0                          
    0:01:14 1027140.2      0.47      15.1       0.0                          
    0:01:14 1027110.3      0.47      15.1       0.0                          
    0:01:14 1027080.3      0.47      15.1       0.0                          
    0:01:14 1027050.4      0.47      15.1       0.0                          
    0:01:14 1027017.1      0.47      15.1       0.0                          
    0:01:14 1027017.1      0.47      15.1       0.0                          
    0:01:15 1027436.3      0.04       0.5       0.0 out_value_reg[29]/D      
    0:01:15 1027469.5      0.04       0.6       0.0 out_value_reg[29]/D      
    0:01:15 1027479.5      0.03       0.5       0.0 out_value_reg[29]/D      
    0:01:15 1028065.0      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:16 1028081.6      0.00       0.0       0.0 out_value_reg[44]/D      
    0:01:16 1028068.3      0.00       0.0       0.0 out_value_reg[44]/D      
    0:01:16 1028178.1      0.00       0.0       0.0                          
    0:01:17 1014250.4      0.71      26.2       0.0                          
    0:01:17 1009067.9      0.62      22.5       0.0                          
    0:01:17 1006915.7      0.56      18.6       0.0                          
    0:01:17 1006260.4      0.56      18.6       0.0                          
    0:01:17 1006180.6      0.56      18.6       0.0                          
    0:01:18 1006180.6      0.56      18.6       0.0                          
    0:01:18 1006180.6      0.56      18.6       0.0                          
    0:01:18 1006180.6      0.56      18.6       0.0                          
    0:01:18 1006815.9      0.19       5.2       0.0 out_value_reg[44]/D      
    0:01:18 1007171.8      0.15       3.7       0.0 out_value_reg[44]/D      
    0:01:18 1007424.6      0.13       3.2       0.0 out_value_reg[44]/D      
    0:01:18 1007667.5      0.11       2.6       0.0 out_value_reg[44]/D      
    0:01:19 1007913.6      0.10       2.1       0.0 out_value_reg[31]/D      
    0:01:19 1008096.6      0.09       1.9       0.0 out_value_reg[44]/D      
    0:01:20 1008213.0      0.09       1.8       0.0 out_value_reg[44]/D      
    0:01:20 1008389.3      0.07       1.5       0.0 out_value_reg[44]/D      
    0:01:20 1010122.4      0.06       1.1       0.0 out_value_reg[44]/D      
    0:01:21 1010737.7      0.05       0.9       0.0 out_value_reg[44]/D      
    0:01:21 1011200.1      0.03       0.5       0.0 out_value_reg[44]/D      
    0:01:21 1011339.8      0.02       0.4       0.0 out_value_reg[44]/D      
    0:01:21 1011383.1      0.02       0.3       0.0 out_value_reg[44]/D      
    0:01:22 1011436.3      0.02       0.3       0.0 out_value_reg[44]/D      
    0:01:22 1011605.9      0.02       0.2       0.0 out_value_reg[44]/D      
    0:01:22 1011822.1      0.01       0.2       0.0 out_value_reg[44]/D      
    0:01:22 1012035.0      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:22 1012051.7      0.01       0.1       0.0 out_value_reg[44]/D      
    0:01:23 1012204.7      0.01       0.0       0.0 out_value_reg[44]/D      
    0:01:23 1012274.5      0.00       0.0       0.0 out_value_reg[44]/D      
    0:01:23 1012297.8      0.00       0.0       0.0                          
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/04_MEM/RA1SH_128b_512w.db'
Loading db file '/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/04_MEM/RA1SH_20b_256w.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/02_SYN/Netlist/MMT_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab034/Lab05/Exercise/02_SYN/Netlist/MMT_SYN.sdf'. (WT-3)
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : MMT
Version: R-2020.09
Date   : Tue Mar 28 07:15:25 2023
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db)
    USERLIB (File: /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/04_MEM/RA1SH_20b_256w.db)
    USERLIB (File: /RAID2/COURSE/iclab/iclab034/Lab05/Exercise/04_MEM/RA1SH_128b_512w.db)

Number of ports:                         2678
Number of nets:                         18541
Number of cells:                        14628
Number of combinational cells:          13788
Number of sequential cells:               787
Number of macros/black boxes:               2
Number of buf/inv:                       2696
Number of references:                     140

Combinational area:             290401.375266
Buf/Inv area:                    28916.396078
Noncombinational area:           53824.478413
Macro/Black Box area:           668071.968750
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               1012297.822429
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MMT
Version: R-2020.09
Date   : Tue Mar 28 07:15:25 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_value_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  current_state_reg_0_/CK (DFFRHQX4)                      0.00       0.00 r
  current_state_reg_0_/Q (DFFRHQX4)                       0.30       0.30 r
  U1559/Y (INVX3)                                         0.07       0.37 f
  U1891/Y (OR3X4)                                         0.36       0.74 f
  U1834/Y (CLKINVX4)                                      0.10       0.83 r
  U2077/Y (INVX2)                                         0.08       0.91 f
  U1788/Y (CLKINVX1)                                      0.19       1.10 r
  U2310/Y (MXI2X2)                                        0.26       1.36 r
  mult_705_6/a[3] (MMT_DW_mult_tc_56)                     0.00       1.36 r
  mult_705_6/U821/Y (XNOR2X1)                             0.33       1.69 f
  mult_705_6/U467/Y (OAI22X1)                             0.22       1.91 r
  mult_705_6/U562/S (ADDHXL)                              0.28       2.19 f
  mult_705_6/U712/Y (OR2X1)                               0.30       2.49 f
  mult_705_6/U769/Y (NAND2X1)                             0.11       2.60 r
  mult_705_6/U702/Y (XNOR2XL)                             0.28       2.89 f
  mult_705_6/product[3] (MMT_DW_mult_tc_56)               0.00       2.89 f
  add_13_root_add_705_16/B[3] (MMT_DW01_add_72)           0.00       2.89 f
  add_13_root_add_705_16/U452/Y (OR2X1)                   0.30       3.18 f
  add_13_root_add_705_16/U387/Y (AND2X1)                  0.23       3.42 f
  add_13_root_add_705_16/U386/Y (XOR2XL)                  0.27       3.69 f
  add_13_root_add_705_16/SUM[3] (MMT_DW01_add_72)         0.00       3.69 f
  add_5_root_add_0_root_add_705_16/A[3] (MMT_DW01_add_60)
                                                          0.00       3.69 f
  add_5_root_add_0_root_add_705_16/U463/Y (OR2X1)         0.27       3.96 f
  add_5_root_add_0_root_add_705_16/U391/Y (AND2X1)        0.23       4.19 f
  add_5_root_add_0_root_add_705_16/U390/Y (XOR2X1)        0.29       4.48 r
  add_5_root_add_0_root_add_705_16/SUM[3] (MMT_DW01_add_60)
                                                          0.00       4.48 r
  add_2_root_add_0_root_add_705_16/B[3] (MMT_DW01_add_69)
                                                          0.00       4.48 r
  add_2_root_add_0_root_add_705_16/U423/Y (NOR2X1)        0.09       4.57 f
  add_2_root_add_0_root_add_705_16/U373/Y (OAI21X1)       0.25       4.82 r
  add_2_root_add_0_root_add_705_16/U425/Y (AOI21X1)       0.15       4.96 f
  add_2_root_add_0_root_add_705_16/U412/Y (OAI21X1)       0.24       5.20 r
  add_2_root_add_0_root_add_705_16/U293/Y (AOI21X2)       0.15       5.35 f
  add_2_root_add_0_root_add_705_16/U296/Y (OAI21X2)       0.27       5.62 r
  add_2_root_add_0_root_add_705_16/U287/Y (AOI21X4)       0.13       5.75 f
  add_2_root_add_0_root_add_705_16/U286/Y (OAI21X2)       0.19       5.94 r
  add_2_root_add_0_root_add_705_16/U300/Y (INVX1)         0.10       6.04 f
  add_2_root_add_0_root_add_705_16/U332/Y (XOR2X1)        0.28       6.33 f
  add_2_root_add_0_root_add_705_16/SUM[10] (MMT_DW01_add_69)
                                                          0.00       6.33 f
  add_0_root_add_0_root_add_705_16/A[10] (MMT_DW01_add_91)
                                                          0.00       6.33 f
  add_0_root_add_0_root_add_705_16/U429/Y (OR2X2)         0.26       6.59 f
  add_0_root_add_0_root_add_705_16/U379/Y (AOI21X2)       0.18       6.77 r
  add_0_root_add_0_root_add_705_16/U474/Y (OAI21X1)       0.11       6.88 f
  add_0_root_add_0_root_add_705_16/U475/Y (AOI21X1)       0.21       7.09 r
  add_0_root_add_0_root_add_705_16/U472/Y (OAI21X1)       0.16       7.26 f
  add_0_root_add_0_root_add_705_16/U315/Y (AOI21X2)       0.22       7.48 r
  add_0_root_add_0_root_add_705_16/U359/Y (OAI21X2)       0.14       7.62 f
  add_0_root_add_0_root_add_705_16/U351/Y (AOI21X4)       0.20       7.82 r
  add_0_root_add_0_root_add_705_16/U371/Y (OAI21X4)       0.10       7.92 f
  add_0_root_add_0_root_add_705_16/U561/Y (AOI21X4)       0.19       8.12 r
  add_0_root_add_0_root_add_705_16/U105/Y (OAI21X4)       0.11       8.23 f
  add_0_root_add_0_root_add_705_16/U318/Y (AOI21X1)       0.19       8.42 r
  add_0_root_add_0_root_add_705_16/U317/Y (INVX2)         0.09       8.51 f
  add_0_root_add_0_root_add_705_16/U333/Y (AOI21XL)       0.20       8.71 r
  add_0_root_add_0_root_add_705_16/U477/Y (XOR2X1)        0.27       8.98 f
  add_0_root_add_0_root_add_705_16/SUM[29] (MMT_DW01_add_91)
                                                          0.00       8.98 f
  U1862/Y (NAND3BX1)                                      0.12       9.11 r
  U1684/Y (NAND3X1)                                       0.11       9.22 f
  out_value_reg_29_/D (DFFRHQXL)                          0.00       9.22 f
  data arrival time                                                  9.22

  clock clk (rise edge)                                   9.50       9.50
  clock network delay (ideal)                             0.00       9.50
  out_value_reg_29_/CK (DFFRHQXL)                         0.00       9.50 r
  library setup time                                     -0.28       9.22
  data required time                                                 9.22
  --------------------------------------------------------------------------
  data required time                                                 9.22
  data arrival time                                                 -9.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
exit

Memory usage for this session 238 Mbytes.
Memory usage for this session including child processes 238 Mbytes.
CPU usage for this session 86 seconds ( 0.02 hours ).
Elapsed time for this session 88 seconds ( 0.02 hours ).

Thank you...
