

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
59552e9e7ed3aff121238ca4b9a5cccf  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NN
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=NN.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NN
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NN "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/NN > _cuobjdump_complete_output_REUi9a"
Parsing file _cuobjdump_complete_output_REUi9a
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: NN.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: NN.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: NN.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: NN.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: NN.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: NN.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeFourthLayerPfS_S_ : hostFun 0x0x4010a0, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_3.elf
()









Finished parsing .elf file _cuobjdump_3.elf
Parsing .ptx file _cuobjdump_3.ptx
Finished parsing .ptx file _cuobjdump_3.ptx
Parsing .sass file _cuobjdump_3.sass
Finished parsing .sass file _cuobjdump_3.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_3.ptx _cuobjdump_3.sass _cuobjdump_3.elf _ptxplus_Odflmq
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant0" from 0x100 to 0x1c8 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z18executeSecondLayerPfS_S_" from 0x200 to 0x230 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z18executeFourthLayerPfS_S_" from 0x280 to 0x2ac (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "constant1_Z17executeFirstLayerPfS_S_" from 0x300 to 0x330 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "constant1_Z17executeThirdLayerPfS_S_" from 0x380 to 0x3ac (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "kernelTemplate2" from 0x400 to 0x464 (global memory space) 6
GPGPU-Sim PTX: moving "kernelTemplate2" from 0x400 to 0x164 (constant0+64)
GPGPU-Sim PTX: allocating constant region for "kernelTemplate" from 0x480 to 0x4e4 (global memory space) 7
GPGPU-Sim PTX: moving "kernelTemplate" from 0x480 to 0x100 (constant0+0)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeThirdLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a0 (_1.ptx:90) @$p0.ne bra l0x00000058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a8 (_1.ptx:91) cvt.f32.f32 $r1, $r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (_1.ptx:95) @$p0.eq bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:124) l0x000001b0: mad.lo.u16 $r0, %ctaid.y, 0x00000064, $r0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x160 (_1.ptx:114) bra l0x000001b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:124) l0x000001b0: mad.lo.u16 $r0, %ctaid.y, 0x00000064, $r0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeThirdLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeFirstLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x290 (_1.ptx:171) @$p0.ne bra l0x00000058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:172) cvt.f32.f32 $r0, $r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2c0 (_1.ptx:177) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a8 (_1.ptx:206) l0x000001c0: cvt.f32.f32 $r3, $r0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (_1.ptx:196) bra l0x000001c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a8 (_1.ptx:206) l0x000001c0: cvt.f32.f32 $r3, $r0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeFirstLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeFourthLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x478 (_1.ptx:249) @$p0.ne bra l0x00000038;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (_1.ptx:250) cvt.f32.f32 $r1, $r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4a0 (_1.ptx:254) @$p0.eq bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:283) l0x00000190: mad.lo.u16 $r0, %ctaid.y, 0x0000000a, $r0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x538 (_1.ptx:273) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x588 (_1.ptx:283) l0x00000190: mad.lo.u16 $r0, %ctaid.y, 0x0000000a, $r0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeFourthLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeSecondLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x738 (_1.ptx:356) @$p0.ne bra l0x00000060;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x740 (_1.ptx:357) cvt.f32.f32 $r0, $r8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x768 (_1.ptx:362) @$p0.eq bra l0x00000248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (_1.ptx:391) l0x00000290: cvt.f32.f32 $r3, $r0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x800 (_1.ptx:381) bra l0x00000290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (_1.ptx:391) l0x00000290: cvt.f32.f32 $r3, $r0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeSecondLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_to75AF"
Running: cat _ptx_to75AF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QPPRPU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QPPRPU --output-file  /dev/null 2> _ptx_to75AFinfo"
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=13, lmem=0, smem=0, cmem=284
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=17, lmem=0, smem=0, cmem=284
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=13, lmem=0, smem=0, cmem=284
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=21, lmem=0, smem=0, cmem=284
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_to75AF _ptx2_QPPRPU _ptx_to75AFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeThirdLayerPfS_S_ : hostFun 0x0x401130, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeSecondLayerPfS_S_ : hostFun 0x0x4011c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeFirstLayerPfS_S_ : hostFun 0x0x401250, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c160; deviceAddress = kernelTemplate; deviceName = kernelTemplate
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c1e0; deviceAddress = kernelTemplate2; deviceName = kernelTemplate2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate2 (100 bytes) to name mapping
magic number = 2051
number of items = 10000
number of rows = 28
number of rows = 28
NUM=28

GPGPU-Sim PTX: cudaLaunch for 0x0x401250 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17executeFirstLayerPfS_S_' to stream 0, gridDim= (6,28,1) blockDim = (13,13,1) 
kernel '_Z17executeFirstLayerPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim PTX: WARNING (_1.ptx:156) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9389,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9390,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10233,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10234,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10669,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10670,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10962,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10963,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11074,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11075,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11142,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11143,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11357,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11358,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11459,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11460,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11534,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11535,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11542,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11543,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11782,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11783,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11829,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11830,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11861,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11862,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12003,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12004,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12129,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12130,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12573,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12574,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12652,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12653,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13046,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13047,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13285,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13286,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13469,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13470,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13550,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13551,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13570,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13571,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13824,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13825,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13921,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13922,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14198,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14199,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14264,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14265,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14413,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14414,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14789,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14790,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14806,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14807,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14905,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14906,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14950,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14951,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15034,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15035,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15046,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15047,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15185,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15186,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15244,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(15245,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15355,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15356,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15391,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15392,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15396,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15397,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15434,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15435,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15573,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(15574,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15652,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15653,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15748,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(15749,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16156,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(16157,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16287,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16288,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16609,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16610,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16700,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16701,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16840,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(16841,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16956,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16957,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17020,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(17021,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17058,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17059,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17174,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17175,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17206,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17207,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17439,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(17440,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17460,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(17461,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17511,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(17512,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17522,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(17523,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17725,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17808,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17969,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18350,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18453,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18458,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18624,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18712,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18963,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19128,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19281,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19344,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19396,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19462,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19746,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (20208,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20469,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20500,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (20500,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20525,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (20535,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20559,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (20563,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20793,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (20851,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20864,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (20904,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20975,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (21183,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21238,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (21292,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (21409,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21478,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (21554,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (21584,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (21634,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21782,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (21787,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21910,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22041,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22315,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (22453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (22480,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (22503,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22536,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (22548,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22590,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22620,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22670,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (23008,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23086,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (23132,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23158,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23195,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (23241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (23267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23278,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #7 (23343,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23446,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (23469,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23545,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23591,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23598,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (23618,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23648,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23665,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23682,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23751,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (23763,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23793,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (23816,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23823,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (23860,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23915,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (24234,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (24303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24390,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24435,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24662,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24668,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24678,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24711,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24893,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24945,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25248,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25268,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25320,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25320,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25355,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25422,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25461,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25480,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25522,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25567,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25672,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25673,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25832,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (25871,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26227,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26367,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (26482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26526,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (26594,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26848,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (27274,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (27429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z17executeFirstLayerPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z17executeFirstLayerPfS_S_' finished on shader 5.
kernel_name = _Z17executeFirstLayerPfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 27430
gpu_sim_insn = 9628767
gpu_ipc =     351.0305
gpu_tot_sim_cycle = 27430
gpu_tot_sim_insn = 9628767
gpu_tot_ipc =     351.0305
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26852
gpu_stall_icnt2sh    = 108308
gpu_total_sim_rate=740674

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 205136
	L1I_total_cache_misses = 1075
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6608
L1D_cache:
	L1D_cache_core[0]: Access = 10210, Miss = 1600, Miss_rate = 0.157, Pending_hits = 364, Reservation_fails = 11608
	L1D_cache_core[1]: Access = 10220, Miss = 1396, Miss_rate = 0.137, Pending_hits = 340, Reservation_fails = 9402
	L1D_cache_core[2]: Access = 10273, Miss = 1853, Miss_rate = 0.180, Pending_hits = 366, Reservation_fails = 12463
	L1D_cache_core[3]: Access = 10222, Miss = 1886, Miss_rate = 0.185, Pending_hits = 566, Reservation_fails = 13029
	L1D_cache_core[4]: Access = 10271, Miss = 1633, Miss_rate = 0.159, Pending_hits = 526, Reservation_fails = 11366
	L1D_cache_core[5]: Access = 12005, Miss = 1901, Miss_rate = 0.158, Pending_hits = 417, Reservation_fails = 11469
	L1D_cache_core[6]: Access = 11980, Miss = 1526, Miss_rate = 0.127, Pending_hits = 436, Reservation_fails = 9270
	L1D_cache_core[7]: Access = 10169, Miss = 1365, Miss_rate = 0.134, Pending_hits = 370, Reservation_fails = 12224
	L1D_cache_core[8]: Access = 11047, Miss = 1174, Miss_rate = 0.106, Pending_hits = 239, Reservation_fails = 9356
	L1D_cache_core[9]: Access = 10234, Miss = 1421, Miss_rate = 0.139, Pending_hits = 422, Reservation_fails = 12978
	L1D_cache_core[10]: Access = 9431, Miss = 1325, Miss_rate = 0.140, Pending_hits = 354, Reservation_fails = 13064
	L1D_cache_core[11]: Access = 10133, Miss = 1323, Miss_rate = 0.131, Pending_hits = 429, Reservation_fails = 10995
	L1D_cache_core[12]: Access = 9317, Miss = 1569, Miss_rate = 0.168, Pending_hits = 425, Reservation_fails = 12271
	L1D_cache_core[13]: Access = 7690, Miss = 1050, Miss_rate = 0.137, Pending_hits = 305, Reservation_fails = 11727
	L1D_total_cache_accesses = 143202
	L1D_total_cache_misses = 21022
	L1D_total_cache_miss_rate = 0.1468
	L1D_total_cache_pending_hits = 5559
	L1D_total_cache_reservation_fails = 161222
	L1D_cache_data_port_util = 0.324
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 116621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 158911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2311
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204061
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1075
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6608
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
695, 714, 714, 714, 714, 676, 714, 714, 714, 714, 714, 695, 714, 714, 714, 714, 714, 676, 676, 714, 714, 714, 714, 695, 357, 357, 357, 357, 357, 338, 357, 357, 357, 357, 357, 338, 357, 357, 357, 357, 357, 338, 357, 357, 357, 357, 357, 338, 
gpgpu_n_tot_thrd_icount = 11437184
gpgpu_n_tot_w_icount = 357412
gpgpu_n_stall_shd_mem = 252008
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19162
gpgpu_n_mem_write_global = 1860
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1447992
gpgpu_n_store_insn = 28392
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 252008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:295096	W0_Idle:40080	W0_Scoreboard:28268	W1:1057	W2:1116	W3:1047	W4:1028	W5:1250	W6:1403	W7:1324	W8:1199	W9:57537	W10:805	W11:575	W12:642	W13:694	W14:848	W15:638	W16:588	W17:538	W18:608	W19:594	W20:422	W21:405	W22:455	W23:689	W24:671	W25:687	W26:862	W27:710	W28:708	W29:636	W30:429	W31:489	W32:276758
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 153296 {8:19162,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 172800 {40:499,72:504,136:857,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2606032 {136:19162,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14880 {8:1860,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35777 n_nop=34988 n_act=10 n_pre=0 n_req=426 n_rd=542 n_write=237 bw_util=0.04355
n_activity=5390 dram_eff=0.2891
bk0: 0a 35775i bk1: 0a 35777i bk2: 0a 35777i bk3: 0a 35778i bk4: 20a 35720i bk5: 20a 35709i bk6: 64a 35575i bk7: 64a 35581i bk8: 64a 35406i bk9: 62a 35354i bk10: 64a 35118i bk11: 64a 35098i bk12: 60a 35141i bk13: 60a 35143i bk14: 0a 35774i bk15: 0a 35775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.04556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35777 n_nop=34987 n_act=11 n_pre=0 n_req=425 n_rd=542 n_write=237 bw_util=0.04355
n_activity=5511 dram_eff=0.2827
bk0: 2a 35758i bk1: 0a 35776i bk2: 0a 35777i bk3: 0a 35780i bk4: 20a 35717i bk5: 20a 35721i bk6: 64a 35603i bk7: 64a 35590i bk8: 64a 35426i bk9: 64a 35353i bk10: 64a 35084i bk11: 64a 35135i bk12: 60a 35117i bk13: 56a 35180i bk14: 0a 35772i bk15: 0a 35774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0494452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35777 n_nop=34994 n_act=11 n_pre=0 n_req=425 n_rd=548 n_write=224 bw_util=0.04316
n_activity=5399 dram_eff=0.286
bk0: 4a 35753i bk1: 0a 35775i bk2: 0a 35777i bk3: 0a 35780i bk4: 20a 35713i bk5: 24a 35687i bk6: 64a 35571i bk7: 64a 35598i bk8: 64a 35387i bk9: 64a 35386i bk10: 64a 35116i bk11: 64a 35088i bk12: 60a 35184i bk13: 56a 35190i bk14: 0a 35773i bk15: 0a 35773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0515974
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35777 n_nop=34989 n_act=11 n_pre=0 n_req=427 n_rd=548 n_write=229 bw_util=0.04344
n_activity=5507 dram_eff=0.2822
bk0: 4a 35757i bk1: 0a 35777i bk2: 0a 35778i bk3: 0a 35778i bk4: 20a 35721i bk5: 24a 35711i bk6: 64a 35602i bk7: 64a 35587i bk8: 64a 35414i bk9: 64a 35378i bk10: 64a 35096i bk11: 64a 35098i bk12: 60a 35128i bk13: 56a 35142i bk14: 0a 35775i bk15: 0a 35776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0524639
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35777 n_nop=34992 n_act=10 n_pre=0 n_req=424 n_rd=544 n_write=231 bw_util=0.04332
n_activity=5542 dram_eff=0.2797
bk0: 0a 35776i bk1: 0a 35779i bk2: 0a 35779i bk3: 0a 35781i bk4: 20a 35723i bk5: 24a 35694i bk6: 64a 35609i bk7: 64a 35599i bk8: 64a 35455i bk9: 64a 35334i bk10: 64a 35109i bk11: 64a 35110i bk12: 60a 35136i bk13: 56a 35218i bk14: 0a 35773i bk15: 0a 35774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0542248
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35777 n_nop=34987 n_act=10 n_pre=0 n_req=426 n_rd=544 n_write=236 bw_util=0.0436
n_activity=5561 dram_eff=0.2805
bk0: 0a 35775i bk1: 0a 35779i bk2: 0a 35780i bk3: 0a 35780i bk4: 20a 35721i bk5: 24a 35709i bk6: 64a 35611i bk7: 64a 35580i bk8: 64a 35381i bk9: 64a 35363i bk10: 64a 35056i bk11: 64a 35115i bk12: 60a 35139i bk13: 56a 35176i bk14: 0a 35773i bk15: 0a 35774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0640915

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2086, Miss = 136, Miss_rate = 0.065, Pending_hits = 66, Reservation_fails = 369
L2_cache_bank[1]: Access = 1478, Miss = 135, Miss_rate = 0.091, Pending_hits = 66, Reservation_fails = 539
L2_cache_bank[2]: Access = 1758, Miss = 137, Miss_rate = 0.078, Pending_hits = 62, Reservation_fails = 522
L2_cache_bank[3]: Access = 1126, Miss = 134, Miss_rate = 0.119, Pending_hits = 58, Reservation_fails = 111
L2_cache_bank[4]: Access = 1588, Miss = 138, Miss_rate = 0.087, Pending_hits = 70, Reservation_fails = 595
L2_cache_bank[5]: Access = 1782, Miss = 136, Miss_rate = 0.076, Pending_hits = 57, Reservation_fails = 166
L2_cache_bank[6]: Access = 1652, Miss = 138, Miss_rate = 0.084, Pending_hits = 66, Reservation_fails = 428
L2_cache_bank[7]: Access = 1750, Miss = 136, Miss_rate = 0.078, Pending_hits = 53, Reservation_fails = 535
L2_cache_bank[8]: Access = 2679, Miss = 136, Miss_rate = 0.051, Pending_hits = 65, Reservation_fails = 380
L2_cache_bank[9]: Access = 1503, Miss = 136, Miss_rate = 0.090, Pending_hits = 61, Reservation_fails = 139
L2_cache_bank[10]: Access = 2379, Miss = 136, Miss_rate = 0.057, Pending_hits = 69, Reservation_fails = 464
L2_cache_bank[11]: Access = 1311, Miss = 136, Miss_rate = 0.104, Pending_hits = 66, Reservation_fails = 183
L2_total_cache_accesses = 21092
L2_total_cache_misses = 1634
L2_total_cache_miss_rate = 0.0775
L2_total_cache_pending_hits = 759
L2_total_cache_reservation_fails = 4431
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 718
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 325
L2_cache_data_port_util = 0.223
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=98020
icnt_total_pkts_simt_to_mem=26027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.1142
	minimum = 6
	maximum = 358
Network latency average = 21.5037
	minimum = 6
	maximum = 358
Slowest packet = 14850
Flit latency average = 16.702
	minimum = 6
	maximum = 358
Slowest flit = 43970
Fragmentation average = 0.0211929
	minimum = 0
	maximum = 250
Injected packet rate average = 0.0591492
	minimum = 0.0384615 (at node 13)
	maximum = 0.0976668 (at node 22)
Accepted packet rate average = 0.0591492
	minimum = 0.0384615 (at node 13)
	maximum = 0.0976668 (at node 22)
Injected flit rate average = 0.173935
	minimum = 0.0477215 (at node 13)
	maximum = 0.465148 (at node 22)
Accepted flit rate average= 0.173935
	minimum = 0.05607 (at node 17)
	maximum = 0.325301 (at node 3)
Injected packet length average = 2.94062
Accepted packet length average = 2.94062
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.1142 (1 samples)
	minimum = 6 (1 samples)
	maximum = 358 (1 samples)
Network latency average = 21.5037 (1 samples)
	minimum = 6 (1 samples)
	maximum = 358 (1 samples)
Flit latency average = 16.702 (1 samples)
	minimum = 6 (1 samples)
	maximum = 358 (1 samples)
Fragmentation average = 0.0211929 (1 samples)
	minimum = 0 (1 samples)
	maximum = 250 (1 samples)
Injected packet rate average = 0.0591492 (1 samples)
	minimum = 0.0384615 (1 samples)
	maximum = 0.0976668 (1 samples)
Accepted packet rate average = 0.0591492 (1 samples)
	minimum = 0.0384615 (1 samples)
	maximum = 0.0976668 (1 samples)
Injected flit rate average = 0.173935 (1 samples)
	minimum = 0.0477215 (1 samples)
	maximum = 0.465148 (1 samples)
Accepted flit rate average = 0.173935 (1 samples)
	minimum = 0.05607 (1 samples)
	maximum = 0.325301 (1 samples)
Injected packet size average = 2.94062 (1 samples)
Accepted packet size average = 2.94062 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 740674 (inst/sec)
gpgpu_simulation_rate = 2110 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4011c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18executeSecondLayerPfS_S_' to stream 0, gridDim= (50,28,1) blockDim = (5,5,1) 
kernel '_Z18executeSecondLayerPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,27430)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,27430)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,27430)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,27430)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,27430)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,27430)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,27430)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9455,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9456,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9461,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9462,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9477,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9478,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9482,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9483,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9489,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9490,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9496,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9497,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9497,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9498,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (9502,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(9503,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9508,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9509,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9513,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9514,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9514,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9515,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9517,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9518,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9518,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9519,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9522,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9523,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9524,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9525,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9534,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9535,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9541,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9542,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9543,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9544,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9553,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9554,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9558,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9559,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9562,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9563,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9570,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9571,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9572,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9573,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9574,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9575,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9575,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9576,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9577,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9578,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9578,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9579,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9581,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9582,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9584,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9585,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (9586,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(9587,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9589,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9590,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9591,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9592,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9592,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9593,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9594,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9595,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9595,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9596,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9603,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9604,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (9606,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(9607,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9607,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9608,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9610,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9611,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9616,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9617,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9617,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9618,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9618,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9618,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9619,27430)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9619,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9620,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9621,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9621,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9622,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9639,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9640,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9641,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9642,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9642,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9643,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (9643,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(9644,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9645,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9646,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9646,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9647,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9647,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9648,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (9648,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(9649,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9649,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9650,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9650,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9651,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (9651,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(9652,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (9653,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(9654,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9655,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9656,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (9664,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(9665,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9673,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9674,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9676,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9677,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9677,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9678,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9678,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9679,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9680,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9681,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9683,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9684,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9684,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9685,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9686,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9687,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (9691,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9691,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(9692,27430)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9692,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9697,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9698,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9703,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9704,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9705,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9706,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9710,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9711,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9711,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9712,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9713,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9714,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9715,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9716,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9716,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (9716,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(9717,27430)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9717,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (9718,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(9719,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9724,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9725,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (9729,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(9730,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (9740,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(9741,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9747,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(9748,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9762,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9763,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9781,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9782,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9789,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9790,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (9820,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(9821,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9829,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9830,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9830,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9831,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9832,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9833,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9843,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9844,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9864,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(9865,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9872,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9873,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9888,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9889,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9915,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9916,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9923,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9924,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9939,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9940,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10006,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(10007,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (10278,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(10279,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (10322,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(10323,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (10544,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(10545,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (10711,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(10712,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (10734,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(10735,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (10760,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(10761,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (10769,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(10770,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (10774,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(10775,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (10781,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(10782,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (10792,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(10793,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (10885,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(10886,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (10905,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(10906,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (10922,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(10923,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (11017,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(11018,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15937,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15938,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15944,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15945,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16027,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16028,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16048,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16049,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16069,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16070,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16073,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16074,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16113,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16114,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16119,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(16120,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16141,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16142,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16172,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16173,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16174,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(16175,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16198,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(16199,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16223,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16224,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16293,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16294,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16317,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16318,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16347,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16348,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16366,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(16367,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16374,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(16375,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16402,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16403,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16405,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16406,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16504,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16505,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16546,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(16547,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (16557,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(16558,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16606,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(16607,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (16642,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(16643,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16669,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16670,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (16701,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(16702,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16741,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16742,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16760,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(16761,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16828,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(16829,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16860,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16861,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16906,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16907,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16929,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16930,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16945,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(16946,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17043,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17044,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17051,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17052,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17056,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(17057,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17096,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17097,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17121,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(17122,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17140,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(17141,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17226,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17227,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17235,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(17236,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17256,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17257,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17309,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17310,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17342,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17343,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17357,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17358,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17375,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17376,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17403,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17404,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (17449,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(17450,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17455,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17456,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17457,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17458,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17511,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17512,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17519,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(17520,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (17535,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(17536,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17551,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17552,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17576,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17577,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17596,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17597,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17606,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(17607,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17618,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17619,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17633,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17634,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17670,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17671,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17713,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(17714,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17755,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17756,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17767,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17768,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17783,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17784,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (17819,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(17820,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17821,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(17822,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (17829,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(17830,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (17830,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(17831,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (17853,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(17854,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17864,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17865,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (17883,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(17884,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17895,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(17896,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17911,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17912,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17912,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(17913,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (17926,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(17927,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17973,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17974,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17978,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(17979,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18008,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18009,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18009,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18010,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18020,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(18021,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (18034,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(18035,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18051,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18052,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18160,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18161,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18228,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18229,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (18382,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(18383,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18434,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18435,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18598,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(18599,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18871,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(18872,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18892,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18893,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18896,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(18897,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (18956,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(18957,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (18971,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(18972,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18991,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(18992,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19021,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(19022,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (19063,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(19064,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19089,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(19090,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (19110,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(19111,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19164,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(19165,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19188,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(19189,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (19208,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(19209,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19231,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(19232,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (19302,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(19303,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (19316,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(19317,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (19519,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(19520,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19702,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(19703,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19829,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(19830,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19831,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(19832,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (19922,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(19923,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (20161,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(20162,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (20485,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(20486,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (20874,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(20875,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22293,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22294,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22612,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22613,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22656,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22657,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22742,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22743,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22761,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22762,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22812,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22813,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22857,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22858,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23016,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(23017,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23168,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(23169,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23204,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(23205,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23257,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23258,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23303,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23304,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23326,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23327,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23401,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23402,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23550,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23551,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23647,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23648,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (23728,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(23729,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23892,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23893,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24115,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(24116,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24165,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24166,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24177,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(24178,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24280,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24281,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24358,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24359,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24409,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24410,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24478,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24479,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24549,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24550,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24600,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(24601,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (24641,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(24642,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24672,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24673,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24695,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(24696,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (24785,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(24786,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24790,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24791,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24807,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24808,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24812,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(24813,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24856,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24857,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24861,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24862,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24862,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24863,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24875,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (24875,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(24876,27430)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24876,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (24887,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(24888,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24890,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24891,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24904,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24905,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (24911,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(24912,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24943,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24944,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24954,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24955,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24965,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24966,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24978,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24979,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25017,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25018,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25019,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(25020,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (25021,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(25022,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25044,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(25045,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25079,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (25079,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25080,27430)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(25080,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25109,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25110,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25122,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25123,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25125,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25126,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25194,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25195,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25205,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25206,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (25215,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(25216,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25235,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25236,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25237,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25238,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25301,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25302,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (25321,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(25322,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (25339,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(25340,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25409,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25410,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25637,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25638,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25719,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25720,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25815,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25816,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25845,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(25846,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (25854,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(25855,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (25862,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(25863,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25920,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25921,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25960,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25961,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25998,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(25999,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26078,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26079,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (26133,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(26134,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26201,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(26202,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26220,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26221,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (26269,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(26270,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26471,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26472,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26573,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(26574,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26645,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(26646,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26684,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26685,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26761,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26761,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26762,27430)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26762,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (26793,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(26794,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26972,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(26973,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (27006,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(27007,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27054,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(27055,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (27100,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(27101,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27139,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(27140,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (27161,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(27162,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (27184,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(27185,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (27266,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(27267,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (27270,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(27271,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (27406,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(27407,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27662,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27663,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (27714,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(27715,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (27771,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(27772,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (27839,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(27840,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (27954,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(27955,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (28014,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(28015,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (28101,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(28102,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (28165,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(28166,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (28213,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(28214,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (28224,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(28225,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (28529,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(28530,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (28765,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(28766,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28775,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28776,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (28888,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(28889,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (29209,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(29210,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29294,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29295,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29379,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29380,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29468,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29469,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29646,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29647,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29700,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(29701,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29791,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(29792,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (29868,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(29869,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29942,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29943,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (29999,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(30000,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30001,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30002,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (30299,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(30300,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (30425,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(30426,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (30599,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(30600,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30726,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30727,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31672,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31673,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31780,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(31781,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31815,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31816,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31904,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31905,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32045,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(32046,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32071,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32072,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32091,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32092,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32099,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32100,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32143,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32144,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (32162,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(32163,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (32190,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32190,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32191,27430)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(32191,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32197,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32198,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32257,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(32258,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32281,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(32282,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32319,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32319,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(32320,27430)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32320,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32340,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32341,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32357,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32358,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (32363,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(32364,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (32371,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(32372,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32379,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32380,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (32407,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(32408,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (32418,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(32419,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32423,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(32424,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32439,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32439,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32440,27430)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32440,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (32460,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(32461,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32482,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(32483,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32486,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(32487,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32592,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32593,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32624,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32625,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (32649,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(32650,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32653,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32654,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32707,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(32708,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32738,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32739,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32790,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32791,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (32804,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(32805,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32873,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32874,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (32969,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(32970,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32992,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(32993,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (33066,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(33067,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (33067,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(33068,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (33074,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(33075,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (33193,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(33194,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (33433,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(33434,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33458,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33459,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33503,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33504,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33721,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33722,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33827,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33828,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33832,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33833,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33848,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33849,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33942,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33943,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33991,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33992,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (34019,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(34020,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34021,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34022,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34039,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34040,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (34105,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(34106,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (34128,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(34129,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34180,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(34181,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34209,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(34210,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (34266,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(34267,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (34288,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(34289,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34301,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34302,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (34332,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(34333,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34335,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34336,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34446,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34447,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34559,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34560,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (34638,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(34639,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34677,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34678,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34716,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34717,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (34859,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(34860,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34861,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34862,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (34878,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(34879,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (34894,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(34895,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34990,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34991,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (35104,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(35105,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (35260,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(35261,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35344,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35345,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35409,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35410,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (35417,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(35418,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (35510,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(35511,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (35529,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(35530,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35532,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(35533,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (35643,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(35644,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (35645,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(35646,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35719,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35720,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35726,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35727,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35849,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35850,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (35892,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(35893,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (36085,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(36086,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (36125,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(36126,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (36270,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(36271,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36284,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36285,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36389,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36390,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (36721,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(36722,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (36760,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(36761,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36855,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36856,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (36910,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(36911,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37160,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37161,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (37237,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(37238,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (37584,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(37585,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37665,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37666,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (37720,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(37721,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37747,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37748,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38040,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38041,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38089,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38090,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38308,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38309,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (38577,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(38578,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38801,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38802,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38867,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(38868,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38892,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38893,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38963,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38964,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38989,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(38990,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (39098,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(39099,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39138,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39139,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39182,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39183,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39422,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39423,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39430,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39431,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39451,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39452,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39513,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39514,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39574,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39575,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39729,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39730,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39820,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39821,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (39829,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(39830,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (39954,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(39955,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39977,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39978,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39990,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39991,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (40003,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(40004,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40020,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(40021,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40028,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(40029,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40056,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(40057,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40113,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40114,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40151,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40152,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40207,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40208,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40246,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(40247,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40319,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(40320,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40350,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40351,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40463,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(40464,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40509,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(40510,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40531,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(40532,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40559,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(40560,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40596,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(40597,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40645,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(40646,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (40663,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(40664,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40686,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(40687,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40699,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(40700,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40743,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(40744,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40768,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40769,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (40770,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(40771,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (40792,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(40793,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (40835,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(40836,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40882,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(40883,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40899,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(40900,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40963,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40964,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40999,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(41000,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41065,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41066,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (41161,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(41162,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41385,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(41386,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41466,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(41467,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41567,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(41568,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (41601,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(41602,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (41633,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(41634,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41640,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(41641,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41680,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(41681,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41698,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(41699,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41740,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(41741,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (41748,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(41749,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41783,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(41784,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (41846,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(41847,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41867,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41868,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41876,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(41877,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (41912,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(41913,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (42081,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(42082,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42141,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(42142,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (42156,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(42157,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42171,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(42172,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (42192,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(42193,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42257,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(42258,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42350,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(42351,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (42527,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(42528,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (42563,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(42564,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (42593,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(42594,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (42637,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(42638,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42706,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(42707,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (42908,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(42909,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (42919,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(42920,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (42957,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(42958,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (43175,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(43176,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (43306,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(43307,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43345,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(43346,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (43423,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(43424,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (43491,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(43492,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43554,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(43555,27430)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (43555,27430), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(43556,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (43628,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(43629,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43780,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(43781,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43956,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(43957,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (44038,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(44039,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44083,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44084,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44090,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44091,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (44096,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(44097,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44100,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(44101,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (44135,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(44136,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (44138,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(44139,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44265,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44266,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (44455,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(44456,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (44705,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(44706,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44927,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(44928,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44992,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44993,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45024,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45025,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45066,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(45067,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45267,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(45268,27430)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (45428,27430), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(45429,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45544,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45545,27430)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (45556,27430), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(45557,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (45636,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(45637,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (45804,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(45805,27430)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (45911,27430), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(45912,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (46037,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(46038,27430)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (46233,27430), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(46234,27430)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46264,27430), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46265,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (46267,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(46268,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (46286,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(46287,27430)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (46334,27430), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(46335,27430)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (46345,27430), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(46346,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (46432,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(46433,27430)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46458,27430), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(46459,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (46496,27430), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46496,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(46497,27430)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(46497,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (46518,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(46519,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (46721,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(46722,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46793,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46794,27430)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46795,27430), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46796,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46825,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46826,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46863,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(46864,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46949,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(46950,27430)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (46960,27430), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(46961,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (47068,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(47069,27430)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (47082,27430), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(47083,27430)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47132,27430), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(47133,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47303,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(47304,27430)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47316,27430), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(47317,27430)
