<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BSzF - HF - Buranszki/Tamasy: CORE - Core Interrupt</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">BSzF - HF - Buranszki/Tamasy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">CORE - Core Interrupt</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga507bd4d5cc348a56722265d6b45994f2" id="r_ga507bd4d5cc348a56722265d6b45994f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga507bd4d5cc348a56722265d6b45994f2">CORE_NVIC_REG_WORDS</a>&#160;&#160;&#160;((<a class="el" href="group___e_f_m32_g_g990_f1024___part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a> + 31) / 32)</td></tr>
<tr class="separator:ga507bd4d5cc348a56722265d6b45994f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6140d4c99fe9fb63c6575e063d8e52" id="r_ga7e6140d4c99fe9fb63c6575e063d8e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7e6140d4c99fe9fb63c6575e063d8e52">CORE_DEFAULT_VECTOR_TABLE_ENTRIES</a>&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_g_g990_f1024___part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a> + 16)</td></tr>
<tr class="separator:ga7e6140d4c99fe9fb63c6575e063d8e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3362b0f3a8415dcae958dfda16b8e2" id="r_ga3a3362b0f3a8415dcae958dfda16b8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a>&#160;&#160;&#160;<a class="el" href="#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a></td></tr>
<tr class="separator:ga3a3362b0f3a8415dcae958dfda16b8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48fa5531aa876b474dcb262d883a49fb" id="r_ga48fa5531aa876b474dcb262d883a49fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a>&#160;&#160;&#160;<a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> nvicState</td></tr>
<tr class="separator:ga48fa5531aa876b474dcb262d883a49fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5d86fd0839a5d2d5e663540e0e8910" id="r_gabf5d86fd0839a5d2d5e663540e0e8910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabf5d86fd0839a5d2d5e663540e0e8910">CORE_DECLARE_NVIC_MASK</a>(x)</td></tr>
<tr class="separator:gabf5d86fd0839a5d2d5e663540e0e8910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116f3ebd47a391ed8f3eeccdc7b644bc" id="r_ga116f3ebd47a391ed8f3eeccdc7b644bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga116f3ebd47a391ed8f3eeccdc7b644bc">CORE_DECLARE_NVIC_ZEROMASK</a>(x)</td></tr>
<tr class="separator:ga116f3ebd47a391ed8f3eeccdc7b644bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352f474d43218c41285a671e8664b6a7" id="r_ga352f474d43218c41285a671e8664b6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga352f474d43218c41285a671e8664b6a7">CORE_NVIC_DISABLE</a>(mask)</td></tr>
<tr class="separator:ga352f474d43218c41285a671e8664b6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ba92d6787a8f8b36d91954354e887f" id="r_ga98ba92d6787a8f8b36d91954354e887f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga98ba92d6787a8f8b36d91954354e887f">CORE_NVIC_ENABLE</a>(mask)</td></tr>
<tr class="separator:ga98ba92d6787a8f8b36d91954354e887f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8bb1ba3793bf2a876db528ce4fa38c" id="r_ga8d8bb1ba3793bf2a876db528ce4fa38c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8d8bb1ba3793bf2a876db528ce4fa38c">CORE_NVIC_SECTION</a>(mask,  yourcode)</td></tr>
<tr class="separator:ga8d8bb1ba3793bf2a876db528ce4fa38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed344c90cda4ba26bc1753621404ef3f" id="r_gaed344c90cda4ba26bc1753621404ef3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaed344c90cda4ba26bc1753621404ef3f">CORE_ENTER_NVIC</a>(disable)</td></tr>
<tr class="separator:gaed344c90cda4ba26bc1753621404ef3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a6e410088e47a9da533583371ac598" id="r_ga65a6e410088e47a9da533583371ac598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga65a6e410088e47a9da533583371ac598">CORE_EXIT_NVIC</a>()</td></tr>
<tr class="separator:ga65a6e410088e47a9da533583371ac598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cf9d908f5d967239a33467c40a7a14" id="r_ga74cf9d908f5d967239a33467c40a7a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga74cf9d908f5d967239a33467c40a7a14">CORE_YIELD_NVIC</a>(enable)</td></tr>
<tr class="separator:ga74cf9d908f5d967239a33467c40a7a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba348aed5c4f0007a030f1c8820ee60" id="r_gaeba348aed5c4f0007a030f1c8820ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaeba348aed5c4f0007a030f1c8820ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18143c65838eabfc2388d2344dc429d" id="r_gac18143c65838eabfc2388d2344dc429d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac18143c65838eabfc2388d2344dc429d">CORE_ATOMIC_METHOD_BASEPRI</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac18143c65838eabfc2388d2344dc429d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf7237e6f40425caeb2ac56efb97b43b" id="r_gadf7237e6f40425caeb2ac56efb97b43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gadf7237e6f40425caeb2ac56efb97b43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770acbc9bf18f2204fd1d81c65bcad07" id="r_ga770acbc9bf18f2204fd1d81c65bcad07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a>&#160;&#160;&#160;<a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState</td></tr>
<tr class="separator:ga770acbc9bf18f2204fd1d81c65bcad07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3c7fbc4fd8df38110da033d99d9193" id="r_gafb3c7fbc4fd8df38110da033d99d9193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafb3c7fbc4fd8df38110da033d99d9193">CORE_CRITICAL_IRQ_DISABLE</a>()</td></tr>
<tr class="separator:gafb3c7fbc4fd8df38110da033d99d9193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0a41dba824d038ae5c6dd71135f6c9" id="r_ga2d0a41dba824d038ae5c6dd71135f6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2d0a41dba824d038ae5c6dd71135f6c9">CORE_CRITICAL_IRQ_ENABLE</a>()</td></tr>
<tr class="separator:ga2d0a41dba824d038ae5c6dd71135f6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad817d908619afc82a790744650da0e28" id="r_gad817d908619afc82a790744650da0e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad817d908619afc82a790744650da0e28">CORE_CRITICAL_SECTION</a>(yourcode)</td></tr>
<tr class="separator:gad817d908619afc82a790744650da0e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb488bf5398a45fb21d1388da085dead" id="r_gabb488bf5398a45fb21d1388da085dead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabb488bf5398a45fb21d1388da085dead">CORE_ENTER_CRITICAL</a>()</td></tr>
<tr class="separator:gabb488bf5398a45fb21d1388da085dead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5e49de8ff7edcc91752b613b64442e" id="r_gaae5e49de8ff7edcc91752b613b64442e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaae5e49de8ff7edcc91752b613b64442e">CORE_EXIT_CRITICAL</a>()</td></tr>
<tr class="separator:gaae5e49de8ff7edcc91752b613b64442e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2ac37e1da452d00be7438787cf14a2" id="r_ga4f2ac37e1da452d00be7438787cf14a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4f2ac37e1da452d00be7438787cf14a2">CORE_YIELD_CRITICAL</a>()</td></tr>
<tr class="separator:ga4f2ac37e1da452d00be7438787cf14a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca300955d4af80586f7ed4afc38b50ec" id="r_gaca300955d4af80586f7ed4afc38b50ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaca300955d4af80586f7ed4afc38b50ec">CORE_ATOMIC_IRQ_DISABLE</a>()</td></tr>
<tr class="separator:gaca300955d4af80586f7ed4afc38b50ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddac56edd47d007803cea8f762aa62c" id="r_ga8ddac56edd47d007803cea8f762aa62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8ddac56edd47d007803cea8f762aa62c">CORE_ATOMIC_IRQ_ENABLE</a>()</td></tr>
<tr class="separator:ga8ddac56edd47d007803cea8f762aa62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0354ed174362818a7e22916917d43a" id="r_ga3b0354ed174362818a7e22916917d43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3b0354ed174362818a7e22916917d43a">CORE_ATOMIC_SECTION</a>(yourcode)</td></tr>
<tr class="separator:ga3b0354ed174362818a7e22916917d43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd462e452e25b08b0c4277997ca7900" id="r_ga3fd462e452e25b08b0c4277997ca7900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3fd462e452e25b08b0c4277997ca7900">CORE_ENTER_ATOMIC</a>()</td></tr>
<tr class="separator:ga3fd462e452e25b08b0c4277997ca7900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3190046f0bfe04980d45e624652f6c08" id="r_ga3190046f0bfe04980d45e624652f6c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3190046f0bfe04980d45e624652f6c08">CORE_EXIT_ATOMIC</a>()</td></tr>
<tr class="separator:ga3190046f0bfe04980d45e624652f6c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323985957b31de45c10204b7cdb4177c" id="r_ga323985957b31de45c10204b7cdb4177c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga323985957b31de45c10204b7cdb4177c">CORE_YIELD_ATOMIC</a>()</td></tr>
<tr class="separator:ga323985957b31de45c10204b7cdb4177c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32388547f0e6aa9de794933e1758f8c" id="r_gac32388547f0e6aa9de794933e1758f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac32388547f0e6aa9de794933e1758f8c">CORE_IRQ_DISABLED</a>()</td></tr>
<tr class="separator:gac32388547f0e6aa9de794933e1758f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa872b83f2d7d023e657831913024dff5" id="r_gaa872b83f2d7d023e657831913024dff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa872b83f2d7d023e657831913024dff5">CORE_IN_IRQ_CONTEXT</a>()</td></tr>
<tr class="separator:gaa872b83f2d7d023e657831913024dff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4b715be4b95b8b0ac6c7b188f517177b" id="r_ga4b715be4b95b8b0ac6c7b188f517177b"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a></td></tr>
<tr class="separator:ga4b715be4b95b8b0ac6c7b188f517177b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafbb1265e4740eb07f50b8207c72e94f8" id="r_gafbb1265e4740eb07f50b8207c72e94f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafbb1265e4740eb07f50b8207c72e94f8">CORE_IrqIsBlocked</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:gafbb1265e4740eb07f50b8207c72e94f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a specific interrupt is disabled or blocked.  <br /></td></tr>
<tr class="separator:gafbb1265e4740eb07f50b8207c72e94f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa32f111ee6cdd5e854b489a04a79b68" id="r_gaaa32f111ee6cdd5e854b489a04a79b68"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaa32f111ee6cdd5e854b489a04a79b68">CORE_GetNvicEnabledMask</a> (<a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current NVIC enable mask state.  <br /></td></tr>
<tr class="separator:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb9b9a49a92a6857c600cffb4a8b384" id="r_gaadb9b9a49a92a6857c600cffb4a8b384"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaadb9b9a49a92a6857c600cffb4a8b384">CORE_GetNvicMaskDisableState</a> (const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get NVIC disable state for a given mask.  <br /></td></tr>
<tr class="separator:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510268c9357cb2cffddd9dd75ddf7fab" id="r_ga510268c9357cb2cffddd9dd75ddf7fab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga510268c9357cb2cffddd9dd75ddf7fab">CORE_EnterNvicMask</a> (<a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *nvicState, const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *disable)</td></tr>
<tr class="memdesc:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter a NVIC mask section.  <br /></td></tr>
<tr class="separator:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818266df617b6e900b124d30f4cf7db4" id="r_ga818266df617b6e900b124d30f4cf7db4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga818266df617b6e900b124d30f4cf7db4">CORE_NvicDisableMask</a> (const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *disable)</td></tr>
<tr class="memdesc:ga818266df617b6e900b124d30f4cf7db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable NVIC interrupts.  <br /></td></tr>
<tr class="separator:ga818266df617b6e900b124d30f4cf7db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd594b0671e10977a3655f289439af09" id="r_gafd594b0671e10977a3655f289439af09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a> (const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *enable)</td></tr>
<tr class="memdesc:gafd594b0671e10977a3655f289439af09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set current NVIC interrupt enable mask.  <br /></td></tr>
<tr class="separator:gafd594b0671e10977a3655f289439af09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c84177a6c8922b997d9a0bb94ec0ff9" id="r_ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3c84177a6c8922b997d9a0bb94ec0ff9">CORE_YieldNvicMask</a> (const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *enable)</td></tr>
<tr class="memdesc:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief NVIC interrupt enable/disable sequence to allow handling of pending interrupts.  <br /></td></tr>
<tr class="separator:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cc1f2c3a9c786f1108eba8305b4a02" id="r_ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga74cc1f2c3a9c786f1108eba8305b4a02">CORE_NvicMaskSetIRQ</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN, <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to set an IRQn bit in a NVIC enable/disable mask.  <br /></td></tr>
<tr class="separator:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf82cce035328e4558db771ecfe8720" id="r_ga9cf82cce035328e4558db771ecfe8720"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9cf82cce035328e4558db771ecfe8720">CORE_NvicMaskClearIRQ</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN, <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:ga9cf82cce035328e4558db771ecfe8720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to clear an IRQn bit in a NVIC enable/disable mask.  <br /></td></tr>
<tr class="separator:ga9cf82cce035328e4558db771ecfe8720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788fc3ea8bf0a931e5b3c9266a543c25" id="r_ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga788fc3ea8bf0a931e5b3c9266a543c25">CORE_NvicIRQDisabled</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if an NVIC interrupt is disabled.  <br /></td></tr>
<tr class="separator:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c6a016bb6c8b59618aa256a718e8f0" id="r_ga68c6a016bb6c8b59618aa256a718e8f0"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga68c6a016bb6c8b59618aa256a718e8f0">CORE_GetNvicRamTableHandler</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to get the handler for a specific interrupt.  <br /></td></tr>
<tr class="separator:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff18df16b51922db178fed08846f2814" id="r_gaff18df16b51922db178fed08846f2814"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaff18df16b51922db178fed08846f2814">CORE_SetNvicRamTableHandler</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN, void *handler)</td></tr>
<tr class="memdesc:gaff18df16b51922db178fed08846f2814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to set the handler for a specific interrupt.  <br /></td></tr>
<tr class="separator:gaff18df16b51922db178fed08846f2814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8eb75f2f2a86503a47bf96c76ae332" id="r_gaea8eb75f2f2a86503a47bf96c76ae332"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaea8eb75f2f2a86503a47bf96c76ae332">CORE_InitNvicVectorTable</a> (uint32_t *sourceTable, uint32_t sourceSize, uint32_t *targetTable, uint32_t targetSize, void *defaultHandler, bool overwriteActive)</td></tr>
<tr class="memdesc:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize an interrupt vector table by copying table entries from a source to a target table.  <br /></td></tr>
<tr class="separator:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf384443e32a4071dadbb233b4393da6e" id="r_gaf384443e32a4071dadbb233b4393da6e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf384443e32a4071dadbb233b4393da6e">CORE_CriticalDisableIrq</a> (void)</td></tr>
<tr class="memdesc:gaf384443e32a4071dadbb233b4393da6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts.  <br /></td></tr>
<tr class="separator:gaf384443e32a4071dadbb233b4393da6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078f6bb5611b651ac8858a591709e902" id="r_ga078f6bb5611b651ac8858a591709e902"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga078f6bb5611b651ac8858a591709e902">CORE_CriticalEnableIrq</a> (void)</td></tr>
<tr class="memdesc:ga078f6bb5611b651ac8858a591709e902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <br /></td></tr>
<tr class="separator:ga078f6bb5611b651ac8858a591709e902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f608029001648939e15102bba7f7a9f" id="r_ga9f608029001648939e15102bba7f7a9f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9f608029001648939e15102bba7f7a9f">CORE_ExitCritical</a> (<a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState)</td></tr>
<tr class="memdesc:ga9f608029001648939e15102bba7f7a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit a CRITICAL section.  <br /></td></tr>
<tr class="separator:ga9f608029001648939e15102bba7f7a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee798e8544d1b6600f1be7bbab08edd6" id="r_gaee798e8544d1b6600f1be7bbab08edd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee798e8544d1b6600f1be7bbab08edd6">CORE_YieldCritical</a> (void)</td></tr>
<tr class="memdesc:gaee798e8544d1b6600f1be7bbab08edd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief interrupt enable/disable sequence to allow handling of pending interrupts.  <br /></td></tr>
<tr class="separator:gaee798e8544d1b6600f1be7bbab08edd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad120bd5b22253eab8b42bca9c551cad" id="r_gaad120bd5b22253eab8b42bca9c551cad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaad120bd5b22253eab8b42bca9c551cad">CORE_EnterCritical</a> (void)</td></tr>
<tr class="memdesc:gaad120bd5b22253eab8b42bca9c551cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter a CRITICAL section.  <br /></td></tr>
<tr class="separator:gaad120bd5b22253eab8b42bca9c551cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ccdad7ebed113fe7340844fb2be3754" id="r_ga7ccdad7ebed113fe7340844fb2be3754"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ccdad7ebed113fe7340844fb2be3754">CORE_AtomicDisableIrq</a> (void)</td></tr>
<tr class="memdesc:ga7ccdad7ebed113fe7340844fb2be3754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts.  <br /></td></tr>
<tr class="separator:ga7ccdad7ebed113fe7340844fb2be3754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361a96a6ad2569718a8252c59f12c4d4" id="r_ga361a96a6ad2569718a8252c59f12c4d4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga361a96a6ad2569718a8252c59f12c4d4">CORE_AtomicEnableIrq</a> (void)</td></tr>
<tr class="memdesc:ga361a96a6ad2569718a8252c59f12c4d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <br /></td></tr>
<tr class="separator:ga361a96a6ad2569718a8252c59f12c4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb8f7b1d6d20ef12400accff1020b7d" id="r_gadfb8f7b1d6d20ef12400accff1020b7d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gadfb8f7b1d6d20ef12400accff1020b7d">CORE_ExitAtomic</a> (<a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState)</td></tr>
<tr class="memdesc:gadfb8f7b1d6d20ef12400accff1020b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit an ATOMIC section.  <br /></td></tr>
<tr class="separator:gadfb8f7b1d6d20ef12400accff1020b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ee2196a41f59f38a822fad70878a84" id="r_gae9ee2196a41f59f38a822fad70878a84"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae9ee2196a41f59f38a822fad70878a84">CORE_YieldAtomic</a> (void)</td></tr>
<tr class="memdesc:gae9ee2196a41f59f38a822fad70878a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief interrupt enable/disable sequence to allow handling of pending interrupts.  <br /></td></tr>
<tr class="separator:gae9ee2196a41f59f38a822fad70878a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a6366f682c89e79ec6d9eb306db29e" id="r_gad1a6366f682c89e79ec6d9eb306db29e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad1a6366f682c89e79ec6d9eb306db29e">CORE_EnterAtomic</a> (void)</td></tr>
<tr class="memdesc:gad1a6366f682c89e79ec6d9eb306db29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter an ATOMIC section.  <br /></td></tr>
<tr class="separator:gad1a6366f682c89e79ec6d9eb306db29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34f8d99ce6fde2253aef9729d7467bc" id="r_gad34f8d99ce6fde2253aef9729d7467bc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad34f8d99ce6fde2253aef9729d7467bc">CORE_InIrqContext</a> (void)</td></tr>
<tr class="memdesc:gad34f8d99ce6fde2253aef9729d7467bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the current CPU operation mode is handler mode.  <br /></td></tr>
<tr class="separator:gad34f8d99ce6fde2253aef9729d7467bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46de7cf4cbba4462fafd19d94ba0b09" id="r_gae46de7cf4cbba4462fafd19d94ba0b09"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae46de7cf4cbba4462fafd19d94ba0b09">CORE_IrqIsDisabled</a> (void)</td></tr>
<tr class="memdesc:gae46de7cf4cbba4462fafd19d94ba0b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if interrupts are disabled.  <br /></td></tr>
<tr class="separator:gae46de7cf4cbba4462fafd19d94ba0b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gadf7237e6f40425caeb2ac56efb97b43b" name="gadf7237e6f40425caeb2ac56efb97b43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf7237e6f40425caeb2ac56efb97b43b">&#9670;&#160;</a></span>CORE_ATOMIC_BASE_PRIORITY_LEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_BASE_PRIORITY_LEVEL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The interrupt priority level disabled within ATOMIC regions. Interrupts with priority level equal to or lower than this definition will be disabled within ATOMIC regions. </p>

</div>
</div>
<a id="gaca300955d4af80586f7ed4afc38b50ec" name="gaca300955d4af80586f7ed4afc38b50ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca300955d4af80586f7ed4afc38b50ec">&#9670;&#160;</a></span>CORE_ATOMIC_IRQ_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_IRQ_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#ga7ccdad7ebed113fe7340844fb2be3754">CORE_AtomicDisableIrq</a>()</div>
<div class="ttc" id="agroup__core_html_ga7ccdad7ebed113fe7340844fb2be3754"><div class="ttname"><a href="#ga7ccdad7ebed113fe7340844fb2be3754">CORE_AtomicDisableIrq</a></div><div class="ttdeci">void CORE_AtomicDisableIrq(void)</div><div class="ttdoc">Disable interrupts.</div><div class="ttdef"><b>Definition</b> em_core.c:407</div></div>
</div><!-- fragment --><p>ATOMIC style interrupt disable. </p>

</div>
</div>
<a id="ga8ddac56edd47d007803cea8f762aa62c" name="ga8ddac56edd47d007803cea8f762aa62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ddac56edd47d007803cea8f762aa62c">&#9670;&#160;</a></span>CORE_ATOMIC_IRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_IRQ_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#ga361a96a6ad2569718a8252c59f12c4d4">CORE_AtomicEnableIrq</a>()</div>
<div class="ttc" id="agroup__core_html_ga361a96a6ad2569718a8252c59f12c4d4"><div class="ttname"><a href="#ga361a96a6ad2569718a8252c59f12c4d4">CORE_AtomicEnableIrq</a></div><div class="ttdeci">void CORE_AtomicEnableIrq(void)</div><div class="ttdoc">Enable interrupts.</div><div class="ttdef"><b>Definition</b> em_core.c:431</div></div>
</div><!-- fragment --><p>ATOMIC style interrupt enable. </p>

</div>
</div>
<a id="ga3a3362b0f3a8415dcae958dfda16b8e2" name="ga3a3362b0f3a8415dcae958dfda16b8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a3362b0f3a8415dcae958dfda16b8e2">&#9670;&#160;</a></span>CORE_ATOMIC_METHOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_METHOD&#160;&#160;&#160;<a class="el" href="#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specify which method to use when implementing ATOMIC sections. You can select between BASEPRI or PRIMASK method. </p><dl class="section note"><dt>Note</dt><dd>On Cortex-M0+ devices only PRIMASK can be used. </dd></dl>

</div>
</div>
<a id="gac18143c65838eabfc2388d2344dc429d" name="gac18143c65838eabfc2388d2344dc429d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac18143c65838eabfc2388d2344dc429d">&#9670;&#160;</a></span>CORE_ATOMIC_METHOD_BASEPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_METHOD_BASEPRI&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Use BASEPRI register to disable interrupts in ATOMIC sections. </p>

</div>
</div>
<a id="gaeba348aed5c4f0007a030f1c8820ee60" name="gaeba348aed5c4f0007a030f1c8820ee60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeba348aed5c4f0007a030f1c8820ee60">&#9670;&#160;</a></span>CORE_ATOMIC_METHOD_PRIMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_METHOD_PRIMASK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Use PRIMASK register to disable interrupts in ATOMIC sections. </p>

</div>
</div>
<a id="ga3b0354ed174362818a7e22916917d43a" name="ga3b0354ed174362818a7e22916917d43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b0354ed174362818a7e22916917d43a">&#9670;&#160;</a></span>CORE_ATOMIC_SECTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ATOMIC_SECTION</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>yourcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  {                                   \</div>
<div class="line">    <a class="code hl_define" href="#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a>;           \</div>
<div class="line">    CORE_ENTER_ATOMIC();              \</div>
<div class="line">    {                                 \</div>
<div class="line">      yourcode                        \</div>
<div class="line">    }                                 \</div>
<div class="line">    CORE_EXIT_ATOMIC();               \</div>
<div class="line">  }</div>
<div class="ttc" id="agroup__core_html_ga770acbc9bf18f2204fd1d81c65bcad07"><div class="ttname"><a href="#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a></div><div class="ttdeci">#define CORE_DECLARE_IRQ_STATE</div><div class="ttdef"><b>Definition</b> em_core_generic.h:73</div></div>
</div><!-- fragment --><p>Convenience macro for implementing an ATOMIC section. </p>

</div>
</div>
<a id="gafb3c7fbc4fd8df38110da033d99d9193" name="gafb3c7fbc4fd8df38110da033d99d9193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb3c7fbc4fd8df38110da033d99d9193">&#9670;&#160;</a></span>CORE_CRITICAL_IRQ_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_CRITICAL_IRQ_DISABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#gaf384443e32a4071dadbb233b4393da6e">CORE_CriticalDisableIrq</a>()</div>
<div class="ttc" id="agroup__core_html_gaf384443e32a4071dadbb233b4393da6e"><div class="ttname"><a href="#gaf384443e32a4071dadbb233b4393da6e">CORE_CriticalDisableIrq</a></div><div class="ttdeci">void CORE_CriticalDisableIrq(void)</div><div class="ttdoc">Disable interrupts.</div><div class="ttdef"><b>Definition</b> em_core.c:321</div></div>
</div><!-- fragment --><p>CRITICAL style interrupt disable. </p>

</div>
</div>
<a id="ga2d0a41dba824d038ae5c6dd71135f6c9" name="ga2d0a41dba824d038ae5c6dd71135f6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0a41dba824d038ae5c6dd71135f6c9">&#9670;&#160;</a></span>CORE_CRITICAL_IRQ_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_CRITICAL_IRQ_ENABLE</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#ga078f6bb5611b651ac8858a591709e902">CORE_CriticalEnableIrq</a>()</div>
<div class="ttc" id="agroup__core_html_ga078f6bb5611b651ac8858a591709e902"><div class="ttname"><a href="#ga078f6bb5611b651ac8858a591709e902">CORE_CriticalEnableIrq</a></div><div class="ttdeci">void CORE_CriticalEnableIrq(void)</div><div class="ttdoc">Enable interrupts.</div><div class="ttdef"><b>Definition</b> em_core.c:332</div></div>
</div><!-- fragment --><p>CRITICAL style interrupt enable. </p>

</div>
</div>
<a id="gad817d908619afc82a790744650da0e28" name="gad817d908619afc82a790744650da0e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad817d908619afc82a790744650da0e28">&#9670;&#160;</a></span>CORE_CRITICAL_SECTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_CRITICAL_SECTION</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>yourcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  {                                     \</div>
<div class="line">    <a class="code hl_define" href="#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a>;             \</div>
<div class="line">    CORE_ENTER_CRITICAL();              \</div>
<div class="line">    {                                   \</div>
<div class="line">      yourcode                          \</div>
<div class="line">    }                                   \</div>
<div class="line">    CORE_EXIT_CRITICAL();               \</div>
<div class="line">  }</div>
</div><!-- fragment --><p>Convenience macro for implementing a CRITICAL section. </p>

</div>
</div>
<a id="ga770acbc9bf18f2204fd1d81c65bcad07" name="ga770acbc9bf18f2204fd1d81c65bcad07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga770acbc9bf18f2204fd1d81c65bcad07">&#9670;&#160;</a></span>CORE_DECLARE_IRQ_STATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DECLARE_IRQ_STATE&#160;&#160;&#160;<a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Allocate storage for PRIMASK or BASEPRI value for use by CORE_ENTER/EXIT_ATOMIC() and CORE_ENTER/EXIT_CRITICAL() macros. </p>

</div>
</div>
<a id="gabf5d86fd0839a5d2d5e663540e0e8910" name="gabf5d86fd0839a5d2d5e663540e0e8910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf5d86fd0839a5d2d5e663540e0e8910">&#9670;&#160;</a></span>CORE_DECLARE_NVIC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DECLARE_NVIC_MASK</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_struct" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> x</div>
<div class="ttc" id="astruct_c_o_r_e__nvic_mask__t_html"><div class="ttname"><a href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a></div><div class="ttdef"><b>Definition</b> em_core.h:185</div></div>
</div><!-- fragment --><p>Allocate storage for NVIC interrupt masks. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>The storage variable name to use. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga48fa5531aa876b474dcb262d883a49fb" name="ga48fa5531aa876b474dcb262d883a49fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48fa5531aa876b474dcb262d883a49fb">&#9670;&#160;</a></span>CORE_DECLARE_NVIC_STATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DECLARE_NVIC_STATE&#160;&#160;&#160;<a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> nvicState</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Allocate storage for NVIC interrupt masks for use by CORE_ENTER/EXIT_NVIC() macros. </p>

</div>
</div>
<a id="ga116f3ebd47a391ed8f3eeccdc7b644bc" name="ga116f3ebd47a391ed8f3eeccdc7b644bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga116f3ebd47a391ed8f3eeccdc7b644bc">&#9670;&#160;</a></span>CORE_DECLARE_NVIC_ZEROMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DECLARE_NVIC_ZEROMASK</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_struct" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> x = { { 0 } }</div>
</div><!-- fragment --><p>Allocate storage for and zero initialize NVIC interrupt mask. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>The storage variable name to use. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7e6140d4c99fe9fb63c6575e063d8e52" name="ga7e6140d4c99fe9fb63c6575e063d8e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e6140d4c99fe9fb63c6575e063d8e52">&#9670;&#160;</a></span>CORE_DEFAULT_VECTOR_TABLE_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_DEFAULT_VECTOR_TABLE_ENTRIES&#160;&#160;&#160;(<a class="el" href="group___e_f_m32_g_g990_f1024___part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a> + 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of entries in a default interrupt vector table. </p>

</div>
</div>
<a id="ga3fd462e452e25b08b0c4277997ca7900" name="ga3fd462e452e25b08b0c4277997ca7900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fd462e452e25b08b0c4277997ca7900">&#9670;&#160;</a></span>CORE_ENTER_ATOMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ENTER_ATOMIC</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">irqState = <a class="code hl_function" href="#gad1a6366f682c89e79ec6d9eb306db29e">CORE_EnterAtomic</a>()</div>
<div class="ttc" id="agroup__core_html_gad1a6366f682c89e79ec6d9eb306db29e"><div class="ttname"><a href="#gad1a6366f682c89e79ec6d9eb306db29e">CORE_EnterAtomic</a></div><div class="ttdeci">CORE_irqState_t CORE_EnterAtomic(void)</div><div class="ttdoc">Enter an ATOMIC section.</div><div class="ttdef"><b>Definition</b> em_core.c:454</div></div>
</div><!-- fragment --><p>Enter ATOMIC section. Assumes that a <a class="el" href="#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> exist in scope. </p>

</div>
</div>
<a id="gabb488bf5398a45fb21d1388da085dead" name="gabb488bf5398a45fb21d1388da085dead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb488bf5398a45fb21d1388da085dead">&#9670;&#160;</a></span>CORE_ENTER_CRITICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ENTER_CRITICAL</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">irqState = <a class="code hl_function" href="#gaad120bd5b22253eab8b42bca9c551cad">CORE_EnterCritical</a>()</div>
<div class="ttc" id="agroup__core_html_gaad120bd5b22253eab8b42bca9c551cad"><div class="ttname"><a href="#gaad120bd5b22253eab8b42bca9c551cad">CORE_EnterCritical</a></div><div class="ttdeci">CORE_irqState_t CORE_EnterCritical(void)</div><div class="ttdoc">Enter a CRITICAL section.</div><div class="ttdef"><b>Definition</b> em_core.c:347</div></div>
</div><!-- fragment --><p>Enter CRITICAL section. Assumes that a <a class="el" href="#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> exist in scope. </p>

</div>
</div>
<a id="gaed344c90cda4ba26bc1753621404ef3f" name="gaed344c90cda4ba26bc1753621404ef3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed344c90cda4ba26bc1753621404ef3f">&#9670;&#160;</a></span>CORE_ENTER_NVIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_ENTER_NVIC</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>disable</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#ga510268c9357cb2cffddd9dd75ddf7fab">CORE_EnterNvicMask</a>(&amp;nvicState, disable)</div>
<div class="ttc" id="agroup__core_html_ga510268c9357cb2cffddd9dd75ddf7fab"><div class="ttname"><a href="#ga510268c9357cb2cffddd9dd75ddf7fab">CORE_EnterNvicMask</a></div><div class="ttdeci">void CORE_EnterNvicMask(CORE_nvicMask_t *nvicState, const CORE_nvicMask_t *disable)</div><div class="ttdoc">Enter a NVIC mask section.</div><div class="ttdef"><b>Definition</b> em_core.c:554</div></div>
</div><!-- fragment --><p>Enter NVIC mask section. Assumes that a <a class="el" href="#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a> exist in scope. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">disable</td><td>Mask specifying which NVIC interrupts to disable within the section. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3190046f0bfe04980d45e624652f6c08" name="ga3190046f0bfe04980d45e624652f6c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3190046f0bfe04980d45e624652f6c08">&#9670;&#160;</a></span>CORE_EXIT_ATOMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_EXIT_ATOMIC</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#gadfb8f7b1d6d20ef12400accff1020b7d">CORE_ExitAtomic</a>(irqState)</div>
<div class="ttc" id="agroup__core_html_gadfb8f7b1d6d20ef12400accff1020b7d"><div class="ttname"><a href="#gadfb8f7b1d6d20ef12400accff1020b7d">CORE_ExitAtomic</a></div><div class="ttdeci">void CORE_ExitAtomic(CORE_irqState_t irqState)</div><div class="ttdoc">Exit an ATOMIC section.</div><div class="ttdef"><b>Definition</b> em_core.c:491</div></div>
</div><!-- fragment --><p>Exit ATOMIC section. Assumes that a <a class="el" href="#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> exist in scope. </p>

</div>
</div>
<a id="gaae5e49de8ff7edcc91752b613b64442e" name="gaae5e49de8ff7edcc91752b613b64442e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae5e49de8ff7edcc91752b613b64442e">&#9670;&#160;</a></span>CORE_EXIT_CRITICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_EXIT_CRITICAL</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#ga9f608029001648939e15102bba7f7a9f">CORE_ExitCritical</a>(irqState)</div>
<div class="ttc" id="agroup__core_html_ga9f608029001648939e15102bba7f7a9f"><div class="ttname"><a href="#ga9f608029001648939e15102bba7f7a9f">CORE_ExitCritical</a></div><div class="ttdeci">void CORE_ExitCritical(CORE_irqState_t irqState)</div><div class="ttdoc">Exit a CRITICAL section.</div><div class="ttdef"><b>Definition</b> em_core.c:368</div></div>
</div><!-- fragment --><p>Exit CRITICAL section. Assumes that a <a class="el" href="#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> exist in scope. </p>

</div>
</div>
<a id="ga65a6e410088e47a9da533583371ac598" name="ga65a6e410088e47a9da533583371ac598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65a6e410088e47a9da533583371ac598">&#9670;&#160;</a></span>CORE_EXIT_NVIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_EXIT_NVIC</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a>(&amp;nvicState)</div>
<div class="ttc" id="agroup__core_html_gafd594b0671e10977a3655f289439af09"><div class="ttname"><a href="#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a></div><div class="ttdeci">void CORE_NvicEnableMask(const CORE_nvicMask_t *enable)</div><div class="ttdoc">Set current NVIC interrupt enable mask.</div><div class="ttdef"><b>Definition</b> em_core.c:584</div></div>
</div><!-- fragment --><p>Exit NVIC mask section. Assumes that a <a class="el" href="#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a> exist in scope. </p>

</div>
</div>
<a id="gaa872b83f2d7d023e657831913024dff5" name="gaa872b83f2d7d023e657831913024dff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa872b83f2d7d023e657831913024dff5">&#9670;&#160;</a></span>CORE_IN_IRQ_CONTEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_IN_IRQ_CONTEXT</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#gad34f8d99ce6fde2253aef9729d7467bc">CORE_InIrqContext</a>()</div>
<div class="ttc" id="agroup__core_html_gad34f8d99ce6fde2253aef9729d7467bc"><div class="ttname"><a href="#gad34f8d99ce6fde2253aef9729d7467bc">CORE_InIrqContext</a></div><div class="ttdeci">bool CORE_InIrqContext(void)</div><div class="ttdoc">Check whether the current CPU operation mode is handler mode.</div><div class="ttdef"><b>Definition</b> em_core.c:684</div></div>
</div><!-- fragment --><p>Check if inside an IRQ handler. </p>

</div>
</div>
<a id="gac32388547f0e6aa9de794933e1758f8c" name="gac32388547f0e6aa9de794933e1758f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac32388547f0e6aa9de794933e1758f8c">&#9670;&#160;</a></span>CORE_IRQ_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_IRQ_DISABLED</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#gae46de7cf4cbba4462fafd19d94ba0b09">CORE_IrqIsDisabled</a>()</div>
<div class="ttc" id="agroup__core_html_gae46de7cf4cbba4462fafd19d94ba0b09"><div class="ttname"><a href="#gae46de7cf4cbba4462fafd19d94ba0b09">CORE_IrqIsDisabled</a></div><div class="ttdeci">bool CORE_IrqIsDisabled(void)</div><div class="ttdoc">Check if interrupts are disabled.</div><div class="ttdef"><b>Definition</b> em_core.c:748</div></div>
</div><!-- fragment --><p>Check if IRQ is disabled. </p>

</div>
</div>
<a id="ga352f474d43218c41285a671e8664b6a7" name="ga352f474d43218c41285a671e8664b6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352f474d43218c41285a671e8664b6a7">&#9670;&#160;</a></span>CORE_NVIC_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_NVIC_DISABLE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#ga818266df617b6e900b124d30f4cf7db4">CORE_NvicDisableMask</a>(mask)</div>
<div class="ttc" id="agroup__core_html_ga818266df617b6e900b124d30f4cf7db4"><div class="ttname"><a href="#ga818266df617b6e900b124d30f4cf7db4">CORE_NvicDisableMask</a></div><div class="ttdeci">void CORE_NvicDisableMask(const CORE_nvicMask_t *disable)</div><div class="ttdoc">Disable NVIC interrupts.</div><div class="ttdef"><b>Definition</b> em_core.c:570</div></div>
</div><!-- fragment --><p>NVIC mask style interrupt disable. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask specifying which NVIC interrupts to disable. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga98ba92d6787a8f8b36d91954354e887f" name="ga98ba92d6787a8f8b36d91954354e887f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ba92d6787a8f8b36d91954354e887f">&#9670;&#160;</a></span>CORE_NVIC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_NVIC_ENABLE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a>(mask)</div>
</div><!-- fragment --><p>NVIC mask style interrupt enable. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask specifying which NVIC interrupts to enable. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga507bd4d5cc348a56722265d6b45994f2" name="ga507bd4d5cc348a56722265d6b45994f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga507bd4d5cc348a56722265d6b45994f2">&#9670;&#160;</a></span>CORE_NVIC_REG_WORDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_NVIC_REG_WORDS&#160;&#160;&#160;((<a class="el" href="group___e_f_m32_g_g990_f1024___part.html#ga1f5541236b626715663b8cc3ec32e50d">EXT_IRQ_COUNT</a> + 31) / 32)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of words in a NVIC mask set. </p>

</div>
</div>
<a id="ga8d8bb1ba3793bf2a876db528ce4fa38c" name="ga8d8bb1ba3793bf2a876db528ce4fa38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d8bb1ba3793bf2a876db528ce4fa38c">&#9670;&#160;</a></span>CORE_NVIC_SECTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_NVIC_SECTION</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>mask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>yourcode</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  {                                       \</div>
<div class="line">    <a class="code hl_define" href="#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a>;              \</div>
<div class="line">    CORE_ENTER_NVIC(mask);                \</div>
<div class="line">    {                                     \</div>
<div class="line">      yourcode                            \</div>
<div class="line">    }                                     \</div>
<div class="line">    CORE_EXIT_NVIC();                     \</div>
<div class="line">  }</div>
<div class="ttc" id="agroup__core_html_ga48fa5531aa876b474dcb262d883a49fb"><div class="ttname"><a href="#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a></div><div class="ttdeci">#define CORE_DECLARE_NVIC_STATE</div><div class="ttdef"><b>Definition</b> em_core.h:128</div></div>
</div><!-- fragment --><p>Convenience macro for implementing a NVIC mask section. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask specifying which NVIC interrupts to disable within the section. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">yourcode</td><td>The code for the section. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga323985957b31de45c10204b7cdb4177c" name="ga323985957b31de45c10204b7cdb4177c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga323985957b31de45c10204b7cdb4177c">&#9670;&#160;</a></span>CORE_YIELD_ATOMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_YIELD_ATOMIC</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#gae9ee2196a41f59f38a822fad70878a84">CORE_YieldAtomic</a>()</div>
<div class="ttc" id="agroup__core_html_gae9ee2196a41f59f38a822fad70878a84"><div class="ttname"><a href="#gae9ee2196a41f59f38a822fad70878a84">CORE_YieldAtomic</a></div><div class="ttdeci">void CORE_YieldAtomic(void)</div><div class="ttdoc">Brief interrupt enable/disable sequence to allow handling of pending interrupts.</div><div class="ttdef"><b>Definition</b> em_core.c:523</div></div>
</div><!-- fragment --><p>ATOMIC style yield. </p>

</div>
</div>
<a id="ga4f2ac37e1da452d00be7438787cf14a2" name="ga4f2ac37e1da452d00be7438787cf14a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f2ac37e1da452d00be7438787cf14a2">&#9670;&#160;</a></span>CORE_YIELD_CRITICAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_YIELD_CRITICAL</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#gaee798e8544d1b6600f1be7bbab08edd6">CORE_YieldCritical</a>()</div>
<div class="ttc" id="agroup__core_html_gaee798e8544d1b6600f1be7bbab08edd6"><div class="ttname"><a href="#gaee798e8544d1b6600f1be7bbab08edd6">CORE_YieldCritical</a></div><div class="ttdeci">void CORE_YieldCritical(void)</div><div class="ttdoc">Brief interrupt enable/disable sequence to allow handling of pending interrupts.</div><div class="ttdef"><b>Definition</b> em_core.c:386</div></div>
</div><!-- fragment --><p>CRITICAL style yield. </p>

</div>
</div>
<a id="ga74cf9d908f5d967239a33467c40a7a14" name="ga74cf9d908f5d967239a33467c40a7a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74cf9d908f5d967239a33467c40a7a14">&#9670;&#160;</a></span>CORE_YIELD_NVIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_YIELD_NVIC</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>enable</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code hl_function" href="#ga3c84177a6c8922b997d9a0bb94ec0ff9">CORE_YieldNvicMask</a>(enable)</div>
<div class="ttc" id="agroup__core_html_ga3c84177a6c8922b997d9a0bb94ec0ff9"><div class="ttname"><a href="#ga3c84177a6c8922b997d9a0bb94ec0ff9">CORE_YieldNvicMask</a></div><div class="ttdeci">void CORE_YieldNvicMask(const CORE_nvicMask_t *enable)</div><div class="ttdoc">Brief NVIC interrupt enable/disable sequence to allow handling of pending interrupts.</div><div class="ttdef"><b>Definition</b> em_core.c:602</div></div>
</div><!-- fragment --><p>NVIC maks style yield. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>Mask specifying which NVIC interrupts to briefly enable. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga4b715be4b95b8b0ac6c7b188f517177b" name="ga4b715be4b95b8b0ac6c7b188f517177b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b715be4b95b8b0ac6c7b188f517177b">&#9670;&#160;</a></span>CORE_irqState_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint32_t <a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Storage for PRIMASK or BASEPRI value. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga7ccdad7ebed113fe7340844fb2be3754" name="ga7ccdad7ebed113fe7340844fb2be3754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ccdad7ebed113fe7340844fb2be3754">&#9670;&#160;</a></span>CORE_AtomicDisableIrq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_AtomicDisableIrq </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable interrupts. </p>
<p>Disable interrupts with a priority lower or equal to <a class="el" href="#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a>. Sets core BASEPRI register to CORE_ATOMIC_BASE_PRIORITY_LEVEL.</p>
<dl class="section note"><dt>Note</dt><dd>If <a class="el" href="#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="#gaf384443e32a4071dadbb233b4393da6e">CORE_CriticalDisableIrq()</a>. </dd></dl>

</div>
</div>
<a id="ga361a96a6ad2569718a8252c59f12c4d4" name="ga361a96a6ad2569718a8252c59f12c4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361a96a6ad2569718a8252c59f12c4d4">&#9670;&#160;</a></span>CORE_AtomicEnableIrq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_AtomicEnableIrq </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupts. </p>
<p>Enable interrupts by setting core BASEPRI register to 0.</p>
<dl class="section note"><dt>Note</dt><dd>If <a class="el" href="#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="#gac18143c65838eabfc2388d2344dc429d">CORE_ATOMIC_METHOD_BASEPRI</a> and PRIMASK is set (CPU is inside a CRITICAL section), interrupts will still be disabled after calling this function.</dd>
<dd>
If <a class="el" href="#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="#ga078f6bb5611b651ac8858a591709e902">CORE_CriticalEnableIrq()</a>. </dd></dl>

</div>
</div>
<a id="gaf384443e32a4071dadbb233b4393da6e" name="gaf384443e32a4071dadbb233b4393da6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf384443e32a4071dadbb233b4393da6e">&#9670;&#160;</a></span>CORE_CriticalDisableIrq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_CriticalDisableIrq </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable interrupts. </p>
<p>Disable all interrupts by setting PRIMASK. (Fault exception handlers will still be enabled). </p>

</div>
</div>
<a id="ga078f6bb5611b651ac8858a591709e902" name="ga078f6bb5611b651ac8858a591709e902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga078f6bb5611b651ac8858a591709e902">&#9670;&#160;</a></span>CORE_CriticalEnableIrq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_CriticalEnableIrq </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable interrupts. </p>
<p>Enable interrupts by clearing PRIMASK. </p>

</div>
</div>
<a id="gad1a6366f682c89e79ec6d9eb306db29e" name="gad1a6366f682c89e79ec6d9eb306db29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1a6366f682c89e79ec6d9eb306db29e">&#9670;&#160;</a></span>CORE_EnterAtomic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> CORE_EnterAtomic </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter an ATOMIC section. </p>
<p>When an ATOMIC section is entered, interrupts with priority lower or equal to <a class="el" href="#gadf7237e6f40425caeb2ac56efb97b43b">CORE_ATOMIC_BASE_PRIORITY_LEVEL</a> are disabled.</p>
<dl class="section note"><dt>Note</dt><dd>If <a class="el" href="#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="#gaad120bd5b22253eab8b42bca9c551cad">CORE_EnterCritical()</a>.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The value of BASEPRI register prior to ATOMIC section entry. </dd></dl>

</div>
</div>
<a id="gaad120bd5b22253eab8b42bca9c551cad" name="gaad120bd5b22253eab8b42bca9c551cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad120bd5b22253eab8b42bca9c551cad">&#9670;&#160;</a></span>CORE_EnterCritical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> CORE_EnterCritical </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter a CRITICAL section. </p>
<p>When a CRITICAL section is entered, all interrupts (except fault handlers) are disabled.</p>
<dl class="section return"><dt>Returns</dt><dd>The value of PRIMASK register prior to the CRITICAL section entry. </dd></dl>

</div>
</div>
<a id="ga510268c9357cb2cffddd9dd75ddf7fab" name="ga510268c9357cb2cffddd9dd75ddf7fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga510268c9357cb2cffddd9dd75ddf7fab">&#9670;&#160;</a></span>CORE_EnterNvicMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_EnterNvicMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *</td>          <td class="paramname"><span class="paramname"><em>nvicState</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *</td>          <td class="paramname"><span class="paramname"><em>disable</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enter a NVIC mask section. </p>
<p>When a NVIC mask section is entered, specified NVIC interrupts are disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">nvicState</td><td>Return NVIC interrupts enable mask prior to section entry.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">disable</td><td>A mask specifying which NVIC interrupts to disable within the section. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadfb8f7b1d6d20ef12400accff1020b7d" name="gadfb8f7b1d6d20ef12400accff1020b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfb8f7b1d6d20ef12400accff1020b7d">&#9670;&#160;</a></span>CORE_ExitAtomic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_ExitAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a></td>          <td class="paramname"><span class="paramname"><em>irqState</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exit an ATOMIC section. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqState</td><td>The interrupt priority blocking level to restore to BASEPRI when exiting the ATOMIC section. This value is usually the one returned by a prior call to <a class="el" href="#gad1a6366f682c89e79ec6d9eb306db29e">CORE_EnterAtomic()</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If <a class="el" href="#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is set to <a class="el" href="#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="#ga9f608029001648939e15102bba7f7a9f">CORE_ExitCritical()</a>. </dd></dl>

</div>
</div>
<a id="ga9f608029001648939e15102bba7f7a9f" name="ga9f608029001648939e15102bba7f7a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f608029001648939e15102bba7f7a9f">&#9670;&#160;</a></span>CORE_ExitCritical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_ExitCritical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a></td>          <td class="paramname"><span class="paramname"><em>irqState</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exit a CRITICAL section. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqState</td><td>The interrupt priority blocking level to restore to PRIMASK when exiting the CRITICAL section. This value is usually the one returned by a prior call to <a class="el" href="#gaad120bd5b22253eab8b42bca9c551cad">CORE_EnterCritical()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaa32f111ee6cdd5e854b489a04a79b68" name="gaaa32f111ee6cdd5e854b489a04a79b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa32f111ee6cdd5e854b489a04a79b68">&#9670;&#160;</a></span>CORE_GetNvicEnabledMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_GetNvicEnabledMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *</td>          <td class="paramname"><span class="paramname"><em>mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current NVIC enable mask state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">mask</td><td>The current NVIC enable mask. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaadb9b9a49a92a6857c600cffb4a8b384" name="gaadb9b9a49a92a6857c600cffb4a8b384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadb9b9a49a92a6857c600cffb4a8b384">&#9670;&#160;</a></span>CORE_GetNvicMaskDisableState()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool CORE_GetNvicMaskDisableState </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *</td>          <td class="paramname"><span class="paramname"><em>mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get NVIC disable state for a given mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>An NVIC mask to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if all NVIC interrupt mask bits are clear. </dd></dl>

</div>
</div>
<a id="ga68c6a016bb6c8b59618aa256a718e8f0" name="ga68c6a016bb6c8b59618aa256a718e8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c6a016bb6c8b59618aa256a718e8f0">&#9670;&#160;</a></span>CORE_GetNvicRamTableHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void * CORE_GetNvicRamTableHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></td>          <td class="paramname"><span class="paramname"><em>irqN</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Utility function to get the handler for a specific interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The IRQn_Type enumerator for the interrupt.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The handler address.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Uses the interrupt vector table defined by the current VTOR register value. </dd></dl>

</div>
</div>
<a id="gad34f8d99ce6fde2253aef9729d7467bc" name="gad34f8d99ce6fde2253aef9729d7467bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad34f8d99ce6fde2253aef9729d7467bc">&#9670;&#160;</a></span>CORE_InIrqContext()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool CORE_InIrqContext </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check whether the current CPU operation mode is handler mode. </p>
<dl class="section return"><dt>Returns</dt><dd>True if the CPU is in handler mode (currently executing an interrupt handler). <br  />
 False if the CPU is in thread mode. </dd></dl>

</div>
</div>
<a id="gaea8eb75f2f2a86503a47bf96c76ae332" name="gaea8eb75f2f2a86503a47bf96c76ae332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea8eb75f2f2a86503a47bf96c76ae332">&#9670;&#160;</a></span>CORE_InitNvicVectorTable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_InitNvicVectorTable </td>
          <td>(</td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>sourceTable</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>sourceSize</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *</td>          <td class="paramname"><span class="paramname"><em>targetTable</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>targetSize</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *</td>          <td class="paramname"><span class="paramname"><em>defaultHandler</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool</td>          <td class="paramname"><span class="paramname"><em>overwriteActive</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize an interrupt vector table by copying table entries from a source to a target table. </p>
<dl class="section note"><dt>Note</dt><dd>This function will set a new VTOR register value.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">sourceTable</td><td>The address of the source vector table.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sourceSize</td><td>A number of entries in the source vector table.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">targetTable</td><td>The address of the target (new) vector table.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">targetSize</td><td>A number of entries in the target vector table.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">defaultHandler</td><td>An address of the interrupt handler used for target entries for which where there is no corresponding source entry (i.e., the target table is larger than the source table).</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">overwriteActive</td><td>When true, a target table entry is always overwritten with the corresponding source entry. If false, a target table entry is only overwritten if it is zero. This makes it possible for an application to partly initialize a target table before passing it to this function. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafbb1265e4740eb07f50b8207c72e94f8" name="gafbb1265e4740eb07f50b8207c72e94f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb1265e4740eb07f50b8207c72e94f8">&#9670;&#160;</a></span>CORE_IrqIsBlocked()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool CORE_IrqIsBlocked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></td>          <td class="paramname"><span class="paramname"><em>irqN</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if a specific interrupt is disabled or blocked. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The IRQn_Type enumerator for the interrupt to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the interrupt is disabled or blocked. </dd></dl>

</div>
</div>
<a id="gae46de7cf4cbba4462fafd19d94ba0b09" name="gae46de7cf4cbba4462fafd19d94ba0b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae46de7cf4cbba4462fafd19d94ba0b09">&#9670;&#160;</a></span>CORE_IrqIsDisabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool CORE_IrqIsDisabled </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if interrupts are disabled. </p>
<dl class="section return"><dt>Returns</dt><dd>True if interrupts are disabled. </dd></dl>

</div>
</div>
<a id="ga818266df617b6e900b124d30f4cf7db4" name="ga818266df617b6e900b124d30f4cf7db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818266df617b6e900b124d30f4cf7db4">&#9670;&#160;</a></span>CORE_NvicDisableMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_NvicDisableMask </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *</td>          <td class="paramname"><span class="paramname"><em>disable</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable NVIC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">disable</td><td>A mask specifying which NVIC interrupts to disable. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafd594b0671e10977a3655f289439af09" name="gafd594b0671e10977a3655f289439af09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd594b0671e10977a3655f289439af09">&#9670;&#160;</a></span>CORE_NvicEnableMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_NvicEnableMask </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *</td>          <td class="paramname"><span class="paramname"><em>enable</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set current NVIC interrupt enable mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">enable</td><td>A mask specifying which NVIC interrupts are currently enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga788fc3ea8bf0a931e5b3c9266a543c25" name="ga788fc3ea8bf0a931e5b3c9266a543c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga788fc3ea8bf0a931e5b3c9266a543c25">&#9670;&#160;</a></span>CORE_NvicIRQDisabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool CORE_NvicIRQDisabled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></td>          <td class="paramname"><span class="paramname"><em>irqN</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if an NVIC interrupt is disabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The IRQn_Type enumerator for the interrupt to check.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the interrupt is disabled. </dd></dl>

</div>
</div>
<a id="ga9cf82cce035328e4558db771ecfe8720" name="ga9cf82cce035328e4558db771ecfe8720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cf82cce035328e4558db771ecfe8720">&#9670;&#160;</a></span>CORE_NvicMaskClearIRQ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_NvicMaskClearIRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></td>          <td class="paramname"><span class="paramname"><em>irqN</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Utility function to clear an IRQn bit in a NVIC enable/disable mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The IRQn_Type enumerator for the interrupt.</td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">mask</td><td>The mask to clear the interrupt bit in. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga74cc1f2c3a9c786f1108eba8305b4a02" name="ga74cc1f2c3a9c786f1108eba8305b4a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74cc1f2c3a9c786f1108eba8305b4a02">&#9670;&#160;</a></span>CORE_NvicMaskSetIRQ()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_NvicMaskSetIRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></td>          <td class="paramname"><span class="paramname"><em>irqN</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Utility function to set an IRQn bit in a NVIC enable/disable mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The IRQn_Type enumerator for the interrupt.</td></tr>
    <tr><td class="paramdir">[in,out]</td><td class="paramname">mask</td><td>The mask to set the interrupt bit in. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaff18df16b51922db178fed08846f2814" name="gaff18df16b51922db178fed08846f2814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff18df16b51922db178fed08846f2814">&#9670;&#160;</a></span>CORE_SetNvicRamTableHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_SetNvicRamTableHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></td>          <td class="paramname"><span class="paramname"><em>irqN</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *</td>          <td class="paramname"><span class="paramname"><em>handler</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Utility function to set the handler for a specific interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irqN</td><td>The IRQn_Type enumerator for the interrupt.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">handler</td><td>The handler address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Uses the interrupt vector table defined by the current VTOR register value. </dd></dl>

</div>
</div>
<a id="gae9ee2196a41f59f38a822fad70878a84" name="gae9ee2196a41f59f38a822fad70878a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9ee2196a41f59f38a822fad70878a84">&#9670;&#160;</a></span>CORE_YieldAtomic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_YieldAtomic </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Brief interrupt enable/disable sequence to allow handling of pending interrupts. </p>
<dl class="section note"><dt>Note</dt><dd>Usully used within an ATOMIC section.</dd>
<dd>
If <a class="el" href="#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> is <a class="el" href="#gaeba348aed5c4f0007a030f1c8820ee60">CORE_ATOMIC_METHOD_PRIMASK</a>, this function is identical to <a class="el" href="#gaee798e8544d1b6600f1be7bbab08edd6">CORE_YieldCritical()</a>. </dd></dl>

</div>
</div>
<a id="gaee798e8544d1b6600f1be7bbab08edd6" name="gaee798e8544d1b6600f1be7bbab08edd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee798e8544d1b6600f1be7bbab08edd6">&#9670;&#160;</a></span>CORE_YieldCritical()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_YieldCritical </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Brief interrupt enable/disable sequence to allow handling of pending interrupts. </p>
<dl class="section note"><dt>Note</dt><dd>Usually used within a CRITICAL section. </dd></dl>

</div>
</div>
<a id="ga3c84177a6c8922b997d9a0bb94ec0ff9" name="ga3c84177a6c8922b997d9a0bb94ec0ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c84177a6c8922b997d9a0bb94ec0ff9">&#9670;&#160;</a></span>CORE_YieldNvicMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CORE_YieldNvicMask </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *</td>          <td class="paramname"><span class="paramname"><em>enable</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Brief NVIC interrupt enable/disable sequence to allow handling of pending interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>A mask specifying which NVIC interrupts to briefly enable.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Usually used within an NVIC mask section. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
