//Verilog HDL for "rail12lp", "MOM1" "functional"


module MOM1 ( CB, CT, VDD, VNW, VPW, VSS );

  inout CT;
  inout VNW;
  inout VDD;
  inout CB;
  inout VSS;
  inout VPW;
endmodule
