cellMap,*ResistiveDivider,*ResistiveDivider,*Stimulator_IMP,*schematic
netMap,*ResistiveDivider,*gnd!,*0
netMap,*ResistiveDivider,*vdd3!,*vdd3!
netMap,*ResistiveDivider,*vdde!,*vdde!
netMap,*ResistiveDivider,*vdd!,*vdd!
instMap,*ResistiveDivider,*R37,*R37
instMaster,*ResistiveDivider,*R37,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R36,*R36
instMaster,*ResistiveDivider,*R36,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R35,*R35
instMaster,*ResistiveDivider,*R35,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R34,*R34
instMaster,*ResistiveDivider,*R34,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R33,*R33
instMaster,*ResistiveDivider,*R33,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R32,*R32
instMaster,*ResistiveDivider,*R32,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R31,*R31
instMaster,*ResistiveDivider,*R31,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R30,*R30
instMaster,*ResistiveDivider,*R30,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R29,*R29
instMaster,*ResistiveDivider,*R29,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R28,*R28
instMaster,*ResistiveDivider,*R28,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R27,*R27
instMaster,*ResistiveDivider,*R27,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R26,*R26
instMaster,*ResistiveDivider,*R26,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R25,*R25
instMaster,*ResistiveDivider,*R25,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R24,*R24
instMaster,*ResistiveDivider,*R24,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R23,*R23
instMaster,*ResistiveDivider,*R23,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R22,*R22
instMaster,*ResistiveDivider,*R22,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R21,*R21
instMaster,*ResistiveDivider,*R21,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R20,*R20
instMaster,*ResistiveDivider,*R20,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R19,*R19
instMaster,*ResistiveDivider,*R19,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R18,*R18
instMaster,*ResistiveDivider,*R18,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R17,*R17
instMaster,*ResistiveDivider,*R17,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R16,*R16
instMaster,*ResistiveDivider,*R16,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R15,*R15
instMaster,*ResistiveDivider,*R15,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R14,*R14
instMaster,*ResistiveDivider,*R14,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R13,*R13
instMaster,*ResistiveDivider,*R13,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R12,*R12
instMaster,*ResistiveDivider,*R12,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R11,*R11
instMaster,*ResistiveDivider,*R11,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R10,*R10
instMaster,*ResistiveDivider,*R10,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R9,*R9
instMaster,*ResistiveDivider,*R9,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R8,*R8
instMaster,*ResistiveDivider,*R8,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R7,*R7
instMaster,*ResistiveDivider,*R7,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R6,*R6
instMaster,*ResistiveDivider,*R6,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R5,*R5
instMaster,*ResistiveDivider,*R5,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R4,*R4
instMaster,*ResistiveDivider,*R4,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R3,*R3
instMaster,*ResistiveDivider,*R3,*PRIMLIB_rpp1k1_spectre,*rpp1k1
instMap,*ResistiveDivider,*R2,*R2
instMaster,*ResistiveDivider,*R2,*PRIMLIB_rpp1k1_spectre,*rpp1k1
portMap,*ResistiveDivider,*V1,*V1
portMap,*ResistiveDivider,*V2,*V2
portMap,*ResistiveDivider,*VOUT,*VOUT
