/home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_tb.sv {0 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_tb.sv(433): (vlog-2163) Macro `ROOT_PATH is undefined.
** Error: (vlog-13069) /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_tb.sv(433): near ",": syntax error, unexpected ','.

} {3.0 5.0} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_regfile_tb.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_regfile_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module vec_regfile_tb

Top level modules:
	vec_regfile_tb

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_lanes.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_lanes.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_lsu.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_lsu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vec_lsu_sv_unit
-- Compiling module vec_lsu

Top level modules:
	vec_lsu

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_lanes_defs.svh {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_lanes_defs.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/dadda_tb.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/dadda_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dadda_8TB

Top level modules:
	dadda_8TB

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vector_processor_sv_unit
-- Importing package axi_4_pkg
-- Compiling module vector_processor
-- Compiling module instruction_data_queue

Top level modules:
	vector_processor

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/accumulator_8_tb.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/accumulator_8_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_accumulator_8

Top level modules:
	tb_accumulator_8

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_defs.svh {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_defs.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vector_processor_defs_svh_unit

Top level modules:
	--none--

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_master_controller.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_master_controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package axi_4_master_controller_sv_unit
-- Importing package axi_4_pkg
-- Compiling module axi_4_master_controller

Top level modules:
	axi_4_master_controller

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/top_8_tb.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/top_8_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_top

Top level modules:
	tb_top

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_slave_mem.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_slave_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package axi_4_slave_mem_sv_unit
-- Importing package axi_4_pkg
-- Compiling module axi4_slave_mem

Top level modules:
	axi4_slave_mem

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit_tb.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_defs.svh {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_defs.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/tb_vec_lsu.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/tb_vec_lsu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_vec_lsu

Top level modules:
	tb_vec_lsu

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_csr_regfile_tb.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_csr_regfile_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/adder_subtractor.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/adder_subtractor.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package adder_subtractor_sv_unit
-- Compiling module adder8
-- Compiling module mux_sew_32
-- Compiling module mux_sew_16_32
-- Compiling module mux_ctr
-- Compiling module adder_subtractor_32bit
-- Compiling module adder_subtractor

Top level modules:
	adder_subtractor

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/top_8.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/top_8.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module top

Top level modules:
	top

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/dada.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/dada.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dadda_8
-- Compiling module csa_dadda
-- Compiling module HA

Top level modules:
	dadda_8

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_master.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_master.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package axi_4_master_sv_unit
-- Importing package axi_4_pkg
-- Compiling module axi_4_master

Top level modules:
	axi_4_master

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_csr_dec.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_csr_dec.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module vec_csr_dec

Top level modules:
	vec_csr_dec

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv {2 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module vector_mask_unit
-- Compiling module comb_mask_operations
-- Compiling module sew_encoder
-- Compiling module comb_for_vsew_08
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(220): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(224): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(226): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(228): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(230): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(232): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(234): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module comb_for_vsew_16
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(262): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(266): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(270): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(272): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(274): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(276): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module comb_for_vsew_32
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(304): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(308): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(310): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(312): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(316): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(318): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module comb_for_vsew_64
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(346): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(350): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(352): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(354): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(356): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(358): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit.sv(360): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module mux2x1
-- Compiling module mux4x1
-- Compiling module check_generator
-- Compiling module mux_output

Top level modules:
	vector_mask_unit

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_datapath.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vector_processor_datapath_sv_unit
-- Compiling module vector_processor_datapth
-- Compiling module data_mux_2x1
-- Compiling module data_mux_3x1

Top level modules:
	vector_processor_datapth

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit_defs.svh {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_mask_unit_defs.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vec_decode_sv_unit
-- Compiling module vec_decode

Top level modules:
	vec_decode

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_slave_controller.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_slave_controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package axi_4_slave_controller_sv_unit
-- Importing package axi_4_pkg
-- Compiling module axi_4_slave_controller

Top level modules:
	axi_4_slave_controller

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/val_ready_controller.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/val_ready_controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module val_ready_controller

Top level modules:
	val_ready_controller

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_csr_regfile.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_csr_regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vec_csr_regfile_sv_unit
-- Compiling module vec_csr_regfile

Top level modules:
	vec_csr_regfile

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_defs.svh {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_defs.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/execution_unit.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/execution_unit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package execution_unit_sv_unit
-- Compiling module execution_unit

Top level modules:
	execution_unit

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_csr_regfile_defs.svh {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_csr_regfile_defs.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_regfile.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vec_regfile_sv_unit
-- Compiling module vec_regfile

Top level modules:
	vec_regfile

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/multiplir_8_tb.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/multiplir_8_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_multiplier_8

Top level modules:
	tb_multiplier_8

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/multiplier_8.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/multiplier_8.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multiplier_8

Top level modules:
	multiplier_8

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_regfile_defs.svh {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_regfile_defs.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vec_regfile_defs_svh_unit

Top level modules:
	--none--

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/accumulator_8.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/accumulator_8.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module accumulator_8

Top level modules:
	accumulator_8

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/carry_save.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/execution_unit/multiplier_8/carry_save.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module carry_save_8

Top level modules:
	carry_save_8

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/tb_vec_csr_dec.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/tb_vec_csr_dec.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_vec_csr_dec

Top level modules:
	tb_vec_csr_dec

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_lanes_tb.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_lanes_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_controller.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vector_processor_controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vector_processor_controller_sv_unit
-- Compiling module vector_processor_controller

Top level modules:
	vector_processor_controller

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_pkg.sv {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/axi_4_pkg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package axi_4_pkg

Top level modules:
	--none--

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_de_csr_defs.svh {1 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_de_csr_defs.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package vec_de_csr_defs_svh_unit

Top level modules:
	--none--

} {} {}} /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv {2 {vlog -work work -sv -stats=none /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module vec_decode_tb
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(117): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(126): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(164): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(173): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(182): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(191): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(242): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(253): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(262): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(271): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: /home/javeria/Documents/Final_Year_Project/rtl/vector_processor/vec_decode_tb.sv(280): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	vec_decode_tb

} {} {}}
