{"name":"casperfpga_derive","vers":"0.1.0","deps":[{"name":"casper_utils","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"kstring","req":"^2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^1","features":["full","extra-traits"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"22cc842d1418a1d5bfd6e34eb15be403d51da387855f28d51d132ce9f75b9ddb","features":{},"yanked":false}