/* automatically generated by rust-bindgen 0.60.1 */

pub const OQS_VERSION_TEXT: &[u8; 6usize] = b"0.7.2\0";
pub const OQS_COMPILE_BUILD_TARGET: &[u8; 30usize] = b"x86_64-Linux-6.8.0-59-generic\0";
pub const OQS_DIST_BUILD: u32 = 1;
pub const OQS_DIST_X86_64_BUILD: u32 = 1;
pub const OQS_BUILD_ONLY_LIB: u32 = 1;
pub const OQS_OPT_TARGET: &[u8; 8usize] = b"generic\0";
pub const OQS_USE_OPENSSL: u32 = 1;
pub const OQS_USE_SHA2_OPENSSL: u32 = 1;
pub const OQS_ENABLE_SHA3_xkcp_low_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_BIKE: u32 = 1;
pub const OQS_ENABLE_KEM_bike_l1: u32 = 1;
pub const OQS_ENABLE_KEM_bike_l3: u32 = 1;
pub const OQS_ENABLE_KEM_FRODOKEM: u32 = 1;
pub const OQS_ENABLE_KEM_frodokem_640_aes: u32 = 1;
pub const OQS_ENABLE_KEM_frodokem_640_shake: u32 = 1;
pub const OQS_ENABLE_KEM_frodokem_976_aes: u32 = 1;
pub const OQS_ENABLE_KEM_frodokem_976_shake: u32 = 1;
pub const OQS_ENABLE_KEM_frodokem_1344_aes: u32 = 1;
pub const OQS_ENABLE_KEM_frodokem_1344_shake: u32 = 1;
pub const OQS_ENABLE_SIG_PICNIC: u32 = 1;
pub const OQS_ENABLE_SIG_picnic_L1_UR: u32 = 1;
pub const OQS_ENABLE_SIG_picnic_L1_FS: u32 = 1;
pub const OQS_ENABLE_SIG_picnic_L1_full: u32 = 1;
pub const OQS_ENABLE_SIG_picnic_L3_UR: u32 = 1;
pub const OQS_ENABLE_SIG_picnic_L3_FS: u32 = 1;
pub const OQS_ENABLE_SIG_picnic_L3_full: u32 = 1;
pub const OQS_ENABLE_SIG_picnic_L5_UR: u32 = 1;
pub const OQS_ENABLE_SIG_picnic_L5_FS: u32 = 1;
pub const OQS_ENABLE_SIG_picnic_L5_full: u32 = 1;
pub const OQS_ENABLE_SIG_picnic3_L1: u32 = 1;
pub const OQS_ENABLE_SIG_picnic3_L3: u32 = 1;
pub const OQS_ENABLE_SIG_picnic3_L5: u32 = 1;
pub const OQS_ENABLE_KEM_CLASSIC_MCELIECE: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_348864: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_348864_avx: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_348864f: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_348864f_avx: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_460896: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_460896_avx: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_460896f: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_460896f_avx: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_6688128: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_6688128_avx: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_6688128f: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_6688128f_avx: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_6960119: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_6960119_avx: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_6960119f: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_6960119f_avx: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_8192128: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_8192128_avx: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_8192128f: u32 = 1;
pub const OQS_ENABLE_KEM_classic_mceliece_8192128f_avx: u32 = 1;
pub const OQS_ENABLE_KEM_HQC: u32 = 1;
pub const OQS_ENABLE_KEM_hqc_128: u32 = 1;
pub const OQS_ENABLE_KEM_hqc_128_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_hqc_192: u32 = 1;
pub const OQS_ENABLE_KEM_hqc_192_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_hqc_256: u32 = 1;
pub const OQS_ENABLE_KEM_hqc_256_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_KYBER: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_512: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_512_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_768: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_768_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_1024: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_1024_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_512_90s: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_512_90s_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_768_90s: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_768_90s_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_1024_90s: u32 = 1;
pub const OQS_ENABLE_KEM_kyber_1024_90s_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_NTRU: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hps2048509: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hps2048509_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hps2048677: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hps2048677_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hps4096821: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hps4096821_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hps40961229: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hrss701: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hrss701_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntru_hrss1373: u32 = 1;
pub const OQS_ENABLE_KEM_NTRUPRIME: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_ntrulpr653: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_ntrulpr653_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_ntrulpr761: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_ntrulpr761_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_ntrulpr857: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_ntrulpr857_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_ntrulpr1277: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_ntrulpr1277_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_sntrup653: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_sntrup653_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_sntrup761: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_sntrup761_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_sntrup857: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_sntrup857_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_sntrup1277: u32 = 1;
pub const OQS_ENABLE_KEM_ntruprime_sntrup1277_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_SABER: u32 = 1;
pub const OQS_ENABLE_KEM_saber_lightsaber: u32 = 1;
pub const OQS_ENABLE_KEM_saber_lightsaber_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_saber_saber: u32 = 1;
pub const OQS_ENABLE_KEM_saber_saber_avx2: u32 = 1;
pub const OQS_ENABLE_KEM_saber_firesaber: u32 = 1;
pub const OQS_ENABLE_KEM_saber_firesaber_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_DILITHIUM: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_2: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_2_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_3: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_3_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_5: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_5_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_2_aes: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_2_aes_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_3_aes: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_3_aes_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_5_aes: u32 = 1;
pub const OQS_ENABLE_SIG_dilithium_5_aes_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_FALCON: u32 = 1;
pub const OQS_ENABLE_SIG_falcon_512: u32 = 1;
pub const OQS_ENABLE_SIG_falcon_512_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_falcon_1024: u32 = 1;
pub const OQS_ENABLE_SIG_falcon_1024_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_RAINBOW: u32 = 1;
pub const OQS_ENABLE_SIG_rainbow_III_classic: u32 = 1;
pub const OQS_ENABLE_SIG_rainbow_III_circumzenithal: u32 = 1;
pub const OQS_ENABLE_SIG_rainbow_III_compressed: u32 = 1;
pub const OQS_ENABLE_SIG_rainbow_V_classic: u32 = 1;
pub const OQS_ENABLE_SIG_rainbow_V_circumzenithal: u32 = 1;
pub const OQS_ENABLE_SIG_rainbow_V_compressed: u32 = 1;
pub const OQS_ENABLE_SIG_SPHINCS: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_128f_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_128f_robust_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_128f_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_128f_simple_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_128s_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_128s_robust_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_128s_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_128s_simple_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_192f_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_192f_robust_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_192f_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_192f_simple_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_192s_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_192s_robust_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_192s_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_192s_simple_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_256f_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_256f_robust_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_256f_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_256f_simple_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_256s_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_256s_robust_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_256s_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_haraka_256s_simple_aesni: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_128f_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_128f_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_128f_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_128f_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_128s_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_128s_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_128s_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_128s_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_192f_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_192f_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_192f_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_192f_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_192s_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_192s_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_192s_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_192s_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_256f_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_256f_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_256f_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_256f_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_256s_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_256s_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_256s_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_sha256_256s_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_128f_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_128f_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_128f_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_128f_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_128s_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_128s_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_128s_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_128s_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_192f_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_192f_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_192f_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_192f_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_192s_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_192s_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_192s_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_192s_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_256f_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_256f_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_256f_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_256f_simple_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_256s_robust: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_256s_robust_avx2: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_256s_simple: u32 = 1;
pub const OQS_ENABLE_SIG_sphincs_shake256_256s_simple_avx2: u32 = 1;
#[repr(i32)]
#[derive(Debug, Copy, Clone, Hash, PartialEq, Eq)]
pub enum OQS_STATUS {
    OQS_ERROR = -1,
    OQS_SUCCESS = 0,
    OQS_EXTERNAL_LIB_ERROR_OPENSSL = 50,
}
#[repr(u32)]
#[derive(Debug, Copy, Clone, Hash, PartialEq, Eq)]
pub enum OQS_CPU_EXT {
    OQS_CPU_EXT_INIT = 0,
    OQS_CPU_EXT_ADX = 1,
    OQS_CPU_EXT_AES = 2,
    OQS_CPU_EXT_AVX = 3,
    OQS_CPU_EXT_AVX2 = 4,
    OQS_CPU_EXT_AVX512 = 5,
    OQS_CPU_EXT_BMI1 = 6,
    OQS_CPU_EXT_BMI2 = 7,
    OQS_CPU_EXT_PCLMULQDQ = 8,
    OQS_CPU_EXT_VPCLMULQDQ = 9,
    OQS_CPU_EXT_POPCNT = 10,
    OQS_CPU_EXT_SSE = 11,
    OQS_CPU_EXT_SSE2 = 12,
    OQS_CPU_EXT_SSE3 = 13,
    OQS_CPU_EXT_ARM_AES = 14,
    OQS_CPU_EXT_ARM_SHA2 = 15,
    OQS_CPU_EXT_ARM_SHA3 = 16,
    OQS_CPU_EXT_ARM_NEON = 17,
    OQS_CPU_EXT_COUNT = 18,
}
extern "C" {
    pub fn OQS_CPU_has_extension(ext: OQS_CPU_EXT) -> ::libc::c_int;
}
extern "C" {
    pub fn OQS_init();
}
extern "C" {
    pub fn OQS_version() -> *const ::libc::c_char;
}
extern "C" {
    pub fn OQS_MEM_secure_bcmp(
        a: *const ::libc::c_void,
        b: *const ::libc::c_void,
        len: usize,
    ) -> ::libc::c_int;
}
extern "C" {
    pub fn OQS_MEM_cleanse(ptr: *mut ::libc::c_void, len: usize);
}
extern "C" {
    pub fn OQS_MEM_secure_free(ptr: *mut ::libc::c_void, len: usize);
}
extern "C" {
    pub fn OQS_MEM_insecure_free(ptr: *mut ::libc::c_void);
}
extern "C" {
    pub fn OQS_MEM_aligned_alloc(alignment: usize, size: usize) -> *mut ::libc::c_void;
}
extern "C" {
    pub fn OQS_MEM_aligned_free(ptr: *mut ::libc::c_void);
}
