; Generated by holtek-gcc v3.18, Fri May 31 17:54:41 2019
; 
; Configuration:
;       with long instruction
;       Single ROM, Multi-RAM
;       bits_per_rom_unit:16
;       with mp1
;       with tbhp, address(0x9)
;          Use tabrd-const
;       
; SFR address of long-instruction arch:
;    mp0 = -1,1,0
;    mp1 = 4,3,2
;    mp2 = 14,13,12
;    tbp = 9,7,8
;    acc = 5
;    pcl = 6
;    status = 10
;    bp = 11
;    intc = 16
;       
;       
; use 'tabrdc' instead of 'tabrd'
;       

#pragma translator "holtek-gcc 4.6.4" "3.18" "build 20130711"
; Rebuild 828

ir equ [2]
mp equ [3]
sbp equ [4]
acc equ [5]
bp equ [11]
tblp equ [7]
tbhp equ [9]
status equ [10]
c equ [10].0
ac equ [10].1
z equ [10].2
ov equ [10].3
cz equ [10].6
sc equ [10].7
intc equ [16]

extern ra:byte
extern rb:byte
extern rc:byte
extern rd:byte
extern re:byte
extern rf:byte
extern rg:byte
extern rh:byte
extern _Crom2Prom:near
extern _Crom2PromNext:near

RAMBANK 0 @BITDATASEC, @BITDATASEC1
@HCCINIT	.section 'data'
@HCCINIT0	.section 'data'
@BITDATASEC	 .section 'data'
@BITDATASEC1	 .section 'data'

#pragma debug scope 1 1
	extern __DELAY3:near
	extern __DELAYX3:near
	extern __DELAYX6:near
	extern __DELAYY5:near
	extern __DELAYY3:near
	extern _builtin_holtek_delay_2:byte
public _Interrupt_CMP0_SYNC_ISR
#pragma debug scope 2 1
#line 9 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_CMP0_SYNC_ISR_code .section at 8 'code'
_Interrupt_CMP0_SYNC_ISR:
ifdef INTERRUPT_DELAY
	nop
endif
	reti
#line 9 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
public _Interrupt_CMP1_OV_ISR
#pragma debug scope 3 1
#line 21 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_CMP1_OV_ISR_code .section at 12 'code'
_Interrupt_CMP1_OV_ISR:
ifdef INTERRUPT_DELAY
	nop
endif
	reti
#line 21 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
public _Interrupt_CMP2_ZC_ISR
#pragma debug scope 4 1
#line 33 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_CMP2_ZC_ISR_code .section at 16 'code'
_Interrupt_CMP2_ZC_ISR:
ifdef INTERRUPT_DELAY
	nop
endif
	reti
#line 33 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
public _Interrupt_CMP3_VSUG_ISR
#pragma debug scope 5 1
#line 45 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_CMP3_VSUG_ISR_code .section at 20 'code'
_Interrupt_CMP3_VSUG_ISR:
ifdef INTERRUPT_DELAY
	nop
endif
	reti
#line 45 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
public _Interrupt_CMP4_OC_ISR
#pragma debug scope 6 1
#line 56 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_CMP4_OC_ISR_code .section at 24 'code'
_Interrupt_CMP4_OC_ISR:
ifdef INTERRUPT_DELAY
	nop
endif
	reti
#line 56 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
public _Interrupt_SYNC_ISR
#pragma debug scope 7 1
#line 68 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_SYNC_ISR_code .section at 28 'code'
_Interrupt_SYNC_ISR:
ifdef INTERRUPT_DELAY
	nop
endif
	reti
#line 68 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
___mfi0 equ [24]
public _Interrupt_PTM0_CCRA
#pragma debug scope 8 1
#line 169 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_PTM0_CCRA_code .section at 36 'code'
ifdef INTERRUPT_DELAY
	nop
endif
	mov r1,a
	mov a,status
ifndef INTERRUPT_DELAY
	mov r2,a
endif
	jmp _Interrupt_PTM0_CCRA
#pragma debug scope 1 1
@dummy36 proc
	call _Interrupt_PTM0_CCRA
@dummy36 endp
#pragma debug scope 9 1
_Interrupt_PTM0_CCRA .section 'code'
_Interrupt_PTM0_CCRA proc
ifdef INTERRUPT_DELAY
	mov r2,a
endif
#line 170 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [24].5
#line 171 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [24].4
#line 172 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [24].6
	mov a,r2
	mov status,a
	mov a,r1
	reti
_Interrupt_PTM0_CCRA endp

#line 172 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
public _Interrupt_TB1_ISR
#pragma debug scope 10 1
#line 181 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_TB1_ISR_code .section at 40 'code'
_Interrupt_TB1_ISR:
ifdef INTERRUPT_DELAY
	nop
endif
	reti
#line 181 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
public _Interrupt_TMR_ISR
#pragma debug scope 11 1
#line 191 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_TMR_ISR_code .section at 44 'code'
_Interrupt_TMR_ISR:
ifdef INTERRUPT_DELAY
	nop
endif
	reti
#line 191 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
___mfi1 equ [28]
___pc equ [39]
public _Interrupt_CTM0_CCRA
#pragma debug scope 12 1
#line 224 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_CTM0_CCRA_code .section at 52 'code'
ifdef INTERRUPT_DELAY
	nop
endif
	mov r1,a
	mov a,status
ifndef INTERRUPT_DELAY
	mov r2,a
endif
	jmp _Interrupt_CTM0_CCRA
#pragma debug scope 1 1
@dummy52 proc
	call _Interrupt_CTM0_CCRA
@dummy52 endp
#pragma debug scope 13 1
_Interrupt_CTM0_CCRA .section 'code'
_Interrupt_CTM0_CCRA proc
ifdef INTERRUPT_DELAY
	mov r2,a
endif
#line 225 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [28].5
#line 226 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [28].4
#line 227 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [28].6
#line 228 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flagtime[0].0
#line 229 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	inca _R_time200ms[0]
	mov ra,a
	mov a,ra
	mov _R_time200ms[0],a
#line 230 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,99
	sub a,ra
	sz c
	jmp _L12
#line 231 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _R_time200ms[0]
#line 232 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flagtime[0].1
#line 233 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flag3[0].2
#line 241 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	inca _R_time3s[0]
	mov ra,a
#line 242 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,14
	sub a,ra
	snz c
	jmp _L13
#line 241 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,ra
	mov _R_time3s[0],a
	jmp _L14
_L13:
#line 243 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _R_time3s[0]
#line 244 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flagtime[0].3
_L14:
#line 249 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	snz _flag0[0].7
	jmp _L16
#line 250 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	inca _R_time10s[0]
	mov ra,a
	mov a,ra
	mov _R_time10s[0],a
#line 251 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,49
	sub a,ra
	sz c
	jmp _L16
#line 252 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flag0[0].6
_L16:
#line 257 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	snz _flag2[0].4
	jmp _L18
#line 258 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	inca _R_time20s[0]
	mov ra,a
	mov a,ra
	mov _R_time20s[0],a
#line 259 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,99
	sub a,ra
	sz c
	jmp _L12
#line 260 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _R_time20s[0]
#line 261 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flagtime[0].4
#line 262 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,_R_workmode[0]
	sub a,3
	snz z
	jmp _L12
#line 263 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,4
	mov _R_workmode[0],a
#line 264 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flag0[0].2
#line 265 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flag2[0].3
	jmp _L12
_L18:
#line 269 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _R_time20s[0]
#line 270 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _flagtime[0].4
_L12:
#line 276 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	snz _flag3[0].5
	jmp _L20
#line 277 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,1
	add a,_R_inttime1min[0]
	mov rb,a
	mov a,0
	adc a,_R_inttime1min[1]
	mov rc,a
	mov a,rb
	mov _R_inttime1min[0],a
	mov a,rc
	mov _R_inttime1min[1],a
#line 278 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,47
	sub a,rb
	mov a,117
	sbc a,rc
	sz c
	jmp _L22
#line 279 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _R_inttime1min[0]
	clr _R_inttime1min[1]
#line 281 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,1
	add a,_R_intchargetime[0]
	mov rb,a
	mov a,0
	adc a,_R_intchargetime[1]
	mov rc,a
	mov a,rb
	mov _R_intchargetime[0],a
	mov a,rc
	mov _R_intchargetime[1],a
#line 282 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,rb
	sub a,_R_intsettime[0]
	mov a,rc
	sbc a,_R_intsettime[1]
	snz c
	jmp _L22
#line 283 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _R_intchargetime[0]
	clr _R_intchargetime[1]
#line 284 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set [39].3
#line 285 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flag3[0].6
	jmp _L22
_L20:
#line 289 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _R_inttime1min[0]
	clr _R_inttime1min[1]
#line 290 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _R_intchargetime[0]
	clr _R_intchargetime[1]
_L22:
#line 293 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	snz _flag3[0].3
	jmp _L10
#line 294 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	inca _R_time500ms[0]
	mov ra,a
	mov a,ra
	mov _R_time500ms[0],a
#line 295 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	mov a,249
	sub a,ra
	sz c
	jmp _L10
#line 296 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr _R_time500ms[0]
#line 297 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	set _flagtime[0].2
_L10:
	mov a,r2
	mov status,a
	mov a,r1
	reti
_Interrupt_CTM0_CCRA endp

#line 297 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
___mfi2 equ [29]
public _Interrupt_CTM1_CCRA
#pragma debug scope 14 1
#line 309 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_CTM1_CCRA_code .section at 56 'code'
ifdef INTERRUPT_DELAY
	nop
endif
	mov r1,a
	mov a,status
ifndef INTERRUPT_DELAY
	mov r2,a
endif
	jmp _Interrupt_CTM1_CCRA
#pragma debug scope 1 1
@dummy56 proc
	call _Interrupt_CTM1_CCRA
@dummy56 endp
#pragma debug scope 15 1
_Interrupt_CTM1_CCRA .section 'code'
_Interrupt_CTM1_CCRA proc
ifdef INTERRUPT_DELAY
	mov r2,a
endif
#line 310 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [29].5
#line 311 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [29].4
#line 312 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [29].6
	mov a,r2
	mov status,a
	mov a,r1
	reti
_Interrupt_CTM1_CCRA endp

#line 312 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
___mfi3 equ [30]
public _Interrupt_INT1_LVD
#pragma debug scope 16 1
#line 323 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
@Interrupt_INT1_LVD_code .section at 60 'code'
ifdef INTERRUPT_DELAY
	nop
endif
	mov r1,a
	mov a,status
ifndef INTERRUPT_DELAY
	mov r2,a
endif
	jmp _Interrupt_INT1_LVD
#pragma debug scope 1 1
@dummy60 proc
	call _Interrupt_INT1_LVD
@dummy60 endp
#pragma debug scope 17 1
_Interrupt_INT1_LVD .section 'code'
_Interrupt_INT1_LVD proc
ifdef INTERRUPT_DELAY
	mov r2,a
endif
#line 324 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [30].4
#line 325 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
	clr [30].5
	mov a,r2
	mov status,a
	mov a,r1
	reti
_Interrupt_INT1_LVD endp

#line 325 "F:\2_Source\NW1951_NW2018_20SOP 上海佳点 BBU 控制器-V00\CODE\source\Interrupt.c"
#pragma debug scope 1 1
#pragma debug struct_begin 42 "__mfi0_bits"
#pragma debug field 21 8 0 1 "__ptm0pe" ;0,1
#pragma debug field 21 8 0 1 "__ptm0ae" ;1,1
#pragma debug field 21 8 0 1 "__tb0e" ;2,1
#pragma debug field 21 8 0 1 ;3,1
#pragma debug field 21 8 0 1 "__ptm0pf" ;4,1
#pragma debug field 21 8 0 1 "__ptm0af" ;5,1
#pragma debug field 21 8 0 1 "__tb0f" ;6,1
#pragma debug field 21 8 0 1 ;7,1
#pragma debug struct_end
#pragma debug union_begin 43 ""
#pragma debug field 2 42 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 43 1 ___mfi0 "__mfi0" 1
#pragma debug struct_begin 44 "__mfi1_bits"
#pragma debug field 21 8 0 1 "__ctm0pe" ;0,1
#pragma debug field 21 8 0 1 "__ctm0ae" ;1,1
#pragma debug field 21 8 0 1 "__ade" ;2,1
#pragma debug field 21 8 0 1 ;3,1
#pragma debug field 21 8 0 1 "__ctm0pf" ;4,1
#pragma debug field 21 8 0 1 "__ctm0af" ;5,1
#pragma debug field 21 8 0 1 "__adf" ;6,1
#pragma debug field 21 8 0 1 ;7,1
#pragma debug struct_end
#pragma debug union_begin 45 ""
#pragma debug field 2 44 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 45 1 ___mfi1 "__mfi1" 1
#pragma debug struct_begin 46 "__mfi2_bits"
#pragma debug field 21 8 0 1 "__ctm1pe" ;0,1
#pragma debug field 21 8 0 1 "__ctm1ae" ;1,1
#pragma debug field 21 8 0 1 "__dee" ;2,1
#pragma debug field 21 8 0 1 ;3,1
#pragma debug field 21 8 0 1 "__ctm1pf" ;4,1
#pragma debug field 21 8 0 1 "__ctm1af" ;5,1
#pragma debug field 21 8 0 1 "__def" ;6,1
#pragma debug field 21 8 0 1 ;7,1
#pragma debug struct_end
#pragma debug union_begin 47 ""
#pragma debug field 2 46 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 47 1 ___mfi2 "__mfi2" 1
#pragma debug struct_begin 48 "__mfi3_bits"
#pragma debug field 21 8 0 1 "__int1e" ;0,1
#pragma debug field 21 8 0 1 "__lve" ;1,1
#pragma debug field 21 8 0 2 ;2,2
#pragma debug field 21 8 0 1 "__int1f" ;4,1
#pragma debug field 21 8 0 1 "__lvf" ;5,1
#pragma debug field 21 8 0 2 ;6,2
#pragma debug struct_end
#pragma debug union_begin 49 ""
#pragma debug field 2 48 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 49 1 ___mfi3 "__mfi3" 1
#pragma debug struct_begin 50 "__pc_bits"
#pragma debug field 21 8 0 1 "__pc0" ;0,1
#pragma debug field 21 8 0 1 "__pc1" ;1,1
#pragma debug field 21 8 0 1 "__pc2" ;2,1
#pragma debug field 21 8 0 1 "__pc3" ;3,1
#pragma debug field 21 8 0 1 "__pc4" ;4,1
#pragma debug field 21 8 0 3 ;5,3
#pragma debug struct_end
#pragma debug union_begin 51 ""
#pragma debug field 2 50 "bits"
#pragma debug field 0 8 "byte"
#pragma debug union_end
#pragma debug variable 51 1 ___pc "__pc" 1

; output external variables
extern _R_time500ms:byte
extern _R_intsettime:byte
extern _R_intchargetime:byte
extern _R_inttime1min:byte
extern _R_workmode:byte
extern _R_time20s:byte
extern _flag2:byte
extern _R_time10s:byte
extern _flag0:byte
extern _R_time3s:byte
extern _flag3:byte
extern _R_time200ms:byte
extern _flagtime:byte
extern r1:byte
extern r2:byte

; 
; Generated by holtek-gcc v3.18, Fri May 31 17:54:41 2019
; Rebuild 828
; end of file
