#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun 22 19:48:03 2025
# Process ID         : 15684
# Current directory  : E:/My Drive/Learning Path/Hardware Modelling using Verilog/digital-design-verilog/traffic_light/sim
# Command line       : vivado.exe -mode batch -source synth.tcl
# Log file           : E:/My Drive/Learning Path/Hardware Modelling using Verilog/digital-design-verilog/traffic_light/sim/vivado.log
# Journal file       : E:/My Drive/Learning Path/Hardware Modelling using Verilog/digital-design-verilog/traffic_light/sim\vivado.jou
# Running On         : UchchhashBD
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i5-8500 CPU @ 3.00GHz
# CPU Frequency      : 3000 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 25626 MB
# Swap memory        : 1610 MB
# Total Virtual      : 27236 MB
# Available Virtual  : 8751 MB
#-----------------------------------------------------------
source synth.tcl
# set_part xc7a35tcpg236-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35tcpg236-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog {filelist_synth.f}
# synth_design -top traffic_light -part xc7a35tcpg236-1
Command: synth_design -top traffic_light -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21728
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 849.438 ; gain = 477.555
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near '.' [E:/My Drive/Learning Path/Hardware Modelling using Verilog/digital-design-verilog/traffic_light/sim/filelist_synth.f:1]
INFO: [Synth 8-9084] Verilog file 'E:/My Drive/Learning Path/Hardware Modelling using Verilog/digital-design-verilog/traffic_light/sim/filelist_synth.f' ignored due to errors
ERROR: [Synth 8-12188] Failed to read verilog 'E:/My Drive/Learning Path/Hardware Modelling using Verilog/digital-design-verilog/traffic_light/sim/filelist_synth.f'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 949.301 ; gain = 577.418
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Jun 22 19:48:17 2025...
