// Seed: 2188513092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  id_9(
      .id_0(id_7), .id_1(id_8)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1 or posedge (id_1)) begin
    id_1 = id_1;
  end
  always @(*);
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_2
  );
  assign id_4 = id_3[1'b0 : ""];
  assign id_4 = id_3;
  wire id_5;
endmodule
