<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>VHDL_数据类型与运算操作符 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="客体   客体(Object)：可以赋值的对象。   不同的客体的物理意义不同，作用范围也不一样。 客体的分类：   信号(Signal) 变量  共享变量(Shared Variable) 局部变量(Variable)   常数变量(Constant) 文件(File)    客体的名字称为标识符。 注意VHDL的标识符并不区分大小写。 标识符可由大小写字母、数字、下划线组成。 标识符必须以字母">
<meta property="og:type" content="article">
<meta property="og:title" content="VHDL_数据类型与运算操作符">
<meta property="og:url" content="http://example.com/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="客体   客体(Object)：可以赋值的对象。   不同的客体的物理意义不同，作用范围也不一样。 客体的分类：   信号(Signal) 变量  共享变量(Shared Variable) 局部变量(Variable)   常数变量(Constant) 文件(File)    客体的名字称为标识符。 注意VHDL的标识符并不区分大小写。 标识符可由大小写字母、数字、下划线组成。 标识符必须以字母">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2024-03-17T03:02:25.000Z">
<meta property="article:modified_time" content="2024-06-03T07:30:25.136Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="VHDL">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'VHDL_数据类型与运算操作符',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-color: #4582A0;"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">92</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">91</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">23</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/private_img/cover.svg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">YILON</span></a><a class="nav-page-title" href="/"><span class="site-name">VHDL_数据类型与运算操作符</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">VHDL_数据类型与运算操作符</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-03-17T03:02:25.000Z" title="发表于 2024-03-17 11:02:25">2024-03-17</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-06-03T07:30:25.136Z" title="更新于 2024-06-03 15:30:25">2024-06-03</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/VHDL/">VHDL</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1>客体</h1>
<blockquote>
<ul>
<li>客体(Object)：可以赋值的对象。</li>
</ul>
</blockquote>
<p>不同的客体的物理意义不同，作用范围也不一样。</p>
<p>客体的分类：</p>
<blockquote>
<ul>
<li>信号(Signal)</li>
<li>变量
<ul>
<li>共享变量(Shared Variable)</li>
<li>局部变量(Variable)</li>
</ul>
</li>
<li>常数变量(Constant)</li>
<li>文件(File)</li>
</ul>
</blockquote>
<blockquote>
<p>客体的名字称为<code>标识符</code>。<br>
注意VHDL的标识符并不区分大小写。<br>
标识符可由大小写字母、数字、下划线组成。<br>
标识符必须以字母开头，不能以下划线<code>_</code>结尾，不能出现连续多个的下划线。</p>
</blockquote>
<h2 id="变量">变量</h2>
<ul>
<li>局部变量(Variable)：
<ul>
<li>局部变量只在构造体的<code>进程</code>或<code>子程序</code>语段中定义部分定义，作用域也仅限这语段中；</li>
</ul>
</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">VARIABLE</span> 变量名: 数据类型 [取值范围] [:= 表达式];  <span class="comment">--中括号内容表示可省略</span></span><br></pre></td></tr></table></figure>
<ul>
<li>共享变量(Shared Variable)：
<ul>
<li>共享变量在构造体定义段定义，作用域为该构造体全局</li>
<li>由于构造体的各语段间是并行执行的，使用共享变量一定要注意时序问题</li>
</ul>
</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">SHARED</span> <span class="keyword">VARIABLE</span> 变量名: 数据类型 [取值范围] [:= 表达式];  <span class="comment">--中括号内容表示可省略</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>在仿真过程中，对变量赋值是立即生效的，对其赋值也不能指定延时。</p>
</blockquote>
<h2 id="常数变量">常数变量</h2>
<blockquote>
<p>可定义于<code>构造体定义段</code>、构造体的<code>进程</code>或<code>子程序</code>语段的定义部分、<code>实体</code>、<code>包集合</code>，作用于全局。<br>
常数变量一旦被赋值（通常发生在定义的时候）就不能再改变。</p>
</blockquote>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">CONSTANT</span> 常数名: 数据类型 := 表达式;</span><br></pre></td></tr></table></figure>
<h2 id="信号">信号</h2>
<p>信号时电子电路内部硬件连接的抽象。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">SIGNAL</span> 信号名: 数据类型 [取值范围] [:= 表达式];  <span class="comment">--中括号内容表示可省略</span></span><br><span class="line"><span class="comment">--只有在初始化时可以使用赋值</span></span><br></pre></td></tr></table></figure>
<p>信号可在构造体定义段、<code>实体</code>、<code>包集合</code>中定义，<br>
作用域同样是构造体全局。</p>
<p>与共享变量不同的是，信号的赋值可以基于时序设定。</p>
<h3 id="信号的赋值方式：代入-kbd-kbd">信号的赋值方式：代入<kbd>&lt;=</kbd></h3>
<p>信号的赋值<kbd>&lt;=</kbd>称为<code>代入</code>。</p>
<p>代入可以进行延迟设定，比如</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">s1 &lt;= s2 <span class="keyword">AFTER</span> <span class="number">5</span>ns;</span><br></pre></td></tr></table></figure>
<p>信号代入可赋予无效值，表明不改变当前的值：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">S1 &lt;= <span class="keyword">NULL</span>;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>信号除了在结构体中定义，也可在包集合、实体中定义。<br>
实体的端口可看作一种特殊的信号，不过是需要指定其方向类型罢了。</p>
</blockquote>
<h4 id="进程中信号的代入">进程中信号的代入</h4>
<blockquote>
<p>在进程<kbd>PROCESS</kbd>中，变量的赋值与信号的赋值是不同的。<br>
变量赋值<kbd>:=</kbd>在进程中一经执行便直接赋值；<br>
而信号只有当<code>进程结束</code>或遇到<code>WAIT语句</code>才会进行统一的赋值。</p>
</blockquote>
<p>比如：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line">P1:<span class="keyword">PROCESS</span>(A,B,C,D) <span class="keyword">IS</span>   <span class="comment">--A、B、C、D都是信号</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    D &lt;= A;</span><br><span class="line">    X &lt;= B+D;</span><br><span class="line">    D &lt;= C;</span><br><span class="line">    Y &lt;= B+D;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span> P1;</span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">P1的执行结果为：  </span></span><br><span class="line"><span class="comment">D = C;</span></span><br><span class="line"><span class="comment">X = B+C;</span></span><br><span class="line"><span class="comment">Y = B+C;</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"></span><br><span class="line">P2:<span class="keyword">PROCESS</span>(A,B,C) <span class="keyword">IS</span>    </span><br><span class="line">  <span class="keyword">VARIABLE</span> n:<span class="built_in">BIT</span> := <span class="string">&#x27;1&#x27;</span>;   <span class="comment">--n是变量</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    n := A;        </span><br><span class="line">    X &lt;= B+n;</span><br><span class="line">    n := C;</span><br><span class="line">    Y &lt;= B+n;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span> P2;</span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">P2的执行结果为：  </span></span><br><span class="line"><span class="comment">n = C;</span></span><br><span class="line"><span class="comment">X = B+A;</span></span><br><span class="line"><span class="comment">Y = B+C;</span></span><br><span class="line"><span class="comment">*/</span></span><br></pre></td></tr></table></figure>
<h2 id="文件">文件</h2>
<p>可在构造体定义段、<code>实体</code>、<code>包集合</code>中定义。</p>
<p>VHDL提供了一个预先定义的包集合——文本输入/输出包集合<kbd>TEXTIO</kbd>，<br>
在该包集合中包含有对文本文件进行读/写的过程和函数。</p>
<p>这些文本文件都是ASCII码文件，<br>
其格式可根据需要设定。</p>
<p><kbd>TEXTIO</kbd>按<code>行</code>对文件进行处理，<br>
一行为一个字符串，以回车/换行符作为行结束符。</p>
<p>定义：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> 类型名 <span class="keyword">IS</span> <span class="keyword">FILE</span> <span class="keyword">OF</span> 类型/子类型名;</span><br></pre></td></tr></table></figure>
<p><kbd>TEXTIO</kbd>提供了如下功能的过程与函数：</p>
<ul>
<li>打开文件</li>
<li>关闭文件</li>
<li>从文件读一行</li>
<li>从文件写一行</li>
<li>检查文件结束</li>
</ul>
<p>具体作用后续叙述。</p>
<h1>数据类型</h1>
<blockquote>
<p>有且只有数据类型与位宽一致的数据才能进行赋值，<br>
不会进行自动类型转换。</p>
</blockquote>
<h2 id="标准数据类型">标准数据类型</h2>
<table>
<thead>
<tr>
<th style="text-align:center">数据类型</th>
<th style="text-align:center">说明</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">整数(INTEGER)</td>
<td style="text-align:center"><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo>−</mo><mo stretchy="false">(</mo><msup><mn>2</mn><mn>31</mn></msup><mo>−</mo><mn>1</mn><mo stretchy="false">)</mo><mo>∼</mo><mo stretchy="false">(</mo><msup><mn>2</mn><mn>31</mn></msup><mo>−</mo><mn>1</mn><mo stretchy="false">)</mo></mrow><annotation encoding="application/x-tex">-(2^{31}-1) \sim (2^{31}-1)</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1.0641em;vertical-align:-0.25em;"></span><span class="mord">−</span><span class="mopen">(</span><span class="mord"><span class="mord">2</span><span class="msupsub"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8141em;"><span style="top:-3.063em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mtight">31</span></span></span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.2222em;"></span><span class="mbin">−</span><span class="mspace" style="margin-right:0.2222em;"></span></span><span class="base"><span class="strut" style="height:1em;vertical-align:-0.25em;"></span><span class="mord">1</span><span class="mclose">)</span><span class="mspace" style="margin-right:0.2778em;"></span><span class="mrel">∼</span><span class="mspace" style="margin-right:0.2778em;"></span></span><span class="base"><span class="strut" style="height:1.0641em;vertical-align:-0.25em;"></span><span class="mopen">(</span><span class="mord"><span class="mord">2</span><span class="msupsub"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8141em;"><span style="top:-3.063em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mtight">31</span></span></span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.2222em;"></span><span class="mbin">−</span><span class="mspace" style="margin-right:0.2222em;"></span></span><span class="base"><span class="strut" style="height:1em;vertical-align:-0.25em;"></span><span class="mord">1</span><span class="mclose">)</span></span></span></span>，赋值的量不能带小数点<br>整数不能看作位矢量，也不能按位进行访问，不能使用逻辑操作符<br>需要进行位操作时，可以先使用转换函数，将整数转换为位矢量</td>
</tr>
<tr>
<td style="text-align:center">实数(REAL)</td>
<td style="text-align:center">-1.0E+38 ~ 1.0E+38，赋值的量必须带小数点，即使小数点后为0</td>
</tr>
<tr>
<td style="text-align:center">位(BIT)</td>
<td style="text-align:center">逻辑’0’或’1’（需要单引号括起）<br>可以显式表示，比如BIT(‘1’)<br>可以使用转换函数进行转换</td>
</tr>
<tr>
<td style="text-align:center">位矢量(BIT_VECTOR)</td>
<td style="text-align:center">用双引号<code>&quot;&quot;</code>括起来，双引号前置符号B、X、O表示二、八、十六位进制，<br>各位之间可用下划线<code>_</code>隔开方便阅读<br> 如果双引号内容为空表示空位串</td>
</tr>
<tr>
<td style="text-align:center">布尔量(BOOLEAN)</td>
<td style="text-align:center">TRUE或FALSE，注意不能进行算术运算，只能进行关系运算</td>
</tr>
<tr>
<td style="text-align:center">字符(CHARACTER)</td>
<td style="text-align:center">用单引号<code>''</code>括起来<br>字符型数字与数字型数字不相同，可使用CHARACTER(‘1’)的方式注明</td>
</tr>
<tr>
<td style="text-align:center">字符串(STRING)</td>
<td style="text-align:center">用双引号<code>&quot;&quot;</code>括起来</td>
</tr>
<tr>
<td style="text-align:center">时间(TIME)</td>
<td style="text-align:center">完整的时间量数据包括整数与单位两部分，且二者之间至少有一个空格。比如5 ns <br> 时间单位有fs、ps、ns、μs、ms、sec、min、hr</td>
</tr>
<tr>
<td style="text-align:center">错误等级(SEVERITY LEVEL)</td>
<td style="text-align:center">仿真时可表征系统状态<br>分别为注意NOTE、警告WARNING、错误ERROR、失败FAILURE</td>
</tr>
<tr>
<td style="text-align:center">自然数(NATURAL)、正整数(POSITIVE)</td>
<td style="text-align:center">如其数学定义</td>
</tr>
</tbody>
</table>
<blockquote>
<p>大多数厂商会对包集合中的标准数据类型进行扩展。</p>
</blockquote>
<h2 id="取值范围">取值范围</h2>
<p>取值范围指定有两种形式：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">RANGE</span> x <span class="keyword">DOWNTO</span> y</span><br><span class="line"><span class="keyword">RANGE</span> y <span class="keyword">TO</span> x </span><br></pre></td></tr></table></figure>
<p>取值范围指定通常跟在定义时数据类型后面。</p>
<p>对于BIT_VECTOR，可省略<kbd>RANGE</kbd>省略，在数据类型后之间将取值范围用括号括起来：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">BIT_VECTOR</span>(x <span class="keyword">DOWNTO</span> y)</span><br><span class="line"><span class="built_in">BIT_VECTOR</span>( y <span class="keyword">TO</span> x )</span><br></pre></td></tr></table></figure>
<blockquote>
<p>这种形式其实是数组的性质，可看后续。</p>
</blockquote>
<h2 id="自定义数据类型">自定义数据类型</h2>
<p>可由用户定义的数据类型有：</p>
<ul>
<li>枚举类型</li>
<li>整数/实数类型</li>
<li>浮点数</li>
<li>数组</li>
<li>子类型</li>
<li>时间</li>
<li>记录</li>
</ul>
<blockquote>
<p>新构造的数据类型通常在包集合中定义，再由<code>USE语句</code>转载到要使用的位置。</p>
</blockquote>
<h3 id="枚举类型">枚举类型</h3>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> 数据类型名 <span class="keyword">IS</span> (元素<span class="number">1</span>,元素<span class="number">2</span>,...);</span><br></pre></td></tr></table></figure>
<blockquote>
<p>元素只是一个名字，没有任何实际意义。</p>
</blockquote>
<p>比如定义代表星期的数据类型：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> week <span class="keyword">IS</span> (sun,mon,tue,wed,thu,fri,sat);</span><br></pre></td></tr></table></figure>
<h3 id="整数类型和实数类型">整数类型和实数类型</h3>
<p>自定义的整数类型或实数类型可看作是基本类型的一个子类。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> 数据类型名 <span class="keyword">IS</span> 数据类型 约束范围;</span><br></pre></td></tr></table></figure>
<p>比如</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> int_8 <span class="keyword">IS</span> <span class="built_in">INTEGER</span> <span class="keyword">RANGE</span> <span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>;</span><br><span class="line"><span class="keyword">TYPE</span> current <span class="keyword">IS</span> REAL <span class="keyword">RANGE</span> -<span class="number">1E4</span> <span class="keyword">TO</span> <span class="number">1E4</span>;</span><br></pre></td></tr></table></figure>
<h3 id="数组类型">数组类型</h3>
<p>数组是将相同类型的数据集合在一起构成的一个新数据类型。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> 数组名 <span class="keyword">IS</span> <span class="keyword">ARRAY</span> 范围 <span class="keyword">OF</span> 数据元素类型;</span><br><span class="line"><span class="comment">--默认下，范围是以整数指定的数组上下界</span></span><br></pre></td></tr></table></figure>
<p>比如：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> word_1 <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (<span class="number">0</span> <span class="keyword">TO</span> <span class="number">15</span>) <span class="keyword">OF</span> <span class="built_in">STD_LOGIC</span>; </span><br><span class="line"><span class="comment">--数组下界为word_1(0)，上界为word(15)</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">TYPE</span> byte_1 <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) <span class="keyword">OF</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="comment">--数组下界为byte_1(7)，上界为byte_1(0)</span></span><br></pre></td></tr></table></figure>
<h4 id="数组的范围">数组的范围</h4>
<p>可以不限定数组的上下界，此时定义为：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> 数组类型名 <span class="keyword">ARRAY</span> (<span class="keyword">RANGE</span> &lt;&gt;) <span class="keyword">OF</span> 数组元素类型;</span><br></pre></td></tr></table></figure>
<p>这样会使得在定义这种类型的客体才指定上下界。</p>
<p><kbd>BIT_VECTOR</kbd>，或者说<kbd>STD_LOGIC_VECTOR</kbd>便属于这种数组，<br>
其在包集合<code>STD_LOGIC_1164</code>中如此定义：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> <span class="built_in">STD_LOGIC_VECTOR</span> <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (<span class="built_in">NATURAL</span> <span class="keyword">RANGE</span>&lt;&gt;) <span class="keyword">OF</span> <span class="built_in">STD_LOGIC</span>;</span><br></pre></td></tr></table></figure>
<p>因此在定义此类型的客体时通过前面的方式进行传参来指定数组范围：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">SHARED</span> <span class="keyword">VARIABLE</span> a:<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">SIGNAL</span> b:<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">0</span> <span class="keyword">TO</span> <span class="number">7</span>); </span><br></pre></td></tr></table></figure>
<h4 id="多维数组">多维数组</h4>
<blockquote>
<p>多维数组不能生成逻辑电路，只能用于生成仿真图像及硬件的抽象模型。</p>
</blockquote>
<p>多维数组指定范围用逗号<kbd>,</kbd>隔开：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--二维数组</span></span><br><span class="line"><span class="keyword">TYPE</span> 数组名 <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (x <span class="keyword">TO</span> y,m <span class="keyword">TO</span> n) <span class="keyword">OF</span> 数组元素类型;</span><br></pre></td></tr></table></figure>
<p>比如：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> memory_1 <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (<span class="number">0</span> <span class="keyword">TO</span> <span class="number">3</span>,<span class="number">2</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>) <span class="keyword">OF</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">CONSTANT</span> romdata:memory_1 := </span><br><span class="line">( (<span class="string">&#x27;0&#x27;</span>,<span class="string">&#x27;1&#x27;</span>,<span class="string">&#x27;0&#x27;</span>),</span><br><span class="line">  (<span class="string">&#x27;1&#x27;</span>,<span class="string">&#x27;1&#x27;</span>,<span class="string">&#x27;0&#x27;</span>),</span><br><span class="line">  (<span class="string">&#x27;0&#x27;</span>,<span class="string">&#x27;1&#x27;</span>,<span class="string">&#x27;1&#x27;</span>),</span><br><span class="line">  (<span class="string">&#x27;1&#x27;</span>,<span class="string">&#x27;1&#x27;</span>,<span class="string">&#x27;1&#x27;</span>)  ); </span><br><span class="line"></span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">应注意的是，此数组第一各元素是左上角的romdata(0,2) = &#x27;0&#x27;</span></span><br><span class="line"><span class="comment">最后一个数组是右下角的romdata(3,0) = &#x27;1&#x27;</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="数组范围为其它类型">数组范围为其它类型</h4>
<p>数组范围不一定要整数。</p>
<p>比如可以指定为枚举类型：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--枚举类型</span></span><br><span class="line"><span class="keyword">TYPE</span> instruction <span class="keyword">IS</span> (ADD,SUB,INC,<span class="keyword">SRL</span>,SRF,LDA,LDB,XFR);</span><br><span class="line"><span class="comment">--基于此的数组</span></span><br><span class="line"><span class="keyword">TYPE</span> insflag <span class="keyword">IS</span> <span class="keyword">ARRAY</span> (instruction ADD <span class="keyword">TO</span> <span class="keyword">SRL</span>) <span class="keyword">OF</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">--基于此客体</span></span><br><span class="line"><span class="keyword">VARIABLE</span> opration_1:insflag := (<span class="string">&#x27;1&#x27;</span>,<span class="string">&#x27;1&#x27;</span>,<span class="string">&#x27;0&#x27;</span>,<span class="string">&#x27;1&#x27;</span>);</span><br><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">此时</span></span><br><span class="line"><span class="comment">opration_1(ADD) = &#x27;1&#x27;</span></span><br><span class="line"><span class="comment">opration_1(SUB) = &#x27;1&#x27;</span></span><br><span class="line"><span class="comment">opration_1(INC) = &#x27;0&#x27;</span></span><br><span class="line"><span class="comment">opration_1(SRL) = &#x27;1&#x27;</span></span><br><span class="line"><span class="comment">*/</span></span><br></pre></td></tr></table></figure>
<h3 id="子类型">子类型</h3>
<p>对已定义的数据类型做出一些限制可构成子类型。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">SUBTYPE</span> 子类型名 <span class="keyword">IS</span> 数据类型 [取值范围];</span><br></pre></td></tr></table></figure>
<p>只要数据类型与取值范围相同，就可以相互赋值。<br>
比如</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">SUBTYPE</span> digit <span class="keyword">IS</span> <span class="built_in">INTEGER</span> <span class="keyword">RANGE</span> <span class="number">0</span> <span class="keyword">TO</span> <span class="number">9</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">VARIABLE</span> a:<span class="built_in">INTEGER</span> <span class="keyword">RANGE</span> <span class="number">0</span> <span class="keyword">TO</span> <span class="number">9</span> := <span class="number">7</span>;</span><br><span class="line"><span class="keyword">VARIABLE</span> b:digit := <span class="number">4</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">--这样的操作是正确的</span></span><br><span class="line">b := a; </span><br></pre></td></tr></table></figure>
<h3 id="时间类型">时间类型</h3>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> 新建单位名 <span class="keyword">IS</span> 范围;</span><br><span class="line">    <span class="keyword">UNITS</span> </span><br><span class="line">        基本单位;</span><br><span class="line">        单位设定;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">UNITS</span>;</span><br></pre></td></tr></table></figure>
<p>例如时间单位是这样定义的：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> <span class="built_in">time</span> <span class="keyword">IS</span> <span class="keyword">RANGE</span> -<span class="number">1E18</span> <span class="keyword">TO</span> <span class="number">1E18</span>;</span><br><span class="line">    <span class="keyword">UNITS</span></span><br><span class="line">        fs;     <span class="comment">--基本单位</span></span><br><span class="line">        ps = <span class="number">1000</span> fs;</span><br><span class="line">        ns = <span class="number">1000</span> ps;</span><br><span class="line">        μs = <span class="number">1000</span> ns;</span><br><span class="line">        ms = <span class="number">1000</span> μs;</span><br><span class="line">        sec = <span class="number">1000</span> ms;</span><br><span class="line">        min = <span class="number">60</span> sec;</span><br><span class="line">        hr = <span class="number">60</span> min;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">UNITS</span>;</span><br></pre></td></tr></table></figure>
<h3 id="记录">记录</h3>
<p>相较于数组，记录则是将不同类型的数据和数据名组织在一起。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> 记录名 <span class="keyword">IS</span> <span class="keyword">RECORD</span></span><br><span class="line">    元素名: 数据类型;</span><br><span class="line">    元素名: 数据类型;</span><br><span class="line">    ...</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">RECORD</span>;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>在记录型客体中选取元素时，使用点<code>.</code>。</p>
</blockquote>
<p>比如：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">TYPE</span> bank <span class="keyword">IS</span> <span class="keyword">RECORD</span></span><br><span class="line">    addr0: <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">    addr1: <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">0</span> <span class="keyword">TO</span> <span class="number">4</span>);</span><br><span class="line">    r0: <span class="built_in">INTEGER</span>;</span><br><span class="line">    str:<span class="built_in">STRING</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">RECORD</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">VARIABLE</span> a:bank := (<span class="string">&quot;1100_0011&quot;</span>,<span class="string">&quot;10111&quot;</span>,<span class="number">0</span>,<span class="string">&quot;HELLO_WORLD&quot;</span>);</span><br><span class="line"><span class="keyword">VARIABLE</span> b:<span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">b := a.addr0;</span><br></pre></td></tr></table></figure>
<h2 id="数据类型转换">数据类型转换</h2>
<p>VHDL没有自动类型转换，需要手动进行。</p>
<p>在一些包集合中有如下类型转换函数：</p>
<ul>
<li><kbd>STD_LOGIC_1164</kbd>
<ul>
<li>TO_STDLOGICVECTOR(x)
<ul>
<li>由<code>BIT_VECTOR</code>转换为<code>BIT_LOGIC_VECTOR</code></li>
</ul>
</li>
<li>TO_BITVECTOR(x)
<ul>
<li>由<code>STD_LOGIC_VECTOR</code>转换为<code>BIT_VECTOR</code></li>
</ul>
</li>
<li>TO_STDLOGIC(x)
<ul>
<li>由<code>BIT</code>转换为<code>STD_LOGIC</code></li>
</ul>
</li>
<li>TO_BIT(x)
<ul>
<li>由<code>STD_LOGIC</code>转换为<code>BIT</code></li>
</ul>
</li>
</ul>
</li>
<li><kbd>STD_LOGIC_ARITH</kbd>
<ul>
<li>CONV_STD_LOGIC_VECTOR(x,指定位长)：
<ul>
<li>由<code>INTEGER</code>/<code>UNSIGNED</code>/<code>SIGNED</code>转换为<code>STD_LOGIC_VECTOR</code></li>
</ul>
</li>
<li>CONV_INTEGER(x)
<ul>
<li>由<code>UNSIGNED</code>/<code>SIGNED</code>变换为<code>INTEGER</code></li>
</ul>
</li>
</ul>
</li>
<li><kbd>STD_LOGIC_UNSIGNED</kbd>
<ul>
<li>CONV_INTEGER(x)
<ul>
<li>由<code>STD_LOGIC_VECTOR</code>变换为<code>INTEGER</code></li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="强制类型转换">强制类型转换</h3>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">数据类型(x)</span><br></pre></td></tr></table></figure>
<blockquote>
<p>这里的数据类型不仅限基本数据类型，自定义类型也可以。</p>
</blockquote>
<h2 id="IEEE标准的-kbd-STD-LOGIC-kbd-和-kbd-STD-LOGIC-VECTOR-kbd">IEEE标准的<kbd>STD_LOGIC</kbd>和<kbd>STD_LOGIC_VECTOR</kbd></h2>
<p><code>IEEE库</code>的<code>STD_LOGIC_1164</code>包集合中的<kbd>STD_LOGIC</kbd>与<kbd>STD_LOGIC_VECTOR</kbd>皆用于表示逻辑。</p>
<p>与<kbd>BIT</kbd>不同，<br>
<kbd>STD_LOGIC</kbd>的取值有（注意<code>只能用大写字母表示</code>）：</p>
<ul>
<li><code>'U'</code>：初始值（即信号/变量未初始化时的取值）</li>
<li><code>'X'</code>：不定</li>
<li><code>'Z'</code>：高阻</li>
<li><code>'0'</code></li>
<li><code>'1'</code></li>
<li><code>'W'</code>：弱信号不定</li>
<li><code>'L'</code>：弱信号0</li>
<li><code>'H'</code>：弱信号1</li>
<li><code>'-'</code>：不可能情况</li>
</ul>
<p>关于信号间的裁决关系，可对照下表：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--裁决表格</span></span><br><span class="line"><span class="keyword">CONSTANT</span> resolution_table:STDLOGIC_TABLE := (</span><br><span class="line">  <span class="comment">--  U   X   0   1   Z   W   L   H   -   </span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;U&#x27;</span>),  <span class="comment">-- U</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- X</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- 0</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- 1</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;Z&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;L&#x27;</span> <span class="string">&#x27;H&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- Z</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- W</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;L&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- L</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;0&#x27;</span> <span class="string">&#x27;1&#x27;</span> <span class="string">&#x27;H&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;W&#x27;</span> <span class="string">&#x27;H&#x27;</span> <span class="string">&#x27;X&#x27;</span>),  <span class="comment">-- H</span></span><br><span class="line">    (<span class="string">&#x27;U&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span> <span class="string">&#x27;X&#x27;</span>)   <span class="comment">-- -    </span></span><br><span class="line">);</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>而<kbd>STD_LOGIC_VECTOR</kbd>则为<kbd>STD_LOGIC</kbd>的矢量。</p>
<p>在使用这两个类型前需要引入这个库：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br></pre></td></tr></table></figure>
<h1>运算符</h1>
<p><img src="./%E6%93%8D%E4%BD%9C%E7%AC%A6.png" alt="操作符"></p>
<h2 id="逻辑运算符">逻辑运算符</h2>
<blockquote>
<p>逻辑运算符的左式、右式、代入信号的数据类型都必须相同；</p>
</blockquote>
<h2 id="算数运算符">算数运算符</h2>
<p><kbd>+</kbd>与<kbd>-</kbd>的操作数应具有相同的数据类型。<br>
<kbd>*</kbd>与<kbd>/</kbd>的操作数可以为整数或实数。</p>
<p>求模与取余的操作数必须是整数类型。</p>
<p>指数运算符的左操作数可以是整数或实数，右操作数需是整数，<br>
且只有当左操作符是实数时，右操作符才能是负实数。</p>
<blockquote>
<p>能综合的算数运算符只有<kbd>+</kbd>、<kbd>-</kbd>、与<kbd>*</kbd>，<br>
乘法运算自动综合时很容易使逻辑门数量爆炸，应当慎重使用。<br>
与2进行除法、求余、取模有综合的可能。</p>
</blockquote>
<blockquote>
<p><kbd>STD_LOGIC_VECTOR</kbd>进行加/减运算时要求两边操作数长度都相同。</p>
</blockquote>
<h2 id="关系运算符">关系运算符</h2>
<p><kbd>=</kbd>与<kbd>/=</kbd>适用所有类型数据。<br>
剩余关系运算符的操作数可以为整数、实数、位、位矢量等枚举类型或数组类型。</p>
<p>关系运算的左右操作符必须用以类型，但位长度没有限定。</p>
<blockquote>
<p>对位矢量进行比较时，是<code>从左到右</code>按位比较，<br>
如果两操作数长度不同，则只能按最短的操作数的位进行比较，<br>
这样结果可能会出错。</p>
<p>比如&quot;1010&quot;与&quot;111&quot;比大小，由于只比较左三位，<br>
因此会得到&quot;1010&quot; &lt; &quot;111&quot;的错误结果。</p>
</blockquote>
<p>在包集合<code>STD_LOGIC_UNSIGNED</code>中对<kbd>STD_LOGIC_VECTOR</kbd>的关系运算进行了重新定义，使得可以正确地进行关系运算。<br>
而且此时其还可以与整数进行关系运算。</p>
<h2 id="并置运算符">并置运算符</h2>
<p>通过并置运算符可将位拼接为位矢量，也可将位矢量拼接为更长的位矢量。</p>
<p>比如这样的逻辑：<br>
<img src="./%E5%B9%B6%E7%BD%AE%E8%BF%90%E7%AE%97%E7%AC%A6%E5%AE%9E%E4%BE%8B.png" alt="并置运算符实例"><br>
可以写成：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">tmp &lt;= b <span class="keyword">AND</span> (en &amp; en &amp; en &amp; en);</span><br><span class="line">y &lt;= tmp &amp; a;</span><br></pre></td></tr></table></figure>
<p>位拼接时可以用逗号<kbd>,</kbd>代替：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">tmp &lt;= b <span class="keyword">AND</span> (en,en,en,en);</span><br><span class="line"><span class="comment">--此时可以指定各位的位置</span></span><br><span class="line">tmp &lt;= b <span class="keyword">AND</span> (<span class="number">3</span> =&gt; en, <span class="number">2</span> =&gt; en, <span class="number">1</span> =&gt; en, <span class="number">0</span> =&gt; en);</span><br><span class="line"><span class="comment">--指定位置的方式是多样的</span></span><br><span class="line">tmp &lt;= b <span class="keyword">AND</span> (<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span> =&gt; en);</span><br><span class="line"><span class="comment">--或者</span></span><br><span class="line">tmp &lt;= b <span class="keyword">AND</span> (<span class="number">3</span> =&gt; en, <span class="keyword">OTHERS</span> =&gt; en);</span><br></pre></td></tr></table></figure>
<blockquote>
<p>位矢量的拼接则不能如此代替。</p>
</blockquote>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="YILON">YILON</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/">http://example.com/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">YILON</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/VHDL/">VHDL</a></div><div class="post-share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2024/03/16/VHDL_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="VHDL_基本结构"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">VHDL_基本结构</div></div><div class="info-2"><div class="info-item-1">VHDL程序的基本结构 一个完整的VHDL程序通常包含：  实体(Entity)：描述所设计系统的外部接口 构造体(Architecture)：描述系统内部的结构和行为 配置(Configuration)：从库中选取所需单元来组成系统设计的不同版本 包集合(Package)：存放各设计模块都能共享的数据类型、常数和子程序 库(Library)：存放已编译的实体、构造体、包集合、配置  VHDL设计基本单元（Design Entity） 组成：  实体（Entity） 构造体（Architecture）  实体 1234ENTITY 实体名 IS[类属参数说明];   --加中括号表示可省略，下同[端口说明];END ENTITY 实体名;  类属性参数说明必须放在端口说明之前，用于指定参数； 端口说明是对基本设计单元与外部接口的描述，一般格式为：  1234PORT(    端口1,端口2，端口3，...,端口n: 方向类型 数据类型名;    端口a,端口2b，端口c，...,端口x: 方向类型 数据类型名;); 方向类型  IN OUT     ...</div></div></div></a><a class="pagination-related" href="/2024/03/17/VHDL_%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/" title="VHDL_构造体的描述方式"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">VHDL_构造体的描述方式</div></div><div class="info-2"><div class="info-item-1">VHDL对硬件系统可用三种方式进行描述：  行为描述 RTL描述（数据流描述） 结构体描述  后两者可以进行逻辑综合，而行为描述很多时候只能用于系统仿真。 构造体的行为描述方式 行为描述方式程序中大量采用算术运算、关系运算、惯性延迟、传输延时等难以进行逻辑综合的VHDL语句。 构造体的并行处理段中的代入语句 前面提到构造体的并行处理段中，会包含各种子结构。 其实这也可以包含单纯的代入语句。 在构造体的并行处理段中，代入语句通常为： 1信号 &lt;= 信号表达式; 代入语句的右式RHS中的信号称为敏感量。 当任一敏感量发生变化时，代入语句便会被触发。 1234567891011121314151617181920--信号表达式可以只是单纯的信号运算式a &lt;= b NOR (c AND d);--可以后跟AFTER表示代入语句被触发后延时一段时间再执行代入a &lt;= b AFTER 5 ns;--可以设定条件触发信号代入a &lt;= 表达式1 WHEN 布尔判断式1 ELSE     表达式2 WHEN 布尔判断式2 ELSE     表达式3 WHEN 布尔判断式3...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2024/03/16/VHDL_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="VHDL_基本结构"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-16</div><div class="info-item-2">VHDL_基本结构</div></div><div class="info-2"><div class="info-item-1">VHDL程序的基本结构 一个完整的VHDL程序通常包含：  实体(Entity)：描述所设计系统的外部接口 构造体(Architecture)：描述系统内部的结构和行为 配置(Configuration)：从库中选取所需单元来组成系统设计的不同版本 包集合(Package)：存放各设计模块都能共享的数据类型、常数和子程序 库(Library)：存放已编译的实体、构造体、包集合、配置  VHDL设计基本单元（Design Entity） 组成：  实体（Entity） 构造体（Architecture）  实体 1234ENTITY 实体名 IS[类属参数说明];   --加中括号表示可省略，下同[端口说明];END ENTITY 实体名;  类属性参数说明必须放在端口说明之前，用于指定参数； 端口说明是对基本设计单元与外部接口的描述，一般格式为：  1234PORT(    端口1,端口2，端口3，...,端口n: 方向类型 数据类型名;    端口a,端口2b，端口c，...,端口x: 方向类型 数据类型名;); 方向类型  IN OUT     ...</div></div></div></a><a class="pagination-related" href="/2024/03/17/VHDL_%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/" title="VHDL_构造体的描述方式"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-17</div><div class="info-item-2">VHDL_构造体的描述方式</div></div><div class="info-2"><div class="info-item-1">VHDL对硬件系统可用三种方式进行描述：  行为描述 RTL描述（数据流描述） 结构体描述  后两者可以进行逻辑综合，而行为描述很多时候只能用于系统仿真。 构造体的行为描述方式 行为描述方式程序中大量采用算术运算、关系运算、惯性延迟、传输延时等难以进行逻辑综合的VHDL语句。 构造体的并行处理段中的代入语句 前面提到构造体的并行处理段中，会包含各种子结构。 其实这也可以包含单纯的代入语句。 在构造体的并行处理段中，代入语句通常为： 1信号 &lt;= 信号表达式; 代入语句的右式RHS中的信号称为敏感量。 当任一敏感量发生变化时，代入语句便会被触发。 1234567891011121314151617181920--信号表达式可以只是单纯的信号运算式a &lt;= b NOR (c AND d);--可以后跟AFTER表示代入语句被触发后延时一段时间再执行代入a &lt;= b AFTER 5 ns;--可以设定条件触发信号代入a &lt;= 表达式1 WHEN 布尔判断式1 ELSE     表达式2 WHEN 布尔判断式2 ELSE     表达式3 WHEN 布尔判断式3...</div></div></div></a><a class="pagination-related" href="/2024/04/06/VHDL_%E8%AF%AD%E5%8F%A5/" title="VHDL_语句"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-06</div><div class="info-item-2">VHDL_语句</div></div><div class="info-2"><div class="info-item-1">顺序描述语句  只能出现在进程或子程序中。   WAIT语句 断言语句 信号代入语句 变量赋值语句 IF语句 CASE语句 LOOP语句 NEXT语句 EXIT语句 过程调用语句 NULL语句（空处理操作，可以为所对应信号赋予一个空值，表示该驱动器被关闭）  WAIT语句 进程在仿真运行中总处于两种状态之一：执行或挂起。 进程状态的变化受等待语句的控制，当进程执行到等待语句时会被挂起， 并设置好再次执行的条件。 WAIT ON 1WAIT ON 信号列表   --信号列表可以是一个或者多个信号，以逗号分隔  信号列表中任一个信号发生变化，则进程继续执行。  以下两种写法是完全等价的： 123456789101112--ex1PROCESS(a,b) ISBEGIN    y &lt;= a AND b;END BPROCESS;--ex2PROCESSBEGIN    y &lt;= a AND b;    WAIT ON a,b;END PROCESS;  如果使用敏感量的形式（ex1），就不应再使用WAIT ON语句。  WAIT UNTIL 1WAIT UNTIL...</div></div></div></a><a class="pagination-related" href="/2024/03/09/VHDL_%E6%A6%82%E8%BF%B0/" title="VHDL_概述"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-09</div><div class="info-item-2">VHDL_概述</div></div><div class="info-2"><div class="info-item-1">...</div></div></div></a><a class="pagination-related" href="/2023/12/03/FPGA_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="FPGA_基本概念"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-03</div><div class="info-item-2">FPGA_基本概念</div></div><div class="info-2"><div class="info-item-1">基于正点原子相关教程整理。后续不再声明。 概述  专用集成电路ASIC： 内部电路连接固定，因此逻辑功能固定； 设计制造成本高，周期长； 可编程逻辑器件PLD： 内部单元连接可编程，可得到不同逻辑功能。 基本原理：任何逻辑函数式都可变换与/或表达式，即任一逻辑函数都能用一级与/或逻辑电路实现。  简单PLD（SPLD） 复杂PLD（CPLD） 现场可编程门阵列FPGA    FPGA应用领域：  通信 数字信号处理 视频图像处理 高速接口设计 AI IC验证  主要厂家与型号 参考链接 赛灵思Xilinx(被AMD收购) 按工艺节点，可分为：  16nm(UltraScale+ Series)   ARTIX UltraScale+ KINTEX UltraScale+ VIRTEX UltraScale+   20nm(UltraScale Series)   KINTEX UltraScale VIRTEX UltraScale   28nm(7 Series)：支持至2035   SPARTAN...</div></div></div></a><a class="pagination-related" href="/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/" title="Lattice_Diamond使用教程"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-06</div><div class="info-item-2">Lattice_Diamond使用教程</div></div><div class="info-2"><div class="info-item-1">本文基于Lattice官网的Lattice Diamond3.13使用教程，仅供学习使用。  该教程针对MachXO3L器件系列的VHDL和Verilog混合设计的所有基本步骤。  官方例程源码结构 官方源码(Verilog和VHDL代码)例程位置： diamond_install_directory/docs/tutorial/Diamond_tutorial  1234567891011121314151617181920212223242526272829303132333435--count8.vhdlibrary IEEE;use IEEE.std_logic_1164.all;use IEEE.numeric_std.all;use work.typepackage.all;entity count8 is  port (  clk: in std_logic;  reset: in std_logic;  direction: in std_logic;  count: out std_logic_vector(7 downto 0));end...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">YILON</div><div class="author-info-description">YILON的技术小窝</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">92</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">91</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">23</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">客体</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%98%E9%87%8F"><span class="toc-number">1.1.</span> <span class="toc-text">变量</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B8%B8%E6%95%B0%E5%8F%98%E9%87%8F"><span class="toc-number">1.2.</span> <span class="toc-text">常数变量</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7"><span class="toc-number">1.3.</span> <span class="toc-text">信号</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BF%A1%E5%8F%B7%E7%9A%84%E8%B5%8B%E5%80%BC%E6%96%B9%E5%BC%8F%EF%BC%9A%E4%BB%A3%E5%85%A5-kbd-kbd"><span class="toc-number">1.3.1.</span> <span class="toc-text">信号的赋值方式：代入&lt;&#x3D;</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%BF%9B%E7%A8%8B%E4%B8%AD%E4%BF%A1%E5%8F%B7%E7%9A%84%E4%BB%A3%E5%85%A5"><span class="toc-number">1.3.1.1.</span> <span class="toc-text">进程中信号的代入</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%96%87%E4%BB%B6"><span class="toc-number">1.4.</span> <span class="toc-text">文件</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">数据类型</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%A0%87%E5%87%86%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.1.</span> <span class="toc-text">标准数据类型</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%96%E5%80%BC%E8%8C%83%E5%9B%B4"><span class="toc-number">2.2.</span> <span class="toc-text">取值范围</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%87%AA%E5%AE%9A%E4%B9%89%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.3.</span> <span class="toc-text">自定义数据类型</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9E%9A%E4%B8%BE%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.3.1.</span> <span class="toc-text">枚举类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B4%E6%95%B0%E7%B1%BB%E5%9E%8B%E5%92%8C%E5%AE%9E%E6%95%B0%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.3.2.</span> <span class="toc-text">整数类型和实数类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E7%BB%84%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.3.3.</span> <span class="toc-text">数组类型</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B0%E7%BB%84%E7%9A%84%E8%8C%83%E5%9B%B4"><span class="toc-number">2.3.3.1.</span> <span class="toc-text">数组的范围</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%A4%9A%E7%BB%B4%E6%95%B0%E7%BB%84"><span class="toc-number">2.3.3.2.</span> <span class="toc-text">多维数组</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B0%E7%BB%84%E8%8C%83%E5%9B%B4%E4%B8%BA%E5%85%B6%E5%AE%83%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.3.3.3.</span> <span class="toc-text">数组范围为其它类型</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%90%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.3.4.</span> <span class="toc-text">子类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E9%97%B4%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.3.5.</span> <span class="toc-text">时间类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%B0%E5%BD%95"><span class="toc-number">2.3.6.</span> <span class="toc-text">记录</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E8%BD%AC%E6%8D%A2"><span class="toc-number">2.4.</span> <span class="toc-text">数据类型转换</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BC%BA%E5%88%B6%E7%B1%BB%E5%9E%8B%E8%BD%AC%E6%8D%A2"><span class="toc-number">2.4.1.</span> <span class="toc-text">强制类型转换</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#IEEE%E6%A0%87%E5%87%86%E7%9A%84-kbd-STD-LOGIC-kbd-%E5%92%8C-kbd-STD-LOGIC-VECTOR-kbd"><span class="toc-number">2.5.</span> <span class="toc-text">IEEE标准的STD_LOGIC和STD_LOGIC_VECTOR</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">运算符</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.1.</span> <span class="toc-text">逻辑运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AE%97%E6%95%B0%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.2.</span> <span class="toc-text">算数运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%B3%E7%B3%BB%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.3.</span> <span class="toc-text">关系运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B9%B6%E7%BD%AE%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">3.4.</span> <span class="toc-text">并置运算符</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_EMIF"/></a><div class="content"><a class="title" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF">TI_DSP_TMS320F28377D_EMIF</a><time datetime="2024-12-16T03:10:24.000Z" title="发表于 2024-12-16 11:10:24">2024-12-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/13/TI_DSP_TMS320F28377D_IPC/" title="TI_DSP_TMS320F28377D_IPC"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_IPC"/></a><div class="content"><a class="title" href="/2024/12/13/TI_DSP_TMS320F28377D_IPC/" title="TI_DSP_TMS320F28377D_IPC">TI_DSP_TMS320F28377D_IPC</a><time datetime="2024-12-13T07:10:44.000Z" title="发表于 2024-12-13 15:10:44">2024-12-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/10/FT4222H%E4%BD%BF%E7%94%A8%E8%AF%B4%E6%98%8E/" title="FT4222H使用说明"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FT4222H使用说明"/></a><div class="content"><a class="title" href="/2024/12/10/FT4222H%E4%BD%BF%E7%94%A8%E8%AF%B4%E6%98%8E/" title="FT4222H使用说明">FT4222H使用说明</a><time datetime="2024-12-10T06:00:44.000Z" title="发表于 2024-12-10 14:00:44">2024-12-10</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url(/private_img/Top.svg);"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024 By YILON</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(async () => {
  const showKatex = () => {
    document.querySelectorAll('#article-container .katex').forEach(el => el.classList.add('katex-show'))
  }

  if (!window.katex_js_css) {
    window.katex_js_css = true
    await btf.getCSS('https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css')
    if (true) {
      await btf.getScript('https://cdn.jsdelivr.net/npm/katex/dist/contrib/copy-tex.min.js')
    }
  }

  showKatex()
})()</script><script>(() => {
  const runMermaid = ele => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    ele.forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = `%%{init:{ 'theme':'${theme}'}}%%\n`
      const mermaidID = `mermaid-${index}`
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)
      const renderMermaid = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      // mermaid v9 and v10 compatibility
      typeof renderFn === 'string' ? renderMermaid(renderFn) : renderFn.then(({ svg }) => renderMermaid(svg))
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return

    codeMermaidEle.forEach(ele => {
      const preEle = document.createElement('pre')
      preEle.className = 'mermaid-src'
      preEle.hidden = true
      preEle.textContent = ele.textContent
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.appendChild(preEle)
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (false) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaidFn)
  }

  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>