INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bl4ck/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bl4ck/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/write_back_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_testbench
