{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595198569606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595198569617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 19:42:49 2020 " "Processing started: Sun Jul 19 19:42:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595198569617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198569617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198569617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595198572968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595198572968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Multiplicador/Counter/Counter.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Counter/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198589935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198589935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198589972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198589972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Multiplicador/Adder/Adder.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/acc/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/acc/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acc " "Found entity 1: Acc" {  } { { "Multiplicador/ACC/Acc.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/ACC/Acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdecoding/addrdecoding.v 1 1 " "Found 1 design units, including 1 entities, in source file addrdecoding/addrdecoding.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRDecoding " "Found entity 1: ADDRDecoding" {  } { { "ADDRDecoding/ADDRDecoding.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/ADDRDecoding/ADDRDecoding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerfile.v(22) " "Verilog HDL information at registerfile.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/RegisterFile/registerfile.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1595198590092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/RegisterFile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register/Register.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "PC/pc.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/PC/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590165 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux MUX/mux.v " "Entity \"mux\" obtained from \"MUX/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX/mux.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1595198590198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "MUX/mux.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador/Multiplicador.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Extend/extend.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Extend/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590302 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datamemory.v(26) " "Verilog HDL warning at datamemory.v(26): extended using \"x\" or \"z\"" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1595198590329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "control Control cpu.v(45) " "Verilog HDL Declaration information at cpu.v(45): object \"control\" differs only in case from object \"Control\" in the same scope" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1595198590483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl1 CTRL1 cpu.v(46) " "Verilog HDL Declaration information at cpu.v(46): object \"ctrl1\" differs only in case from object \"CTRL1\" in the same scope" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1595198590486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl2 CTRL2 cpu.v(47) " "Verilog HDL Declaration information at cpu.v(47): object \"ctrl2\" differs only in case from object \"CTRL2\" in the same scope" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1595198590486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl3 CTRL3 cpu.v(48) " "Verilog HDL Declaration information at cpu.v(48): object \"ctrl3\" differs only in case from object \"CTRL3\" in the same scope" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1595198590486 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "cpu cpu.v(10) " "Verilog Module Declaration warning at cpu.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"cpu\"" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198590486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198590527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wSystemClk cpu.v(38) " "Verilog HDL Implicit Net warning at cpu.v(38): created implicit net for \"wSystemClk\"" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198590529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wMultiplierClk cpu.v(39) " "Verilog HDL Implicit Net warning at cpu.v(39): created implicit net for \"wMultiplierClk\"" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198590529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595198590880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:ProgramCouter " "Elaborating entity \"pc\" for hierarchy \"pc:ProgramCouter\"" {  } { { "cpu.v" "ProgramCouter" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198590893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pc.v(11) " "Verilog HDL assignment warning at pc.v(11): truncated value with size 32 to match size of target (10)" {  } { { "PC/pc.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/PC/pc.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595198590896 "|cpu|pc:ProgramCouter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:IntructionMemory " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:IntructionMemory\"" {  } { { "cpu.v" "IntructionMemory" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198590904 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 instructionmemory.v(9) " "Net \"memoria.data_a\" at instructionmemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1595198590907 "|cpu|instructionmemory:IntructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 instructionmemory.v(9) " "Net \"memoria.waddr_a\" at instructionmemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1595198590907 "|cpu|instructionmemory:IntructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 instructionmemory.v(9) " "Net \"memoria.we_a\" at instructionmemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1595198590907 "|cpu|instructionmemory:IntructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Control " "Elaborating entity \"control\" for hierarchy \"control:Control\"" {  } { { "cpu.v" "Control" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198590921 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(19) " "Verilog HDL Case Statement warning at control.v(19): incomplete case statement has no default case item" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxM control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxM\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"alu\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxA control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxA\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxR control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxR\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"wr\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"cs\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] control.v(57) " "Inferred latch for \"rd\[0\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] control.v(57) " "Inferred latch for \"rd\[1\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] control.v(57) " "Inferred latch for \"rd\[2\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] control.v(57) " "Inferred latch for \"rd\[3\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] control.v(57) " "Inferred latch for \"rd\[4\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590924 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr control.v(57) " "Inferred latch for \"wr\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590925 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs control.v(57) " "Inferred latch for \"cs\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590925 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxM control.v(57) " "Inferred latch for \"ctrl_muxM\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590925 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxR control.v(57) " "Inferred latch for \"ctrl_muxR\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590925 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxA control.v(57) " "Inferred latch for \"ctrl_muxA\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590925 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] control.v(57) " "Inferred latch for \"alu\[0\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590925 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] control.v(57) " "Inferred latch for \"alu\[1\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198590925 "|cpu|control:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:RegisterFile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:RegisterFile\"" {  } { { "cpu.v" "RegisterFile" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198590938 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerfile.v(22) " "Verilog HDL Always Construct warning at registerfile.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/RegisterFile/registerfile.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198590943 "|cpu|registerfile:RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:Extend " "Elaborating entity \"extend\" for hierarchy \"extend:Extend\"" {  } { { "cpu.v" "Extend" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:IMM " "Elaborating entity \"Register\" for hierarchy \"Register:IMM\"" {  } { { "cpu.v" "IMM" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MuxA " "Elaborating entity \"mux\" for hierarchy \"mux:MuxA\"" {  } { { "cpu.v" "MuxA" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "cpu.v" "ALU" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:multiplicador " "Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:multiplicador\"" {  } { { "cpu.v" "multiplicador" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Multiplicador:multiplicador\|Control:Control " "Elaborating entity \"Control\" for hierarchy \"Multiplicador:multiplicador\|Control:Control\"" {  } { { "Multiplicador/Multiplicador.v" "Control" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_atual Control.v(50) " "Verilog HDL Always Construct warning at Control.v(50): variable \"estado_atual\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "St Control.v(52) " "Verilog HDL Always Construct warning at Control.v(52): variable \"St\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Control.v(70) " "Verilog HDL Always Construct warning at Control.v(70): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done Control.v(48) " "Verilog HDL Always Construct warning at Control.v(48): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Load Control.v(48) " "Verilog HDL Always Construct warning at Control.v(48): inferring latch(es) for variable \"Load\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Idle Control.v(48) " "Verilog HDL Always Construct warning at Control.v(48): inferring latch(es) for variable \"Idle\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rst Control.v(6) " "Output port \"rst\" at Control.v(6) has no driver" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Idle Control.v(48) " "Inferred latch for \"Idle\" at Control.v(48)" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Load Control.v(48) " "Inferred latch for \"Load\" at Control.v(48)" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done Control.v(48) " "Inferred latch for \"Done\" at Control.v(48)" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198591106 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Multiplicador:multiplicador\|Counter:Counter " "Elaborating entity \"Counter\" for hierarchy \"Multiplicador:multiplicador\|Counter:Counter\"" {  } { { "Multiplicador/Multiplicador.v" "Counter" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Multiplicador:multiplicador\|Adder:Adder " "Elaborating entity \"Adder\" for hierarchy \"Multiplicador:multiplicador\|Adder:Adder\"" {  } { { "Multiplicador/Multiplicador.v" "Adder" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acc Multiplicador:multiplicador\|Acc:Acc " "Elaborating entity \"Acc\" for hierarchy \"Multiplicador:multiplicador\|Acc:Acc\"" {  } { { "Multiplicador/Multiplicador.v" "Acc" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:DataMemory " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:DataMemory\"" {  } { { "cpu.v" "DataMemory" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRDecoding ADDRDecoding:ADDRDecode " "Elaborating entity \"ADDRDecoding\" for hierarchy \"ADDRDecoding:ADDRDecode\"" {  } { { "cpu.v" "ADDRDecode" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198591215 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[0\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[0\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[1\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[1\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[2\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[2\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[3\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[3\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[4\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[4\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[5\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[5\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[6\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[6\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[7\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[7\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[8\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[8\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[9\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[9\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[10\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[10\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[11\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[11\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[12\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[12\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[13\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[13\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[14\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[14\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[15\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[15\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[16\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[16\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[17\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[17\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[18\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[18\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[19\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[19\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[20\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[20\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[21\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[21\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[22\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[22\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[23\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[23\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[24\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[24\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[25\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[25\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[26\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[26\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[27\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[27\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[28\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[28\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[29\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[29\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[30\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[30\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datamemory:DataMemory\|dataOut\[31\] " "Converted tri-state buffer \"datamemory:DataMemory\|dataOut\[31\]\" feeding internal logic into a wire" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1595198591668 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1595198591668 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1595198591924 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1595198591957 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "datamemory:DataMemory\|memoria " "RAM logic \"datamemory:DataMemory\|memoria\" is uninferred because MIF is not supported for the selected family" {  } { { "DataMemory/datamemory.v" "memoria" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 10 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1595198591997 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "instructionmemory:IntructionMemory\|memoria " "RAM logic \"instructionmemory:IntructionMemory\|memoria\" is uninferred because MIF is not supported for the selected family" {  } { { "InstructionMemory/instructionmemory.v" "memoria" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 9 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1595198591997 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1595198591997 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/db/cpu.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1595198592019 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/db/cpu.ram0_datamemory_1d545f57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1595198592359 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1595198606265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|ctrl_muxM " "Latch control:Control\|ctrl_muxM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:IntructionMemory\|q\[4\] " "Ports D and ENA on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[4\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606941 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instructionmemory:IntructionMemory\|q\[2\] " "Ports ENA and CLR on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[2\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606941 ""}  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595198606941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|alu\[0\] " "Latch control:Control\|alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:IntructionMemory\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[0\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606941 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instructionmemory:IntructionMemory\|q\[2\] " "Ports ENA and CLR on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[2\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606941 ""}  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595198606941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|alu\[1\] " "Latch control:Control\|alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:IntructionMemory\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[0\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606942 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR instructionmemory:IntructionMemory\|q\[2\] " "Ports ENA and CLR on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[2\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606942 ""}  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595198606942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|rd\[0\] " "Latch control:Control\|rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:IntructionMemory\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[2\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606943 ""}  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595198606943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|rd\[1\] " "Latch control:Control\|rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:IntructionMemory\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[2\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606944 ""}  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595198606944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|rd\[2\] " "Latch control:Control\|rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:IntructionMemory\|q\[13\] " "Ports D and ENA on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[13\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606944 ""}  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595198606944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:Control\|rd\[3\] " "Latch control:Control\|rd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instructionmemory:IntructionMemory\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal instructionmemory:IntructionMemory\|q\[2\]" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595198606944 ""}  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595198606944 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/RegisterFile/registerfile.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1595198607393 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1595198607393 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs VCC " "Pin \"cs\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595198620093 "|cpu|cs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1595198620093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1595198622312 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "154 " "154 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1595198668669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/output_files/cpu.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198670315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595198672628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595198672628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56980 " "Implemented 56980 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595198676867 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595198676867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56901 " "Implemented 56901 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595198676867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595198676867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5063 " "Peak virtual memory: 5063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595198676981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 19:44:36 2020 " "Processing ended: Sun Jul 19 19:44:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595198676981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595198676981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595198676981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198676981 ""}
