#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1729260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17293f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1721700 .functor NOT 1, L_0x175af20, C4<0>, C4<0>, C4<0>;
L_0x175ac80 .functor XOR 1, L_0x175ab20, L_0x175abe0, C4<0>, C4<0>;
L_0x175ae10 .functor XOR 1, L_0x175ac80, L_0x175ad40, C4<0>, C4<0>;
v0x1757bc0_0 .net *"_ivl_10", 0 0, L_0x175ad40;  1 drivers
v0x1757cc0_0 .net *"_ivl_12", 0 0, L_0x175ae10;  1 drivers
v0x1757da0_0 .net *"_ivl_2", 0 0, L_0x1759c80;  1 drivers
v0x1757e60_0 .net *"_ivl_4", 0 0, L_0x175ab20;  1 drivers
v0x1757f40_0 .net *"_ivl_6", 0 0, L_0x175abe0;  1 drivers
v0x1758070_0 .net *"_ivl_8", 0 0, L_0x175ac80;  1 drivers
v0x1758150_0 .net "a", 0 0, v0x1755630_0;  1 drivers
v0x17581f0_0 .net "b", 0 0, v0x17556d0_0;  1 drivers
v0x1758290_0 .net "c", 0 0, v0x1755770_0;  1 drivers
v0x1758330_0 .var "clk", 0 0;
v0x17583d0_0 .net "d", 0 0, v0x17558b0_0;  1 drivers
v0x1758470_0 .net "q_dut", 0 0, L_0x175a8e0;  1 drivers
v0x1758510_0 .net "q_ref", 0 0, L_0x1758cc0;  1 drivers
v0x17585b0_0 .var/2u "stats1", 159 0;
v0x1758650_0 .var/2u "strobe", 0 0;
v0x17586f0_0 .net "tb_match", 0 0, L_0x175af20;  1 drivers
v0x17587b0_0 .net "tb_mismatch", 0 0, L_0x1721700;  1 drivers
v0x1758980_0 .net "wavedrom_enable", 0 0, v0x17559a0_0;  1 drivers
v0x1758a20_0 .net "wavedrom_title", 511 0, v0x1755a40_0;  1 drivers
L_0x1759c80 .concat [ 1 0 0 0], L_0x1758cc0;
L_0x175ab20 .concat [ 1 0 0 0], L_0x1758cc0;
L_0x175abe0 .concat [ 1 0 0 0], L_0x175a8e0;
L_0x175ad40 .concat [ 1 0 0 0], L_0x1758cc0;
L_0x175af20 .cmp/eeq 1, L_0x1759c80, L_0x175ae10;
S_0x1729580 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x17293f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1715ea0 .functor NOT 1, v0x1755630_0, C4<0>, C4<0>, C4<0>;
L_0x1729ce0 .functor XOR 1, L_0x1715ea0, v0x17556d0_0, C4<0>, C4<0>;
L_0x1721770 .functor XOR 1, L_0x1729ce0, v0x1755770_0, C4<0>, C4<0>;
L_0x1758cc0 .functor XOR 1, L_0x1721770, v0x17558b0_0, C4<0>, C4<0>;
v0x1721970_0 .net *"_ivl_0", 0 0, L_0x1715ea0;  1 drivers
v0x1721a10_0 .net *"_ivl_2", 0 0, L_0x1729ce0;  1 drivers
v0x1715ff0_0 .net *"_ivl_4", 0 0, L_0x1721770;  1 drivers
v0x1716090_0 .net "a", 0 0, v0x1755630_0;  alias, 1 drivers
v0x17549f0_0 .net "b", 0 0, v0x17556d0_0;  alias, 1 drivers
v0x1754b00_0 .net "c", 0 0, v0x1755770_0;  alias, 1 drivers
v0x1754bc0_0 .net "d", 0 0, v0x17558b0_0;  alias, 1 drivers
v0x1754c80_0 .net "q", 0 0, L_0x1758cc0;  alias, 1 drivers
S_0x1754de0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x17293f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1755630_0 .var "a", 0 0;
v0x17556d0_0 .var "b", 0 0;
v0x1755770_0 .var "c", 0 0;
v0x1755810_0 .net "clk", 0 0, v0x1758330_0;  1 drivers
v0x17558b0_0 .var "d", 0 0;
v0x17559a0_0 .var "wavedrom_enable", 0 0;
v0x1755a40_0 .var "wavedrom_title", 511 0;
E_0x17241c0/0 .event negedge, v0x1755810_0;
E_0x17241c0/1 .event posedge, v0x1755810_0;
E_0x17241c0 .event/or E_0x17241c0/0, E_0x17241c0/1;
E_0x1724410 .event posedge, v0x1755810_0;
E_0x170e9f0 .event negedge, v0x1755810_0;
S_0x1755130 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1754de0;
 .timescale -12 -12;
v0x1755330_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1755430 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1754de0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1755ba0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x17293f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1758df0 .functor NOT 1, v0x1755630_0, C4<0>, C4<0>, C4<0>;
L_0x1758e60 .functor NOT 1, v0x17556d0_0, C4<0>, C4<0>, C4<0>;
L_0x1758ef0 .functor AND 1, L_0x1758df0, L_0x1758e60, C4<1>, C4<1>;
L_0x1758fb0 .functor NOT 1, v0x1755770_0, C4<0>, C4<0>, C4<0>;
L_0x1759050 .functor AND 1, L_0x1758ef0, L_0x1758fb0, C4<1>, C4<1>;
L_0x1759160 .functor NOT 1, v0x17558b0_0, C4<0>, C4<0>, C4<0>;
L_0x1759210 .functor AND 1, L_0x1759050, L_0x1759160, C4<1>, C4<1>;
L_0x1759320 .functor NOT 1, v0x1755630_0, C4<0>, C4<0>, C4<0>;
L_0x17593e0 .functor NOT 1, v0x17556d0_0, C4<0>, C4<0>, C4<0>;
L_0x1759450 .functor AND 1, L_0x1759320, L_0x17593e0, C4<1>, C4<1>;
L_0x17595c0 .functor AND 1, L_0x1759450, v0x1755770_0, C4<1>, C4<1>;
L_0x1759630 .functor NOT 1, v0x17558b0_0, C4<0>, C4<0>, C4<0>;
L_0x1759710 .functor AND 1, L_0x17595c0, L_0x1759630, C4<1>, C4<1>;
L_0x1759820 .functor OR 1, L_0x1759210, L_0x1759710, C4<0>, C4<0>;
L_0x17596a0 .functor NOT 1, v0x1755630_0, C4<0>, C4<0>, C4<0>;
L_0x17599b0 .functor AND 1, L_0x17596a0, v0x17556d0_0, C4<1>, C4<1>;
L_0x1759b00 .functor NOT 1, v0x1755770_0, C4<0>, C4<0>, C4<0>;
L_0x1759b70 .functor AND 1, L_0x17599b0, L_0x1759b00, C4<1>, C4<1>;
L_0x1759d20 .functor AND 1, L_0x1759b70, v0x17558b0_0, C4<1>, C4<1>;
L_0x1759de0 .functor OR 1, L_0x1759820, L_0x1759d20, C4<0>, C4<0>;
L_0x1759fa0 .functor NOT 1, v0x17556d0_0, C4<0>, C4<0>, C4<0>;
L_0x175a120 .functor AND 1, v0x1755630_0, L_0x1759fa0, C4<1>, C4<1>;
L_0x175a3b0 .functor NOT 1, v0x1755770_0, C4<0>, C4<0>, C4<0>;
L_0x175a530 .functor AND 1, L_0x175a120, L_0x175a3b0, C4<1>, C4<1>;
L_0x175a710 .functor AND 1, L_0x175a530, v0x17558b0_0, C4<1>, C4<1>;
L_0x175a8e0 .functor OR 1, L_0x1759de0, L_0x175a710, C4<0>, C4<0>;
v0x1755e90_0 .net *"_ivl_0", 0 0, L_0x1758df0;  1 drivers
v0x1755f70_0 .net *"_ivl_10", 0 0, L_0x1759160;  1 drivers
v0x1756050_0 .net *"_ivl_12", 0 0, L_0x1759210;  1 drivers
v0x1756140_0 .net *"_ivl_14", 0 0, L_0x1759320;  1 drivers
v0x1756220_0 .net *"_ivl_16", 0 0, L_0x17593e0;  1 drivers
v0x1756350_0 .net *"_ivl_18", 0 0, L_0x1759450;  1 drivers
v0x1756430_0 .net *"_ivl_2", 0 0, L_0x1758e60;  1 drivers
v0x1756510_0 .net *"_ivl_20", 0 0, L_0x17595c0;  1 drivers
v0x17565f0_0 .net *"_ivl_22", 0 0, L_0x1759630;  1 drivers
v0x17566d0_0 .net *"_ivl_24", 0 0, L_0x1759710;  1 drivers
v0x17567b0_0 .net *"_ivl_26", 0 0, L_0x1759820;  1 drivers
v0x1756890_0 .net *"_ivl_28", 0 0, L_0x17596a0;  1 drivers
v0x1756970_0 .net *"_ivl_30", 0 0, L_0x17599b0;  1 drivers
v0x1756a50_0 .net *"_ivl_32", 0 0, L_0x1759b00;  1 drivers
v0x1756b30_0 .net *"_ivl_34", 0 0, L_0x1759b70;  1 drivers
v0x1756c10_0 .net *"_ivl_36", 0 0, L_0x1759d20;  1 drivers
v0x1756cf0_0 .net *"_ivl_38", 0 0, L_0x1759de0;  1 drivers
v0x1756dd0_0 .net *"_ivl_4", 0 0, L_0x1758ef0;  1 drivers
v0x1756eb0_0 .net *"_ivl_40", 0 0, L_0x1759fa0;  1 drivers
v0x1756f90_0 .net *"_ivl_42", 0 0, L_0x175a120;  1 drivers
v0x1757070_0 .net *"_ivl_44", 0 0, L_0x175a3b0;  1 drivers
v0x1757150_0 .net *"_ivl_46", 0 0, L_0x175a530;  1 drivers
v0x1757230_0 .net *"_ivl_48", 0 0, L_0x175a710;  1 drivers
v0x1757310_0 .net *"_ivl_6", 0 0, L_0x1758fb0;  1 drivers
v0x17573f0_0 .net *"_ivl_8", 0 0, L_0x1759050;  1 drivers
v0x17574d0_0 .net "a", 0 0, v0x1755630_0;  alias, 1 drivers
v0x1757570_0 .net "b", 0 0, v0x17556d0_0;  alias, 1 drivers
v0x1757660_0 .net "c", 0 0, v0x1755770_0;  alias, 1 drivers
v0x1757750_0 .net "d", 0 0, v0x17558b0_0;  alias, 1 drivers
v0x1757840_0 .net "q", 0 0, L_0x175a8e0;  alias, 1 drivers
S_0x17579a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17293f0;
 .timescale -12 -12;
E_0x1723f60 .event anyedge, v0x1758650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1758650_0;
    %nor/r;
    %assign/vec4 v0x1758650_0, 0;
    %wait E_0x1723f60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1754de0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17558b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1755770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17556d0_0, 0;
    %assign/vec4 v0x1755630_0, 0;
    %wait E_0x170e9f0;
    %wait E_0x1724410;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17558b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1755770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17556d0_0, 0;
    %assign/vec4 v0x1755630_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17241c0;
    %load/vec4 v0x1755630_0;
    %load/vec4 v0x17556d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1755770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17558b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17558b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1755770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17556d0_0, 0;
    %assign/vec4 v0x1755630_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1755430;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17241c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17558b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1755770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17556d0_0, 0;
    %assign/vec4 v0x1755630_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17293f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1758330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1758650_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17293f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1758330_0;
    %inv;
    %store/vec4 v0x1758330_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17293f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1755810_0, v0x17587b0_0, v0x1758150_0, v0x17581f0_0, v0x1758290_0, v0x17583d0_0, v0x1758510_0, v0x1758470_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17293f0;
T_7 ;
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17293f0;
T_8 ;
    %wait E_0x17241c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17585b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17585b0_0, 4, 32;
    %load/vec4 v0x17586f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17585b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17585b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17585b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1758510_0;
    %load/vec4 v0x1758510_0;
    %load/vec4 v0x1758470_0;
    %xor;
    %load/vec4 v0x1758510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17585b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17585b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17585b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/circuit2/iter0/response0/top_module.sv";
