

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Fri Apr 19 00:19:24 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu190-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.015|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1062314|  1062314|  1062314|  1062314|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Product1    |  532266|  532266|       203|          -|          -|  2622|    no    |
        | + Product2   |     200|     200|         2|          -|          -|   100|    no    |
        |- ResetAccum  |     200|     200|         2|          -|          -|   100|    no    |
        |- Accum1      |  529644|  529644|       202|          -|          -|  2622|    no    |
        | + Accum2     |     200|     200|         2|          -|          -|   100|    no    |
        |- Result      |     200|     200|         2|          -|          -|   100|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      1|        -|        -|
|Expression           |        -|      -|        0|      295|
|FIFO                 |        -|      -|        -|        -|
|Instance             |        -|      -|        -|        -|
|Memory               |      294|      -|        0|        0|
|Multiplexer          |        -|      -|        -|      185|
|Register             |        -|      -|      254|        -|
+---------------------+---------+-------+---------+---------+
|Total                |      294|      1|      254|      480|
+---------------------+---------+-------+---------+---------+
|Available SLR        |     2520|    600|   716160|   358080|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |       11|   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+
|Available            |     7560|   1800|  2148480|  1074240|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |        3|   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+---------------------------------+-----------+
    |              Instance              |              Module             | Expression|
    +------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_6s_16s_22_1_1_U1  |myproject_mul_mul_6s_16s_22_1_1  |  i0 * i1  |
    +------------------------------------+---------------------------------+-----------+

    * Memory: 
    +----------+------------------------------------------------------------------------+---------+---+----+--------+-----+------+-------------+
    |  Memory  |                                 Module                                 | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------------------------------------+---------+---+----+--------+-----+------+-------------+
    |acc_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_acc_V   |        1|  0|   0|     100|   16|     1|         1600|
    |b2_V_U    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_b2_V    |        1|  0|   0|     100|   12|     1|         1200|
    |mult_V_U  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_mult_V  |      194|  0|   0|  262200|   13|     1|      3408600|
    |w2_V_U    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_w2_V    |       98|  0|   0|  262200|    6|     1|      1573200|
    +----------+------------------------------------------------------------------------+---------+---+----+--------+-----+------+-------------+
    |Total     |                                                                        |      294|  0|   0|  524600|   47|     4|      4984600|
    +----------+------------------------------------------------------------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_2_fu_332_p2       |     +    |      0|  0|  15|           7|           1|
    |ii_3_fu_266_p2         |     +    |      0|  0|  19|          12|           1|
    |ii_4_fu_360_p2         |     +    |      0|  0|  19|          12|           1|
    |index_2_fu_382_p2      |     +    |      0|  0|  26|          19|          19|
    |index_fu_297_p2        |     +    |      0|  0|  26|          19|          19|
    |ires_2_fu_415_p2       |     +    |      0|  0|  15|           7|           1|
    |jj_3_fu_291_p2         |     +    |      0|  0|  15|           7|           1|
    |jj_4_fu_376_p2         |     +    |      0|  0|  15|           7|           1|
    |next_mul2_fu_348_p2    |     +    |      0|  0|  26|          19|           7|
    |next_mul_fu_254_p2     |     +    |      0|  0|  26|          19|           7|
    |p_Val2_s_43_fu_402_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp_16_fu_326_p2       |   icmp   |      0|  0|  11|           7|           6|
    |tmp_18_fu_354_p2       |   icmp   |      0|  0|  13|          12|          12|
    |tmp_20_fu_285_p2       |   icmp   |      0|  0|  11|           7|           6|
    |tmp_21_fu_409_p2       |   icmp   |      0|  0|  11|           7|           6|
    |tmp_27_fu_370_p2       |   icmp   |      0|  0|  11|           7|           6|
    |tmp_fu_260_p2          |   icmp   |      0|  0|  13|          12|          12|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 295|         196|         122|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |acc_V_address0    |  27|          5|    7|         35|
    |acc_V_d0          |  15|          3|   16|         48|
    |ap_NS_fsm         |  56|         13|    1|         13|
    |iacc_reg_198      |   9|          2|    7|         14|
    |ii2_reg_209       |   9|          2|   12|         24|
    |ii_reg_164        |   9|          2|   12|         24|
    |ires_reg_243      |   9|          2|    7|         14|
    |jj3_reg_232       |   9|          2|    7|         14|
    |jj_reg_187        |   9|          2|    7|         14|
    |mult_V_address0   |  15|          3|   19|         57|
    |phi_mul1_reg_220  |   9|          2|   19|         38|
    |phi_mul_reg_175   |   9|          2|   19|         38|
    +------------------+----+-----------+-----+-----------+
    |Total             | 185|         40|  133|        333|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |OP1_V_cast_cast_reg_450  |  22|   0|   22|          0|
    |acc_V_addr_4_reg_512     |   7|   0|    7|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |iacc_2_reg_476           |   7|   0|    7|          0|
    |iacc_reg_198             |   7|   0|    7|          0|
    |ii2_reg_209              |  12|   0|   12|          0|
    |ii_3_reg_440             |  12|   0|   12|          0|
    |ii_4_reg_499             |  12|   0|   12|          0|
    |ii_reg_164               |  12|   0|   12|          0|
    |ires_2_reg_525           |   7|   0|    7|          0|
    |ires_reg_243             |   7|   0|    7|          0|
    |jj3_reg_232              |   7|   0|    7|          0|
    |jj_3_reg_458             |   7|   0|    7|          0|
    |jj_4_reg_507             |   7|   0|    7|          0|
    |jj_reg_187               |   7|   0|    7|          0|
    |next_mul2_reg_491        |  19|   0|   19|          0|
    |next_mul_reg_432         |  19|   0|   19|          0|
    |phi_mul1_reg_220         |  19|   0|   19|          0|
    |phi_mul_reg_175          |  19|   0|   19|          0|
    |tmp_19_reg_481           |   7|   0|   64|         57|
    |tmp_23_reg_463           |  19|   0|   64|         45|
    |tmp_26_reg_530           |   7|   0|   64|         57|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 254|   0|  413|        159|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|data_V_address0  | out |   12|  ap_memory |                                   data_V                                   |     array    |
|data_V_ce0       | out |    1|  ap_memory |                                   data_V                                   |     array    |
|data_V_q0        |  in |   16|  ap_memory |                                   data_V                                   |     array    |
|res_V_address0   | out |    7|  ap_memory |                                    res_V                                   |     array    |
|res_V_ce0        | out |    1|  ap_memory |                                    res_V                                   |     array    |
|res_V_we0        | out |    1|  ap_memory |                                    res_V                                   |     array    |
|res_V_d0         | out |   16|  ap_memory |                                    res_V                                   |     array    |
+-----------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

