Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 17 16:03:51 2024
| Host         : Marlofst running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file inToOut_control_sets_placed.rpt
| Design       : inToOut
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           22 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             112 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------+------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |         Enable Signal         |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------------+------------------------------------------+------------------+----------------+--------------+
|  CLK_100MHZ_IBUF_BUFG |                               |                                          |                1 |              1 |         1.00 |
|  CLK_100MHZ_IBUF_BUFG |                               | pcmToPWM_inst/pdmIN_inst/CIC_inst/p_0_in |                1 |              1 |         1.00 |
|  CLK_100MHZ_IBUF_BUFG |                               | pcmToPWM_inst/counter[7]_i_1_n_0         |                2 |              8 |         4.00 |
|  CLK_100MHZ_IBUF_BUFG | pdmIN_inst/CIC_inst/d_d_tmp_0 |                                          |                2 |             12 |         6.00 |
|  CLK_100MHZ_IBUF_BUFG | pdmIN_inst/CIC_inst/d_tmp_1   |                                          |                3 |             12 |         4.00 |
|  CLK_100MHZ_IBUF_BUFG |                               | pdmIN_inst/CIC_inst/count[0]_i_1_n_0     |                4 |             16 |         4.00 |
|  CLK_100MHZ_IBUF_BUFG |                               | sys_rst_IBUF                             |               15 |             60 |         4.00 |
|  CLK_100MHZ_IBUF_BUFG | pdmIN_inst/CIC_inst/v_comb    | sys_rst_IBUF                             |               16 |            112 |         7.00 |
+-----------------------+-------------------------------+------------------------------------------+------------------+----------------+--------------+


