// Seed: 746631653
module module_0;
  assign module_1.type_14 = 0;
  wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    output supply0 id_7
);
  bufif0 primCall (id_1, id_3, id_6);
  module_0 modCall_1 ();
  wire id_9, id_10;
  assign id_7 = 1;
  wire id_11, id_12, id_13;
endmodule
module module_2;
  id_1(
      -1 * id_2[1&-1]
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  module_2 modCall_1 ();
endmodule
