// Seed: 4062059904
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri id_3,
    output wire id_4,
    input wire id_5,
    input tri id_6,
    input tri id_7,
    input wor id_8,
    input wand id_9,
    output uwire id_10,
    input uwire id_11,
    input tri id_12,
    output supply0 id_13,
    output tri0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri0 id_19,
    input uwire id_20,
    input uwire id_21,
    input tri0 id_22,
    input supply0 id_23,
    output tri0 id_24,
    output tri id_25,
    input supply0 id_26,
    input wor id_27,
    input tri1 id_28,
    input tri id_29,
    output supply1 id_30,
    input wor id_31,
    output wire id_32,
    input supply0 id_33,
    input supply0 id_34,
    output wor id_35,
    input tri1 id_36,
    output tri0 id_37
);
  always @(posedge 1 or posedge id_12) $display(1'b0, 1);
endmodule
module module_1 (
    output tri1  id_0,
    input  tri1  id_1,
    input  tri   id_2
    , id_9,
    output tri   id_3,
    input  tri   id_4,
    input  tri1  id_5,
    output uwire id_6,
    input  tri   id_7
);
  tri0 id_10;
  assign id_10 = id_7 - id_7;
  wire id_11;
  wire id_12;
  module_0(
      id_4,
      id_2,
      id_7,
      id_0,
      id_0,
      id_4,
      id_4,
      id_2,
      id_1,
      id_7,
      id_0,
      id_1,
      id_4,
      id_6,
      id_0,
      id_4,
      id_4,
      id_7,
      id_7,
      id_2,
      id_1,
      id_1,
      id_5,
      id_1,
      id_6,
      id_3,
      id_1,
      id_5,
      id_2,
      id_2,
      id_3,
      id_5,
      id_6,
      id_7,
      id_1,
      id_3,
      id_1,
      id_6
  );
endmodule
