@W: MT453 |clock period is too long for clock _~DPHY_RX_DPHY_RX_TOP_|HS_CLK_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT246 :"d:\gowin\gowin_v1.9.3.01beta_37928_20200110\ide\ipcore\mipi_rx\data\dphy_rx.v":3110:11:3110:22|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\gowin\gowin_v1.9.3.01beta_37928_20200110\ide\ipcore\mipi_rx\data\dphy_rx.v":3107:10:3107:16|Blackbox DHCEN is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP_|sclk_inferred_clock with period 3.81ns. Please declare a user-defined clock on net DPHY_RX_INST.u_idesx4.clk_byte_out.
@W: MT420 |Found inferred clock _~idesx4_DPHY_RX_TOP_|eclko_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DPHY_RX_INST.u_idesx4.eclko.
@W: MT420 |Found inferred clock _~DPHY_RX_DPHY_RX_TOP_|HS_CLK_inferred_clock with period 1.63ns. Please declare a user-defined clock on net DPHY_RX_INST.HS_CLK.
