// Seed: 1456414492
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6
);
  reg id_7;
  function id_8;
    input id_9;
    input reg id_10;
    begin
      id_5 = 1;
      id_9 <= "";
      id_7 <= id_9;
    end
  endfunction
endmodule
