--------------- Build Started: 08/19/2014 22:20:20 Project: ServoMotor, Configuration: DP8051 Keil 9.51 Debug ---------------
Initializing Build...
cydsfit.exe "-.appdatapath" "C:\Users\Martin\AppData\Local\Cypress Semiconductor\PSoC Creator\3.0" "-.fdsnotice" "-.fdswarpdepfile=warp_dependencies.txt" "-.fdselabdepfile=elab_dependencies.txt" "-.fdsbldfile=generated_files.txt" "-p" "X:\roboticscode\trunk\Servo\SW\ServoMotor\ServoMotor.cydsn\ServoMotor.cyprj" "-d" "CY8C3245AXI-158" "-s" "X:\roboticscode\trunk\Servo\SW\ServoMotor\ServoMotor.cydsn\Generated_Source\PSoC3" "--" "-yv2" "-v3" "-ygs" "-q10" "-o2" "-.fftcfgtype=BE" "-.fasautosel=full"
Elaborating Design...
ADD: pft.M0028: warning: Clock Warning: (UART_IntClock's accuracy range '923.077 kHz ± 2.000%, (904.615 kHz - 941.538 kHz)' is not within the specified tolerance range '921.600 kHz ± 2.000%, (903.168 kHz - 940.032 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * X:\roboticscode\trunk\Servo\SW\ServoMotor\ServoMotor.cydsn\ServoMotor.cydwr (UART_IntClock)
ADD: pft.M0028: warning: Clock Warning: (UART_TEST_IntClock's accuracy range '923.077 kHz ± 2.000%, (904.615 kHz - 941.538 kHz)' is not within the specified tolerance range '921.600 kHz ± 2.000%, (903.168 kHz - 940.032 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * X:\roboticscode\trunk\Servo\SW\ServoMotor\ServoMotor.cydsn\ServoMotor.cydwr (UART_TEST_IntClock)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Analog Placement ...
Analog Routing ...
Digital Placement ...
Digital Routing ...
--------------- Build Succeeded: 08/19/2014 22:20:31 ---------------
