Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sun May 29 23:21:17 2022
| Host         : DESKTOP-LH5I9DB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rockpaperscissors_control_sets_placed.rpt
| Design       : rockpaperscissors
| Device       : xc7a200t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------------+------------------+----------------+
|  winnertemp_reg_i_1_n_0 |               | winnertemp_reg_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG          |               |                        |                3 |              8 |
+-------------------------+---------------+------------------------+------------------+----------------+


