INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "G:/Vitis_HLS/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling fir_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_wrap.cpp
   Compiling fir.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_wrap_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
-------------------------------
Test started.
-13
-6
1
9
18
26
30
29
23
10
-8
-32
-55
-75
-86
-82
-62
-25
26
84
140
182
200
183
129
40
-75
-202
-317
-398
-424
-377
-254
-58
187
452
693
863
915
812
532
69
-558
-1309
-2128
-2942
-3676
-4261
-4637
32767
-4637
-4261
-3676
-2942
-2128
-1309
-558
69
532
812
915
863
693
452
187
-58
-254
-377
-424
-398
-317
-202
-75
40
129
183
200
182
140
84
26
-25
-62
-82
-86
-75
-55
-32
-8
10
23
29
30
26
18
9
1
-6
-13
-13
Test passed.
Test finished.
-------------------------------

G:\fpga_design\fpga_learning\fpga_summer_camp\project\fir_hls_prj\solution1\sim\verilog>set PATH= 

G:\fpga_design\fpga_learning\fpga_summer_camp\project\fir_hls_prj\solution1\sim\verilog>call G:/Vitis_HLS/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_fir_wrap_top glbl -Oenable_linking_all_libraries  -prj fir_wrap.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s fir_wrap  
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: G:/Vitis_HLS/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_wrap_top glbl -Oenable_linking_all_libraries -prj fir_wrap.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s fir_wrap 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_wrap_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_wrap_flow_control_loop_pipe_...
Compiling module xil_defaultlib.fir_wrap_fir_wrap_Pipeline_VITIS...
Compiling module xil_defaultlib.fir_wrap_mul_32s_32s_32_2_1(NUM_...
Compiling module xil_defaultlib.fir_wrap_fir_wrap_Pipeline_VITIS...
Compiling module xil_defaultlib.fir_wrap_CTRL_s_axi
Compiling module xil_defaultlib.fir_wrap_control_s_axi
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_burst_conver...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_throttle(CON...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_write(CONSER...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_read(C_USER_...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.fir_wrap
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_wrap_top
Compiling module work.glbl
Built simulation snapshot fir_wrap
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fir_wrap/xsim_script.tcl
# xsim {fir_wrap} -autoloadwcfg -tclbatch {fir_wrap.tcl}
Time resolution is 1 ps
source fir_wrap.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3305000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3365 ns : File "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap.autotb.v" Line 502
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 12 23:24:45 2023...
-------------------------------
Test started.
-13
-6
1
9
18
26
30
29
23
10
-8
-32
-55
-75
-86
-82
-62
-25
26
84
140
182
200
183
129
40
-75
-202
-317
-398
-424
-377
-254
-58
187
452
693
863
915
812
532
69
-558
-1309
-2128
-2942
-3676
-4261
-4637
32767
-4637
-4261
-3676
-2942
-2128
-1309
-558
69
532
812
915
863
693
452
187
-58
-254
-377
-424
-398
-317
-202
-75
40
129
183
200
182
140
84
26
-25
-62
-82
-86
-75
-55
-32
-8
10
23
29
30
26
18
9
1
-6
-13
-13
Test passed.
Test finished.
-------------------------------
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
