# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ctrl_phy_sim.tcl
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work work 
# Modifying modelsim.ini
# C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:05 on Mar 17,2025
# vlog -reportprogress 300 C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_alarm_ot.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_ana_core.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_analog_top.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_apb_interface.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_calib.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_channel_calculation.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_channel_ctrl.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_clk_gen.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_ctrl.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_en_valid.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_en_valid_apb.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_jtag_apb_top.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_jtag_interface.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_logic.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_logic_top.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_mode_ctrl.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_rstn_gen.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_rstn_syn.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_sample.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_sample_sync.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_sc_adc_en_ctrl.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_signal_sync.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_sta_reg.vp C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation/modelsim10.2c/adc_e2_source_codes/adc_e2_taylor_calt.vp 
# 
# Top level modules:
# End time: 13:21:06 on Mar 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:21:06 on Mar 17,2025
# vlog -reportprogress 300 -sv -work work -mfcu -incr -suppress 2902 -f ../modelsim/sim_file_list.f -y C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation "+libext+.v" "+incdir+../../example_design/bench/mem/" 
# -- Compiling module ddr3_test_top_tb
# -- Compiling module ddr3
# -- Scanning library directory 'C:/pango/PDS_2022.2-SP6.4/ip/system_ip/ips2l_hmic_s/ips2l_hmic_eval/ips2l_hmic_s-1.15/../../../../../arch/vendor/pango/verilog/simulation'
# -- Compiling package ddr3_test_top_tb_v_unit
# -- Compiling module test_ddr
# -- Compiling module axi_bist_top_v1_0
# -- Compiling module test_main_ctrl_v1_0
# -- Compiling module test_rd_ctrl_v1_0
# -- Compiling module test_wr_ctrl_v1_0
# -- Compiling module prbs15_64bit_v1_0
# -- Compiling module prbs31_128bit_v1_0
# -- Compiling module ips2l_clk_gen_32bit
# -- Compiling module ips2l_cmd_parser_32bit
# -- Compiling module ips2l_seu_rs232_intf
# -- Compiling module ips2l_seu_uart_rx
# -- Compiling module ips2l_seu_uart_tx
# -- Compiling module ips2l_uart_ctrl_32bit
# -- Compiling module ips2l_uart_ctrl_top_32bit
# -- Compiling module ips2l_ver_ctrl_32bit
# -- Compiling module state_group_mux_v1_0
# -- Compiling module uart_rd_lock
# -- Compiling module adc_ctrl
# -- Compiling module ips2l_rst_sync_v1_3
# -- Compiling module ips2l_ddrphy_gpll_v1_3
# -- Compiling module ips2l_ddrphy_ppll_v1_0
# -- Compiling module axi_ddr3
# -- Compiling module axi_ddr3_ddrphy_top
# -- Compiling module axi_ddr3_mcdq_wrapper_v1_9
# -- Compiling module axi_ddr3_slice_top_v1_15
# -- Compiling module GTP_GRS
# -- Compiling module GTP_PPLL
# -- Compiling module GTP_GPLL
# -- Compiling module GTP_DLL_E2
# -- Compiling module GTP_OSERDES_E2
# -- Compiling module GTP_IODELAY_E2
# -- Compiling module GTP_ISERDES_E2
# -- Compiling module GTP_IOCLKDIV_E3
# -- Compiling module GTP_CLKPD
# -- Compiling module GTP_LUT6
# -- Compiling module GTP_LUT5
# -- Compiling UDP INT_LUTMUX4_UDP
# -- Compiling module GTP_MUX2LUT6
# -- Compiling module GTP_INBUFDS
# -- Compiling UDP INT_LUTMUX2_UDP
# -- Compiling module GTP_IOBUF
# -- Compiling module GTP_IOBUFCO
# -- Compiling module GTP_OUTBUFT
# -- Compiling module GTP_OUTBUFTCO
# -- Compiling module GTP_CLKBUFR
# -- Compiling module GTP_CLKBUFG
# -- Compiling module GTP_CLKBUFM
# -- Compiling module GTP_DDC_E2
# -- Compiling module GTP_ADC_E2
# -- Compiling module GTP_DDC_E3
# 
# Referenced (but uncompiled) modules or primitives:
# 	GTP_MONITOR_E1
# 	GTP_ADC_E4
# 	dll_e2_ddrphy_dll_fsm_hp
# 	oserdes_e2_iolhp_ol
# 	iserdes_e2_iolhp_il_clkgen
# 	iserdes_e2_iolhp_il_srce
# 	iserdes_e2_iolhp_il_data
# 	iserdes_e2_iolhp_il_gearctrl
# 	iserdes_e2_iolhp_il_gear
# 
# Top level modules:
# 	ddr3_test_top_tb
# 	GTP_LUT6
# 	GTP_MUX2LUT6
# End time: 13:21:11 on Mar 17,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
