[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2437996",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7128395",
        "articleTitle": "A Practical Logic Obfuscation Technique for Hardware Security",
        "volume": "24",
        "issue": "3",
        "startPage": "1193",
        "endPage": "1197",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085374995,
                "preferredName": "Jiliang Zhang",
                "firstName": "Jiliang",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2389891",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7021910",
        "articleTitle": "A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell",
        "volume": "24",
        "issue": "1",
        "startPage": "373",
        "endPage": "377",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085692009,
                "preferredName": "C. B. Kushwah",
                "firstName": "C. B.",
                "lastName": "Kushwah"
            },
            {
                "id": 37570432500,
                "preferredName": "S. K. Vishvakarma",
                "firstName": "S. K.",
                "lastName": "Vishvakarma"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2445855",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7152967",
        "articleTitle": "Concept, Design, and Implementation of Reconfigurable CORDIC",
        "volume": "24",
        "issue": "4",
        "startPage": "1588",
        "endPage": "1592",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38189801500,
                "preferredName": "Supriya Aggarwal",
                "firstName": "Supriya",
                "lastName": "Aggarwal"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod K. Meher",
                "firstName": "Pramod K.",
                "lastName": "Meher"
            },
            {
                "id": 37669944700,
                "preferredName": "Kavita Khare",
                "firstName": "Kavita",
                "lastName": "Khare"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2415932",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7104144",
        "articleTitle": "A Fast Fault-Tolerant Architecture for Sauvola Local Image Thresholding Algorithm Using Stochastic Computing",
        "volume": "24",
        "issue": "2",
        "startPage": "808",
        "endPage": "812",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085626291,
                "preferredName": "M. Hassan Najafi",
                "firstName": "M. Hassan",
                "lastName": "Najafi"
            },
            {
                "id": 37300562700,
                "preferredName": "Mostafa E. Salehi",
                "firstName": "Mostafa E.",
                "lastName": "Salehi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2518219",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7398137",
        "articleTitle": "Precharge-Free, Low-Power Content-Addressable Memory",
        "volume": "24",
        "issue": "8",
        "startPage": "2614",
        "endPage": "2621",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087231173,
                "preferredName": "Mohammed Zackriya V",
                "firstName": "Mohammed",
                "lastName": "Zackriya V"
            },
            {
                "id": 37845561100,
                "preferredName": "Harish M. Kittur",
                "firstName": "Harish M.",
                "lastName": "Kittur"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2413454",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7072490",
        "articleTitle": "Energy-Efficient Floating-Point MFCC Extraction Architecture for Speech Recognition Systems",
        "volume": "24",
        "issue": "2",
        "startPage": "754",
        "endPage": "758",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074331100,
                "preferredName": "Jihyuck Jo",
                "firstName": "Jihyuck",
                "lastName": "Jo"
            },
            {
                "id": 37274307200,
                "preferredName": "Hoyoung Yoo",
                "firstName": "Hoyoung",
                "lastName": "Yoo"
            },
            {
                "id": 37270580300,
                "preferredName": "In-Cheol Park",
                "firstName": "In-Cheol",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2407370",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7056550",
        "articleTitle": "A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling",
        "volume": "24",
        "issue": "1",
        "startPage": "408",
        "endPage": "412",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276895900,
                "preferredName": "Ching-Che Chung",
                "firstName": "Ching-Che",
                "lastName": "Chung"
            },
            {
                "id": 37061905500,
                "preferredName": "Wei-Siang Su",
                "firstName": "Wei-Siang",
                "lastName": "Su"
            },
            {
                "id": 37085627517,
                "preferredName": "Chi-Kuang Lo",
                "firstName": "Chi-Kuang",
                "lastName": "Lo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2393299",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7041199",
        "articleTitle": "Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems",
        "volume": "24",
        "issue": "1",
        "startPage": "334",
        "endPage": "337",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38019681300,
                "preferredName": "Liang Shi",
                "firstName": "Liang",
                "lastName": "Shi"
            },
            {
                "id": 37085661911,
                "preferredName": "Yejia Di",
                "firstName": "Yejia",
                "lastName": "Di"
            },
            {
                "id": 38466615000,
                "preferredName": "Mengying Zhao",
                "firstName": "Mengying",
                "lastName": "Zhao"
            },
            {
                "id": 37265504000,
                "preferredName": "Chun Jason Xue",
                "firstName": "Chun Jason",
                "lastName": "Xue"
            },
            {
                "id": 37085452964,
                "preferredName": "Kaijie Wu",
                "firstName": "Kaijie",
                "lastName": "Wu"
            },
            {
                "id": 37266664300,
                "preferredName": "Edwin H.-M. Sha",
                "firstName": "Edwin H.-M.",
                "lastName": "Sha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2504391",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7373683",
        "articleTitle": "A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO",
        "volume": "24",
        "issue": "6",
        "startPage": "2402",
        "endPage": "2406",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085769354,
                "preferredName": "Antony Xavier Glittas",
                "firstName": "Antony Xavier",
                "lastName": "Glittas"
            },
            {
                "id": 37285072400,
                "preferredName": "Mathini Sellathurai",
                "firstName": "Mathini",
                "lastName": "Sellathurai"
            },
            {
                "id": 37297860100,
                "preferredName": "Gopalakrishnan Lakshminarayanan",
                "firstName": "Gopalakrishnan",
                "lastName": "Lakshminarayanan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2418579",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7086055",
        "articleTitle": "A 21-Gbit/s 1.63-pJ/bit Adaptive CTLE and One-Tap DFE With Single Loop Spectrum Balancing Method",
        "volume": "24",
        "issue": "2",
        "startPage": "789",
        "endPage": "793",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089293332,
                "preferredName": "Yong-Hun Kim",
                "firstName": "Yong-Hun",
                "lastName": "Kim"
            },
            {
                "id": 38185560700,
                "preferredName": "Young-Ju Kim",
                "firstName": "Young-Ju",
                "lastName": "Kim"
            },
            {
                "id": 37085369952,
                "preferredName": "Taeho Lee",
                "firstName": "Taeho",
                "lastName": "Lee"
            },
            {
                "id": 37278168900,
                "preferredName": "Lee-Sup Kim",
                "firstName": "Lee-Sup",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2394486",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7041224",
        "articleTitle": "All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications",
        "volume": "24",
        "issue": "1",
        "startPage": "363",
        "endPage": "367",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38235822800,
                "preferredName": "Chan-Hui Jeong",
                "firstName": "Chan-Hui",
                "lastName": "Jeong"
            },
            {
                "id": 38235994300,
                "preferredName": "Ammar Abdullah",
                "firstName": "Ammar",
                "lastName": "Abdullah"
            },
            {
                "id": 37536100700,
                "preferredName": "Young-Jae Min",
                "firstName": "Young-Jae",
                "lastName": "Min"
            },
            {
                "id": 37274419500,
                "preferredName": "In-Chul Hwang",
                "firstName": "In-Chul",
                "lastName": "Hwang"
            },
            {
                "id": 37279270700,
                "preferredName": "Soo-Won Kim",
                "firstName": "Soo-Won",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2525786",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7419925",
        "articleTitle": "A Process-Tolerant, Low-Voltage, Inverter-Based OTA for Continuous-Time  $\\Sigma $ \u2013 $\\Delta $  ADC",
        "volume": "24",
        "issue": "9",
        "startPage": "2911",
        "endPage": "2917",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085629358,
                "preferredName": "Ayman Ismail",
                "firstName": "Ayman",
                "lastName": "Ismail"
            },
            {
                "id": 37076158000,
                "preferredName": "Islam Mostafa",
                "firstName": "Islam",
                "lastName": "Mostafa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2542583",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7445879",
        "articleTitle": "Multiplierless Unity-Gain SDF FFTs",
        "volume": "24",
        "issue": "9",
        "startPage": "3003",
        "endPage": "3007",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37424933800,
                "preferredName": "Mario Garrido",
                "firstName": "Mario",
                "lastName": "Garrido"
            },
            {
                "id": 37085844744,
                "preferredName": "Rikard Andersson",
                "firstName": "Rikard",
                "lastName": "Andersson"
            },
            {
                "id": 37394392400,
                "preferredName": "Fahad Qureshi",
                "firstName": "Fahad",
                "lastName": "Qureshi"
            },
            {
                "id": 37270788100,
                "preferredName": "Oscar Gustafsson",
                "firstName": "Oscar",
                "lastName": "Gustafsson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2465846",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7214307",
        "articleTitle": "An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24,12) Extended Golay Code",
        "volume": "24",
        "issue": "4",
        "startPage": "1603",
        "endPage": "1606",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            },
            {
                "id": 37085444285,
                "preferredName": "Shanshan Liu",
                "firstName": "Shanshan",
                "lastName": "Liu"
            },
            {
                "id": 37539977500,
                "preferredName": "Liyi Xiao",
                "firstName": "Liyi",
                "lastName": "Xiao"
            },
            {
                "id": 37410622900,
                "preferredName": "Juan Antonio Maestro",
                "firstName": "Juan Antonio",
                "lastName": "Maestro"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2442258",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7138634",
        "articleTitle": "Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC",
        "volume": "24",
        "issue": "3",
        "startPage": "1203",
        "endPage": "1207",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37406127300,
                "preferredName": "Yan Zhu",
                "firstName": "Yan",
                "lastName": "Zhu"
            },
            {
                "id": 37406799000,
                "preferredName": "Chi-Hang Chan",
                "firstName": "Chi-Hang",
                "lastName": "Chan"
            },
            {
                "id": 37401916800,
                "preferredName": "Si-Seng Wong",
                "firstName": "Si-Seng",
                "lastName": "Wong"
            },
            {
                "id": 38272449500,
                "preferredName": "U Seng-Pan",
                "firstName": "U",
                "lastName": "Seng-Pan"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui Paulo Martins",
                "firstName": "Rui Paulo",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2516522",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7393598",
        "articleTitle": "A New Fast and Area-Efficient Adder-Based Sign Detector for RNS { $2^{n}-1, 2^{n}, 2^{n}+1$ }",
        "volume": "24",
        "issue": "7",
        "startPage": "2608",
        "endPage": "2612",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085774176,
                "preferredName": "Sachin Kumar",
                "firstName": "Sachin",
                "lastName": "Kumar"
            },
            {
                "id": 37276902700,
                "preferredName": "Chip-Hong Chang",
                "firstName": "Chip-Hong",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2452918",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7182757",
        "articleTitle": "An Auto-Reconfigurable  $2\\times/4\\times $  AC-DC Regulator for Wirelessly Powered Biomedical Implants With 28% Link Efficiency Enhancement",
        "volume": "24",
        "issue": "4",
        "startPage": "1598",
        "endPage": "1602",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280124100,
                "preferredName": "Hoi Lee",
                "firstName": "Hoi",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2544838",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7451270",
        "articleTitle": "Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units",
        "volume": "24",
        "issue": "9",
        "startPage": "3008",
        "endPage": "3012",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085369539,
                "preferredName": "Zhuo Qian",
                "firstName": "Zhuo",
                "lastName": "Qian"
            },
            {
                "id": 37271535300,
                "preferredName": "Martin Margala",
                "firstName": "Martin",
                "lastName": "Margala"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2437999",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7123672",
        "articleTitle": "Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation",
        "volume": "24",
        "issue": "3",
        "startPage": "1208",
        "endPage": "1211",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37696880400,
                "preferredName": "Amir Kaivani",
                "firstName": "Amir",
                "lastName": "Kaivani"
            },
            {
                "id": 37400893500,
                "preferredName": "Seokbum Ko",
                "firstName": "Seokbum",
                "lastName": "Ko"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2409051",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7070728",
        "articleTitle": "Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits",
        "volume": "24",
        "issue": "2",
        "startPage": "774",
        "endPage": "778",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085714546,
                "preferredName": "Alexander Shapiro",
                "firstName": "Alexander",
                "lastName": "Shapiro"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2509254",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7384537",
        "articleTitle": "Wide-Locking Range Divide-by-3 Injection-Locked Frequency Divider Using Sixth-Order  $RLC$  Resonator",
        "volume": "24",
        "issue": "7",
        "startPage": "2598",
        "endPage": "2602",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290716100,
                "preferredName": "Sheng-Lyang Jang",
                "firstName": "Sheng-Lyang",
                "lastName": "Jang"
            },
            {
                "id": 37085812765,
                "preferredName": "Wei-Chung Cheng",
                "firstName": "Wei-Chung",
                "lastName": "Cheng"
            },
            {
                "id": 37264986100,
                "preferredName": "Ching-Wen Hsue",
                "firstName": "Ching-Wen",
                "lastName": "Hsue"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2503727",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7360216",
        "articleTitle": "Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC",
        "volume": "24",
        "issue": "6",
        "startPage": "2407",
        "endPage": "2411",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085540538,
                "preferredName": "Fang-Ting Chou",
                "firstName": "Fang-Ting",
                "lastName": "Chou"
            },
            {
                "id": 37289818800,
                "preferredName": "Chung-Chih Hung",
                "firstName": "Chung-Chih",
                "lastName": "Hung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2532605",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7438935",
        "articleTitle": "A Flexible-Weighted Nonbinary Searching Technique for High-Speed SAR-ADCs",
        "volume": "24",
        "issue": "8",
        "startPage": "2808",
        "endPage": "2812",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085470184,
                "preferredName": "Lei Qiu",
                "firstName": "Lei",
                "lastName": "Qiu"
            },
            {
                "id": 37085392330,
                "preferredName": "Kai Tang",
                "firstName": "Kai",
                "lastName": "Tang"
            },
            {
                "id": 37281046000,
                "preferredName": "Yuanjin Zheng",
                "firstName": "Yuanjin",
                "lastName": "Zheng"
            },
            {
                "id": 37372622900,
                "preferredName": "Liter Siek",
                "firstName": "Liter",
                "lastName": "Siek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2471077",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7271115",
        "articleTitle": "A New CDMA Encoding/Decoding Method for on-Chip Communication Network",
        "volume": "24",
        "issue": "4",
        "startPage": "1607",
        "endPage": "1611",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38008974400,
                "preferredName": "Jian Wang",
                "firstName": "Jian",
                "lastName": "Wang"
            },
            {
                "id": 37308609800,
                "preferredName": "Zhonghai Lu",
                "firstName": "Zhonghai",
                "lastName": "Lu"
            },
            {
                "id": 37405714200,
                "preferredName": "Yubai Li",
                "firstName": "Yubai",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2412657",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7066944",
        "articleTitle": "A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm $^{2}$ ",
        "volume": "24",
        "issue": "2",
        "startPage": "794",
        "endPage": "798",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085733441,
                "preferredName": "Si-Nai Kim",
                "firstName": "Si-Nai",
                "lastName": "Kim"
            },
            {
                "id": 37085738344,
                "preferredName": "Mee-Ran Kim",
                "firstName": "Mee-Ran",
                "lastName": "Kim"
            },
            {
                "id": 37582824200,
                "preferredName": "Ba-Ro-Saim Sung",
                "firstName": "Ba-Ro-Saim",
                "lastName": "Sung"
            },
            {
                "id": 38580933900,
                "preferredName": "Hyun-Wook Kang",
                "firstName": "Hyun-Wook",
                "lastName": "Kang"
            },
            {
                "id": 37334015000,
                "preferredName": "Min-Hyung Cho",
                "firstName": "Min-Hyung",
                "lastName": "Cho"
            },
            {
                "id": 37274277300,
                "preferredName": "Seung-Tak Ryu",
                "firstName": "Seung-Tak",
                "lastName": "Ryu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2509164",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7373671",
        "articleTitle": "Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC",
        "volume": "24",
        "issue": "7",
        "startPage": "2603",
        "endPage": "2607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085680954,
                "preferredName": "Jianwei Liu",
                "firstName": "Jianwei",
                "lastName": "Liu"
            },
            {
                "id": 37406127300,
                "preferredName": "Yan Zhu",
                "firstName": "Yan",
                "lastName": "Zhu"
            },
            {
                "id": 37406799000,
                "preferredName": "Chi-Hang Chan",
                "firstName": "Chi-Hang",
                "lastName": "Chan"
            },
            {
                "id": 37269869400,
                "preferredName": "Sai-Weng Sin",
                "firstName": "Sai-Weng",
                "lastName": "Sin"
            },
            {
                "id": 37274142800,
                "preferredName": "Seng-Pan U",
                "firstName": "Seng-Pan",
                "lastName": "U"
            },
            {
                "id": 37085817985,
                "preferredName": "Rui Paulo da Silva Martins",
                "firstName": "Rui Paulo",
                "lastName": "da Silva Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2542215",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7445887",
        "articleTitle": "FastRead: Improving Read Performance for Multilevel-Cell Flash Memory",
        "volume": "24",
        "issue": "9",
        "startPage": "2998",
        "endPage": "3002",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37534781500,
                "preferredName": "Da-Wei Chang",
                "firstName": "Da-Wei",
                "lastName": "Chang"
            },
            {
                "id": 37085851858,
                "preferredName": "Wei-Cheng Lin",
                "firstName": "Wei-Cheng",
                "lastName": "Lin"
            },
            {
                "id": 37066817800,
                "preferredName": "Hsin-Hung Chen",
                "firstName": "Hsin-Hung",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2459726",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7208896",
        "articleTitle": "Low-Energy Write Operation for 1T-1MTJ STT-RAM Bitcells With Negative Bitline Technique",
        "volume": "24",
        "issue": "4",
        "startPage": "1593",
        "endPage": "1597",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085391145,
                "preferredName": "Hooman Farkhani",
                "firstName": "Hooman",
                "lastName": "Farkhani"
            },
            {
                "id": 37425877500,
                "preferredName": "Ali Peiravi",
                "firstName": "Ali",
                "lastName": "Peiravi"
            },
            {
                "id": 37408663500,
                "preferredName": "Farshad Moradi",
                "firstName": "Farshad",
                "lastName": "Moradi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2530680",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7423801",
        "articleTitle": "An Equalizer With Controllable Transfer Function for 6-Gb/s HDMI and 5.4-Gb/s DisplayPort Receivers in 28-nm UTBB-FDSOI",
        "volume": "24",
        "issue": "8",
        "startPage": "2803",
        "endPage": "2807",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085817787,
                "preferredName": "Paramjeet Singh Sahni",
                "firstName": "Paramjeet Singh",
                "lastName": "Sahni"
            },
            {
                "id": 37085817364,
                "preferredName": "Suresh Chandra Joshi",
                "firstName": "Suresh Chandra",
                "lastName": "Joshi"
            },
            {
                "id": 38237341700,
                "preferredName": "Nitin Gupta",
                "firstName": "Nitin",
                "lastName": "Gupta"
            },
            {
                "id": 37372193100,
                "preferredName": "Gangaikondan Subramani Visweswaran",
                "firstName": "Gangaikondan Subramani",
                "lastName": "Visweswaran"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2394809",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7039256",
        "articleTitle": "Transimpedance Limit Exploration and Inductor-Less Bandwidth Extension for Designing Wideband Amplifiers",
        "volume": "24",
        "issue": "1",
        "startPage": "348",
        "endPage": "352",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271445000,
                "preferredName": "Oscal T.-C. Chen",
                "firstName": "Oscal T.-C.",
                "lastName": "Chen"
            },
            {
                "id": 37965580500,
                "preferredName": "Cheng-Ta Chan",
                "firstName": "Cheng-Ta",
                "lastName": "Chan"
            },
            {
                "id": 37332265800,
                "preferredName": "Robin R.-B. Sheen",
                "firstName": "Robin R.-B.",
                "lastName": "Sheen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2454859",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7214305",
        "articleTitle": "Low-Power High-Density STT MRAMs on a 3-D Vertical Silicon Nanowire Platform",
        "volume": "24",
        "issue": "4",
        "startPage": "1371",
        "endPage": "1376",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37998604500,
                "preferredName": "Shivam Verma",
                "firstName": "Shivam",
                "lastName": "Verma"
            },
            {
                "id": 37394845100,
                "preferredName": "Brajesh Kumar Kaushik",
                "firstName": "Brajesh Kumar",
                "lastName": "Kaushik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2398117",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7052387",
        "articleTitle": "A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits",
        "volume": "24",
        "issue": "1",
        "startPage": "218",
        "endPage": "222",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085432557,
                "preferredName": "Mohit Kumar Gupta",
                "firstName": "Mohit Kumar",
                "lastName": "Gupta"
            },
            {
                "id": 37274209300,
                "preferredName": "Mohd Hasan",
                "firstName": "Mohd",
                "lastName": "Hasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2397934",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7046382",
        "articleTitle": "Effectiveness of Low-Voltage Testing to Detect Interconnect Open Defects Under Process Variations",
        "volume": "24",
        "issue": "1",
        "startPage": "378",
        "endPage": "382",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38064899800,
                "preferredName": "Jesus Moreno",
                "firstName": "Jesus",
                "lastName": "Moreno"
            },
            {
                "id": 37273425400,
                "preferredName": "Michel Renovell",
                "firstName": "Michel",
                "lastName": "Renovell"
            },
            {
                "id": 37273615800,
                "preferredName": "Victor Champac",
                "firstName": "Victor",
                "lastName": "Champac"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2485302",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7305805",
        "articleTitle": "Design and Implementation of High-Speed All-Pass Transformation-Based Variable Digital Filters by Breaking the Dependence of Operating Frequency on Filter Order",
        "volume": "24",
        "issue": "5",
        "startPage": "2008",
        "endPage": "2012",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38467907100,
                "preferredName": "Abhishek Ambede",
                "firstName": "Abhishek",
                "lastName": "Ambede"
            },
            {
                "id": 37266671600,
                "preferredName": "A. P. Vinod",
                "firstName": "A. P.",
                "lastName": "Vinod"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2414094",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7072535",
        "articleTitle": "Temperature-Dependent Comparison Between Delay of CNT and Copper Interconnects",
        "volume": "24",
        "issue": "2",
        "startPage": "803",
        "endPage": "807",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085689571,
                "preferredName": "Amirreza Alizadeh",
                "firstName": "Amirreza",
                "lastName": "Alizadeh"
            },
            {
                "id": 37412261900,
                "preferredName": "Reza Sarvari",
                "firstName": "Reza",
                "lastName": "Sarvari"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2483062",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7299687",
        "articleTitle": "Low-Energy Power-ON-Reset Circuit for Dual Supply SRAM",
        "volume": "24",
        "issue": "5",
        "startPage": "2003",
        "endPage": "2007",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38228015500,
                "preferredName": "Amit Chhabra",
                "firstName": "Amit",
                "lastName": "Chhabra"
            },
            {
                "id": 37085788267,
                "preferredName": "Yagnesh Dineshbhai Vaderiya",
                "firstName": "Yagnesh Dineshbhai",
                "lastName": "Vaderiya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2486781",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7305818",
        "articleTitle": "Trigger-Centric Loop Mapping on CGRAs",
        "volume": "24",
        "issue": "5",
        "startPage": "1998",
        "endPage": "2002",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37400289900,
                "preferredName": "Shouyi Yin",
                "firstName": "Shouyi",
                "lastName": "Yin"
            },
            {
                "id": 37085738010,
                "preferredName": "Pengcheng Zhou",
                "firstName": "Pengcheng",
                "lastName": "Zhou"
            },
            {
                "id": 37280777600,
                "preferredName": "Leibo Liu",
                "firstName": "Leibo",
                "lastName": "Liu"
            },
            {
                "id": 37404117300,
                "preferredName": "Shaojun Wei",
                "firstName": "Shaojun",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2417752",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7086057",
        "articleTitle": "SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations",
        "volume": "24",
        "issue": "2",
        "startPage": "799",
        "endPage": "802",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37680697600,
                "preferredName": "Victor Dumitriu",
                "firstName": "Victor",
                "lastName": "Dumitriu"
            },
            {
                "id": 37266985100,
                "preferredName": "Lev Kirischian",
                "firstName": "Lev",
                "lastName": "Kirischian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2438851",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7128389",
        "articleTitle": "A 0.4-mW, 4.7-ps Resolution Single-Loop  $\\Delta \\Sigma $  TDC Using a Half-Delay Time Integrator",
        "volume": "24",
        "issue": "3",
        "startPage": "1184",
        "endPage": "1188",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38239390200,
                "preferredName": "Chan-Keun Kwon",
                "firstName": "Chan-Keun",
                "lastName": "Kwon"
            },
            {
                "id": 37656577600,
                "preferredName": "Hoonki Kim",
                "firstName": "Hoonki",
                "lastName": "Kim"
            },
            {
                "id": 37281005700,
                "preferredName": "Jongsun Park",
                "firstName": "Jongsun",
                "lastName": "Park"
            },
            {
                "id": 37279270700,
                "preferredName": "Soo-Won Kim",
                "firstName": "Soo-Won",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2558664",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7468572",
        "articleTitle": "A Calibration Technique for Bang-Bang ADPLLs Using Jitter Distribution Monitoring",
        "volume": "24",
        "issue": "12",
        "startPage": "3548",
        "endPage": "3552",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37543012100,
                "preferredName": "Sebastian H\u00f6ppner",
                "firstName": "Sebastian",
                "lastName": "H\u00f6ppner"
            },
            {
                "id": 37542698900,
                "preferredName": "Johannes Partzsch",
                "firstName": "Johannes",
                "lastName": "Partzsch"
            },
            {
                "id": 37085895178,
                "preferredName": "Johannes Neumann",
                "firstName": "Johannes",
                "lastName": "Neumann"
            },
            {
                "id": 37266953100,
                "preferredName": "Ren\u00e9 Sch\u00fcffny",
                "firstName": "Ren\u00e9",
                "lastName": "Sch\u00fcffny"
            },
            {
                "id": 37281936100,
                "preferredName": "Christian Mayr",
                "firstName": "Christian",
                "lastName": "Mayr"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2426876",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7105944",
        "articleTitle": "Low-Power Variation-Tolerant Nonvolatile Lookup Table Design",
        "volume": "24",
        "issue": "3",
        "startPage": "1174",
        "endPage": "1178",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37651139700,
                "preferredName": "Xiaoyong Xue",
                "firstName": "Xiaoyong",
                "lastName": "Xue"
            },
            {
                "id": 38466446200,
                "preferredName": "Jianguo Yang",
                "firstName": "Jianguo",
                "lastName": "Yang"
            },
            {
                "id": 37405328400,
                "preferredName": "Yinyin Lin",
                "firstName": "Yinyin",
                "lastName": "Lin"
            },
            {
                "id": 37532836900,
                "preferredName": "Ryan Huang",
                "firstName": "Ryan",
                "lastName": "Huang"
            },
            {
                "id": 38018805000,
                "preferredName": "Qingtian Zou",
                "firstName": "Qingtian",
                "lastName": "Zou"
            },
            {
                "id": 37537247000,
                "preferredName": "Jingang Wu",
                "firstName": "Jingang",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2426113",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7111375",
        "articleTitle": "Ultralow-Energy Variation-Aware Design: Adder Architecture Study",
        "volume": "24",
        "issue": "3",
        "startPage": "1165",
        "endPage": "1168",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37593270900,
                "preferredName": "Hamed Dorosti",
                "firstName": "Hamed",
                "lastName": "Dorosti"
            },
            {
                "id": 37085540769,
                "preferredName": "Ali Teymouri",
                "firstName": "Ali",
                "lastName": "Teymouri"
            },
            {
                "id": 37266009000,
                "preferredName": "Sied Mehdi Fakhraie",
                "firstName": "Sied Mehdi",
                "lastName": "Fakhraie"
            },
            {
                "id": 37300562700,
                "preferredName": "Mostafa E. Salehi",
                "firstName": "Mostafa E.",
                "lastName": "Salehi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2520491",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7401111",
        "articleTitle": "Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces",
        "volume": "24",
        "issue": "8",
        "startPage": "2799",
        "endPage": "2802",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085438681,
                "preferredName": "Hyeonuk Sim",
                "firstName": "Hyeonuk",
                "lastName": "Sim"
            },
            {
                "id": 37085800407,
                "preferredName": "Atul Rahman",
                "firstName": "Atul",
                "lastName": "Rahman"
            },
            {
                "id": 37858573800,
                "preferredName": "Jongeun Lee",
                "firstName": "Jongeun",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2556943",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7463500",
        "articleTitle": "Optimizing the Implementation of SEC\u2013DAEC Codes in FPGAs",
        "volume": "24",
        "issue": "12",
        "startPage": "3538",
        "endPage": "3542",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38274808400,
                "preferredName": "Alfonso S\u00e1nchez-Maci\u00e1n",
                "firstName": "Alfonso",
                "lastName": "S\u00e1nchez-Maci\u00e1n"
            },
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            },
            {
                "id": 37410622900,
                "preferredName": "Juan Antonio Maestro",
                "firstName": "Juan Antonio",
                "lastName": "Maestro"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2397449",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7041174",
        "articleTitle": "A Cellular Network Architecture With Polynomial Weight Functions",
        "volume": "24",
        "issue": "1",
        "startPage": "353",
        "endPage": "357",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085570793,
                "preferredName": "Jens M\u00fcller",
                "firstName": "Jens",
                "lastName": "M\u00fcller"
            },
            {
                "id": 37085570782,
                "preferredName": "Jan M\u00fcller",
                "firstName": "Jan",
                "lastName": "M\u00fcller"
            },
            {
                "id": 37089052290,
                "preferredName": "Robert Braunschweig",
                "firstName": "Robert",
                "lastName": "Braunschweig"
            },
            {
                "id": 37266586300,
                "preferredName": "Ronald Tetzlaff",
                "firstName": "Ronald",
                "lastName": "Tetzlaff"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2437994",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7122932",
        "articleTitle": "Skew Minimization With Low Power for Wide-Voltage-Range Multipower-Mode Designs",
        "volume": "24",
        "issue": "3",
        "startPage": "1189",
        "endPage": "1192",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37404983800,
                "preferredName": "Chung-Han Chou",
                "firstName": "Chung-Han",
                "lastName": "Chou"
            },
            {
                "id": 37706042600,
                "preferredName": "Hua-Hsin Yeh",
                "firstName": "Hua-Hsin",
                "lastName": "Yeh"
            },
            {
                "id": 37291486000,
                "preferredName": "Shih-Hsu Huang",
                "firstName": "Shih-Hsu",
                "lastName": "Huang"
            },
            {
                "id": 37295522200,
                "preferredName": "Yow-Tyng Nieh",
                "firstName": "Yow-Tyng",
                "lastName": "Nieh"
            },
            {
                "id": 37281063400,
                "preferredName": "Shih-Chieh Chang",
                "firstName": "Shih-Chieh",
                "lastName": "Chang"
            },
            {
                "id": 37085642357,
                "preferredName": "Yung-Tai Chang",
                "firstName": "Yung-Tai",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2399358",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7047918",
        "articleTitle": "TCAD-Assisted Capacitance Extraction of FinFET SRAM and Logic Arrays",
        "volume": "24",
        "issue": "1",
        "startPage": "329",
        "endPage": "333",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38561879200,
                "preferredName": "Debajit Bhattacharya",
                "firstName": "Debajit",
                "lastName": "Bhattacharya"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2551321",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7458178",
        "articleTitle": "Asymmetrical Dead-Time Control Driver for Buck Regulator",
        "volume": "24",
        "issue": "12",
        "startPage": "3543",
        "endPage": "3547",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085760993,
                "preferredName": "Chundong Wu",
                "firstName": "Chundong",
                "lastName": "Wu"
            },
            {
                "id": 37282097000,
                "preferredName": "Wang Ling Goh",
                "firstName": "Wang Ling",
                "lastName": "Goh"
            },
            {
                "id": 37085360934,
                "preferredName": "Chiang Liang Kok",
                "firstName": "Chiang Liang",
                "lastName": "Kok"
            },
            {
                "id": 37372622900,
                "preferredName": "Liter Siek",
                "firstName": "Liter",
                "lastName": "Siek"
            },
            {
                "id": 37283661800,
                "preferredName": "Yat Hei Lam",
                "firstName": "Yat Hei",
                "lastName": "Lam"
            },
            {
                "id": 38469542000,
                "preferredName": "Xi Zhu",
                "firstName": "Xi",
                "lastName": "Zhu"
            },
            {
                "id": 37068866300,
                "preferredName": "Ravinder Pal Singh",
                "firstName": "Ravinder Pal",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2407577",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7058348",
        "articleTitle": "A Fast-Acquisition All-Digital Delay-Locked Loop Using a Starting-Bit Prediction Algorithm for the Successive-Approximation Register",
        "volume": "24",
        "issue": "2",
        "startPage": "759",
        "endPage": "763",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38561247400,
                "preferredName": "Yung-Hsiang Ho",
                "firstName": "Yung-Hsiang",
                "lastName": "Ho"
            },
            {
                "id": 37269603000,
                "preferredName": "Chia-Yu Yao",
                "firstName": "Chia-Yu",
                "lastName": "Yao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2390264",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7035055",
        "articleTitle": "Network-on-Chip for Turbo Decoders",
        "volume": "24",
        "issue": "1",
        "startPage": "338",
        "endPage": "342",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37671113500,
                "preferredName": "Qingqing Yang",
                "firstName": "Qingqing",
                "lastName": "Yang"
            },
            {
                "id": 37423105900,
                "preferredName": "Xiaofang Zhou",
                "firstName": "Xiaofang",
                "lastName": "Zhou"
            },
            {
                "id": 37271580800,
                "preferredName": "Gerald Edward Sobelman",
                "firstName": "Gerald Edward",
                "lastName": "Sobelman"
            },
            {
                "id": 37280869100,
                "preferredName": "Xinxin Li",
                "firstName": "Xinxin",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2496190",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7331668",
        "articleTitle": "Computing Seeds for LFSR-Based Test Generation From Nontest Cubes",
        "volume": "24",
        "issue": "6",
        "startPage": "2392",
        "endPage": "2396",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2509459",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7384522",
        "articleTitle": "HAVA: Heterogeneous Multicore ASIP for Multichannel Low-Bit-Rate Vocoder Applications",
        "volume": "24",
        "issue": "7",
        "startPage": "2593",
        "endPage": "2597",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37531821300,
                "preferredName": "Zhenqi Wei",
                "firstName": "Zhenqi",
                "lastName": "Wei"
            },
            {
                "id": 37402099000,
                "preferredName": "Peilin Liu",
                "firstName": "Peilin",
                "lastName": "Liu"
            },
            {
                "id": 37085511719,
                "preferredName": "Rongdi Sun",
                "firstName": "Rongdi",
                "lastName": "Sun"
            },
            {
                "id": 37085813207,
                "preferredName": "Jun Dai",
                "firstName": "Jun",
                "lastName": "Dai"
            },
            {
                "id": 37085811654,
                "preferredName": "Zunquan Zhou",
                "firstName": "Zunquan",
                "lastName": "Zhou"
            },
            {
                "id": 37085819852,
                "preferredName": "Xiangming Geng",
                "firstName": "Xiangming",
                "lastName": "Geng"
            },
            {
                "id": 37265730700,
                "preferredName": "Rendong Ying",
                "firstName": "Rendong",
                "lastName": "Ying"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2497368",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7334457",
        "articleTitle": "Unequal-Error-Protection Error Correction Codes for the Embedded Memories in Digital Signal Processors",
        "volume": "24",
        "issue": "6",
        "startPage": "2397",
        "endPage": "2401",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085514765,
                "preferredName": "Hoyoung Tang",
                "firstName": "Hoyoung",
                "lastName": "Tang"
            },
            {
                "id": 37281005700,
                "preferredName": "Jongsun Park",
                "firstName": "Jongsun",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2520490",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7401131",
        "articleTitle": "Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell",
        "volume": "24",
        "issue": "8",
        "startPage": "2634",
        "endPage": "2642",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085770256,
                "preferredName": "Sayeed Ahmad",
                "firstName": "Sayeed",
                "lastName": "Ahmad"
            },
            {
                "id": 37085432557,
                "preferredName": "Mohit Kumar Gupta",
                "firstName": "Mohit Kumar",
                "lastName": "Gupta"
            },
            {
                "id": 38258562800,
                "preferredName": "Naushad Alam",
                "firstName": "Naushad",
                "lastName": "Alam"
            },
            {
                "id": 37274209300,
                "preferredName": "Mohd. Hasan",
                "firstName": "Mohd.",
                "lastName": "Hasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2535398",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7434040",
        "articleTitle": "Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation",
        "volume": "24",
        "issue": "10",
        "startPage": "3105",
        "endPage": "3117",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074666700,
                "preferredName": "Georgios Zervakis",
                "firstName": "Georgios",
                "lastName": "Zervakis"
            },
            {
                "id": 38542743300,
                "preferredName": "Kostas Tsoumanis",
                "firstName": "Kostas",
                "lastName": "Tsoumanis"
            },
            {
                "id": 37391631000,
                "preferredName": "Sotirios Xydis",
                "firstName": "Sotirios",
                "lastName": "Xydis"
            },
            {
                "id": 37271305000,
                "preferredName": "Dimitrios Soudris",
                "firstName": "Dimitrios",
                "lastName": "Soudris"
            },
            {
                "id": 37283956600,
                "preferredName": "Kiamal Pekmestzi",
                "firstName": "Kiamal",
                "lastName": "Pekmestzi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2475119",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7293200",
        "articleTitle": "Low-Power ECG-Based Processor for Predicting Ventricular Arrhythmia",
        "volume": "24",
        "issue": "5",
        "startPage": "1962",
        "endPage": "1974",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085368956,
                "preferredName": "Nourhan Bayasi",
                "firstName": "Nourhan",
                "lastName": "Bayasi"
            },
            {
                "id": 37085361196,
                "preferredName": "Temesghen Tekeste",
                "firstName": "Temesghen",
                "lastName": "Tekeste"
            },
            {
                "id": 37391220900,
                "preferredName": "Hani Saleh",
                "firstName": "Hani",
                "lastName": "Saleh"
            },
            {
                "id": 37574033300,
                "preferredName": "Baker Mohammad",
                "firstName": "Baker",
                "lastName": "Mohammad"
            },
            {
                "id": 37298792700,
                "preferredName": "Ahsan Khandoker",
                "firstName": "Ahsan",
                "lastName": "Khandoker"
            },
            {
                "id": 37276742100,
                "preferredName": "Mohammed Ismail",
                "firstName": "Mohammed",
                "lastName": "Ismail"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2504119",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7374749",
        "articleTitle": "A Programmable and Configurable Mixed-Mode FPAA SoC",
        "volume": "24",
        "issue": "6",
        "startPage": "2253",
        "endPage": "2261",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38237692100,
                "preferredName": "Suma George",
                "firstName": "Suma",
                "lastName": "George"
            },
            {
                "id": 37085769385,
                "preferredName": "Sihwan Kim",
                "firstName": "Sihwan",
                "lastName": "Kim"
            },
            {
                "id": 37085768159,
                "preferredName": "Sahil Shah",
                "firstName": "Sahil",
                "lastName": "Shah"
            },
            {
                "id": 37071711000,
                "preferredName": "Jennifer Hasler",
                "firstName": "Jennifer",
                "lastName": "Hasler"
            },
            {
                "id": 37085507026,
                "preferredName": "Michelle Collins",
                "firstName": "Michelle",
                "lastName": "Collins"
            },
            {
                "id": 37270011700,
                "preferredName": "Farhan Adil",
                "firstName": "Farhan",
                "lastName": "Adil"
            },
            {
                "id": 37418018300,
                "preferredName": "Richard Wunderlich",
                "firstName": "Richard",
                "lastName": "Wunderlich"
            },
            {
                "id": 38228379700,
                "preferredName": "Stephen Nease",
                "firstName": "Stephen",
                "lastName": "Nease"
            },
            {
                "id": 37531961400,
                "preferredName": "Shubha Ramakrishnan",
                "firstName": "Shubha",
                "lastName": "Ramakrishnan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2540071",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7454787",
        "articleTitle": "Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology",
        "volume": "24",
        "issue": "11",
        "startPage": "3268",
        "endPage": "3281",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085880282,
                "preferredName": "Yavar Safaei Mehrabani",
                "firstName": "Yavar",
                "lastName": "Safaei Mehrabani"
            },
            {
                "id": 37286011000,
                "preferredName": "Mohammad Eshghi",
                "firstName": "Mohammad",
                "lastName": "Eshghi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2391442",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7027819",
        "articleTitle": "A Thermal Energy Harvesting Power Supply With an Internal Startup Circuit for Pacemakers",
        "volume": "24",
        "issue": "1",
        "startPage": "26",
        "endPage": "37",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085468317,
                "preferredName": "Mohammadreza Ashraf",
                "firstName": "Mohammadreza",
                "lastName": "Ashraf"
            },
            {
                "id": 37394257000,
                "preferredName": "Nasser Masoumi",
                "firstName": "Nasser",
                "lastName": "Masoumi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2405614",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7064728",
        "articleTitle": "Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation",
        "volume": "24",
        "issue": "2",
        "startPage": "479",
        "endPage": "492",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38243436600,
                "preferredName": "Evangelia Kasapaki",
                "firstName": "Evangelia",
                "lastName": "Kasapaki"
            },
            {
                "id": 37279814700,
                "preferredName": "Martin Schoeberl",
                "firstName": "Martin",
                "lastName": "Schoeberl"
            },
            {
                "id": 37076331300,
                "preferredName": "Rasmus Bo S\u00f8rensen",
                "firstName": "Rasmus Bo",
                "lastName": "S\u00f8rensen"
            },
            {
                "id": 37085564425,
                "preferredName": "Christoph M\u00fcller",
                "firstName": "Christoph",
                "lastName": "M\u00fcller"
            },
            {
                "id": 37294784500,
                "preferredName": "Kees Goossens",
                "firstName": "Kees",
                "lastName": "Goossens"
            },
            {
                "id": 37265824500,
                "preferredName": "Jens Spars\u00f8",
                "firstName": "Jens",
                "lastName": "Spars\u00f8"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2412556",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7084674",
        "articleTitle": "A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications",
        "volume": "24",
        "issue": "2",
        "startPage": "444",
        "endPage": "452",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37286360700,
                "preferredName": "Basant Kumar Mohanty",
                "firstName": "Basant Kumar",
                "lastName": "Mohanty"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod Kumar",
                "lastName": "Meher"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2424212",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7106512",
        "articleTitle": "Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding",
        "volume": "24",
        "issue": "3",
        "startPage": "846",
        "endPage": "857",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38232267200,
                "preferredName": "Arnab Raha",
                "firstName": "Arnab",
                "lastName": "Raha"
            },
            {
                "id": 37085493424,
                "preferredName": "Hrishikesh Jayakumar",
                "firstName": "Hrishikesh",
                "lastName": "Jayakumar"
            },
            {
                "id": 37271022500,
                "preferredName": "Vijay Raghunathan",
                "firstName": "Vijay",
                "lastName": "Raghunathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2530092",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7450679",
        "articleTitle": "Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach",
        "volume": "24",
        "issue": "9",
        "startPage": "2946",
        "endPage": "2959",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37542437600,
                "preferredName": "Jeyavijayan JV Rajendran",
                "firstName": "Jeyavijayan JV",
                "lastName": "Rajendran"
            },
            {
                "id": 37273781800,
                "preferredName": "Ozgur Sinanoglu",
                "firstName": "Ozgur",
                "lastName": "Sinanoglu"
            },
            {
                "id": 37269471300,
                "preferredName": "Ramesh Karri",
                "firstName": "Ramesh",
                "lastName": "Karri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2527681",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7423781",
        "articleTitle": "A Capacitor-Less LDO With High-Frequency PSR Suitable for a Wide Range of On-Chip Capacitive Loads",
        "volume": "24",
        "issue": "9",
        "startPage": "2970",
        "endPage": "2982",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085474492,
                "preferredName": "Jorge Zarate-Roldan",
                "firstName": "Jorge",
                "lastName": "Zarate-Roldan"
            },
            {
                "id": 37085846307,
                "preferredName": "Mengde Wang",
                "firstName": "Mengde",
                "lastName": "Wang"
            },
            {
                "id": 38275919500,
                "preferredName": "Joselyn Torres",
                "firstName": "Joselyn",
                "lastName": "Torres"
            },
            {
                "id": 37269843200,
                "preferredName": "Edgar S\u00e1nchez-Sinencio",
                "firstName": "Edgar",
                "lastName": "S\u00e1nchez-Sinencio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2469158",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7268915",
        "articleTitle": "A 57-to-64-GHz 0.094-mm2 5-bit Passive Phase Shifter in 65-nm CMOS",
        "volume": "24",
        "issue": "5",
        "startPage": "1917",
        "endPage": "1925",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37302365200,
                "preferredName": "Fanyi Meng",
                "firstName": "Fanyi",
                "lastName": "Meng"
            },
            {
                "id": 37289937100,
                "preferredName": "Kaixue Ma",
                "firstName": "Kaixue",
                "lastName": "Ma"
            },
            {
                "id": 37277042100,
                "preferredName": "Kiat Seng Yeo",
                "firstName": "Kiat Seng",
                "lastName": "Yeo"
            },
            {
                "id": 38235990700,
                "preferredName": "Shanshan Xu",
                "firstName": "Shanshan",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2391274",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7027194",
        "articleTitle": "A High-Speed FPGA Implementation of an RSD-Based ECC Processor",
        "volume": "24",
        "issue": "1",
        "startPage": "151",
        "endPage": "164",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38305885900,
                "preferredName": "Hamad Marzouqi",
                "firstName": "Hamad",
                "lastName": "Marzouqi"
            },
            {
                "id": 37266039000,
                "preferredName": "Mahmoud Al-Qutayri",
                "firstName": "Mahmoud",
                "lastName": "Al-Qutayri"
            },
            {
                "id": 37448520100,
                "preferredName": "Khaled Salah",
                "firstName": "Khaled",
                "lastName": "Salah"
            },
            {
                "id": 37400743800,
                "preferredName": "Dimitrios Schinianakis",
                "firstName": "Dimitrios",
                "lastName": "Schinianakis"
            },
            {
                "id": 37295250500,
                "preferredName": "Thanos Stouraitis",
                "firstName": "Thanos",
                "lastName": "Stouraitis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2466551",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7217843",
        "articleTitle": "Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling",
        "volume": "24",
        "issue": "4",
        "startPage": "1233",
        "endPage": "1246",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38075528400,
                "preferredName": "U. Guin",
                "firstName": "U.",
                "lastName": "Guin"
            },
            {
                "id": 37722751400,
                "preferredName": "D. Forte",
                "firstName": "D.",
                "lastName": "Forte"
            },
            {
                "id": 37293853000,
                "preferredName": "M. Tehranipoor",
                "firstName": "M.",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2512839",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7387782",
        "articleTitle": "Two-State Checkpointing for Energy-Efficient Fault Tolerance in Hard Real-Time Systems",
        "volume": "24",
        "issue": "7",
        "startPage": "2426",
        "endPage": "2437",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089547926,
                "preferredName": "Mohammad Salehi",
                "firstName": "Mohammad",
                "lastName": "Salehi"
            },
            {
                "id": 37085799226,
                "preferredName": "Mohammad Khavari Tavana",
                "firstName": "Mohammad",
                "lastName": "Khavari Tavana"
            },
            {
                "id": 38026967200,
                "preferredName": "Semeen Rehman",
                "firstName": "Semeen",
                "lastName": "Rehman"
            },
            {
                "id": 37408660000,
                "preferredName": "Muhammad Shafique",
                "firstName": "Muhammad",
                "lastName": "Shafique"
            },
            {
                "id": 37318161300,
                "preferredName": "Alireza Ejlali",
                "firstName": "Alireza",
                "lastName": "Ejlali"
            },
            {
                "id": 37277243700,
                "preferredName": "J\u00f6rg Henkel",
                "firstName": "J\u00f6rg",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2418278",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7086097",
        "articleTitle": "A Novel Quantum-Dot Cellular Automata  ${X}$ -bit  $\\times 32$ -bit SRAM",
        "volume": "24",
        "issue": "3",
        "startPage": "827",
        "endPage": "836",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38279980600,
                "preferredName": "Moein Kianpour",
                "firstName": "Moein",
                "lastName": "Kianpour"
            },
            {
                "id": 38275850200,
                "preferredName": "Reza Sabbaghi-Nadooshan",
                "firstName": "Reza",
                "lastName": "Sabbaghi-Nadooshan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2538800",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7440859",
        "articleTitle": "A Flexible Framework for the Automatic Generation of SBST Programs",
        "volume": "24",
        "issue": "10",
        "startPage": "3055",
        "endPage": "3066",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37070031300,
                "preferredName": "Andreas Riefert",
                "firstName": "Andreas",
                "lastName": "Riefert"
            },
            {
                "id": 37085363354,
                "preferredName": "Riccardo Cantoro",
                "firstName": "Riccardo",
                "lastName": "Cantoro"
            },
            {
                "id": 37968115000,
                "preferredName": "Matthias Sauer",
                "firstName": "Matthias",
                "lastName": "Sauer"
            },
            {
                "id": 38304725200,
                "preferredName": "Matteo Sonza Reorda",
                "firstName": "Matteo",
                "lastName": "Sonza Reorda"
            },
            {
                "id": 37273427200,
                "preferredName": "Bernd Becker",
                "firstName": "Bernd",
                "lastName": "Becker"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2409113",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7060649",
        "articleTitle": "Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication",
        "volume": "24",
        "issue": "2",
        "startPage": "434",
        "endPage": "443",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299957900,
                "preferredName": "Shiann-Rong Kuang",
                "firstName": "Shiann-Rong",
                "lastName": "Kuang"
            },
            {
                "id": 37075002900,
                "preferredName": "Kun-Yi Wu",
                "firstName": "Kun-Yi",
                "lastName": "Wu"
            },
            {
                "id": 37085661080,
                "preferredName": "Ren-Yao Lu",
                "firstName": "Ren-Yao",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2421287",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7095579",
        "articleTitle": "GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis",
        "volume": "24",
        "issue": "3",
        "startPage": "1140",
        "endPage": "1150",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37530496000,
                "preferredName": "Kai He",
                "firstName": "Kai",
                "lastName": "He"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X. -D. Tan",
                "firstName": "Sheldon X. -D.",
                "lastName": "Tan"
            },
            {
                "id": 37405978800,
                "preferredName": "Hai Wang",
                "firstName": "Hai",
                "lastName": "Wang"
            },
            {
                "id": 37267099200,
                "preferredName": "Guoyong Shi",
                "firstName": "Guoyong",
                "lastName": "Shi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2548561",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7464886",
        "articleTitle": "A Fine-Grained Control Flow Integrity Approach Against Runtime Memory Attacks for Embedded Systems",
        "volume": "24",
        "issue": "11",
        "startPage": "3193",
        "endPage": "3207",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085561786,
                "preferredName": "Sanjeev Das",
                "firstName": "Sanjeev",
                "lastName": "Das"
            },
            {
                "id": 37085379157,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37537575300,
                "preferredName": "Yang Liu",
                "firstName": "Yang",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2453360",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7194842",
        "articleTitle": "High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF( ${2}^{m}$ )",
        "volume": "24",
        "issue": "4",
        "startPage": "1223",
        "endPage": "1232",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085682368,
                "preferredName": "Lijuan Li",
                "firstName": "Lijuan",
                "lastName": "Li"
            },
            {
                "id": 37405422500,
                "preferredName": "Shuguo Li",
                "firstName": "Shuguo",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2440392",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7131587",
        "articleTitle": "Modeling and Optimization of Memristor and STT-RAM-Based Memory for Low-Power Applications",
        "volume": "24",
        "issue": "3",
        "startPage": "1003",
        "endPage": "1014",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085544769,
                "preferredName": "Yasmin Halawani",
                "firstName": "Yasmin",
                "lastName": "Halawani"
            },
            {
                "id": 37574033300,
                "preferredName": "Baker Mohammad",
                "firstName": "Baker",
                "lastName": "Mohammad"
            },
            {
                "id": 38233576800,
                "preferredName": "Dirar Homouz",
                "firstName": "Dirar",
                "lastName": "Homouz"
            },
            {
                "id": 37266039000,
                "preferredName": "Mahmoud Al-Qutayri",
                "firstName": "Mahmoud",
                "lastName": "Al-Qutayri"
            },
            {
                "id": 37391220900,
                "preferredName": "Hani Saleh",
                "firstName": "Hani",
                "lastName": "Saleh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2405133",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7058384",
        "articleTitle": "High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels",
        "volume": "24",
        "issue": "2",
        "startPage": "421",
        "endPage": "433",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089115382,
                "preferredName": "Milad Bahadori",
                "firstName": "Milad",
                "lastName": "Bahadori"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2518220",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7404051",
        "articleTitle": "A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications",
        "volume": "24",
        "issue": "8",
        "startPage": "2622",
        "endPage": "2633",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085373572,
                "preferredName": "Lior Atias",
                "firstName": "Lior",
                "lastName": "Atias"
            },
            {
                "id": 37569751900,
                "preferredName": "Adam Teman",
                "firstName": "Adam",
                "lastName": "Teman"
            },
            {
                "id": 37085363376,
                "preferredName": "Robert Giterman",
                "firstName": "Robert",
                "lastName": "Giterman"
            },
            {
                "id": 37541302100,
                "preferredName": "Pascal Meinerzhagen",
                "firstName": "Pascal",
                "lastName": "Meinerzhagen"
            },
            {
                "id": 37268457100,
                "preferredName": "Alexander Fish",
                "firstName": "Alexander",
                "lastName": "Fish"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2553123",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7460981",
        "articleTitle": "Design Tradeoffs of Vertical RRAM-Based 3-D Cross-Point Array",
        "volume": "24",
        "issue": "12",
        "startPage": "3460",
        "endPage": "3467",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085344760,
                "preferredName": "Pai-Yu Chen",
                "firstName": "Pai-Yu",
                "lastName": "Chen"
            },
            {
                "id": 37085894153,
                "preferredName": "Zhiwei Li",
                "firstName": "Zhiwei",
                "lastName": "Li"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2402207",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7050354",
        "articleTitle": "A Mixed-Decimation MDF Architecture for Radix- $2^{k}$  Parallel FFT",
        "volume": "24",
        "issue": "1",
        "startPage": "67",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085454521,
                "preferredName": "Jian Wang",
                "firstName": "Jian",
                "lastName": "Wang"
            },
            {
                "id": 37411516300,
                "preferredName": "Chunlin Xiong",
                "firstName": "Chunlin",
                "lastName": "Xiong"
            },
            {
                "id": 37085470792,
                "preferredName": "Kangli Zhang",
                "firstName": "Kangli",
                "lastName": "Zhang"
            },
            {
                "id": 37279094700,
                "preferredName": "Jibo Wei",
                "firstName": "Jibo",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2512611",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7394181",
        "articleTitle": "Wireless NoC and Dynamic VFI Codesign: Energy Efficiency Without Performance Penalty",
        "volume": "24",
        "issue": "7",
        "startPage": "2488",
        "endPage": "2501",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085361593,
                "preferredName": "Ryan Gary Kim",
                "firstName": "Ryan Gary",
                "lastName": "Kim"
            },
            {
                "id": 37085538899,
                "preferredName": "Wonje Choi",
                "firstName": "Wonje",
                "lastName": "Choi"
            },
            {
                "id": 37085491168,
                "preferredName": "Zhuo Chen",
                "firstName": "Zhuo",
                "lastName": "Chen"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            },
            {
                "id": 37273684500,
                "preferredName": "Diana Marculescu",
                "firstName": "Diana",
                "lastName": "Marculescu"
            },
            {
                "id": 37273691800,
                "preferredName": "Radu Marculescu",
                "firstName": "Radu",
                "lastName": "Marculescu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2420954",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7097738",
        "articleTitle": "Sequoia: A High-Endurance NVM-Based Cache Architecture",
        "volume": "24",
        "issue": "3",
        "startPage": "954",
        "endPage": "967",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085669693,
                "preferredName": "Mohammad Reza Jokar",
                "firstName": "Mohammad Reza",
                "lastName": "Jokar"
            },
            {
                "id": 37400275000,
                "preferredName": "Mohammad Arjomand",
                "firstName": "Mohammad",
                "lastName": "Arjomand"
            },
            {
                "id": 38270047600,
                "preferredName": "Hamid Sarbazi-Azad",
                "firstName": "Hamid",
                "lastName": "Sarbazi-Azad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2504118",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7368196",
        "articleTitle": "Integrated Floating-Gate Programming Environment for System-Level ICs",
        "volume": "24",
        "issue": "6",
        "startPage": "2244",
        "endPage": "2252",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085769385,
                "preferredName": "Sihwan Kim",
                "firstName": "Sihwan",
                "lastName": "Kim"
            },
            {
                "id": 37071711000,
                "preferredName": "Jennifer Hasler",
                "firstName": "Jennifer",
                "lastName": "Hasler"
            },
            {
                "id": 38237692100,
                "preferredName": "Suma George",
                "firstName": "Suma",
                "lastName": "George"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2503733",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7372479",
        "articleTitle": "Approximate SRAMs With Dynamic Energy-Quality Management",
        "volume": "24",
        "issue": "6",
        "startPage": "2128",
        "endPage": "2141",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37543009800,
                "preferredName": "Fabio Frustaci",
                "firstName": "Fabio",
                "lastName": "Frustaci"
            },
            {
                "id": 37276099100,
                "preferredName": "David Blaauw",
                "firstName": "David",
                "lastName": "Blaauw"
            },
            {
                "id": 37274874600,
                "preferredName": "Dennis Sylvester",
                "firstName": "Dennis",
                "lastName": "Sylvester"
            },
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2388587",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7024182",
        "articleTitle": "Alternative Architectures Toward Reliable Memristive Crossbar Memories",
        "volume": "24",
        "issue": "1",
        "startPage": "206",
        "endPage": "217",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37888434500,
                "preferredName": "Ioannis Vourkas",
                "firstName": "Ioannis",
                "lastName": "Vourkas"
            },
            {
                "id": 37085422947,
                "preferredName": "Dimitrios Stathis",
                "firstName": "Dimitrios",
                "lastName": "Stathis"
            },
            {
                "id": 37304018300,
                "preferredName": "Georgios Ch. Sirakoulis",
                "firstName": "Georgios Ch.",
                "lastName": "Sirakoulis"
            },
            {
                "id": 37273368500,
                "preferredName": "Said Hamdioui",
                "firstName": "Said",
                "lastName": "Hamdioui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2425653",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7104165",
        "articleTitle": "Low-Cost Multiple Bit Upset Correction in SRAM-Based FPGA Configuration Frames",
        "volume": "24",
        "issue": "3",
        "startPage": "932",
        "endPage": "943",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37071522100,
                "preferredName": "Mojtaba Ebrahimi",
                "firstName": "Mojtaba",
                "lastName": "Ebrahimi"
            },
            {
                "id": 37078175000,
                "preferredName": "Parthasarathy Murali B. Rao",
                "firstName": "Parthasarathy Murali B.",
                "lastName": "Rao"
            },
            {
                "id": 37085543136,
                "preferredName": "Razi Seyyedi",
                "firstName": "Razi",
                "lastName": "Seyyedi"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2406734",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7060729",
        "articleTitle": "Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis",
        "volume": "24",
        "issue": "2",
        "startPage": "650",
        "endPage": "663",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37421865700,
                "preferredName": "Morteza Gholipour",
                "firstName": "Morteza",
                "lastName": "Gholipour"
            },
            {
                "id": 37539673400,
                "preferredName": "Ying-Yu Chen",
                "firstName": "Ying-Yu",
                "lastName": "Chen"
            },
            {
                "id": 37076203400,
                "preferredName": "Amit Sangai",
                "firstName": "Amit",
                "lastName": "Sangai"
            },
            {
                "id": 37394257000,
                "preferredName": "Nasser Masoumi",
                "firstName": "Nasser",
                "lastName": "Masoumi"
            },
            {
                "id": 37274186500,
                "preferredName": "Deming Chen",
                "firstName": "Deming",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2535224",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7445886",
        "articleTitle": "Exploiting Intracell Bit-Error Characteristics to Improve Min-Sum LDPC Decoding for MLC NAND Flash-Based Storage in Mobile Device",
        "volume": "24",
        "issue": "8",
        "startPage": "2654",
        "endPage": "2664",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37596251500,
                "preferredName": "Hongbin Sun",
                "firstName": "Hongbin",
                "lastName": "Sun"
            },
            {
                "id": 38239200400,
                "preferredName": "Wenzhe Zhao",
                "firstName": "Wenzhe",
                "lastName": "Zhao"
            },
            {
                "id": 38551356600,
                "preferredName": "Minjie Lv",
                "firstName": "Minjie",
                "lastName": "Lv"
            },
            {
                "id": 37401641100,
                "preferredName": "Guiqiang Dong",
                "firstName": "Guiqiang",
                "lastName": "Dong"
            },
            {
                "id": 37271536700,
                "preferredName": "Nanning Zheng",
                "firstName": "Nanning",
                "lastName": "Zheng"
            },
            {
                "id": 37273954300,
                "preferredName": "Tong Zhang",
                "firstName": "Tong",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2558105",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7468548",
        "articleTitle": "5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications",
        "volume": "24",
        "issue": "12",
        "startPage": "3513",
        "endPage": "3525",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38245668000,
                "preferredName": "Yongsheng Xu",
                "firstName": "Yongsheng",
                "lastName": "Xu"
            },
            {
                "id": 37596230000,
                "preferredName": "Ge Wu",
                "firstName": "Ge",
                "lastName": "Wu"
            },
            {
                "id": 37294257600,
                "preferredName": "Leonid Belostotski",
                "firstName": "Leonid",
                "lastName": "Belostotski"
            },
            {
                "id": 37276712200,
                "preferredName": "James W. Haslett",
                "firstName": "James W.",
                "lastName": "Haslett"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2553673",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7462281",
        "articleTitle": "Efficiency Optimization of Silicon Photonic Links in 65-nm CMOS and 28-nm FDSOI Technology Nodes",
        "volume": "24",
        "issue": "12",
        "startPage": "3450",
        "endPage": "3459",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085466328,
                "preferredName": "Robert Polster",
                "firstName": "Robert",
                "lastName": "Polster"
            },
            {
                "id": 37298712200,
                "preferredName": "Yvain Thonnart",
                "firstName": "Yvain",
                "lastName": "Thonnart"
            },
            {
                "id": 37085771055,
                "preferredName": "Guillaume Waltener",
                "firstName": "Guillaume",
                "lastName": "Waltener"
            },
            {
                "id": 37274431600,
                "preferredName": "Jos\u00e9-Luis Gonzalez",
                "firstName": "Jos\u00e9-Luis",
                "lastName": "Gonzalez"
            },
            {
                "id": 37272668800,
                "preferredName": "Eric Cassan",
                "firstName": "Eric",
                "lastName": "Cassan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2464092",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7208881",
        "articleTitle": "A 520k (18900, 17010) Array Dispersion LDPC Decoder Architectures for NAND Flash Memory",
        "volume": "24",
        "issue": "4",
        "startPage": "1293",
        "endPage": "1304",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085541157,
                "preferredName": "Kin-Chu Ho",
                "firstName": "Kin-Chu",
                "lastName": "Ho"
            },
            {
                "id": 37293076300,
                "preferredName": "Chih-Lung Chen",
                "firstName": "Chih-Lung",
                "lastName": "Chen"
            },
            {
                "id": 37280773500,
                "preferredName": "Hsie-Chia Chang",
                "firstName": "Hsie-Chia",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2508045",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7373665",
        "articleTitle": "A 1\u201316 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator",
        "volume": "24",
        "issue": "7",
        "startPage": "2511",
        "endPage": "2520",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38238630000,
                "preferredName": "Guoying Wu",
                "firstName": "Guoying",
                "lastName": "Wu"
            },
            {
                "id": 37534332400,
                "preferredName": "Deping Huang",
                "firstName": "Deping",
                "lastName": "Huang"
            },
            {
                "id": 37085770292,
                "preferredName": "Jingxiao Li",
                "firstName": "Jingxiao",
                "lastName": "Li"
            },
            {
                "id": 37265688100,
                "preferredName": "Ping Gui",
                "firstName": "Ping",
                "lastName": "Gui"
            },
            {
                "id": 37085482898,
                "preferredName": "Tianwei Liu",
                "firstName": "Tianwei",
                "lastName": "Liu"
            },
            {
                "id": 37085456005,
                "preferredName": "Shita Guo",
                "firstName": "Shita",
                "lastName": "Guo"
            },
            {
                "id": 38468794000,
                "preferredName": "Rui Wang",
                "firstName": "Rui",
                "lastName": "Wang"
            },
            {
                "id": 37836497000,
                "preferredName": "Yanli Fan",
                "firstName": "Yanli",
                "lastName": "Fan"
            },
            {
                "id": 37085661525,
                "preferredName": "Sudipto Chakraborty",
                "firstName": "Sudipto",
                "lastName": "Chakraborty"
            },
            {
                "id": 37534952900,
                "preferredName": "Mark Morgan",
                "firstName": "Mark",
                "lastName": "Morgan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2535359",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7434061",
        "articleTitle": "Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization",
        "volume": "24",
        "issue": "10",
        "startPage": "3027",
        "endPage": "3040",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085444802,
                "preferredName": "Lei Yang",
                "firstName": "Lei",
                "lastName": "Yang"
            },
            {
                "id": 37538047700,
                "preferredName": "Weichen Liu",
                "firstName": "Weichen",
                "lastName": "Liu"
            },
            {
                "id": 37085440649,
                "preferredName": "Weiwen Jiang",
                "firstName": "Weiwen",
                "lastName": "Jiang"
            },
            {
                "id": 37085693899,
                "preferredName": "Mengquan Li",
                "firstName": "Mengquan",
                "lastName": "Li"
            },
            {
                "id": 38667395800,
                "preferredName": "Juan Yi",
                "firstName": "Juan",
                "lastName": "Yi"
            },
            {
                "id": 37266664300,
                "preferredName": "Edwin Hsing-Mean Sha",
                "firstName": "Edwin Hsing-Mean",
                "lastName": "Sha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2394459",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7031447",
        "articleTitle": "Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications",
        "volume": "24",
        "issue": "1",
        "startPage": "358",
        "endPage": "362",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085363376,
                "preferredName": "Robert Giterman",
                "firstName": "Robert",
                "lastName": "Giterman"
            },
            {
                "id": 37569751900,
                "preferredName": "Adam Teman",
                "firstName": "Adam",
                "lastName": "Teman"
            },
            {
                "id": 37541302100,
                "preferredName": "Pascal Meinerzhagen",
                "firstName": "Pascal",
                "lastName": "Meinerzhagen"
            },
            {
                "id": 37085373572,
                "preferredName": "Lior Atias",
                "firstName": "Lior",
                "lastName": "Atias"
            },
            {
                "id": 37268709200,
                "preferredName": "Andreas Burg",
                "firstName": "Andreas",
                "lastName": "Burg"
            },
            {
                "id": 37268457100,
                "preferredName": "Alexander Fish",
                "firstName": "Alexander",
                "lastName": "Fish"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2410764",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7064758",
        "articleTitle": "Graph-Based Transistor Network Generation Method for Supergate Design",
        "volume": "24",
        "issue": "2",
        "startPage": "692",
        "endPage": "705",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38506089000,
                "preferredName": "Vinicius Neves Possani",
                "firstName": "Vinicius Neves",
                "lastName": "Possani"
            },
            {
                "id": 38234636300,
                "preferredName": "Vinicius Callegaro",
                "firstName": "Vinicius",
                "lastName": "Callegaro"
            },
            {
                "id": 37265300800,
                "preferredName": "Andr\u00e9 I. Reis",
                "firstName": "Andr\u00e9 I.",
                "lastName": "Reis"
            },
            {
                "id": 37265307400,
                "preferredName": "Renato P. Ribas",
                "firstName": "Renato P.",
                "lastName": "Ribas"
            },
            {
                "id": 37085657748,
                "preferredName": "Felipe de Souza Marques",
                "firstName": "Felipe",
                "lastName": "de Souza Marques"
            },
            {
                "id": 38190055200,
                "preferredName": "Leomar Soares da Rosa",
                "firstName": "Leomar Soares",
                "lastName": "da Rosa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2474129",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7273971",
        "articleTitle": "Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures",
        "volume": "24",
        "issue": "5",
        "startPage": "1895",
        "endPage": "1908",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37400289900,
                "preferredName": "Shouyi Yin",
                "firstName": "Shouyi",
                "lastName": "Yin"
            },
            {
                "id": 37085789730,
                "preferredName": "Xianqing Yao",
                "firstName": "Xianqing",
                "lastName": "Yao"
            },
            {
                "id": 38238373600,
                "preferredName": "Dajiang Liu",
                "firstName": "Dajiang",
                "lastName": "Liu"
            },
            {
                "id": 37280777600,
                "preferredName": "Leibo Liu",
                "firstName": "Leibo",
                "lastName": "Liu"
            },
            {
                "id": 37404117300,
                "preferredName": "Shaojun Wei",
                "firstName": "Shaojun",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2527783",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7430367",
        "articleTitle": "Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops",
        "volume": "24",
        "issue": "9",
        "startPage": "2873",
        "endPage": "2886",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37995799600,
                "preferredName": "Niranjan Kulkarni",
                "firstName": "Niranjan",
                "lastName": "Kulkarni"
            },
            {
                "id": 37085374903,
                "preferredName": "Jinghua Yang",
                "firstName": "Jinghua",
                "lastName": "Yang"
            },
            {
                "id": 37085457143,
                "preferredName": "Jae-Sun Seo",
                "firstName": "Jae-Sun",
                "lastName": "Seo"
            },
            {
                "id": 37282528500,
                "preferredName": "Sarma Vrudhula",
                "firstName": "Sarma",
                "lastName": "Vrudhula"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2535377",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7434054",
        "articleTitle": "Fully Integrated 10-GHz Active Circulator and Quasi-Circulator Using Bridged-T Networks in Standard CMOS",
        "volume": "24",
        "issue": "10",
        "startPage": "3184",
        "endPage": "3192",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37292839000,
                "preferredName": "Sen Wang",
                "firstName": "Sen",
                "lastName": "Wang"
            },
            {
                "id": 37085834173,
                "preferredName": "Chih-Hsuan Lee",
                "firstName": "Chih-Hsuan",
                "lastName": "Lee"
            },
            {
                "id": 37085845600,
                "preferredName": "Yan-Bin Wu",
                "firstName": "Yan-Bin",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2557965",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7478674",
        "articleTitle": "Low-Latency ECDSA Signature Verification\u2014A Road Toward Safer Traffic",
        "volume": "24",
        "issue": "11",
        "startPage": "3257",
        "endPage": "3267",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37073238000,
                "preferredName": "Miroslav Kne\u017eevi\u0107",
                "firstName": "Miroslav",
                "lastName": "Kne\u017eevi\u0107"
            },
            {
                "id": 38091864100,
                "preferredName": "Ventzislav Nikov",
                "firstName": "Ventzislav",
                "lastName": "Nikov"
            },
            {
                "id": 37085879458,
                "preferredName": "Peter Rombouts",
                "firstName": "Peter",
                "lastName": "Rombouts"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2558514",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7470474",
        "articleTitle": "Architecture of Ring-Based Redundant TSV for Clustered Faults",
        "volume": "24",
        "issue": "12",
        "startPage": "3437",
        "endPage": "3449",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072374600,
                "preferredName": "Wei-Hen Lo",
                "firstName": "Wei-Hen",
                "lastName": "Lo"
            },
            {
                "id": 37085394189,
                "preferredName": "Kang Chi",
                "firstName": "Kang",
                "lastName": "Chi"
            },
            {
                "id": 37270857000,
                "preferredName": "TingTing Hwang",
                "firstName": "TingTing",
                "lastName": "Hwang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2520979",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7412762",
        "articleTitle": "Low-Power FPGA Design Using Memoization-Based Approximate Computing",
        "volume": "24",
        "issue": "8",
        "startPage": "2665",
        "endPage": "2678",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37534467700,
                "preferredName": "Sharad Sinha",
                "firstName": "Sharad",
                "lastName": "Sinha"
            },
            {
                "id": 37085379157,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2555984",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7468565",
        "articleTitle": "Energy-Efficient Adaptive Hardware Accelerator for Text Mining Application Kernels",
        "volume": "24",
        "issue": "12",
        "startPage": "3526",
        "endPage": "3537",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085471854,
                "preferredName": "Robert Karam",
                "firstName": "Robert",
                "lastName": "Karam"
            },
            {
                "id": 37268298200,
                "preferredName": "Ruchir Puri",
                "firstName": "Ruchir",
                "lastName": "Puri"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2528121",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7428950",
        "articleTitle": "Network-on-Chip-Enabled Multicore Platforms for Parallel Model Predictive Control",
        "volume": "24",
        "issue": "9",
        "startPage": "2837",
        "endPage": "2850",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085417593,
                "preferredName": "Xian Li",
                "firstName": "Xian",
                "lastName": "Li"
            },
            {
                "id": 37085353151,
                "preferredName": "Karthi Duraisamy",
                "firstName": "Karthi",
                "lastName": "Duraisamy"
            },
            {
                "id": 37299894300,
                "preferredName": "Paul Bogdan",
                "firstName": "Paul",
                "lastName": "Bogdan"
            },
            {
                "id": 37428650700,
                "preferredName": "Turbo Majumder",
                "firstName": "Turbo",
                "lastName": "Majumder"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2397876",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7070716",
        "articleTitle": "ContextPreRF: Enhancing the Performance and Energy of GPUs With Nonuniform Register Access",
        "volume": "24",
        "issue": "1",
        "startPage": "343",
        "endPage": "347",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37697658800,
                "preferredName": "Michael Moeng",
                "firstName": "Michael",
                "lastName": "Moeng"
            },
            {
                "id": 37596362100,
                "preferredName": "Haifeng Xu",
                "firstName": "Haifeng",
                "lastName": "Xu"
            },
            {
                "id": 37273234900,
                "preferredName": "Rami Melhem",
                "firstName": "Rami",
                "lastName": "Melhem"
            },
            {
                "id": 37273142400,
                "preferredName": "Alex K. Jones",
                "firstName": "Alex K.",
                "lastName": "Jones"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2420315",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7093180",
        "articleTitle": "Low-Power Hybrid Memory Cubes With Link Power Management and Two-Level Prefetching",
        "volume": "24",
        "issue": "2",
        "startPage": "453",
        "endPage": "464",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37855457600,
                "preferredName": "Junwhan Ahn",
                "firstName": "Junwhan",
                "lastName": "Ahn"
            },
            {
                "id": 37085210700,
                "preferredName": "Sungjoo Yoo",
                "firstName": "Sungjoo",
                "lastName": "Yoo"
            },
            {
                "id": 37277046400,
                "preferredName": "Kiyoung Choi",
                "firstName": "Kiyoung",
                "lastName": "Choi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2513369",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7401105",
        "articleTitle": "Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array",
        "volume": "24",
        "issue": "7",
        "startPage": "2521",
        "endPage": "2534",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085550073,
                "preferredName": "Woongrae Kim",
                "firstName": "Woongrae",
                "lastName": "Kim"
            },
            {
                "id": 38466562000,
                "preferredName": "Chang-Chih Chen",
                "firstName": "Chang-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37085500936,
                "preferredName": "Dae-Hyun Kim",
                "firstName": "Dae-Hyun",
                "lastName": "Kim"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2533444",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7428947",
        "articleTitle": "A Test Selection Procedure for Improving the Accuracy of Defect Diagnosis",
        "volume": "24",
        "issue": "8",
        "startPage": "2759",
        "endPage": "2767",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2439733",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7137685",
        "articleTitle": "Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches",
        "volume": "24",
        "issue": "3",
        "startPage": "992",
        "endPage": "1002",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37542410100,
                "preferredName": "Xuanyao Fong",
                "firstName": "Xuanyao",
                "lastName": "Fong"
            },
            {
                "id": 37722193100,
                "preferredName": "Rangharajan Venkatesan",
                "firstName": "Rangharajan",
                "lastName": "Venkatesan"
            },
            {
                "id": 37716474100,
                "preferredName": "Dongsoo Lee",
                "firstName": "Dongsoo",
                "lastName": "Lee"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2394365",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7046364",
        "articleTitle": "A 5-/20-MHz BW Reconfigurable Quadrature Bandpass CT  $\\Delta \\Sigma $  ADC With AntiPole-Splitting Opamp and Digital  $I$ / $Q$  Calibration",
        "volume": "24",
        "issue": "1",
        "startPage": "243",
        "endPage": "255",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37674141400,
                "preferredName": "Yang Xu",
                "firstName": "Yang",
                "lastName": "Xu"
            },
            {
                "id": 37085561034,
                "preferredName": "Zehong Zhang",
                "firstName": "Zehong",
                "lastName": "Zhang"
            },
            {
                "id": 37337830200,
                "preferredName": "Baoyong Chi",
                "firstName": "Baoyong",
                "lastName": "Chi"
            },
            {
                "id": 37085494119,
                "preferredName": "Nan Qi",
                "firstName": "Nan",
                "lastName": "Qi"
            },
            {
                "id": 38667557900,
                "preferredName": "Hualin Cai",
                "firstName": "Hualin",
                "lastName": "Cai"
            },
            {
                "id": 37279252700,
                "preferredName": "Zhihua Wang",
                "firstName": "Zhihua",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2508564",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7384532",
        "articleTitle": "A 1-GS/s 9-bit Zero-Crossing-Based Pipeline ADC Using a Resistor as a Current Source",
        "volume": "24",
        "issue": "7",
        "startPage": "2570",
        "endPage": "2579",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37406972800,
                "preferredName": "Young-Hwa Kim",
                "firstName": "Young-Hwa",
                "lastName": "Kim"
            },
            {
                "id": 37281326300,
                "preferredName": "SeongHwan Cho",
                "firstName": "SeongHwan",
                "lastName": "Cho"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2436979",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7122920",
        "articleTitle": "Toward Solving Multichannel RF-SoC Integration Issues Through Digital Fractional Division",
        "volume": "24",
        "issue": "3",
        "startPage": "1071",
        "endPage": "1082",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085409545,
                "preferredName": "Seyed Amir Reza Ahmadi Mehr",
                "firstName": "Seyed Amir Reza",
                "lastName": "Ahmadi Mehr"
            },
            {
                "id": 37888451900,
                "preferredName": "Massoud Tohidian",
                "firstName": "Massoud",
                "lastName": "Tohidian"
            },
            {
                "id": 37275680800,
                "preferredName": "Robert Bogdan Staszewski",
                "firstName": "Robert Bogdan",
                "lastName": "Staszewski"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2483525",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7300466",
        "articleTitle": "A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation",
        "volume": "24",
        "issue": "5",
        "startPage": "1649",
        "endPage": "1662",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085808195,
                "preferredName": "Xianmin Chen",
                "firstName": "Xianmin",
                "lastName": "Chen"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2453324",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7202906",
        "articleTitle": "On Efficient Retiming of Fixed-Point Circuits",
        "volume": "24",
        "issue": "4",
        "startPage": "1257",
        "endPage": "1265",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod Kumar",
                "lastName": "Meher"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2538182",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7445894",
        "articleTitle": "Utilization-Aware Self-Tuning Design for TLC Flash Storage Devices",
        "volume": "24",
        "issue": "10",
        "startPage": "3132",
        "endPage": "3144",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37071028900,
                "preferredName": "Ming-Chang Yang",
                "firstName": "Ming-Chang",
                "lastName": "Yang"
            },
            {
                "id": 37537830500,
                "preferredName": "Yuan-Hao Chang",
                "firstName": "Yuan-Hao",
                "lastName": "Chang"
            },
            {
                "id": 37071562400,
                "preferredName": "Chei-Wei Tsao",
                "firstName": "Chei-Wei",
                "lastName": "Tsao"
            },
            {
                "id": 37085836944,
                "preferredName": "Chung-Yu Liu",
                "firstName": "Chung-Yu",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2419234",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7095597",
        "articleTitle": "Algorithm and Architecture of Configurable Joint Detection and Decoding for MIMO Wireless Communications With Convolutional Codes",
        "volume": "24",
        "issue": "2",
        "startPage": "587",
        "endPage": "599",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085402554,
                "preferredName": "Chung-An Shen",
                "firstName": "Chung-An",
                "lastName": "Shen"
            },
            {
                "id": 37085752316,
                "preferredName": "Chia-Po Yu",
                "firstName": "Chia-Po",
                "lastName": "Yu"
            },
            {
                "id": 37085741412,
                "preferredName": "Chien-Hao Huang",
                "firstName": "Chien-Hao",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2496312",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7332967",
        "articleTitle": "A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs",
        "volume": "24",
        "issue": "6",
        "startPage": "2026",
        "endPage": "2039",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37973336100,
                "preferredName": "Tejinder Singh Sandhu",
                "firstName": "Tejinder Singh",
                "lastName": "Sandhu"
            },
            {
                "id": 38356570700,
                "preferredName": "Kamal El-Sankary",
                "firstName": "Kamal",
                "lastName": "El-Sankary"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2449739",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7163324",
        "articleTitle": "Variation-Tolerant Write Completion Circuit for Variable-Energy Write STT-RAM Architecture",
        "volume": "24",
        "issue": "4",
        "startPage": "1351",
        "endPage": "1360",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38466236900,
                "preferredName": "Jaeyoung Park",
                "firstName": "Jaeyoung",
                "lastName": "Park"
            },
            {
                "id": 37076800500,
                "preferredName": "Tianhao Zheng",
                "firstName": "Tianhao",
                "lastName": "Zheng"
            },
            {
                "id": 37318863100,
                "preferredName": "Mattan Erez",
                "firstName": "Mattan",
                "lastName": "Erez"
            },
            {
                "id": 37274704100,
                "preferredName": "Michael Orshansky",
                "firstName": "Michael",
                "lastName": "Orshansky"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2393714",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7069199",
        "articleTitle": "In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers",
        "volume": "24",
        "issue": "1",
        "startPage": "393",
        "endPage": "397",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076823600,
                "preferredName": "Bibhas Ghoshal",
                "firstName": "Bibhas",
                "lastName": "Ghoshal"
            },
            {
                "id": 37668157800,
                "preferredName": "Kanchan Manna",
                "firstName": "Kanchan",
                "lastName": "Manna"
            },
            {
                "id": 37277128800,
                "preferredName": "Santanu Chattopadhyay",
                "firstName": "Santanu",
                "lastName": "Chattopadhyay"
            },
            {
                "id": 37269313300,
                "preferredName": "Indranil Sengupta",
                "firstName": "Indranil",
                "lastName": "Sengupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2400219",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7050290",
        "articleTitle": "Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures",
        "volume": "24",
        "issue": "2",
        "startPage": "507",
        "endPage": "520",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37400289900,
                "preferredName": "Shouyi Yin",
                "firstName": "Shouyi",
                "lastName": "Yin"
            },
            {
                "id": 38238373600,
                "preferredName": "Dajiang Liu",
                "firstName": "Dajiang",
                "lastName": "Liu"
            },
            {
                "id": 37085544824,
                "preferredName": "Yu Peng",
                "firstName": "Yu",
                "lastName": "Peng"
            },
            {
                "id": 37280777600,
                "preferredName": "Leibo Liu",
                "firstName": "Leibo",
                "lastName": "Liu"
            },
            {
                "id": 37404117300,
                "preferredName": "Shaojun Wei",
                "firstName": "Shaojun",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2449866",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7163338",
        "articleTitle": "A 5-Gb/s 2.67-mW/Gb/s Digital Clock and Data Recovery With Hybrid Dithering Using a Time-Dithered Delta\u2013Sigma Modulator",
        "volume": "24",
        "issue": "4",
        "startPage": "1450",
        "endPage": "1459",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085369952,
                "preferredName": "Taeho Lee",
                "firstName": "Taeho",
                "lastName": "Lee"
            },
            {
                "id": 37089293332,
                "preferredName": "Yong-Hun Kim",
                "firstName": "Yong-Hun",
                "lastName": "Kim"
            },
            {
                "id": 37074185400,
                "preferredName": "Jaehyeong Sim",
                "firstName": "Jaehyeong",
                "lastName": "Sim"
            },
            {
                "id": 37281004700,
                "preferredName": "Jun-Seok Park",
                "firstName": "Jun-Seok",
                "lastName": "Park"
            },
            {
                "id": 37278168900,
                "preferredName": "Lee-Sup Kim",
                "firstName": "Lee-Sup",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2517025",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7399408",
        "articleTitle": "Analysis and Mapping for Thermal and Energy Efficiency of 3-D Video Processing on 3-D Multicore Processors",
        "volume": "24",
        "issue": "8",
        "startPage": "2745",
        "endPage": "2758",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37575964000,
                "preferredName": "Amit Kumar Singh",
                "firstName": "Amit Kumar",
                "lastName": "Singh"
            },
            {
                "id": 37408660000,
                "preferredName": "Muhammad Shafique",
                "firstName": "Muhammad",
                "lastName": "Shafique"
            },
            {
                "id": 37292250700,
                "preferredName": "Akash Kumar",
                "firstName": "Akash",
                "lastName": "Kumar"
            },
            {
                "id": 37277243700,
                "preferredName": "J\u00f6rg Henkel",
                "firstName": "J\u00f6rg",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2541718",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7445878",
        "articleTitle": "Frequency-Boost Jitter Reduction for Voltage-Controlled Ring Oscillators",
        "volume": "24",
        "issue": "10",
        "startPage": "3156",
        "endPage": "3168",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37065431300,
                "preferredName": "Tsung-Hsueh Lee",
                "firstName": "Tsung-Hsueh",
                "lastName": "Lee"
            },
            {
                "id": 37270824500,
                "preferredName": "Pamela A. Abshire",
                "firstName": "Pamela A.",
                "lastName": "Abshire"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2439698",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7154503",
        "articleTitle": "DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures",
        "volume": "24",
        "issue": "3",
        "startPage": "920",
        "endPage": "931",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085632734,
                "preferredName": "Jintao Zheng",
                "firstName": "Jintao",
                "lastName": "Zheng"
            },
            {
                "id": 37953146000,
                "preferredName": "Ning Wu",
                "firstName": "Ning",
                "lastName": "Wu"
            },
            {
                "id": 37957098600,
                "preferredName": "Lei Zhou",
                "firstName": "Lei",
                "lastName": "Zhou"
            },
            {
                "id": 37085609132,
                "preferredName": "Yunfei Ye",
                "firstName": "Yunfei",
                "lastName": "Ye"
            },
            {
                "id": 37085612948,
                "preferredName": "Ke Sun",
                "firstName": "Ke",
                "lastName": "Sun"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2452910",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7202910",
        "articleTitle": "Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip",
        "volume": "24",
        "issue": "4",
        "startPage": "1546",
        "endPage": "1559",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37538047700,
                "preferredName": "Weichen Liu",
                "firstName": "Weichen",
                "lastName": "Liu"
            },
            {
                "id": 37085379157,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37540085300,
                "preferredName": "Xuan Wang",
                "firstName": "Xuan",
                "lastName": "Wang"
            },
            {
                "id": 37421840600,
                "preferredName": "Jiang Xu",
                "firstName": "Jiang",
                "lastName": "Xu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2423312",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7112541",
        "articleTitle": "All-Digital 90\u00b0 Phase-Shift DLL With Dithering Jitter Suppression Scheme",
        "volume": "24",
        "issue": "3",
        "startPage": "1015",
        "endPage": "1024",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38183014300,
                "preferredName": "Dong-Hoon Jung",
                "firstName": "Dong-Hoon",
                "lastName": "Jung"
            },
            {
                "id": 37592197400,
                "preferredName": "Kyungho Ryu",
                "firstName": "Kyungho",
                "lastName": "Ryu"
            },
            {
                "id": 38510367600,
                "preferredName": "Jung-Hyun Park",
                "firstName": "Jung-Hyun",
                "lastName": "Park"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2499387",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7349243",
        "articleTitle": "Optimized Built-In Self-Repair for Multiple Memories",
        "volume": "24",
        "issue": "6",
        "startPage": "2174",
        "endPage": "2183",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37984138900,
                "preferredName": "Wooheon Kang",
                "firstName": "Wooheon",
                "lastName": "Kang"
            },
            {
                "id": 37085348182,
                "preferredName": "Changwook Lee",
                "firstName": "Changwook",
                "lastName": "Lee"
            },
            {
                "id": 37085346300,
                "preferredName": "Hyunyul Lim",
                "firstName": "Hyunyul",
                "lastName": "Lim"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2474706",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7272137",
        "articleTitle": "Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs",
        "volume": "24",
        "issue": "5",
        "startPage": "1885",
        "endPage": "1894",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085519649,
                "preferredName": "Kejie Huang",
                "firstName": "Kejie",
                "lastName": "Huang"
            },
            {
                "id": 37330706600,
                "preferredName": "Rong Zhao",
                "firstName": "Rong",
                "lastName": "Zhao"
            },
            {
                "id": 37085343628,
                "preferredName": "Yong Lian",
                "firstName": "Yong",
                "lastName": "Lian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2421450",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7106518",
        "articleTitle": "Enhancing Model Order Reduction for Nonlinear Analog Circuit Simulation",
        "volume": "24",
        "issue": "3",
        "startPage": "1036",
        "endPage": "1049",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38233190500,
                "preferredName": "Henda Aridhi",
                "firstName": "Henda",
                "lastName": "Aridhi"
            },
            {
                "id": 37276788500,
                "preferredName": "Mohamed H. Zaki",
                "firstName": "Mohamed H.",
                "lastName": "Zaki"
            },
            {
                "id": 37277153600,
                "preferredName": "Sofi\u00e8ne Tahar",
                "firstName": "Sofi\u00e8ne",
                "lastName": "Tahar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2543260",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7457317",
        "articleTitle": "Alleviating Through-Silicon-Via Electromigration for 3-D Integrated Circuits Taking Advantage of Self-Healing Effect",
        "volume": "24",
        "issue": "11",
        "startPage": "3310",
        "endPage": "3322",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085377171,
                "preferredName": "Yuanqing Cheng",
                "firstName": "Yuanqing",
                "lastName": "Cheng"
            },
            {
                "id": 37062024100,
                "preferredName": "Aida Todri-Sanial",
                "firstName": "Aida",
                "lastName": "Todri-Sanial"
            },
            {
                "id": 37085653591,
                "preferredName": "Jianlei Yang",
                "firstName": "Jianlei",
                "lastName": "Yang"
            },
            {
                "id": 37536930400,
                "preferredName": "Weisheng Zhao",
                "firstName": "Weisheng",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2544811",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7451282",
        "articleTitle": "A Cache-Assisted Scratchpad Memory for Multiple-Bit-Error Correction",
        "volume": "24",
        "issue": "11",
        "startPage": "3296",
        "endPage": "3309",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38234983800,
                "preferredName": "Hamed Farbeh",
                "firstName": "Hamed",
                "lastName": "Farbeh"
            },
            {
                "id": 37085877798,
                "preferredName": "Nooshin Sadat Mirzadeh",
                "firstName": "Nooshin Sadat",
                "lastName": "Mirzadeh"
            },
            {
                "id": 37946236500,
                "preferredName": "Nahid Farhady Ghalaty",
                "firstName": "Nahid Farhady",
                "lastName": "Ghalaty"
            },
            {
                "id": 37298481500,
                "preferredName": "Seyed-Ghassem Miremadi",
                "firstName": "Seyed-Ghassem",
                "lastName": "Miremadi"
            },
            {
                "id": 37294435000,
                "preferredName": "Mahdi Fazeli",
                "firstName": "Mahdi",
                "lastName": "Fazeli"
            },
            {
                "id": 37295049500,
                "preferredName": "Hossein Asadi",
                "firstName": "Hossein",
                "lastName": "Asadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2436370",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7122929",
        "articleTitle": "An Information Theory Perspective for the Binary STT-MRAM Cell Operation Channel",
        "volume": "24",
        "issue": "3",
        "startPage": "979",
        "endPage": "991",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37634552900,
                "preferredName": "Jianxiao Yang",
                "firstName": "Jianxiao",
                "lastName": "Yang"
            },
            {
                "id": 37269638500,
                "preferredName": "Benoit Geller",
                "firstName": "Benoit",
                "lastName": "Geller"
            },
            {
                "id": 37085449293,
                "preferredName": "Meng Li",
                "firstName": "Meng",
                "lastName": "Li"
            },
            {
                "id": 37273954300,
                "preferredName": "Tong Zhang",
                "firstName": "Tong",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2420663",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7091000",
        "articleTitle": "Hardware Accelerator for Probabilistic Inference in 65-nm CMOS",
        "volume": "24",
        "issue": "3",
        "startPage": "837",
        "endPage": "845",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085517683,
                "preferredName": "Osama U. Khan",
                "firstName": "Osama U.",
                "lastName": "Khan"
            },
            {
                "id": 37283107100,
                "preferredName": "David D. Wentzloff",
                "firstName": "David D.",
                "lastName": "Wentzloff"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2561299",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7470289",
        "articleTitle": "A Highly Scalable Optical Network-on-Chip With Small Network Diameter and Deadlock Freedom",
        "volume": "24",
        "issue": "12",
        "startPage": "3424",
        "endPage": "3436",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085437765,
                "preferredName": "Xiaolu Wang",
                "firstName": "Xiaolu",
                "lastName": "Wang"
            },
            {
                "id": 37398871900,
                "preferredName": "Huaxi Gu",
                "firstName": "Huaxi",
                "lastName": "Gu"
            },
            {
                "id": 37367394800,
                "preferredName": "Yintang Yang",
                "firstName": "Yintang",
                "lastName": "Yang"
            },
            {
                "id": 37290495300,
                "preferredName": "Kun Wang",
                "firstName": "Kun",
                "lastName": "Wang"
            },
            {
                "id": 37085360755,
                "preferredName": "Qinfen Hao",
                "firstName": "Qinfen",
                "lastName": "Hao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2399279",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7050357",
        "articleTitle": "A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs",
        "volume": "24",
        "issue": "1",
        "startPage": "3",
        "endPage": "16",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38232174600,
                "preferredName": "Nishit Kapadia",
                "firstName": "Nishit",
                "lastName": "Kapadia"
            },
            {
                "id": 37265205600,
                "preferredName": "Sudeep Pasricha",
                "firstName": "Sudeep",
                "lastName": "Pasricha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2478835",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7299685",
        "articleTitle": "A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs",
        "volume": "24",
        "issue": "5",
        "startPage": "1728",
        "endPage": "1738",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38067305500,
                "preferredName": "Hsuan-Yu Chang",
                "firstName": "Hsuan-Yu",
                "lastName": "Chang"
            },
            {
                "id": 37291800100,
                "preferredName": "Ching-Yuan Yang",
                "firstName": "Ching-Yuan",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2530898",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7425238",
        "articleTitle": "Defect- and Variation-Tolerant Logic Mapping in Nanocrossbar Using Bipartite Matching and Memetic Algorithm",
        "volume": "24",
        "issue": "9",
        "startPage": "2813",
        "endPage": "2826",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37669120900,
                "preferredName": "Bo Yuan",
                "firstName": "Bo",
                "lastName": "Yuan"
            },
            {
                "id": 37310499400,
                "preferredName": "Bin Li",
                "firstName": "Bin",
                "lastName": "Li"
            },
            {
                "id": 37407266000,
                "preferredName": "Huanhuan Chen",
                "firstName": "Huanhuan",
                "lastName": "Chen"
            },
            {
                "id": 37276074900,
                "preferredName": "Xin Yao",
                "firstName": "Xin",
                "lastName": "Yao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2536639",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7437498",
        "articleTitle": "Multiple-Cell Reference Scheme for Narrow Reference Resistance Distribution in Deep Submicrometer STT-RAM",
        "volume": "24",
        "issue": "9",
        "startPage": "2993",
        "endPage": "2997",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072572600,
                "preferredName": "Taehui Na",
                "firstName": "Taehui",
                "lastName": "Na"
            },
            {
                "id": 37966226400,
                "preferredName": "Jung Pill Kim",
                "firstName": "Jung Pill",
                "lastName": "Kim"
            },
            {
                "id": 37402168200,
                "preferredName": "Seung H. Kang",
                "firstName": "Seung H.",
                "lastName": "Kang"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2432717",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7115164",
        "articleTitle": "Diagnostic Fail Data Minimization Using an  $N$ -Cover Algorithm",
        "volume": "24",
        "issue": "3",
        "startPage": "1198",
        "endPage": "1202",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085626025,
                "preferredName": "Shraddha Bodhe",
                "firstName": "Shraddha",
                "lastName": "Bodhe"
            },
            {
                "id": 38556119200,
                "preferredName": "M. Enamul Amyeen",
                "firstName": "M. Enamul",
                "lastName": "Amyeen"
            },
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            },
            {
                "id": 37358052400,
                "preferredName": "Srikanth Venkataraman",
                "firstName": "Srikanth",
                "lastName": "Venkataraman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2409118",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7066902",
        "articleTitle": "One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements",
        "volume": "24",
        "issue": "2",
        "startPage": "600",
        "endPage": "612",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37394032400,
                "preferredName": "Insup Shin",
                "firstName": "Insup",
                "lastName": "Shin"
            },
            {
                "id": 37076821100,
                "preferredName": "Jae-Joon Kim",
                "firstName": "Jae-Joon",
                "lastName": "Kim"
            },
            {
                "id": 37292137700,
                "preferredName": "Yu-Shiang Lin",
                "firstName": "Yu-Shiang",
                "lastName": "Lin"
            },
            {
                "id": 37292092000,
                "preferredName": "Youngsoo Shin",
                "firstName": "Youngsoo",
                "lastName": "Shin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2437283",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7127069",
        "articleTitle": "Adaptive Write and Shift Current Modulation for Process Variation Tolerance in Domain Wall Caches",
        "volume": "24",
        "issue": "3",
        "startPage": "944",
        "endPage": "953",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085399137,
                "preferredName": "Seyedhamidreza Motaman",
                "firstName": "Seyedhamidreza",
                "lastName": "Motaman"
            },
            {
                "id": 37273380600,
                "preferredName": "Swaroop Ghosh",
                "firstName": "Swaroop",
                "lastName": "Ghosh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2401037",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7052324",
        "articleTitle": "Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry",
        "volume": "24",
        "issue": "2",
        "startPage": "544",
        "endPage": "554",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38469619600,
                "preferredName": "Tao Feng",
                "firstName": "Tao",
                "lastName": "Feng"
            },
            {
                "id": 37313994500,
                "preferredName": "Nizar Lajnef",
                "firstName": "Nizar",
                "lastName": "Lajnef"
            },
            {
                "id": 37270086100,
                "preferredName": "Shantanu Chakrabartty",
                "firstName": "Shantanu",
                "lastName": "Chakrabartty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2505504",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7374743",
        "articleTitle": "A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects",
        "volume": "24",
        "issue": "6",
        "startPage": "2345",
        "endPage": "2358",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274770700,
                "preferredName": "Palkesh Jain",
                "firstName": "Palkesh",
                "lastName": "Jain"
            },
            {
                "id": 37274480900,
                "preferredName": "Jordi Cortadella",
                "firstName": "Jordi",
                "lastName": "Cortadella"
            },
            {
                "id": 37276061900,
                "preferredName": "Sachin S. Sapatnekar",
                "firstName": "Sachin S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2394364",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7031454",
        "articleTitle": "Code Compression for Embedded Systems Using Separated Dictionaries",
        "volume": "24",
        "issue": "1",
        "startPage": "266",
        "endPage": "275",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38240560800,
                "preferredName": "Wei Jhih Wang",
                "firstName": "Wei Jhih",
                "lastName": "Wang"
            },
            {
                "id": 37536580500,
                "preferredName": "Chang Hong Lin",
                "firstName": "Chang Hong",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2501900",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7360238",
        "articleTitle": "Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence",
        "volume": "24",
        "issue": "6",
        "startPage": "2195",
        "endPage": "2207",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37061077700,
                "preferredName": "Zhong Guan",
                "firstName": "Zhong",
                "lastName": "Guan"
            },
            {
                "id": 37274844200,
                "preferredName": "Malgorzata Marek-Sadowska",
                "firstName": "Malgorzata",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2391291",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7084683",
        "articleTitle": "Test Pattern Modification for Average IR-Drop Reduction",
        "volume": "24",
        "issue": "1",
        "startPage": "38",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38574849700,
                "preferredName": "Wei-Sheng Ding",
                "firstName": "Wei-Sheng",
                "lastName": "Ding"
            },
            {
                "id": 37085727039,
                "preferredName": "Hung-Yi Hsieh",
                "firstName": "Hung-Yi",
                "lastName": "Hsieh"
            },
            {
                "id": 37085723096,
                "preferredName": "Cheng-Yu Han",
                "firstName": "Cheng-Yu",
                "lastName": "Han"
            },
            {
                "id": 37292378200,
                "preferredName": "James Chien-Mo Li",
                "firstName": "James Chien-Mo",
                "lastName": "Li"
            },
            {
                "id": 37416148800,
                "preferredName": "Xiaoqing Wen",
                "firstName": "Xiaoqing",
                "lastName": "Wen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2465841",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7217840",
        "articleTitle": "A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS",
        "volume": "24",
        "issue": "4",
        "startPage": "1430",
        "endPage": "1440",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085664207,
                "preferredName": "Dong Wang",
                "firstName": "Dong",
                "lastName": "Wang"
            },
            {
                "id": 37085510849,
                "preferredName": "Xiao Liang Tan",
                "firstName": "Xiao Liang",
                "lastName": "Tan"
            },
            {
                "id": 37273877300,
                "preferredName": "Pak Kwong Chan",
                "firstName": "Pak Kwong",
                "lastName": "Chan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2462842",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7202885",
        "articleTitle": "IP Protection of Mesh NoCs Using Square Spiral Routing",
        "volume": "24",
        "issue": "4",
        "startPage": "1560",
        "endPage": "1573",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290889900,
                "preferredName": "Qiang Liu",
                "firstName": "Qiang",
                "lastName": "Liu"
            },
            {
                "id": 37085709660,
                "preferredName": "Wenqing Ji",
                "firstName": "Wenqing",
                "lastName": "Ji"
            },
            {
                "id": 37085672043,
                "preferredName": "Qi Chen",
                "firstName": "Qi",
                "lastName": "Chen"
            },
            {
                "id": 37281072900,
                "preferredName": "Terrence Mak",
                "firstName": "Terrence",
                "lastName": "Mak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2535370",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7434057",
        "articleTitle": "Noise Coupling Models in Heterogeneous 3-D ICs",
        "volume": "24",
        "issue": "8",
        "startPage": "2778",
        "endPage": "2786",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085432441,
                "preferredName": "Boris Vaisband",
                "firstName": "Boris",
                "lastName": "Vaisband"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2555954",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7468580",
        "articleTitle": "System-Level Power Analysis of a Multicore Multipower Domain Processor With ON-Chip Voltage Regulators",
        "volume": "24",
        "issue": "12",
        "startPage": "3468",
        "endPage": "3476",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38490522000,
                "preferredName": "Ayan Paul",
                "firstName": "Ayan",
                "lastName": "Paul"
            },
            {
                "id": 37394724400,
                "preferredName": "Sang Phill Park",
                "firstName": "Sang Phill",
                "lastName": "Park"
            },
            {
                "id": 37285025700,
                "preferredName": "Dinesh Somasekhar",
                "firstName": "Dinesh",
                "lastName": "Somasekhar"
            },
            {
                "id": 37085903837,
                "preferredName": "Young Moon Kim",
                "firstName": "Young Moon",
                "lastName": "Kim"
            },
            {
                "id": 37284993500,
                "preferredName": "Nitin Borkar",
                "firstName": "Nitin",
                "lastName": "Borkar"
            },
            {
                "id": 37402942500,
                "preferredName": "Ulya R. Karpuzcu",
                "firstName": "Ulya R.",
                "lastName": "Karpuzcu"
            },
            {
                "id": 37279788100,
                "preferredName": "Chris H. Kim",
                "firstName": "Chris H.",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2451658",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7271109",
        "articleTitle": "Hybrid LUT/Multiplexer FPGA Logic Architectures",
        "volume": "24",
        "issue": "4",
        "startPage": "1280",
        "endPage": "1292",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085648422,
                "preferredName": "Stephen Alexander Chin",
                "firstName": "Stephen Alexander",
                "lastName": "Chin"
            },
            {
                "id": 37078402900,
                "preferredName": "Jason Luu",
                "firstName": "Jason",
                "lastName": "Luu"
            },
            {
                "id": 38108487900,
                "preferredName": "Safeen Huda",
                "firstName": "Safeen",
                "lastName": "Huda"
            },
            {
                "id": 37277797500,
                "preferredName": "Jason H. Anderson",
                "firstName": "Jason H.",
                "lastName": "Anderson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2500160",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7339712",
        "articleTitle": "Exploration of Low-Power High-SFDR Current-Steering D/A Converter Design Using Steep-Slope Heterojunction Tunnel FETs",
        "volume": "24",
        "issue": "6",
        "startPage": "2299",
        "endPage": "2309",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085446790,
                "preferredName": "Moon Seok Kim",
                "firstName": "Moon Seok",
                "lastName": "Kim"
            },
            {
                "id": 37085343534,
                "preferredName": "Xueqing Li",
                "firstName": "Xueqing",
                "lastName": "Li"
            },
            {
                "id": 37350370400,
                "preferredName": "Huichu Liu",
                "firstName": "Huichu",
                "lastName": "Liu"
            },
            {
                "id": 37420427300,
                "preferredName": "John Sampson",
                "firstName": "John",
                "lastName": "Sampson"
            },
            {
                "id": 37273578800,
                "preferredName": "Suman Datta",
                "firstName": "Suman",
                "lastName": "Datta"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2419816",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7094319",
        "articleTitle": "Design for Testability of Sleep Convention Logic",
        "volume": "24",
        "issue": "2",
        "startPage": "743",
        "endPage": "753",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37078806100,
                "preferredName": "Farhad A. Parsan",
                "firstName": "Farhad A.",
                "lastName": "Parsan"
            },
            {
                "id": 37335140000,
                "preferredName": "Scott C. Smith",
                "firstName": "Scott C.",
                "lastName": "Smith"
            },
            {
                "id": 38269954500,
                "preferredName": "Waleed K. Al-Assadi",
                "firstName": "Waleed K.",
                "lastName": "Al-Assadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2412958",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7072496",
        "articleTitle": "Knowledge-Based Neural Network Model for FPGA Logical Architecture Development",
        "volume": "24",
        "issue": "2",
        "startPage": "664",
        "endPage": "677",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290889900,
                "preferredName": "Qiang Liu",
                "firstName": "Qiang",
                "lastName": "Liu"
            },
            {
                "id": 37085659913,
                "preferredName": "Ming Gao",
                "firstName": "Ming",
                "lastName": "Gao"
            },
            {
                "id": 37275873300,
                "preferredName": "Qijun Zhang",
                "firstName": "Qijun",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2409055",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7066966",
        "articleTitle": "NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices",
        "volume": "24",
        "issue": "2",
        "startPage": "764",
        "endPage": "768",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38185715200,
                "preferredName": "Jin-Young Kim",
                "firstName": "Jin-Young",
                "lastName": "Kim"
            },
            {
                "id": 38107849900,
                "preferredName": "Sang-Hoon Park",
                "firstName": "Sang-Hoon",
                "lastName": "Park"
            },
            {
                "id": 37085651213,
                "preferredName": "Hyeokjun Seo",
                "firstName": "Hyeokjun",
                "lastName": "Seo"
            },
            {
                "id": 37271867900,
                "preferredName": "Ki-Whan Song",
                "firstName": "Ki-Whan",
                "lastName": "Song"
            },
            {
                "id": 38516063900,
                "preferredName": "Sungroh Yoon",
                "firstName": "Sungroh",
                "lastName": "Yoon"
            },
            {
                "id": 37286237800,
                "preferredName": "Eui-Young Chung",
                "firstName": "Eui-Young",
                "lastName": "Chung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2428221",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7115168",
        "articleTitle": "Design-Time Reliability Enhancement Using Hotspot Identification for RF Circuits",
        "volume": "24",
        "issue": "3",
        "startPage": "1179",
        "endPage": "1183",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37712498900,
                "preferredName": "Doohwang Chang",
                "firstName": "Doohwang",
                "lastName": "Chang"
            },
            {
                "id": 37300773400,
                "preferredName": "Jennifer N. Kitchen",
                "firstName": "Jennifer N.",
                "lastName": "Kitchen"
            },
            {
                "id": 37300724900,
                "preferredName": "Bertan Bakkaloglu",
                "firstName": "Bertan",
                "lastName": "Bakkaloglu"
            },
            {
                "id": 37270579400,
                "preferredName": "Sayfe Kiaei",
                "firstName": "Sayfe",
                "lastName": "Kiaei"
            },
            {
                "id": 37275335200,
                "preferredName": "Sule Ozev",
                "firstName": "Sule",
                "lastName": "Ozev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2424954",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7103344",
        "articleTitle": "Dual-Calibration Technique for Improving Static Linearity of Thermometer DACs for I/O",
        "volume": "24",
        "issue": "3",
        "startPage": "1050",
        "endPage": "1058",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38061833300,
                "preferredName": "Ishita Mukhopadhyay",
                "firstName": "Ishita",
                "lastName": "Mukhopadhyay"
            },
            {
                "id": 37085562050,
                "preferredName": "Mustansir Y. Mukadam",
                "firstName": "Mustansir Y.",
                "lastName": "Mukadam"
            },
            {
                "id": 37085654062,
                "preferredName": "Rajendran Narayanan",
                "firstName": "Rajendran",
                "lastName": "Narayanan"
            },
            {
                "id": 37428047200,
                "preferredName": "Frank O'Mahony",
                "firstName": "Frank",
                "lastName": "O'Mahony"
            },
            {
                "id": 37271591000,
                "preferredName": "Alyssa B. Apsel",
                "firstName": "Alyssa B.",
                "lastName": "Apsel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2393852",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7041230",
        "articleTitle": "PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices",
        "volume": "24",
        "issue": "1",
        "startPage": "192",
        "endPage": "205",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37070502300,
                "preferredName": "Shaodi Wang",
                "firstName": "Shaodi",
                "lastName": "Wang"
            },
            {
                "id": 37976191700,
                "preferredName": "Andrew Pan",
                "firstName": "Andrew",
                "lastName": "Pan"
            },
            {
                "id": 38237358100,
                "preferredName": "Chi On Chui",
                "firstName": "Chi On",
                "lastName": "Chui"
            },
            {
                "id": 37275298800,
                "preferredName": "Puneet Gupta",
                "firstName": "Puneet",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2469596",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7272135",
        "articleTitle": "A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs",
        "volume": "24",
        "issue": "5",
        "startPage": "1663",
        "endPage": "1674",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085810372,
                "preferredName": "Viveka Konandur Rajanna",
                "firstName": "Viveka Konandur",
                "lastName": "Rajanna"
            },
            {
                "id": 37370284100,
                "preferredName": "Bharadwaj Amrutur",
                "firstName": "Bharadwaj",
                "lastName": "Amrutur"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2549275",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7454764",
        "articleTitle": "A Study of 3-D Power Delivery Networks With Multiple Clock Domains",
        "volume": "24",
        "issue": "11",
        "startPage": "3218",
        "endPage": "3231",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37062024100,
                "preferredName": "Aida Todri-Sanial",
                "firstName": "Aida",
                "lastName": "Todri-Sanial"
            },
            {
                "id": 37085377171,
                "preferredName": "Yuanqing Cheng",
                "firstName": "Yuanqing",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2454448",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7202869",
        "articleTitle": "A Stagger-Tuned Transimpedance Amplifier",
        "volume": "24",
        "issue": "4",
        "startPage": "1460",
        "endPage": "1469",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38488869900,
                "preferredName": "Mohammad Hossein Taghavi",
                "firstName": "Mohammad Hossein",
                "lastName": "Taghavi"
            },
            {
                "id": 38252248900,
                "preferredName": "Peyman Ahmadi",
                "firstName": "Peyman",
                "lastName": "Ahmadi"
            },
            {
                "id": 37294257600,
                "preferredName": "Leonid Belostotski",
                "firstName": "Leonid",
                "lastName": "Belostotski"
            },
            {
                "id": 37276712200,
                "preferredName": "James W. Haslett",
                "firstName": "James W.",
                "lastName": "Haslett"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2399457",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7064783",
        "articleTitle": "Sequence-Aware Watermark Design for Soft IP Embedded Processors",
        "volume": "24",
        "issue": "1",
        "startPage": "276",
        "endPage": "289",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085681530,
                "preferredName": "Jedrzej Kufel",
                "firstName": "Jedrzej",
                "lastName": "Kufel"
            },
            {
                "id": 37271621900,
                "preferredName": "Peter Reid Wilson",
                "firstName": "Peter Reid",
                "lastName": "Wilson"
            },
            {
                "id": 38362122700,
                "preferredName": "Stephen Hill",
                "firstName": "Stephen",
                "lastName": "Hill"
            },
            {
                "id": 37275577600,
                "preferredName": "Bashir M. Al-Hashimi",
                "firstName": "Bashir M.",
                "lastName": "Al-Hashimi"
            },
            {
                "id": 37543130500,
                "preferredName": "Paul N. Whatmough",
                "firstName": "Paul N.",
                "lastName": "Whatmough"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2411620",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7076651",
        "articleTitle": "Design of Modified Second-Order Frequency Transformations Based Variable Digital Filters With Large Cutoff Frequency Range and Improved Transition Band Characteristics",
        "volume": "24",
        "issue": "2",
        "startPage": "413",
        "endPage": "420",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38490692000,
                "preferredName": "Sumedh Dhabu",
                "firstName": "Sumedh",
                "lastName": "Dhabu"
            },
            {
                "id": 38253064300,
                "preferredName": "Vinod Achutavarrier Prasad",
                "firstName": "Vinod Achutavarrier",
                "lastName": "Prasad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2446131",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7152986",
        "articleTitle": "An All-Digital Gigahertz Class-S Transmitter in a 65-nm CMOS",
        "volume": "24",
        "issue": "4",
        "startPage": "1402",
        "endPage": "1411",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085641517,
                "preferredName": "Yang Zhao",
                "firstName": "Yang",
                "lastName": "Zhao"
            },
            {
                "id": 37085653157,
                "preferredName": "Yilei Shen",
                "firstName": "Yilei",
                "lastName": "Shen"
            },
            {
                "id": 37085651423,
                "preferredName": "Pan Xue",
                "firstName": "Pan",
                "lastName": "Xue"
            },
            {
                "id": 37085652515,
                "preferredName": "Zhiwei Ma",
                "firstName": "Zhiwei",
                "lastName": "Ma"
            },
            {
                "id": 37597556100,
                "preferredName": "Zhenfei Peng",
                "firstName": "Zhenfei",
                "lastName": "Peng"
            },
            {
                "id": 38090243700,
                "preferredName": "Baoxing Chen",
                "firstName": "Baoxing",
                "lastName": "Chen"
            },
            {
                "id": 37276342300,
                "preferredName": "Zhiliang Hong",
                "firstName": "Zhiliang",
                "lastName": "Hong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2417595",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7087395",
        "articleTitle": "Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems",
        "volume": "24",
        "issue": "2",
        "startPage": "530",
        "endPage": "543",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37658651500,
                "preferredName": "Juan Antonio Clemente",
                "firstName": "Juan Antonio",
                "lastName": "Clemente"
            },
            {
                "id": 37577571800,
                "preferredName": "Rub\u00e9n Gran",
                "firstName": "Rub\u00e9n",
                "lastName": "Gran"
            },
            {
                "id": 37085697882,
                "preferredName": "Abel Chocano",
                "firstName": "Abel",
                "lastName": "Chocano"
            },
            {
                "id": 37085684600,
                "preferredName": "Carlos del Prado",
                "firstName": "Carlos",
                "lastName": "del Prado"
            },
            {
                "id": 37282472100,
                "preferredName": "Javier Resano",
                "firstName": "Javier",
                "lastName": "Resano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2508038",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7373685",
        "articleTitle": "Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application",
        "volume": "24",
        "issue": "7",
        "startPage": "2449",
        "endPage": "2461",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085493092,
                "preferredName": "Xue Liu",
                "firstName": "Xue",
                "lastName": "Liu"
            },
            {
                "id": 37085463191,
                "preferredName": "Ze-Ke Wang",
                "firstName": "Ze-Ke",
                "lastName": "Wang"
            },
            {
                "id": 37319889900,
                "preferredName": "Qing-Xu Deng",
                "firstName": "Qing-Xu",
                "lastName": "Deng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2396515",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7042805",
        "articleTitle": "LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives",
        "volume": "24",
        "issue": "1",
        "startPage": "115",
        "endPage": "128",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38466841700,
                "preferredName": "Chao Sun",
                "firstName": "Chao",
                "lastName": "Sun"
            },
            {
                "id": 37085673547,
                "preferredName": "Ayumi Soga",
                "firstName": "Ayumi",
                "lastName": "Soga"
            },
            {
                "id": 37085453665,
                "preferredName": "Chihiro Matsui",
                "firstName": "Chihiro",
                "lastName": "Matsui"
            },
            {
                "id": 37085472978,
                "preferredName": "Asuka Arakawa",
                "firstName": "Asuka",
                "lastName": "Arakawa"
            },
            {
                "id": 37323717800,
                "preferredName": "Ken Takeuchi",
                "firstName": "Ken",
                "lastName": "Takeuchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2442614",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7160774",
        "articleTitle": "Implementing Minimum-Energy-Point Systems With Adaptive Logic",
        "volume": "24",
        "issue": "4",
        "startPage": "1247",
        "endPage": "1256",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266681700,
                "preferredName": "Lauri Koskinen",
                "firstName": "Lauri",
                "lastName": "Koskinen"
            },
            {
                "id": 38246688900,
                "preferredName": "Markus Hiienkari",
                "firstName": "Markus",
                "lastName": "Hiienkari"
            },
            {
                "id": 37601765800,
                "preferredName": "Jani M\u00e4kip\u00e4\u00e4",
                "firstName": "Jani",
                "lastName": "M\u00e4kip\u00e4\u00e4"
            },
            {
                "id": 37601764800,
                "preferredName": "Matthew J. Turnquist",
                "firstName": "Matthew J.",
                "lastName": "Turnquist"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2521869",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7407650",
        "articleTitle": "Low-Power System for Detection of Symptomatic Patterns in Audio Biological Signals",
        "volume": "24",
        "issue": "8",
        "startPage": "2679",
        "endPage": "2688",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085464346,
                "preferredName": "Himanshu S. Markandeya",
                "firstName": "Himanshu S.",
                "lastName": "Markandeya"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2421881",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7094314",
        "articleTitle": "Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization",
        "volume": "24",
        "issue": "3",
        "startPage": "884",
        "endPage": "896",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37410088800,
                "preferredName": "Mahmoud Zangeneh",
                "firstName": "Mahmoud",
                "lastName": "Zangeneh"
            },
            {
                "id": 37933305900,
                "preferredName": "Ajay Joshi",
                "firstName": "Ajay",
                "lastName": "Joshi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2501353",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7349249",
        "articleTitle": "Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures",
        "volume": "24",
        "issue": "6",
        "startPage": "2335",
        "endPage": "2344",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38529261700,
                "preferredName": "Runjie Zhang",
                "firstName": "Runjie",
                "lastName": "Zhang"
            },
            {
                "id": 37410787800,
                "preferredName": "Brett H. Meyer",
                "firstName": "Brett H.",
                "lastName": "Meyer"
            },
            {
                "id": 37085411819,
                "preferredName": "Ke Wang",
                "firstName": "Ke",
                "lastName": "Wang"
            },
            {
                "id": 37272355600,
                "preferredName": "Mircea R. Stan",
                "firstName": "Mircea R.",
                "lastName": "Stan"
            },
            {
                "id": 37273724700,
                "preferredName": "Kevin Skadron",
                "firstName": "Kevin",
                "lastName": "Skadron"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2426878",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7106524",
        "articleTitle": "An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop",
        "volume": "24",
        "issue": "3",
        "startPage": "1025",
        "endPage": "1035",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271204500,
                "preferredName": "Won Namgoong",
                "firstName": "Won",
                "lastName": "Namgoong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2532878",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7434047",
        "articleTitle": "Corner-Aware Dynamic Gate Voltage Scheme to Achieve High Read Yield in STT-RAM",
        "volume": "24",
        "issue": "9",
        "startPage": "2851",
        "endPage": "2860",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085835446,
                "preferredName": "Sara Choi",
                "firstName": "Sara",
                "lastName": "Choi"
            },
            {
                "id": 37072572600,
                "preferredName": "Taehui Na",
                "firstName": "Taehui",
                "lastName": "Na"
            },
            {
                "id": 37600795900,
                "preferredName": "Jisu Kim",
                "firstName": "Jisu",
                "lastName": "Kim"
            },
            {
                "id": 37966226400,
                "preferredName": "Jung Pill Kim",
                "firstName": "Jung Pill",
                "lastName": "Kim"
            },
            {
                "id": 37402168200,
                "preferredName": "Seung H. Kang",
                "firstName": "Seung H.",
                "lastName": "Kang"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2439262",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7127058",
        "articleTitle": "A Two-Step Analog Accumulator for CMOS TDI Image Sensor With Temporal Undersampling Exposure Method",
        "volume": "24",
        "issue": "3",
        "startPage": "1104",
        "endPage": "1117",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085669203,
                "preferredName": "Yu Xia",
                "firstName": "Yu",
                "lastName": "Xia"
            },
            {
                "id": 37085670429,
                "preferredName": "Kaiming Nie",
                "firstName": "Kaiming",
                "lastName": "Nie"
            },
            {
                "id": 37577831800,
                "preferredName": "Jiangtao Xu",
                "firstName": "Jiangtao",
                "lastName": "Xu"
            },
            {
                "id": 37402574300,
                "preferredName": "Suying Yao",
                "firstName": "Suying",
                "lastName": "Yao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2467157",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7273970",
        "articleTitle": "PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM",
        "volume": "24",
        "issue": "5",
        "startPage": "1613",
        "endPage": "1625",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37859959900,
                "preferredName": "Ying Wang",
                "firstName": "Ying",
                "lastName": "Wang"
            },
            {
                "id": 37280848500,
                "preferredName": "Yinhe Han",
                "firstName": "Yinhe",
                "lastName": "Han"
            },
            {
                "id": 37281090900,
                "preferredName": "Huawei Li",
                "firstName": "Huawei",
                "lastName": "Li"
            },
            {
                "id": 37406075100,
                "preferredName": "Lei Zhang",
                "firstName": "Lei",
                "lastName": "Zhang"
            },
            {
                "id": 37085377171,
                "preferredName": "Yuanqing Cheng",
                "firstName": "Yuanqing",
                "lastName": "Cheng"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2416244",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7105951",
        "articleTitle": "Efficiency Enablers of Lightweight SDR for MIMO Baseband Processing",
        "volume": "24",
        "issue": "2",
        "startPage": "567",
        "endPage": "577",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085546067,
                "preferredName": "Daniel Guenther",
                "firstName": "Daniel",
                "lastName": "Guenther"
            },
            {
                "id": 37276017900,
                "preferredName": "Rainer Leupers",
                "firstName": "Rainer",
                "lastName": "Leupers"
            },
            {
                "id": 37268217800,
                "preferredName": "Gerd Ascheid",
                "firstName": "Gerd",
                "lastName": "Ascheid"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2414827",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7086085",
        "articleTitle": "A New Optimal Algorithm for Energy Saving in Embedded System With Multiple Sleep Modes",
        "volume": "24",
        "issue": "2",
        "startPage": "706",
        "endPage": "719",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085642779,
                "preferredName": "Chen Hou",
                "firstName": "Chen",
                "lastName": "Hou"
            },
            {
                "id": 37277327100,
                "preferredName": "Qianchuan Zhao",
                "firstName": "Qianchuan",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2424211",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7103369",
        "articleTitle": "A Generally Applicable Calibration Algorithm for Digitally Reconfigurable Self-Healing RFICs",
        "volume": "24",
        "issue": "3",
        "startPage": "1151",
        "endPage": "1164",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37070133400,
                "preferredName": "Eric J. Wyers",
                "firstName": "Eric J.",
                "lastName": "Wyers"
            },
            {
                "id": 37267130700,
                "preferredName": "Matthew A. Morton",
                "firstName": "Matthew A.",
                "lastName": "Morton"
            },
            {
                "id": 37085734312,
                "preferredName": "T. C. L. Gerhard Sollner",
                "firstName": "T. C. L. Gerhard",
                "lastName": "Sollner"
            },
            {
                "id": 37545523600,
                "preferredName": "C. T. Kelley",
                "firstName": "C. T.",
                "lastName": "Kelley"
            },
            {
                "id": 37268823900,
                "preferredName": "Paul D. Franzon",
                "firstName": "Paul D.",
                "lastName": "Franzon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2424440",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7109952",
        "articleTitle": "VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache",
        "volume": "24",
        "issue": "3",
        "startPage": "858",
        "endPage": "870",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37859959900,
                "preferredName": "Ying Wang",
                "firstName": "Ying",
                "lastName": "Wang"
            },
            {
                "id": 37280848500,
                "preferredName": "Yinhe Han",
                "firstName": "Yinhe",
                "lastName": "Han"
            },
            {
                "id": 37281090900,
                "preferredName": "Huawei Li",
                "firstName": "Huawei",
                "lastName": "Li"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2504494",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7360220",
        "articleTitle": "A Low-Power Class-AB Gm-Based Amplifier With Application to an 11-bit Pipelined ADC",
        "volume": "24",
        "issue": "7",
        "startPage": "2562",
        "endPage": "2569",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37650160700,
                "preferredName": "Yunjae Suh",
                "firstName": "Yunjae",
                "lastName": "Suh"
            },
            {
                "id": 37089398858,
                "preferredName": "Seungnam Choi",
                "firstName": "Seungnam",
                "lastName": "Choi"
            },
            {
                "id": 37287288800,
                "preferredName": "Jae-Yoon Sim",
                "firstName": "Jae-Yoon",
                "lastName": "Sim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2497469",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7332784",
        "articleTitle": "Decentralized Thermal-Aware Task Scheduling for Large-Scale Many-Core Systems",
        "volume": "24",
        "issue": "6",
        "startPage": "2075",
        "endPage": "2088",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468744400,
                "preferredName": "Yingnan Cui",
                "firstName": "Yingnan",
                "lastName": "Cui"
            },
            {
                "id": 37085379157,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37859757900,
                "preferredName": "Vivek Chaturvedi",
                "firstName": "Vivek",
                "lastName": "Chaturvedi"
            },
            {
                "id": 37532755800,
                "preferredName": "Bingsheng He",
                "firstName": "Bingsheng",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2556007",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7478082",
        "articleTitle": "Weighted Round Robin Configuration for Worst-Case Delay Optimization in Network-on-Chip",
        "volume": "24",
        "issue": "12",
        "startPage": "3387",
        "endPage": "3400",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37411029900,
                "preferredName": "Fahimeh Jafari",
                "firstName": "Fahimeh",
                "lastName": "Jafari"
            },
            {
                "id": 37282456900,
                "preferredName": "Axel Jantsch",
                "firstName": "Axel",
                "lastName": "Jantsch"
            },
            {
                "id": 37308609800,
                "preferredName": "Zhonghai Lu",
                "firstName": "Zhonghai",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2459043",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7202901",
        "articleTitle": "3-D IC Interconnect Capacitance Extraction Using Dual Discrete Geometric Methods With Prism Elements",
        "volume": "24",
        "issue": "4",
        "startPage": "1524",
        "endPage": "1534",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37595307800,
                "preferredName": "Xiaoyu Xu",
                "firstName": "Xiaoyu",
                "lastName": "Xu"
            },
            {
                "id": 37066298000,
                "preferredName": "Zhuoxiang Ren",
                "firstName": "Zhuoxiang",
                "lastName": "Ren"
            },
            {
                "id": 37532179500,
                "preferredName": "Hui Qu",
                "firstName": "Hui",
                "lastName": "Qu"
            },
            {
                "id": 37085693792,
                "preferredName": "Dan Ren",
                "firstName": "Dan",
                "lastName": "Ren"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2409297",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7063931",
        "articleTitle": "Source Coding and Preemphasis for Double-Edged Pulsewidth Modulation Serial Communication",
        "volume": "24",
        "issue": "2",
        "startPage": "555",
        "endPage": "566",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38129709500,
                "preferredName": "Wei Wang",
                "firstName": "Wei",
                "lastName": "Wang"
            },
            {
                "id": 37266877700,
                "preferredName": "James F. Buckwalter",
                "firstName": "James F.",
                "lastName": "Buckwalter"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2535221",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7434043",
        "articleTitle": "Leakage-Power-Aware Scheduling With Dual-Threshold Voltage Design",
        "volume": "24",
        "issue": "10",
        "startPage": "3067",
        "endPage": "3079",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085843298,
                "preferredName": "Nan Wang",
                "firstName": "Nan",
                "lastName": "Wang"
            },
            {
                "id": 37538072100,
                "preferredName": "Wei Zhong",
                "firstName": "Wei",
                "lastName": "Zhong"
            },
            {
                "id": 37089816922,
                "preferredName": "Cong Hao",
                "firstName": "Cong",
                "lastName": "Hao"
            },
            {
                "id": 37086011278,
                "preferredName": "Song Chen",
                "firstName": "Song",
                "lastName": "Chen"
            },
            {
                "id": 37269855100,
                "preferredName": "Takeshi Yoshimura",
                "firstName": "Takeshi",
                "lastName": "Yoshimura"
            },
            {
                "id": 37406129900,
                "preferredName": "Yu Zhu",
                "firstName": "Yu",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2437331",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7123665",
        "articleTitle": "Error Resilient and Energy Efficient MRF Message-Passing-Based Stereo Matching",
        "volume": "24",
        "issue": "3",
        "startPage": "897",
        "endPage": "908",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37595623400,
                "preferredName": "Eric P. Kim",
                "firstName": "Eric P.",
                "lastName": "Kim"
            },
            {
                "id": 37085884835,
                "preferredName": "Jungwook Choi",
                "firstName": "Jungwook",
                "lastName": "Choi"
            },
            {
                "id": 37273973400,
                "preferredName": "Naresh R. Shanbhag",
                "firstName": "Naresh R.",
                "lastName": "Shanbhag"
            },
            {
                "id": 37282471300,
                "preferredName": "Rob A. Rutenbar",
                "firstName": "Rob A.",
                "lastName": "Rutenbar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2503005",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7350152",
        "articleTitle": "EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control",
        "volume": "24",
        "issue": "6",
        "startPage": "2142",
        "endPage": "2151",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085777972,
                "preferredName": "Sandeep Mishra",
                "firstName": "Sandeep",
                "lastName": "Mishra"
            },
            {
                "id": 37394701400,
                "preferredName": "Anup Dandapat",
                "firstName": "Anup",
                "lastName": "Dandapat"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2462752",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7226868",
        "articleTitle": "A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing",
        "volume": "24",
        "issue": "4",
        "startPage": "1305",
        "endPage": "1318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37400289900,
                "preferredName": "Shouyi Yin",
                "firstName": "Shouyi",
                "lastName": "Yin"
            },
            {
                "id": 38057184600,
                "preferredName": "Peng Ouyang",
                "firstName": "Peng",
                "lastName": "Ouyang"
            },
            {
                "id": 37085692978,
                "preferredName": "Tianbao Chen",
                "firstName": "Tianbao",
                "lastName": "Chen"
            },
            {
                "id": 37280777600,
                "preferredName": "Leibo Liu",
                "firstName": "Leibo",
                "lastName": "Liu"
            },
            {
                "id": 37404117300,
                "preferredName": "Shaojun Wei",
                "firstName": "Shaojun",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2402392",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7069251",
        "articleTitle": "Polymorphic Configuration Architecture for CGRAs",
        "volume": "24",
        "issue": "1",
        "startPage": "403",
        "endPage": "407",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38180820000,
                "preferredName": "Syed Mohammad Asad Hassan Jafri",
                "firstName": "Syed Mohammad Asad Hassan",
                "lastName": "Jafri"
            },
            {
                "id": 37597408900,
                "preferredName": "Muhammad Adeel Tajammul",
                "firstName": "Muhammad Adeel",
                "lastName": "Tajammul"
            },
            {
                "id": 37265609900,
                "preferredName": "Ahmed Hemani",
                "firstName": "Ahmed",
                "lastName": "Hemani"
            },
            {
                "id": 37400818200,
                "preferredName": "Kolin Paul",
                "firstName": "Kolin",
                "lastName": "Paul"
            },
            {
                "id": 37282178600,
                "preferredName": "Juha Plosila",
                "firstName": "Juha",
                "lastName": "Plosila"
            },
            {
                "id": 37268059900,
                "preferredName": "Peeter Ellervee",
                "firstName": "Peeter",
                "lastName": "Ellervee"
            },
            {
                "id": 37085666538,
                "preferredName": "Hannu Tenuhnen",
                "firstName": "Hannu",
                "lastName": "Tenuhnen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2446460",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7163348",
        "articleTitle": "A Comparator-Based Rail Clamp",
        "volume": "24",
        "issue": "4",
        "startPage": "1493",
        "endPage": "1502",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37710317900,
                "preferredName": "Ramachandran Venkatasubramanian",
                "firstName": "Ramachandran",
                "lastName": "Venkatasubramanian"
            },
            {
                "id": 37085377771,
                "preferredName": "Kent Oertle",
                "firstName": "Kent",
                "lastName": "Oertle"
            },
            {
                "id": 37275335200,
                "preferredName": "Sule Ozev",
                "firstName": "Sule",
                "lastName": "Ozev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2427196",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7118750",
        "articleTitle": "A Universal Hardware-Driven PVT and Layout-Aware Predictive Failure Analytics for SRAM",
        "volume": "24",
        "issue": "3",
        "startPage": "968",
        "endPage": "978",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273934800,
                "preferredName": "Rajiv Joshi",
                "firstName": "Rajiv",
                "lastName": "Joshi"
            },
            {
                "id": 37317060700,
                "preferredName": "Sudesh Saroop",
                "firstName": "Sudesh",
                "lastName": "Saroop"
            },
            {
                "id": 37282284500,
                "preferredName": "Rouwaida Kanj",
                "firstName": "Rouwaida",
                "lastName": "Kanj"
            },
            {
                "id": 37089073897,
                "preferredName": "Yang Liu",
                "firstName": "Yang",
                "lastName": "Liu"
            },
            {
                "id": 37085339284,
                "preferredName": "Weike Wang",
                "firstName": "Weike",
                "lastName": "Wang"
            },
            {
                "id": 37331431800,
                "preferredName": "Carl Radens",
                "firstName": "Carl",
                "lastName": "Radens"
            },
            {
                "id": 37274878600,
                "preferredName": "Yue Tan",
                "firstName": "Yue",
                "lastName": "Tan"
            },
            {
                "id": 37061093800,
                "preferredName": "Karthik Yogendra",
                "firstName": "Karthik",
                "lastName": "Yogendra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2506780",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7373670",
        "articleTitle": "Diagnosis and Synthesis for Defective Reconfigurable Single-Electron Transistor Arrays",
        "volume": "24",
        "issue": "6",
        "startPage": "2321",
        "endPage": "2334",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38241047000,
                "preferredName": "Ching-Yi Huang",
                "firstName": "Ching-Yi",
                "lastName": "Huang"
            },
            {
                "id": 37085807567,
                "preferredName": "Yun-Jui Li",
                "firstName": "Yun-Jui",
                "lastName": "Li"
            },
            {
                "id": 37085401651,
                "preferredName": "Chian-Wei Liu",
                "firstName": "Chian-Wei",
                "lastName": "Liu"
            },
            {
                "id": 37280017100,
                "preferredName": "Chun-Yao Wang",
                "firstName": "Chun-Yao",
                "lastName": "Wang"
            },
            {
                "id": 37539667000,
                "preferredName": "Yung-Chih Chen",
                "firstName": "Yung-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37273578800,
                "preferredName": "Suman Datta",
                "firstName": "Suman",
                "lastName": "Datta"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2429587",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7112510",
        "articleTitle": "Write Buffer-Oriented Energy Reduction in the L1 Data Cache for Embedded Systems",
        "volume": "24",
        "issue": "3",
        "startPage": "871",
        "endPage": "883",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37964873200,
                "preferredName": "Jongmin Lee",
                "firstName": "Jongmin",
                "lastName": "Lee"
            },
            {
                "id": 38183925200,
                "preferredName": "Soontae Kim",
                "firstName": "Soontae",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2488282",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7305830",
        "articleTitle": "CLAP: Clustered Look-Ahead Prefetching for Energy-Efficient DRAM System",
        "volume": "24",
        "issue": "5",
        "startPage": "1770",
        "endPage": "1782",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37407192700,
                "preferredName": "Yebin Lee",
                "firstName": "Yebin",
                "lastName": "Lee"
            },
            {
                "id": 38183925200,
                "preferredName": "Soontae Kim",
                "firstName": "Soontae",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2499441",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7362241",
        "articleTitle": "Read Bitline Sensing and Fast Local Write-Back Techniques in Hierarchical Bitline Architecture for Ultralow-Voltage SRAMs",
        "volume": "24",
        "issue": "6",
        "startPage": "2165",
        "endPage": "2173",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38489221400,
                "preferredName": "Bo Wang",
                "firstName": "Bo",
                "lastName": "Wang"
            },
            {
                "id": 38064921400,
                "preferredName": "Qi Li",
                "firstName": "Qi",
                "lastName": "Li"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2448116",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7160769",
        "articleTitle": "A Fully Integrated Point-of-Load Digital System Supply With PVT Compensation",
        "volume": "24",
        "issue": "4",
        "startPage": "1421",
        "endPage": "1429",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085510849,
                "preferredName": "Xiao Liang Tan",
                "firstName": "Xiao Liang",
                "lastName": "Tan"
            },
            {
                "id": 37273877300,
                "preferredName": "Pak Kwong Chan",
                "firstName": "Pak Kwong",
                "lastName": "Chan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2540069",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7440851",
        "articleTitle": "Hybrid L2 NUCA Design and Management Considering Data Access Latency, Energy Efficiency, and Storage Lifetime",
        "volume": "24",
        "issue": "10",
        "startPage": "3118",
        "endPage": "3131",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37600736600,
                "preferredName": "Seunghan Lee",
                "firstName": "Seunghan",
                "lastName": "Lee"
            },
            {
                "id": 37537941100,
                "preferredName": "Kyungsu Kang",
                "firstName": "Kyungsu",
                "lastName": "Kang"
            },
            {
                "id": 37405470600,
                "preferredName": "Jongpil Jung",
                "firstName": "Jongpil",
                "lastName": "Jung"
            },
            {
                "id": 37277218400,
                "preferredName": "Chong-Min Kyung",
                "firstName": "Chong-Min",
                "lastName": "Kyung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2408345",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7060719",
        "articleTitle": "Efficient Synchronization for Distributed Embedded Multiprocessors",
        "volume": "24",
        "issue": "2",
        "startPage": "779",
        "endPage": "783",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38236338100,
                "preferredName": "Hao Xiao",
                "firstName": "Hao",
                "lastName": "Xiao"
            },
            {
                "id": 37953146000,
                "preferredName": "Ning Wu",
                "firstName": "Ning",
                "lastName": "Wu"
            },
            {
                "id": 38106607300,
                "preferredName": "Fen Ge",
                "firstName": "Fen",
                "lastName": "Ge"
            },
            {
                "id": 37270643100,
                "preferredName": "Tsuyoshi Isshiki",
                "firstName": "Tsuyoshi",
                "lastName": "Isshiki"
            },
            {
                "id": 37353153500,
                "preferredName": "Hiroaki Kunieda",
                "firstName": "Hiroaki",
                "lastName": "Kunieda"
            },
            {
                "id": 37089079303,
                "preferredName": "Jun Xu",
                "firstName": "Jun",
                "lastName": "Xu"
            },
            {
                "id": 37085797630,
                "preferredName": "Yuangang Wang",
                "firstName": "Yuangang",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2541671",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7478123",
        "articleTitle": "Novel Wire Planning Schemes for Pin Minimization in Digital Microfluidic Biochips",
        "volume": "24",
        "issue": "11",
        "startPage": "3345",
        "endPage": "3358",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37958578500,
                "preferredName": "Pranab Roy",
                "firstName": "Pranab",
                "lastName": "Roy"
            },
            {
                "id": 37085874839,
                "preferredName": "Swati Saha",
                "firstName": "Swati",
                "lastName": "Saha"
            },
            {
                "id": 37284440200,
                "preferredName": "Hafizur Rahaman",
                "firstName": "Hafizur",
                "lastName": "Rahaman"
            },
            {
                "id": 37288667500,
                "preferredName": "Parthasarathi Dasgupta",
                "firstName": "Parthasarathi",
                "lastName": "Dasgupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2449670",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7161376",
        "articleTitle": "A 40-nm 16-Mb Contact-Programming Mask ROM Using Dual Trench Isolation Diode Bitcell",
        "volume": "24",
        "issue": "4",
        "startPage": "1333",
        "endPage": "1341",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085693336,
                "preferredName": "Yong Ye",
                "firstName": "Yong",
                "lastName": "Ye"
            },
            {
                "id": 37085696279,
                "preferredName": "Yong Kang",
                "firstName": "Yong",
                "lastName": "Kang"
            },
            {
                "id": 37592715800,
                "preferredName": "Chao Zhang",
                "firstName": "Chao",
                "lastName": "Zhang"
            },
            {
                "id": 37085688499,
                "preferredName": "Yipeng Chan",
                "firstName": "Yipeng",
                "lastName": "Chan"
            },
            {
                "id": 37279672200,
                "preferredName": "Hanming Wu",
                "firstName": "Hanming",
                "lastName": "Wu"
            },
            {
                "id": 37281152800,
                "preferredName": "Shiuhwuu Lee",
                "firstName": "Shiuhwuu",
                "lastName": "Lee"
            },
            {
                "id": 37271222300,
                "preferredName": "Zhitang Song",
                "firstName": "Zhitang",
                "lastName": "Song"
            },
            {
                "id": 37087908014,
                "preferredName": "Bomy Chen",
                "firstName": "Bomy",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2552238",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7463494",
        "articleTitle": "An Adaptive Process-Variation-Aware Technique for Power-Gating-Induced Power/Ground Noise Mitigation in MPSoC",
        "volume": "24",
        "issue": "12",
        "startPage": "3373",
        "endPage": "3386",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38247857900,
                "preferredName": "Zhe Wang",
                "firstName": "Zhe",
                "lastName": "Wang"
            },
            {
                "id": 37540085300,
                "preferredName": "Xuan Wang",
                "firstName": "Xuan",
                "lastName": "Wang"
            },
            {
                "id": 37421840600,
                "preferredName": "Jiang Xu",
                "firstName": "Jiang",
                "lastName": "Xu"
            },
            {
                "id": 37085537296,
                "preferredName": "Haoran Li",
                "firstName": "Haoran",
                "lastName": "Li"
            },
            {
                "id": 37085531202,
                "preferredName": "Rafael K. V. Maeda",
                "firstName": "Rafael K. V.",
                "lastName": "Maeda"
            },
            {
                "id": 37089265480,
                "preferredName": "Zhehui Wang",
                "firstName": "Zhehui",
                "lastName": "Wang"
            },
            {
                "id": 37085357845,
                "preferredName": "Peng Yang",
                "firstName": "Peng",
                "lastName": "Yang"
            },
            {
                "id": 37085355358,
                "preferredName": "Luan H. K. Duong",
                "firstName": "Luan H. K.",
                "lastName": "Duong"
            },
            {
                "id": 37089338818,
                "preferredName": "Zhifei Wang",
                "firstName": "Zhifei",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2416350",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7081359",
        "articleTitle": "A VLSI Circuit Emulation of Chemical Synaptic Transmission Dynamics and Postsynaptic DNA Transcription",
        "volume": "24",
        "issue": "2",
        "startPage": "678",
        "endPage": "691",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38235495600,
                "preferredName": "Sadia Alam",
                "firstName": "Sadia",
                "lastName": "Alam"
            },
            {
                "id": 37266061800,
                "preferredName": "S. M. Rezaul Hasan",
                "firstName": "S. M. Rezaul",
                "lastName": "Hasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2520584",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7404061",
        "articleTitle": "A  $4\\times 5$ -Gb/s 1.12- $\\mu \\text{s}$  Locking Time Reference-Less Receiver With Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels",
        "volume": "24",
        "issue": "8",
        "startPage": "2768",
        "endPage": "2777",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37308873800,
                "preferredName": "Junyoung Song",
                "firstName": "Junyoung",
                "lastName": "Song"
            },
            {
                "id": 38066305400,
                "preferredName": "Sewook Hwang",
                "firstName": "Sewook",
                "lastName": "Hwang"
            },
            {
                "id": 37292328500,
                "preferredName": "Chulwoo Kim",
                "firstName": "Chulwoo",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2397031",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7052374",
        "articleTitle": "Tunable Multiprocess Mapping on Coarse-Grain Reconfigurable Architectures With Dynamic Frequency Control",
        "volume": "24",
        "issue": "1",
        "startPage": "324",
        "endPage": "328",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37409945500,
                "preferredName": "Benjamin Carrion Schafer",
                "firstName": "Benjamin Carrion",
                "lastName": "Schafer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2397036",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7046410",
        "articleTitle": "Source Code Error Detection in High-Level Synthesis Functional Verification",
        "volume": "24",
        "issue": "1",
        "startPage": "301",
        "endPage": "312",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085730059,
                "preferredName": "Benjamin Carrion Schafer",
                "firstName": "Benjamin",
                "lastName": "Carrion Schafer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2506730",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7368208",
        "articleTitle": "Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches",
        "volume": "24",
        "issue": "6",
        "startPage": "2152",
        "endPage": "2164",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38529218300,
                "preferredName": "Jeongkyu Hong",
                "firstName": "Jeongkyu",
                "lastName": "Hong"
            },
            {
                "id": 38183925200,
                "preferredName": "Soontae Kim",
                "firstName": "Soontae",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2449243",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7163354",
        "articleTitle": "RF Power Gating: A Low-Power Technique for Adaptive Radios",
        "volume": "24",
        "issue": "4",
        "startPage": "1377",
        "endPage": "1390",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085417373,
                "preferredName": "Jean-Francois Pons",
                "firstName": "Jean-Francois",
                "lastName": "Pons"
            },
            {
                "id": 37269234900,
                "preferredName": "Nicolas Dehaese",
                "firstName": "Nicolas",
                "lastName": "Dehaese"
            },
            {
                "id": 37270750000,
                "preferredName": "Sylvain Bourdel",
                "firstName": "Sylvain",
                "lastName": "Bourdel"
            },
            {
                "id": 37270752100,
                "preferredName": "Jean Gaubert",
                "firstName": "Jean",
                "lastName": "Gaubert"
            },
            {
                "id": 37085403679,
                "preferredName": "Bruno Paille",
                "firstName": "Bruno",
                "lastName": "Paille"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2438233",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7122930",
        "articleTitle": "Dual Use of Power Lines for Design-for-Testability\u2014A CMOS Receiver Design",
        "volume": "24",
        "issue": "3",
        "startPage": "1118",
        "endPage": "1125",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38469712600,
                "preferredName": "Jebreel M. Salem",
                "firstName": "Jebreel M.",
                "lastName": "Salem"
            },
            {
                "id": 37274924400,
                "preferredName": "Dong Sam Ha",
                "firstName": "Dong Sam",
                "lastName": "Ha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2390974",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7027181",
        "articleTitle": "Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic",
        "volume": "24",
        "issue": "1",
        "startPage": "368",
        "endPage": "372",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38542743300,
                "preferredName": "Kostas Tsoumanis",
                "firstName": "Kostas",
                "lastName": "Tsoumanis"
            },
            {
                "id": 37391631000,
                "preferredName": "Sotirios Xydis",
                "firstName": "Sotirios",
                "lastName": "Xydis"
            },
            {
                "id": 37074666700,
                "preferredName": "Georgios Zervakis",
                "firstName": "Georgios",
                "lastName": "Zervakis"
            },
            {
                "id": 37283956600,
                "preferredName": "Kiamal Pekmestzi",
                "firstName": "Kiamal",
                "lastName": "Pekmestzi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2553106",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7463024",
        "articleTitle": "Designing Low Power and Durable Digital Blocks Using Shadow Nanoelectromechanical Relays",
        "volume": "24",
        "issue": "12",
        "startPage": "3489",
        "endPage": "3498",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085494229,
                "preferredName": "Sadegh Yazdanshenas",
                "firstName": "Sadegh",
                "lastName": "Yazdanshenas"
            },
            {
                "id": 37085448472,
                "preferredName": "Behnam Khaleghi",
                "firstName": "Behnam",
                "lastName": "Khaleghi"
            },
            {
                "id": 37271141000,
                "preferredName": "Paolo Ienne",
                "firstName": "Paolo",
                "lastName": "Ienne"
            },
            {
                "id": 37295049500,
                "preferredName": "Hossein Asadi",
                "firstName": "Hossein",
                "lastName": "Asadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2526646",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7428964",
        "articleTitle": "Digitally Assisted Built-In Tuning Using Hamming Distance Proportional Signatures in RF Circuits",
        "volume": "24",
        "issue": "9",
        "startPage": "2918",
        "endPage": "2931",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37320726800,
                "preferredName": "Shyam Devarakond",
                "firstName": "Shyam",
                "lastName": "Devarakond"
            },
            {
                "id": 37322064300,
                "preferredName": "Shreyas Sen",
                "firstName": "Shreyas",
                "lastName": "Sen"
            },
            {
                "id": 37307211900,
                "preferredName": "Aritra Banerjee",
                "firstName": "Aritra",
                "lastName": "Banerjee"
            },
            {
                "id": 37273696200,
                "preferredName": "Abhijit Chatterjee",
                "firstName": "Abhijit",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2389893",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7027199",
        "articleTitle": "Evaluation and Tradeoffs for Out-of-Order Execution on Reconfigurable Heterogeneous MPSoC",
        "volume": "24",
        "issue": "1",
        "startPage": "79",
        "endPage": "91",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089501845,
                "preferredName": "Qi Guo",
                "firstName": "Qi",
                "lastName": "Guo"
            },
            {
                "id": 37406918700,
                "preferredName": "Xi Li",
                "firstName": "Xi",
                "lastName": "Li"
            },
            {
                "id": 37676580400,
                "preferredName": "Chao Wang",
                "firstName": "Chao",
                "lastName": "Wang"
            },
            {
                "id": 37406428200,
                "preferredName": "Xuehai Zhou",
                "firstName": "Xuehai",
                "lastName": "Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2432063",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7160761",
        "articleTitle": "Symbiote Coprocessor Unit\u2014A Streaming Coprocessor for Data Stream Acceleration",
        "volume": "24",
        "issue": "3",
        "startPage": "813",
        "endPage": "826",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37841088200,
                "preferredName": "Pranav S. Vaidya",
                "firstName": "Pranav S.",
                "lastName": "Vaidya"
            },
            {
                "id": 37073024100,
                "preferredName": "John Jaehwan Lee",
                "firstName": "John Jaehwan",
                "lastName": "Lee"
            },
            {
                "id": 37281802500,
                "preferredName": "Vijay S. Pai",
                "firstName": "Vijay S.",
                "lastName": "Pai"
            },
            {
                "id": 37090059000,
                "preferredName": "Miyoung Lee",
                "firstName": "Miyoung",
                "lastName": "Lee"
            },
            {
                "id": 37406694500,
                "preferredName": "Sungjin Hur",
                "firstName": "Sungjin",
                "lastName": "Hur"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2477103",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7275171",
        "articleTitle": "Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents",
        "volume": "24",
        "issue": "5",
        "startPage": "1739",
        "endPage": "1748",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38275234100,
                "preferredName": "Daniel Arum\u00ed",
                "firstName": "Daniel",
                "lastName": "Arum\u00ed"
            },
            {
                "id": 38276190200,
                "preferredName": "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s",
                "firstName": "Rosa",
                "lastName": "Rodr\u00edguez-Monta\u00f1\u00e9s"
            },
            {
                "id": 37273619400,
                "preferredName": "Joan Figueras",
                "firstName": "Joan",
                "lastName": "Figueras"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2477779",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7293214",
        "articleTitle": "Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process Variation",
        "volume": "24",
        "issue": "5",
        "startPage": "1626",
        "endPage": "1635",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085342980,
                "preferredName": "Duckhwan Kim",
                "firstName": "Duckhwan",
                "lastName": "Kim"
            },
            {
                "id": 37278557500,
                "preferredName": "Saibal Mukhopadhyay",
                "firstName": "Saibal",
                "lastName": "Mukhopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2419255",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7091927",
        "articleTitle": "PNS-FCR: Flexible Charge Recycling Dynamic Circuit Technique for Low-Power Microprocessors",
        "volume": "24",
        "issue": "2",
        "startPage": "613",
        "endPage": "624",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37406494400,
                "preferredName": "Jinhui Wang",
                "firstName": "Jinhui",
                "lastName": "Wang"
            },
            {
                "id": 37392894300,
                "preferredName": "Na Gong",
                "firstName": "Na",
                "lastName": "Gong"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2461463",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7208898",
        "articleTitle": "Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs",
        "volume": "24",
        "issue": "4",
        "startPage": "1319",
        "endPage": "1332",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37070971500,
                "preferredName": "Jian Kuang",
                "firstName": "Jian",
                "lastName": "Kuang"
            },
            {
                "id": 37071584600,
                "preferredName": "Wing-Kai Chow",
                "firstName": "Wing-Kai",
                "lastName": "Chow"
            },
            {
                "id": 37273912900,
                "preferredName": "Evangeline F. Y. Young",
                "firstName": "Evangeline F. Y.",
                "lastName": "Young"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2537846",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7437486",
        "articleTitle": "Fixation Ratio of Error Location-Aware Strategy for Increased Reliable Retention Time of Flash Memory",
        "volume": "24",
        "issue": "10",
        "startPage": "3145",
        "endPage": "3155",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085403128,
                "preferredName": "Debao Wei",
                "firstName": "Debao",
                "lastName": "Wei"
            },
            {
                "id": 38110333700,
                "preferredName": "Liyan Qiao",
                "firstName": "Liyan",
                "lastName": "Qiao"
            },
            {
                "id": 37085855071,
                "preferredName": "Shiyuan Wang",
                "firstName": "Shiyuan",
                "lastName": "Wang"
            },
            {
                "id": 37559079500,
                "preferredName": "Xiyuan Peng",
                "firstName": "Xiyuan",
                "lastName": "Peng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2435026",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7123194",
        "articleTitle": "An Add-On Type Real-Time Jitter Tolerance Enhancer for Digital Communication Receivers",
        "volume": "24",
        "issue": "3",
        "startPage": "1092",
        "endPage": "1103",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38066305400,
                "preferredName": "Sewook Hwang",
                "firstName": "Sewook",
                "lastName": "Hwang"
            },
            {
                "id": 37308873800,
                "preferredName": "Junyoung Song",
                "firstName": "Junyoung",
                "lastName": "Song"
            },
            {
                "id": 37085709292,
                "preferredName": "Sang-Geun Bae",
                "firstName": "Sang-Geun",
                "lastName": "Bae"
            },
            {
                "id": 37085715369,
                "preferredName": "Yeonho Lee",
                "firstName": "Yeonho",
                "lastName": "Lee"
            },
            {
                "id": 37292328500,
                "preferredName": "Chulwoo Kim",
                "firstName": "Chulwoo",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2397954",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7042335",
        "articleTitle": "Speculative Lookahead for Energy-Efficient Microprocessors",
        "volume": "24",
        "issue": "1",
        "startPage": "50",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278075200,
                "preferredName": "Tay-Jyi Lin",
                "firstName": "Tay-Jyi",
                "lastName": "Lin"
            },
            {
                "id": 38242185600,
                "preferredName": "Ting-Yu Shyu",
                "firstName": "Ting-Yu",
                "lastName": "Shyu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2477312",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7293215",
        "articleTitle": "Fixed-Point Computing Element Design for Transcendental Functions and Primary Operations in Speech Processing",
        "volume": "24",
        "issue": "5",
        "startPage": "1993",
        "endPage": "1997",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37854990900,
                "preferredName": "Chung-Hsien Chang",
                "firstName": "Chung-Hsien",
                "lastName": "Chang"
            },
            {
                "id": 37290961200,
                "preferredName": "Shi-Huang Chen",
                "firstName": "Shi-Huang",
                "lastName": "Chen"
            },
            {
                "id": 37423248200,
                "preferredName": "Bo-Wei Chen",
                "firstName": "Bo-Wei",
                "lastName": "Chen"
            },
            {
                "id": 37721946100,
                "preferredName": "Wen Ji",
                "firstName": "Wen",
                "lastName": "Ji"
            },
            {
                "id": 37393646600,
                "preferredName": "K. Bharanitharan",
                "firstName": "K.",
                "lastName": "Bharanitharan"
            },
            {
                "id": 37280532500,
                "preferredName": "Jhing-Fa Wang",
                "firstName": "Jhing-Fa",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2418998",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7089307",
        "articleTitle": "Predicting Shot-Level SRAM Read/Write Margin Based on Measured Transistor Characteristics",
        "volume": "24",
        "issue": "2",
        "startPage": "625",
        "endPage": "637",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085643102,
                "preferredName": "Shu-Yung Bin",
                "firstName": "Shu-Yung",
                "lastName": "Bin"
            },
            {
                "id": 37085642441,
                "preferredName": "Shih-Feng Lin",
                "firstName": "Shih-Feng",
                "lastName": "Lin"
            },
            {
                "id": 37085644595,
                "preferredName": "Ya-Ching Cheng",
                "firstName": "Ya-Ching",
                "lastName": "Cheng"
            },
            {
                "id": 37085654136,
                "preferredName": "Wen-Rong Liau",
                "firstName": "Wen-Rong",
                "lastName": "Liau"
            },
            {
                "id": 37085653677,
                "preferredName": "Alex Hou",
                "firstName": "Alex",
                "lastName": "Hou"
            },
            {
                "id": 37408911400,
                "preferredName": "Mango C.-T. Chao",
                "firstName": "Mango C.-T.",
                "lastName": "Chao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2477282",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7299693",
        "articleTitle": "An Evaluation Framework for Nanotransfer Printing-Based Feature-Level Heterogeneous Integration in VLSI Circuits",
        "volume": "24",
        "issue": "5",
        "startPage": "1858",
        "endPage": "1870",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37893298100,
                "preferredName": "Greg Leung",
                "firstName": "Greg",
                "lastName": "Leung"
            },
            {
                "id": 37070502300,
                "preferredName": "Shaodi Wang",
                "firstName": "Shaodi",
                "lastName": "Wang"
            },
            {
                "id": 37976191700,
                "preferredName": "Andrew Pan",
                "firstName": "Andrew",
                "lastName": "Pan"
            },
            {
                "id": 37275298800,
                "preferredName": "Puneet Gupta",
                "firstName": "Puneet",
                "lastName": "Gupta"
            },
            {
                "id": 38237358100,
                "preferredName": "Chi On Chui",
                "firstName": "Chi On",
                "lastName": "Chui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2494741",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7331649",
        "articleTitle": "Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources",
        "volume": "24",
        "issue": "6",
        "startPage": "2040",
        "endPage": "2049",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37542141700,
                "preferredName": "Mohammad Gholami",
                "firstName": "Mohammad",
                "lastName": "Gholami"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2396941",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7041196",
        "articleTitle": "A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding",
        "volume": "24",
        "issue": "1",
        "startPage": "383",
        "endPage": "387",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38548570500,
                "preferredName": "Vianney Lapotre",
                "firstName": "Vianney",
                "lastName": "Lapotre"
            },
            {
                "id": 38270577200,
                "preferredName": "Purushotham Murugappa",
                "firstName": "Purushotham",
                "lastName": "Murugappa"
            },
            {
                "id": 37281910500,
                "preferredName": "Guy Gogniat",
                "firstName": "Guy",
                "lastName": "Gogniat"
            },
            {
                "id": 37276706200,
                "preferredName": "Amer Baghdadi",
                "firstName": "Amer",
                "lastName": "Baghdadi"
            },
            {
                "id": 37300247900,
                "preferredName": "Michael H\u00fcbner",
                "firstName": "Michael",
                "lastName": "H\u00fcbner"
            },
            {
                "id": 37294409400,
                "preferredName": "Jean-Philippe Diguet",
                "firstName": "Jean-Philippe",
                "lastName": "Diguet"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2502957",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7350153",
        "articleTitle": "A  $4\\,{\\times }10$ -Gb/s Referenceless-and-Masterless Phase Rotator-Based Parallel Transceiver in 90-nm CMOS",
        "volume": "24",
        "issue": "6",
        "startPage": "2310",
        "endPage": "2320",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38517935700,
                "preferredName": "Joon-Yeong Lee",
                "firstName": "Joon-Yeong",
                "lastName": "Lee"
            },
            {
                "id": 38247963600,
                "preferredName": "Jaehyeok Yang",
                "firstName": "Jaehyeok",
                "lastName": "Yang"
            },
            {
                "id": 37085376249,
                "preferredName": "Jong-Hyeok Yoon",
                "firstName": "Jong-Hyeok",
                "lastName": "Yoon"
            },
            {
                "id": 38542471500,
                "preferredName": "Soon-Won Kwon",
                "firstName": "Soon-Won",
                "lastName": "Kwon"
            },
            {
                "id": 37085381082,
                "preferredName": "Hyosup Won",
                "firstName": "Hyosup",
                "lastName": "Won"
            },
            {
                "id": 38247556200,
                "preferredName": "Jinho Han",
                "firstName": "Jinho",
                "lastName": "Han"
            },
            {
                "id": 37853860400,
                "preferredName": "Hyeon-Min Bae",
                "firstName": "Hyeon-Min",
                "lastName": "Bae"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2507597",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7374739",
        "articleTitle": "CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache",
        "volume": "24",
        "issue": "7",
        "startPage": "2548",
        "endPage": "2561",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37400289900,
                "preferredName": "Shouyi Yin",
                "firstName": "Shouyi",
                "lastName": "Yin"
            },
            {
                "id": 37085777029,
                "preferredName": "Weizhi Xu",
                "firstName": "Weizhi",
                "lastName": "Xu"
            },
            {
                "id": 37085581320,
                "preferredName": "Jiakun Li",
                "firstName": "Jiakun",
                "lastName": "Li"
            },
            {
                "id": 37280777600,
                "preferredName": "Leibo Liu",
                "firstName": "Leibo",
                "lastName": "Liu"
            },
            {
                "id": 37404117300,
                "preferredName": "Shaojun Wei",
                "firstName": "Shaojun",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2410218",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7064734",
        "articleTitle": "A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies",
        "volume": "24",
        "issue": "2",
        "startPage": "784",
        "endPage": "788",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37575859300,
                "preferredName": "Tong-Yu Hsieh",
                "firstName": "Tong-Yu",
                "lastName": "Hsieh"
            },
            {
                "id": 37085728260,
                "preferredName": "Chih-Hao Wang",
                "firstName": "Chih-Hao",
                "lastName": "Wang"
            },
            {
                "id": 37085729211,
                "preferredName": "Tsung-Liang Chih",
                "firstName": "Tsung-Liang",
                "lastName": "Chih"
            },
            {
                "id": 37085721559,
                "preferredName": "Ya-Hsiu Chi",
                "firstName": "Ya-Hsiu",
                "lastName": "Chi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2520392",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7401087",
        "articleTitle": "A Saliency-Driven LCD Power Management System",
        "volume": "24",
        "issue": "8",
        "startPage": "2689",
        "endPage": "2702",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38238602100,
                "preferredName": "Yang Xiao",
                "firstName": "Yang",
                "lastName": "Xiao"
            },
            {
                "id": 37863081600,
                "preferredName": "Siddharth Advani",
                "firstName": "Siddharth",
                "lastName": "Advani"
            },
            {
                "id": 37400984600,
                "preferredName": "Donghwa Shin",
                "firstName": "Donghwa",
                "lastName": "Shin"
            },
            {
                "id": 37278041200,
                "preferredName": "Naehyuck Chang",
                "firstName": "Naehyuck",
                "lastName": "Chang"
            },
            {
                "id": 37420427300,
                "preferredName": "John Jack Sampson",
                "firstName": "John Jack",
                "lastName": "Sampson"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2480378",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7299692",
        "articleTitle": "Area-Aware Cache Update Trackers for Postsilicon Validation",
        "volume": "24",
        "issue": "5",
        "startPage": "1794",
        "endPage": "1807",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085785221,
                "preferredName": "Sandeep Chandran",
                "firstName": "Sandeep",
                "lastName": "Chandran"
            },
            {
                "id": 38553959500,
                "preferredName": "Smruti R. Sarangi",
                "firstName": "Smruti R.",
                "lastName": "Sarangi"
            },
            {
                "id": 37337867200,
                "preferredName": "Preeti Ranjan Panda",
                "firstName": "Preeti Ranjan",
                "lastName": "Panda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2551243",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7462301",
        "articleTitle": "Emulation-Based Analysis of System-on-Chip Performance Under Variations",
        "volume": "24",
        "issue": "12",
        "startPage": "3401",
        "endPage": "3414",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38072941900,
                "preferredName": "Vivek Joy Kozhikkottu",
                "firstName": "Vivek Joy",
                "lastName": "Kozhikkottu"
            },
            {
                "id": 37722193100,
                "preferredName": "Rangharajan Venkatesan",
                "firstName": "Rangharajan",
                "lastName": "Venkatesan"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278573500,
                "preferredName": "Sujit Dey",
                "firstName": "Sujit",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2506607",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7373662",
        "articleTitle": "A Top\u2013Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs",
        "volume": "24",
        "issue": "6",
        "startPage": "2050",
        "endPage": "2061",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38194379100,
                "preferredName": "Omar Abdelfattah",
                "firstName": "Omar",
                "lastName": "Abdelfattah"
            },
            {
                "id": 38469683400,
                "preferredName": "George Gal",
                "firstName": "George",
                "lastName": "Gal"
            },
            {
                "id": 37269787700,
                "preferredName": "Gordon W. Roberts",
                "firstName": "Gordon W.",
                "lastName": "Roberts"
            },
            {
                "id": 37302380000,
                "preferredName": "Ishiang Shih",
                "firstName": "Ishiang",
                "lastName": "Shih"
            },
            {
                "id": 37085497024,
                "preferredName": "Yi-Chi Shih",
                "firstName": "Yi-Chi",
                "lastName": "Shih"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2496976",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7332804",
        "articleTitle": "Understanding the Relation Between the Performance and Reliability of nand Flash/SCM Hybrid Solid-State Drive",
        "volume": "24",
        "issue": "6",
        "startPage": "2208",
        "endPage": "2219",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37393263900,
                "preferredName": "Shuhei Tanakamaru",
                "firstName": "Shuhei",
                "lastName": "Tanakamaru"
            },
            {
                "id": 37085787132,
                "preferredName": "Shogo Hosaka",
                "firstName": "Shogo",
                "lastName": "Hosaka"
            },
            {
                "id": 37281576400,
                "preferredName": "Koh Johguchi",
                "firstName": "Koh",
                "lastName": "Johguchi"
            },
            {
                "id": 37085615109,
                "preferredName": "Hirofumi Takishita",
                "firstName": "Hirofumi",
                "lastName": "Takishita"
            },
            {
                "id": 37323717800,
                "preferredName": "Ken Takeuchi",
                "firstName": "Ken",
                "lastName": "Takeuchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2499601",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7349225",
        "articleTitle": "A Comparative Study of the Effectiveness of CPU Consolidation Versus Dynamic Voltage and Frequency Scaling in a Virtualized Multicore Server",
        "volume": "24",
        "issue": "6",
        "startPage": "2103",
        "endPage": "2116",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38084261000,
                "preferredName": "Inkwon Hwang",
                "firstName": "Inkwon",
                "lastName": "Hwang"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2430877",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7112547",
        "articleTitle": "High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols",
        "volume": "24",
        "issue": "3",
        "startPage": "1169",
        "endPage": "1173",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37538023200,
                "preferredName": "Hsuan-Ming Chou",
                "firstName": "Hsuan-Ming",
                "lastName": "Chou"
            },
            {
                "id": 37085499287,
                "preferredName": "Yi-Chiao Chen",
                "firstName": "Yi-Chiao",
                "lastName": "Chen"
            },
            {
                "id": 37085507632,
                "preferredName": "Keng-Hao Yang",
                "firstName": "Keng-Hao",
                "lastName": "Yang"
            },
            {
                "id": 37085485969,
                "preferredName": "Jean Tsao",
                "firstName": "Jean",
                "lastName": "Tsao"
            },
            {
                "id": 37281063400,
                "preferredName": "Shih-Chieh Chang",
                "firstName": "Shih-Chieh",
                "lastName": "Chang"
            },
            {
                "id": 37273399800,
                "preferredName": "Wen-Ben Jone",
                "firstName": "Wen-Ben",
                "lastName": "Jone"
            },
            {
                "id": 37276681600,
                "preferredName": "Tien-Fu Chen",
                "firstName": "Tien-Fu",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2479259",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7300457",
        "articleTitle": "A New Binary-Halved Clustering Method and ERT Processor for ASSR System",
        "volume": "24",
        "issue": "5",
        "startPage": "1871",
        "endPage": "1884",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37857303000,
                "preferredName": "Chih-Hung Chou",
                "firstName": "Chih-Hung",
                "lastName": "Chou"
            },
            {
                "id": 37575021000,
                "preferredName": "Ta-Wen Kuan",
                "firstName": "Ta-Wen",
                "lastName": "Kuan"
            },
            {
                "id": 38667881000,
                "preferredName": "Shovan Barma",
                "firstName": "Shovan",
                "lastName": "Barma"
            },
            {
                "id": 37423248200,
                "preferredName": "Bo-Wei Chen",
                "firstName": "Bo-Wei",
                "lastName": "Chen"
            },
            {
                "id": 37721946100,
                "preferredName": "Wen Ji",
                "firstName": "Wen",
                "lastName": "Ji"
            },
            {
                "id": 38667772800,
                "preferredName": "Chih-Hsiang Peng",
                "firstName": "Chih-Hsiang",
                "lastName": "Peng"
            },
            {
                "id": 37280532500,
                "preferredName": "Jhing-Fa Wang",
                "firstName": "Jhing-Fa",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2416065",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7095590",
        "articleTitle": "Redundant Via Insertion Based on SCA",
        "volume": "24",
        "issue": "2",
        "startPage": "720",
        "endPage": "728",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37423143200,
                "preferredName": "Jun-Ping Wang",
                "firstName": "Jun-Ping",
                "lastName": "Wang"
            },
            {
                "id": 37085399389,
                "preferredName": "Run-Sen Xing",
                "firstName": "Run-Sen",
                "lastName": "Xing"
            },
            {
                "id": 37085732239,
                "preferredName": "Dan Xu",
                "firstName": "Dan",
                "lastName": "Xu"
            },
            {
                "id": 38004483600,
                "preferredName": "Yong-Bang Su",
                "firstName": "Yong-Bang",
                "lastName": "Su"
            },
            {
                "id": 37085394551,
                "preferredName": "Rui-Ping Feng",
                "firstName": "Rui-Ping",
                "lastName": "Feng"
            },
            {
                "id": 37085397478,
                "preferredName": "Rong Wei",
                "firstName": "Rong",
                "lastName": "Wei"
            },
            {
                "id": 37085378344,
                "preferredName": "Ya-Ning Li",
                "firstName": "Ya-Ning",
                "lastName": "Li"
            },
            {
                "id": 37085738885,
                "preferredName": "Teng-Wei Zhao",
                "firstName": "Teng-Wei",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2413966",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7073583",
        "articleTitle": "Verification of the Power and Ground Grids Under General and Hierarchical Constraints",
        "volume": "24",
        "issue": "2",
        "startPage": "729",
        "endPage": "742",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37585679600,
                "preferredName": "Mehmet Avci",
                "firstName": "Mehmet",
                "lastName": "Avci"
            },
            {
                "id": 37276317600,
                "preferredName": "Farid N. Najm",
                "firstName": "Farid N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2541166",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7445892",
        "articleTitle": "A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators",
        "volume": "24",
        "issue": "9",
        "startPage": "2960",
        "endPage": "2969",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270013000,
                "preferredName": "Erhan Ozalevli",
                "firstName": "Erhan",
                "lastName": "Ozalevli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2551204",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7463037",
        "articleTitle": "EMBIRA: An Accelerator for Model-Based Iterative Reconstruction",
        "volume": "24",
        "issue": "11",
        "startPage": "3243",
        "endPage": "3256",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085883616,
                "preferredName": "Junshi Liu",
                "firstName": "Junshi",
                "lastName": "Liu"
            },
            {
                "id": 38466410600,
                "preferredName": "Swagath Venkataramani",
                "firstName": "Swagath",
                "lastName": "Venkataramani"
            },
            {
                "id": 38489431100,
                "preferredName": "Singanallur V. Venkatakrishnan",
                "firstName": "Singanallur V.",
                "lastName": "Venkatakrishnan"
            },
            {
                "id": 37401475000,
                "preferredName": "Yun Pan",
                "firstName": "Yun",
                "lastName": "Pan"
            },
            {
                "id": 37268074200,
                "preferredName": "Charles A. Bouman",
                "firstName": "Charles A.",
                "lastName": "Bouman"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2392092",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7042341",
        "articleTitle": "Defect Diagnosis via Segment Delay Learning",
        "volume": "24",
        "issue": "1",
        "startPage": "388",
        "endPage": "392",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37403919800,
                "preferredName": "Jaeyong Chung",
                "firstName": "Jaeyong",
                "lastName": "Chung"
            },
            {
                "id": 37074036800,
                "preferredName": "Woochul Kang",
                "firstName": "Woochul",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2521541",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7404036",
        "articleTitle": "Accelerated Accurate Timing Yield Estimation Based on Control Variates and Importance Sampling",
        "volume": "24",
        "issue": "8",
        "startPage": "2787",
        "endPage": "2798",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37548005500,
                "preferredName": "Alp Arslan Bayrakci",
                "firstName": "Alp Arslan",
                "lastName": "Bayrakci"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2553558",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7456376",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "24",
        "issue": "5",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2580340",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7498718",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "24",
        "issue": "7",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2518631",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7386797",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "24",
        "issue": "2",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2529040",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7416653",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "24",
        "issue": "3",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2566420",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7476006",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "24",
        "issue": "6",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2591682",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7519043",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "24",
        "issue": "8",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2619543",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7744631",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "24",
        "issue": "12",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2615585",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7605569",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "24",
        "issue": "11",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2607983",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7575755",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "24",
        "issue": "10",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2510600",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7365522",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "24",
        "issue": "1",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2598698",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7549177",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "24",
        "issue": "9",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2540338",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7436851",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "24",
        "issue": "4",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2544342",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7451255",
        "articleTitle": "Corrections to \u201cA Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones\u201d [2015 DOI: 10.1109/TVLSI.2015.2480425]",
        "volume": "24",
        "issue": "6",
        "startPage": "2412",
        "endPage": "2412",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085462103,
                "preferredName": "Hong-Son Vu",
                "firstName": "Hong-Son",
                "lastName": "Vu"
            },
            {
                "id": 37085474330,
                "preferredName": "Kuan-Hung Chen",
                "firstName": "Kuan-Hung",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2447811",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7161377",
        "articleTitle": "Erratum to \u201cEfficient VLSI Implementation of  $2^{n}$  Scaling of Signed Integer in RNS { $ 2^{n} -1 , 2^{n} , 2^{n} +1$ }\u201d [Oct 13 1936-1940]",
        "volume": "24",
        "issue": "4",
        "startPage": "1612",
        "endPage": "1612",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468862300,
                "preferredName": "Thian Fatt Tay",
                "firstName": "Thian Fatt",
                "lastName": "Tay"
            },
            {
                "id": 37276902700,
                "preferredName": "Chip-Hong Chang",
                "firstName": "Chip-Hong",
                "lastName": "Chang"
            },
            {
                "id": 37540818500,
                "preferredName": "Jeremy Yung Shern Low",
                "firstName": "Jeremy Yung Shern",
                "lastName": "Low"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2583178",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7519119",
        "articleTitle": "Editorial First TVLSI Best AE and Reviewer Awards",
        "volume": "24",
        "issue": "8",
        "startPage": "2613",
        "endPage": "2613",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086631666,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2507135",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7386698",
        "articleTitle": "Corrections to \u201cGPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis\u201d [2015 DOI: 10.1109/TVLSI.2015.2421287]",
        "volume": "24",
        "issue": "3",
        "startPage": "1212",
        "endPage": "1212",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37530496000,
                "preferredName": "Kai He",
                "firstName": "Kai",
                "lastName": "He"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon Tan",
                "firstName": "Sheldon",
                "lastName": "Tan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2635818",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7779227",
        "articleTitle": "2016 Index IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol. 24",
        "volume": "24",
        "issue": "12",
        "startPage": "1",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2566419",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7476007",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "24",
        "issue": "6",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2524818",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7416269",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "3",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2529041",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7416595",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "24",
        "issue": "3",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2607979",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7575596",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "10",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2619539",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7745814",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "12",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2580339",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7498706",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "24",
        "issue": "7",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2598697",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7549125",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "24",
        "issue": "9",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2510599",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7365552",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems information for authors",
        "volume": "24",
        "issue": "1",
        "startPage": "C4",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2518630",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7386795",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "24",
        "issue": "2",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2591638",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7519123",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "8",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2540319",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7436836",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "24",
        "issue": "4",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2607981",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7575758",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "24",
        "issue": "10",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2553538",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7456353",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "24",
        "issue": "5",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2510601",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7365535",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "24",
        "issue": "1",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2540278",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7436854",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "4",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2598696",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7549122",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "9",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2619541",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7744693",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "24",
        "issue": "12",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2553478",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7456373",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "5",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2615583",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7605598",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "24",
        "issue": "11",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2509198",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7365547",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "1",
        "startPage": "C1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2591670",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7519051",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "24",
        "issue": "8",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2615581",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7613179",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "11",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2516878",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7386805",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "2",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2566418",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7476005",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "6",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2580338",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7498589",
        "articleTitle": "Table of contents",
        "volume": "24",
        "issue": "7",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2538284",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7438927",
        "articleTitle": "Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network",
        "volume": "24",
        "issue": "10",
        "startPage": "3013",
        "endPage": "3026",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085808195,
                "preferredName": "Xianmin Chen",
                "firstName": "Xianmin",
                "lastName": "Chen"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2392942",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7054508",
        "articleTitle": "Assessing Trends in Performance per Watt for Signal Processing Applications",
        "volume": "24",
        "issue": "1",
        "startPage": "58",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37300716500,
                "preferredName": "Brian Degnan",
                "firstName": "Brian",
                "lastName": "Degnan"
            },
            {
                "id": 37547575900,
                "preferredName": "Bo Marr",
                "firstName": "Bo",
                "lastName": "Marr"
            },
            {
                "id": 37071711000,
                "preferredName": "Jennifer Hasler",
                "firstName": "Jennifer",
                "lastName": "Hasler"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2399971",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7072515",
        "articleTitle": "Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC",
        "volume": "24",
        "issue": "1",
        "startPage": "233",
        "endPage": "242",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085625839,
                "preferredName": "Neelanjana Pal",
                "firstName": "Neelanjana",
                "lastName": "Pal"
            },
            {
                "id": 38560946100,
                "preferredName": "Prajit Nandi",
                "firstName": "Prajit",
                "lastName": "Nandi"
            },
            {
                "id": 37085610696,
                "preferredName": "Riju Biswas",
                "firstName": "Riju",
                "lastName": "Biswas"
            },
            {
                "id": 37085613703,
                "preferredName": "Ashvinkumar G. Katakwar",
                "firstName": "Ashvinkumar G.",
                "lastName": "Katakwar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2536747",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7437464",
        "articleTitle": "Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC",
        "volume": "24",
        "issue": "10",
        "startPage": "3041",
        "endPage": "3054",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37071079700,
                "preferredName": "Jia Zhan",
                "firstName": "Jia",
                "lastName": "Zhan"
            },
            {
                "id": 37603974000,
                "preferredName": "Jin Ouyang",
                "firstName": "Jin",
                "lastName": "Ouyang"
            },
            {
                "id": 38106607300,
                "preferredName": "Fen Ge",
                "firstName": "Fen",
                "lastName": "Ge"
            },
            {
                "id": 37085443152,
                "preferredName": "Jishen Zhao",
                "firstName": "Jishen",
                "lastName": "Zhao"
            },
            {
                "id": 37275778900,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2554401",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7469780",
        "articleTitle": "A High-SNR Projection-Based Atom Selection OMP Processor for Compressive Sensing",
        "volume": "24",
        "issue": "12",
        "startPage": "3477",
        "endPage": "3488",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085892242,
                "preferredName": "Jin-Wei Jhang",
                "firstName": "Jin-Wei",
                "lastName": "Jhang"
            },
            {
                "id": 37404504600,
                "preferredName": "Yuan-Hao Huang",
                "firstName": "Yuan-Hao",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2421933",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7112515",
        "articleTitle": "DScanPUF: A Delay-Based Physical Unclonable Function Built Into Scan Chain",
        "volume": "24",
        "issue": "3",
        "startPage": "1059",
        "endPage": "1070",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37859480400,
                "preferredName": "Yu Zheng",
                "firstName": "Yu",
                "lastName": "Zheng"
            },
            {
                "id": 37085357686,
                "preferredName": "Fengchao Zhang",
                "firstName": "Fengchao",
                "lastName": "Zhang"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2514484",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7399426",
        "articleTitle": "Reduced-Complexity Nonbinary LDPC Decoder for High-Order Galois Fields Based on Trellis Min\u2013Max Algorithm",
        "volume": "24",
        "issue": "8",
        "startPage": "2643",
        "endPage": "2653",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085474105,
                "preferredName": "Jes\u00fas O. Lacruz",
                "firstName": "Jes\u00fas O.",
                "lastName": "Lacruz"
            },
            {
                "id": 38296810300,
                "preferredName": "Francisco Garc\u00eda-Herrero",
                "firstName": "Francisco",
                "lastName": "Garc\u00eda-Herrero"
            },
            {
                "id": 37271836300,
                "preferredName": "Mar\u00eda Jos\u00e9 Canet",
                "firstName": "Mar\u00eda Jos\u00e9",
                "lastName": "Canet"
            },
            {
                "id": 37271831000,
                "preferredName": "Javier Valls",
                "firstName": "Javier",
                "lastName": "Valls"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2496363",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7332790",
        "articleTitle": "Self-Timed Read and Write Operations in STT-MRAM",
        "volume": "24",
        "issue": "5",
        "startPage": "1783",
        "endPage": "1793",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085431012,
                "preferredName": "Rajendra Bishnoi",
                "firstName": "Rajendra",
                "lastName": "Bishnoi"
            },
            {
                "id": 38234718900,
                "preferredName": "Fabian Oboril",
                "firstName": "Fabian",
                "lastName": "Oboril"
            },
            {
                "id": 37071522100,
                "preferredName": "Mojtaba Ebrahimi",
                "firstName": "Mojtaba",
                "lastName": "Ebrahimi"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2401577",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7053954",
        "articleTitle": "Reducing Switching Latency and Energy in STT-MRAM Caches With Field-Assisted Writing",
        "volume": "24",
        "issue": "1",
        "startPage": "129",
        "endPage": "138",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38529222200,
                "preferredName": "Ravi Patel",
                "firstName": "Ravi",
                "lastName": "Patel"
            },
            {
                "id": 37085660159,
                "preferredName": "Xiaochen Guo",
                "firstName": "Xiaochen",
                "lastName": "Guo"
            },
            {
                "id": 37085677864,
                "preferredName": "Qing Guo",
                "firstName": "Qing",
                "lastName": "Guo"
            },
            {
                "id": 37397990300,
                "preferredName": "Engin Ipek",
                "firstName": "Engin",
                "lastName": "Ipek"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2396083",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7042810",
        "articleTitle": "Efficient Selection of Trace and Scan Signals for Post-Silicon Debug",
        "volume": "24",
        "issue": "1",
        "startPage": "313",
        "endPage": "323",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37887540600,
                "preferredName": "Kamran Rahmani",
                "firstName": "Kamran",
                "lastName": "Rahmani"
            },
            {
                "id": 37085720301,
                "preferredName": "Sudhi Proch",
                "firstName": "Sudhi",
                "lastName": "Proch"
            },
            {
                "id": 37265890400,
                "preferredName": "Prabhat Mishra",
                "firstName": "Prabhat",
                "lastName": "Mishra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2523124",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7407400",
        "articleTitle": "Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration",
        "volume": "24",
        "issue": "9",
        "startPage": "2861",
        "endPage": "2872",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085519649,
                "preferredName": "Kejie Huang",
                "firstName": "Kejie",
                "lastName": "Huang"
            },
            {
                "id": 37330706600,
                "preferredName": "Rong Zhao",
                "firstName": "Rong",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2511039",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7390328",
        "articleTitle": "Coherent and Incoherent Crosstalk Noise Analyses in Interchip/Intrachip Optical Interconnection Networks",
        "volume": "24",
        "issue": "7",
        "startPage": "2475",
        "endPage": "2487",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085355358,
                "preferredName": "Luan H. K. Duong",
                "firstName": "Luan H. K.",
                "lastName": "Duong"
            },
            {
                "id": 37089265480,
                "preferredName": "Zhehui Wang",
                "firstName": "Zhehui",
                "lastName": "Wang"
            },
            {
                "id": 37540539700,
                "preferredName": "Mahdi Nikdast",
                "firstName": "Mahdi",
                "lastName": "Nikdast"
            },
            {
                "id": 37421840600,
                "preferredName": "Jiang Xu",
                "firstName": "Jiang",
                "lastName": "Xu"
            },
            {
                "id": 37085357845,
                "preferredName": "Peng Yang",
                "firstName": "Peng",
                "lastName": "Yang"
            },
            {
                "id": 37089338818,
                "preferredName": "Zhifei Wang",
                "firstName": "Zhifei",
                "lastName": "Wang"
            },
            {
                "id": 38247857900,
                "preferredName": "Zhe Wang",
                "firstName": "Zhe",
                "lastName": "Wang"
            },
            {
                "id": 37085531202,
                "preferredName": "Rafael K. V. Maeda",
                "firstName": "Rafael K. V.",
                "lastName": "Maeda"
            },
            {
                "id": 37085537296,
                "preferredName": "Haoran Li",
                "firstName": "Haoran",
                "lastName": "Li"
            },
            {
                "id": 37540085300,
                "preferredName": "Xuan Wang",
                "firstName": "Xuan",
                "lastName": "Wang"
            },
            {
                "id": 37395450600,
                "preferredName": "S\u00e9bastien Le Beux",
                "firstName": "S\u00e9bastien",
                "lastName": "Le Beux"
            },
            {
                "id": 37298712200,
                "preferredName": "Yvain Thonnart",
                "firstName": "Yvain",
                "lastName": "Thonnart"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2408621",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7058337",
        "articleTitle": "Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks",
        "volume": "24",
        "issue": "2",
        "startPage": "769",
        "endPage": "773",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37073332000,
                "preferredName": "Zhen Gao",
                "firstName": "Zhen",
                "lastName": "Gao"
            },
            {
                "id": 37393409900,
                "preferredName": "Pedro Reviriego",
                "firstName": "Pedro",
                "lastName": "Reviriego"
            },
            {
                "id": 37071529000,
                "preferredName": "Zhan Xu",
                "firstName": "Zhan",
                "lastName": "Xu"
            },
            {
                "id": 37329334500,
                "preferredName": "Xin Su",
                "firstName": "Xin",
                "lastName": "Su"
            },
            {
                "id": 37292299700,
                "preferredName": "Ming Zhao",
                "firstName": "Ming",
                "lastName": "Zhao"
            },
            {
                "id": 37280524700,
                "preferredName": "Jing Wang",
                "firstName": "Jing",
                "lastName": "Wang"
            },
            {
                "id": 37410622900,
                "preferredName": "Juan Antonio Maestro",
                "firstName": "Juan Antonio",
                "lastName": "Maestro"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2478280",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7300463",
        "articleTitle": "Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs",
        "volume": "24",
        "issue": "5",
        "startPage": "1821",
        "endPage": "1834",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085780322,
                "preferredName": "Ehsan Nasiri",
                "firstName": "Ehsan",
                "lastName": "Nasiri"
            },
            {
                "id": 37085784864,
                "preferredName": "Javeed Shaikh",
                "firstName": "Javeed",
                "lastName": "Shaikh"
            },
            {
                "id": 37085783339,
                "preferredName": "Andre Hahn Pereira",
                "firstName": "Andre",
                "lastName": "Hahn Pereira"
            },
            {
                "id": 37283817300,
                "preferredName": "Vaughn Betz",
                "firstName": "Vaughn",
                "lastName": "Betz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2535313",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7437471",
        "articleTitle": "Stochastic Circuit Design and Performance Evaluation of Vector Quantization for Different Error Measures",
        "volume": "24",
        "issue": "10",
        "startPage": "3169",
        "endPage": "3183",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085693402,
                "preferredName": "Ran Wang",
                "firstName": "Ran",
                "lastName": "Wang"
            },
            {
                "id": 37556260600,
                "preferredName": "Jie Han",
                "firstName": "Jie",
                "lastName": "Han"
            },
            {
                "id": 37272651800,
                "preferredName": "Bruce F. Cockburn",
                "firstName": "Bruce F.",
                "lastName": "Cockburn"
            },
            {
                "id": 37300018200,
                "preferredName": "Duncan G. Elliott",
                "firstName": "Duncan G.",
                "lastName": "Elliott"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2480425",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7299700",
        "articleTitle": "A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones",
        "volume": "24",
        "issue": "6",
        "startPage": "2013",
        "endPage": "2025",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085462103,
                "preferredName": "Hong-Son Vu",
                "firstName": "Hong-Son",
                "lastName": "Vu"
            },
            {
                "id": 37085474330,
                "preferredName": "Kuan-Hung Chen",
                "firstName": "Kuan-Hung",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2453207",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7182359",
        "articleTitle": "Efficient Integer Frequency Offset Estimation Architecture for Enhanced OFDM Synchronization",
        "volume": "24",
        "issue": "4",
        "startPage": "1412",
        "endPage": "1420",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072197600,
                "preferredName": "Thinh Hung Pham",
                "firstName": "Thinh Hung",
                "lastName": "Pham"
            },
            {
                "id": 38555679800,
                "preferredName": "Suhaib A. Fahmy",
                "firstName": "Suhaib A.",
                "lastName": "Fahmy"
            },
            {
                "id": 37284239200,
                "preferredName": "Ian Vince McLoughlin",
                "firstName": "Ian Vince",
                "lastName": "McLoughlin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2499777",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7337462",
        "articleTitle": "A High Throughput List Decoder Architecture for Polar Codes",
        "volume": "24",
        "issue": "6",
        "startPage": "2378",
        "endPage": "2391",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 38242680000,
                "preferredName": "Chenrong Xiong",
                "firstName": "Chenrong",
                "lastName": "Xiong"
            },
            {
                "id": 37274912700,
                "preferredName": "Zhiyuan Yan",
                "firstName": "Zhiyuan",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2519385",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7407405",
        "articleTitle": "Reliable Power Gating With NBTI Aging Benefits",
        "volume": "24",
        "issue": "8",
        "startPage": "2735",
        "endPage": "2744",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089286902,
                "preferredName": "Daniele Rossi",
                "firstName": "Daniele",
                "lastName": "Rossi"
            },
            {
                "id": 37393972000,
                "preferredName": "Vasileios Tenentes",
                "firstName": "Vasileios",
                "lastName": "Tenentes"
            },
            {
                "id": 38270203700,
                "preferredName": "Sheng Yang",
                "firstName": "Sheng",
                "lastName": "Yang"
            },
            {
                "id": 38286610400,
                "preferredName": "Saqib Khursheed",
                "firstName": "Saqib",
                "lastName": "Khursheed"
            },
            {
                "id": 37275577600,
                "preferredName": "Bashir M. Al-Hashimi",
                "firstName": "Bashir M.",
                "lastName": "Al-Hashimi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2405548",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7054492",
        "articleTitle": "A Fast-Transient Wide-Voltage-Range Digital-Controlled Buck Converter With Cycle-Controlled DPWM",
        "volume": "24",
        "issue": "1",
        "startPage": "17",
        "endPage": "25",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37090021552,
                "preferredName": "Wei-Cheng Chen",
                "firstName": "Wei-Cheng",
                "lastName": "Chen"
            },
            {
                "id": 38562939900,
                "preferredName": "Chao-Chyun Chen",
                "firstName": "Chao-Chyun",
                "lastName": "Chen"
            },
            {
                "id": 37269603000,
                "preferredName": "Chia-Yu Yao",
                "firstName": "Chia-Yu",
                "lastName": "Yao"
            },
            {
                "id": 37277875900,
                "preferredName": "Rong-Jyi Yang",
                "firstName": "Rong-Jyi",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2389260",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7024190",
        "articleTitle": "High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array",
        "volume": "24",
        "issue": "1",
        "startPage": "139",
        "endPage": "150",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085519649,
                "preferredName": "Kejie Huang",
                "firstName": "Kejie",
                "lastName": "Huang"
            },
            {
                "id": 37330706600,
                "preferredName": "Rong Zhao",
                "firstName": "Rong",
                "lastName": "Zhao"
            },
            {
                "id": 37085433198,
                "preferredName": "Wei He",
                "firstName": "Wei",
                "lastName": "He"
            },
            {
                "id": 37085343628,
                "preferredName": "Yong Lian",
                "firstName": "Yong",
                "lastName": "Lian"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2479250",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7299695",
        "articleTitle": "PEVA: A Page Endurance Variance Aware Strategy for the Lifetime Extension of NAND Flash",
        "volume": "24",
        "issue": "5",
        "startPage": "1749",
        "endPage": "1760",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085403128,
                "preferredName": "Debao Wei",
                "firstName": "Debao",
                "lastName": "Wei"
            },
            {
                "id": 37085406591,
                "preferredName": "Libao Deng",
                "firstName": "Libao",
                "lastName": "Deng"
            },
            {
                "id": 38110333700,
                "preferredName": "Liyan Qiao",
                "firstName": "Liyan",
                "lastName": "Qiao"
            },
            {
                "id": 37085817462,
                "preferredName": "Peng Zhang",
                "firstName": "Peng",
                "lastName": "Zhang"
            },
            {
                "id": 37559079500,
                "preferredName": "Xiyuan Peng",
                "firstName": "Xiyuan",
                "lastName": "Peng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2471098",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7273940",
        "articleTitle": "Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs",
        "volume": "24",
        "issue": "5",
        "startPage": "1636",
        "endPage": "1648",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37391687200,
                "preferredName": "Taigon Song",
                "firstName": "Taigon",
                "lastName": "Song"
            },
            {
                "id": 38184435100,
                "preferredName": "Chang Liu",
                "firstName": "Chang",
                "lastName": "Liu"
            },
            {
                "id": 37071283500,
                "preferredName": "Yarui Peng",
                "firstName": "Yarui",
                "lastName": "Peng"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2472964",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7273952",
        "articleTitle": "LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter",
        "volume": "24",
        "issue": "5",
        "startPage": "1926",
        "endPage": "1935",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37286360700,
                "preferredName": "Basant K. Mohanty",
                "firstName": "Basant K.",
                "lastName": "Mohanty"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod Kumar",
                "lastName": "Meher"
            },
            {
                "id": 37085755461,
                "preferredName": "Sujit K. Patel",
                "firstName": "Sujit K.",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2405933",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7055909",
        "articleTitle": "Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems",
        "volume": "24",
        "issue": "2",
        "startPage": "465",
        "endPage": "478",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085442737,
                "preferredName": "Masoud Oveis-Gharan",
                "firstName": "Masoud",
                "lastName": "Oveis-Gharan"
            },
            {
                "id": 37273623800,
                "preferredName": "Gul N. Khan",
                "firstName": "Gul N.",
                "lastName": "Khan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2557806",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7468577",
        "articleTitle": "A Multimode Area-Efficient SCL Polar Decoder",
        "volume": "24",
        "issue": "12",
        "startPage": "3499",
        "endPage": "3512",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38242680000,
                "preferredName": "Chenrong Xiong",
                "firstName": "Chenrong",
                "lastName": "Xiong"
            },
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 37274912700,
                "preferredName": "Zhiyuan Yan",
                "firstName": "Zhiyuan",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2494063",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7332786",
        "articleTitle": "A Systematic Design Methodology of Asynchronous SAR ADCs",
        "volume": "24",
        "issue": "5",
        "startPage": "1835",
        "endPage": "1848",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37539981800,
                "preferredName": "Chun-Po Huang",
                "firstName": "Chun-Po",
                "lastName": "Huang"
            },
            {
                "id": 37404493500,
                "preferredName": "Jai-Ming Lin",
                "firstName": "Jai-Ming",
                "lastName": "Lin"
            },
            {
                "id": 37546937100,
                "preferredName": "Ya-Ting Shyu",
                "firstName": "Ya-Ting",
                "lastName": "Shyu"
            },
            {
                "id": 37281064400,
                "preferredName": "Soon-Jyh Chang",
                "firstName": "Soon-Jyh",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2389113",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7027229",
        "articleTitle": "EqualWrites: Reducing Intra-Set Write Variations for Enhancing Lifetime of Non-Volatile Caches",
        "volume": "24",
        "issue": "1",
        "startPage": "103",
        "endPage": "114",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38564417300,
                "preferredName": "Sparsh Mittal",
                "firstName": "Sparsh",
                "lastName": "Mittal"
            },
            {
                "id": 37271681400,
                "preferredName": "Jeffrey S. Vetter",
                "firstName": "Jeffrey S.",
                "lastName": "Vetter"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2537400",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7445241",
        "articleTitle": "Efficient Data Placement for Improving Data Access Performance on Domain-Wall Memory",
        "volume": "24",
        "issue": "10",
        "startPage": "3094",
        "endPage": "3104",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085567515,
                "preferredName": "Xianzhang Chen",
                "firstName": "Xianzhang",
                "lastName": "Chen"
            },
            {
                "id": 37266664300,
                "preferredName": "Edwin Hsing-Mean Sha",
                "firstName": "Edwin Hsing-Mean",
                "lastName": "Sha"
            },
            {
                "id": 37266661400,
                "preferredName": "Qingfeng Zhuge",
                "firstName": "Qingfeng",
                "lastName": "Zhuge"
            },
            {
                "id": 37265504000,
                "preferredName": "Chun Jason Xue",
                "firstName": "Chun Jason",
                "lastName": "Xue"
            },
            {
                "id": 37085440649,
                "preferredName": "Weiwen Jiang",
                "firstName": "Weiwen",
                "lastName": "Jiang"
            },
            {
                "id": 37085797630,
                "preferredName": "Yuangang Wang",
                "firstName": "Yuangang",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2502318",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7349231",
        "articleTitle": "Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems Under Round-to-Nearest",
        "volume": "24",
        "issue": "6",
        "startPage": "2369",
        "endPage": "2377",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281859600,
                "preferredName": "Javier Hormigo",
                "firstName": "Javier",
                "lastName": "Hormigo"
            },
            {
                "id": 37281862300,
                "preferredName": "Julio Villalba",
                "firstName": "Julio",
                "lastName": "Villalba"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2478921",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7294704",
        "articleTitle": "Statistical Framework and Built-In Self-Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators",
        "volume": "24",
        "issue": "5",
        "startPage": "1675",
        "endPage": "1687",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37409541900,
                "preferredName": "Szu-Pang Mu",
                "firstName": "Szu-Pang",
                "lastName": "Mu"
            },
            {
                "id": 37408911400,
                "preferredName": "Mango C.-T. Chao",
                "firstName": "Mango C.-T.",
                "lastName": "Chao"
            },
            {
                "id": 37290959000,
                "preferredName": "Shi-Hao Chen",
                "firstName": "Shi-Hao",
                "lastName": "Chen"
            },
            {
                "id": 37085815646,
                "preferredName": "Yi-Ming Wang",
                "firstName": "Yi-Ming",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2497259",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7349212",
        "articleTitle": "FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow",
        "volume": "24",
        "issue": "6",
        "startPage": "2220",
        "endPage": "2233",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085366347,
                "preferredName": "Yao Chen",
                "firstName": "Yao",
                "lastName": "Chen"
            },
            {
                "id": 37890319700,
                "preferredName": "Swathi T. Gurumani",
                "firstName": "Swathi T.",
                "lastName": "Gurumani"
            },
            {
                "id": 38003339700,
                "preferredName": "Yun Liang",
                "firstName": "Yun",
                "lastName": "Liang"
            },
            {
                "id": 37086045579,
                "preferredName": "Guofeng Li",
                "firstName": "Guofeng",
                "lastName": "Li"
            },
            {
                "id": 37272632500,
                "preferredName": "Donghui Guo",
                "firstName": "Donghui",
                "lastName": "Guo"
            },
            {
                "id": 37681257200,
                "preferredName": "Kyle Rupnow",
                "firstName": "Kyle",
                "lastName": "Rupnow"
            },
            {
                "id": 37274186500,
                "preferredName": "Deming Chen",
                "firstName": "Deming",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2484386",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7331667",
        "articleTitle": "A Leakage Compensation Design for Low Supply Voltage SRAM",
        "volume": "24",
        "issue": "5",
        "startPage": "1761",
        "endPage": "1769",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280016900,
                "preferredName": "Chua-Chin Wang",
                "firstName": "Chua-Chin",
                "lastName": "Wang"
            },
            {
                "id": 37085439919,
                "preferredName": "Deng-Shain Wang",
                "firstName": "Deng-Shain",
                "lastName": "Wang"
            },
            {
                "id": 37085497154,
                "preferredName": "Chiang-Hsiang Liao",
                "firstName": "Chiang-Hsiang",
                "lastName": "Liao"
            },
            {
                "id": 38251717700,
                "preferredName": "Sih-Yu Chen",
                "firstName": "Sih-Yu",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2530305",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7433456",
        "articleTitle": "A 0.25\u20133.25-GHz Wideband CMOS-RF Spectrum Sensor for Narrowband Energy Detection",
        "volume": "24",
        "issue": "9",
        "startPage": "2887",
        "endPage": "2898",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38003542700,
                "preferredName": "Vishal Khatri",
                "firstName": "Vishal",
                "lastName": "Khatri"
            },
            {
                "id": 37282441500,
                "preferredName": "Gaurab Banerjee",
                "firstName": "Gaurab",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2501370",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7349242",
        "articleTitle": "A Skew-Normal Canonical Model for Statistical Static Timing Analysis",
        "volume": "24",
        "issue": "6",
        "startPage": "2359",
        "endPage": "2368",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38538445700,
                "preferredName": "S. Ramprasath",
                "firstName": "S.",
                "lastName": "Ramprasath"
            },
            {
                "id": 37085800895,
                "preferredName": "Madiwalar Vijaykumar",
                "firstName": "Madiwalar",
                "lastName": "Vijaykumar"
            },
            {
                "id": 37270657900,
                "preferredName": "Vinita Vasudevan",
                "firstName": "Vinita",
                "lastName": "Vasudevan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2450500",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7182783",
        "articleTitle": "Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation",
        "volume": "24",
        "issue": "4",
        "startPage": "1342",
        "endPage": "1350",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085563379,
                "preferredName": "Kyoman Kang",
                "firstName": "Kyoman",
                "lastName": "Kang"
            },
            {
                "id": 38475670800,
                "preferredName": "Hanwool Jeong",
                "firstName": "Hanwool",
                "lastName": "Jeong"
            },
            {
                "id": 38067140300,
                "preferredName": "Younghwi Yang",
                "firstName": "Younghwi",
                "lastName": "Yang"
            },
            {
                "id": 37085569008,
                "preferredName": "Juhyun Park",
                "firstName": "Juhyun",
                "lastName": "Park"
            },
            {
                "id": 37085626205,
                "preferredName": "Kiryong Kim",
                "firstName": "Kiryong",
                "lastName": "Kim"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2506547",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7373678",
        "articleTitle": "Built-In Self-Test and Digital Calibration of Zero-IF RF Transceivers",
        "volume": "24",
        "issue": "6",
        "startPage": "2286",
        "endPage": "2298",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37070343200,
                "preferredName": "Jae Woong Jeong",
                "firstName": "Jae Woong",
                "lastName": "Jeong"
            },
            {
                "id": 37670845500,
                "preferredName": "Afsaneh Nassery",
                "firstName": "Afsaneh",
                "lastName": "Nassery"
            },
            {
                "id": 37300773400,
                "preferredName": "Jennifer N. Kitchen",
                "firstName": "Jennifer N.",
                "lastName": "Kitchen"
            },
            {
                "id": 37275335200,
                "preferredName": "Sule Ozev",
                "firstName": "Sule",
                "lastName": "Ozev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2447001",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7161387",
        "articleTitle": "A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS",
        "volume": "24",
        "issue": "3",
        "startPage": "1083",
        "endPage": "1091",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085383891,
                "preferredName": "Supeng Liu",
                "firstName": "Supeng",
                "lastName": "Liu"
            },
            {
                "id": 37281046000,
                "preferredName": "Yuanjin Zheng",
                "firstName": "Yuanjin",
                "lastName": "Zheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2393717",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7067438",
        "articleTitle": "Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology",
        "volume": "24",
        "issue": "1",
        "startPage": "398",
        "endPage": "402",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37670993000,
                "preferredName": "Tooraj Nikoubin",
                "firstName": "Tooraj",
                "lastName": "Nikoubin"
            },
            {
                "id": 37706257700,
                "preferredName": "Mahdieh Grailoo",
                "firstName": "Mahdieh",
                "lastName": "Grailoo"
            },
            {
                "id": 37291265800,
                "preferredName": "Changzhi Li",
                "firstName": "Changzhi",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2503048",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7350146",
        "articleTitle": "A Single-Stage Low-Dropout Regulator With a Wide Dynamic Range for Generic Applications",
        "volume": "24",
        "issue": "6",
        "startPage": "2117",
        "endPage": "2127",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37845221800,
                "preferredName": "Ashis Maity",
                "firstName": "Ashis",
                "lastName": "Maity"
            },
            {
                "id": 37274324800,
                "preferredName": "Amit Patra",
                "firstName": "Amit",
                "lastName": "Patra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2449275",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7161372",
        "articleTitle": "Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures",
        "volume": "24",
        "issue": "4",
        "startPage": "1535",
        "endPage": "1545",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37075492600,
                "preferredName": "Andrea Mineo",
                "firstName": "Andrea",
                "lastName": "Mineo"
            },
            {
                "id": 37268537800,
                "preferredName": "Maurizio Palesi",
                "firstName": "Maurizio",
                "lastName": "Palesi"
            },
            {
                "id": 37268534600,
                "preferredName": "Giuseppe Ascia",
                "firstName": "Giuseppe",
                "lastName": "Ascia"
            },
            {
                "id": 37268536900,
                "preferredName": "Vincenzo Catania",
                "firstName": "Vincenzo",
                "lastName": "Catania"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2394244",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7046431",
        "articleTitle": "Using the Gate\u2013Bulk Interaction and a Fundamental Current Injection to Attenuate IM3 and IM2 Currents in RF Transconductors",
        "volume": "24",
        "issue": "1",
        "startPage": "223",
        "endPage": "232",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085497325,
                "preferredName": "Meysam Asghari",
                "firstName": "Meysam",
                "lastName": "Asghari"
            },
            {
                "id": 37269863600,
                "preferredName": "Mohammad Yavari",
                "firstName": "Mohammad",
                "lastName": "Yavari"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2478804",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7294695",
        "articleTitle": "A 0.1\u20133.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS",
        "volume": "24",
        "issue": "5",
        "startPage": "1975",
        "endPage": "1983",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085802630,
                "preferredName": "Immanuel Raja",
                "firstName": "Immanuel",
                "lastName": "Raja"
            },
            {
                "id": 37282441500,
                "preferredName": "Gaurab Banerjee",
                "firstName": "Gaurab",
                "lastName": "Banerjee"
            },
            {
                "id": 37392264800,
                "preferredName": "Mohamad A. Zeidan",
                "firstName": "Mohamad A.",
                "lastName": "Zeidan"
            },
            {
                "id": 37276152300,
                "preferredName": "Jacob A. Abraham",
                "firstName": "Jacob A.",
                "lastName": "Abraham"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2547422",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7454779",
        "articleTitle": "Reconfigurable Systolic Array: From Architecture to Physical Design for NML",
        "volume": "24",
        "issue": "11",
        "startPage": "3208",
        "endPage": "3217",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085346368,
                "preferredName": "Giovanni Causapruno",
                "firstName": "Giovanni",
                "lastName": "Causapruno"
            },
            {
                "id": 38489902200,
                "preferredName": "Fabrizio Riente",
                "firstName": "Fabrizio",
                "lastName": "Riente"
            },
            {
                "id": 38490415700,
                "preferredName": "Giovanna Turvani",
                "firstName": "Giovanna",
                "lastName": "Turvani"
            },
            {
                "id": 37706292200,
                "preferredName": "Marco Vacca",
                "firstName": "Marco",
                "lastName": "Vacca"
            },
            {
                "id": 37085875641,
                "preferredName": "Massino Ruo Roch",
                "firstName": "Massino",
                "lastName": "Ruo Roch"
            },
            {
                "id": 37327621700,
                "preferredName": "Maurizio Zamboni",
                "firstName": "Maurizio",
                "lastName": "Zamboni"
            },
            {
                "id": 37375136700,
                "preferredName": "Mariagrazia Graziano",
                "firstName": "Mariagrazia",
                "lastName": "Graziano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2475167",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7274360",
        "articleTitle": "A Low-Cost, Radiation-Hardened Method for Pipeline Protection in Microprocessors",
        "volume": "24",
        "issue": "5",
        "startPage": "1688",
        "endPage": "1701",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38488786300,
                "preferredName": "Yang Lin",
                "firstName": "Yang",
                "lastName": "Lin"
            },
            {
                "id": 37270830700,
                "preferredName": "Mark Zwolinski",
                "firstName": "Mark",
                "lastName": "Zwolinski"
            },
            {
                "id": 37601831900,
                "preferredName": "Basel Halak",
                "firstName": "Basel",
                "lastName": "Halak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2453192",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7194850",
        "articleTitle": "An Offset-Tolerant Dual-Reference-Voltage Sensing Scheme for Deep Submicrometer STT-RAM",
        "volume": "24",
        "issue": "4",
        "startPage": "1361",
        "endPage": "1370",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072572600,
                "preferredName": "Taehui Na",
                "firstName": "Taehui",
                "lastName": "Na"
            },
            {
                "id": 37600795900,
                "preferredName": "Jisu Kim",
                "firstName": "Jisu",
                "lastName": "Kim"
            },
            {
                "id": 37085424797,
                "preferredName": "Byungkyu Song",
                "firstName": "Byungkyu",
                "lastName": "Song"
            },
            {
                "id": 37966226400,
                "preferredName": "Jung Pill Kim",
                "firstName": "Jung Pill",
                "lastName": "Kim"
            },
            {
                "id": 37402168200,
                "preferredName": "Seung H. Kang",
                "firstName": "Seung H.",
                "lastName": "Kang"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2491263",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7328338",
        "articleTitle": "Design of a Network of Digital Sensor Macros for Extracting Power Supply Noise Profile in SoCs",
        "volume": "24",
        "issue": "5",
        "startPage": "1702",
        "endPage": "1714",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38542890800,
                "preferredName": "Mehdi Sadi",
                "firstName": "Mehdi",
                "lastName": "Sadi"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2446481",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7160773",
        "articleTitle": "Hardware and Energy-Efficient Stochastic LU Decomposition Scheme for MIMO Receivers",
        "volume": "24",
        "issue": "4",
        "startPage": "1391",
        "endPage": "1401",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37600064200,
                "preferredName": "Jienan Chen",
                "firstName": "Jienan",
                "lastName": "Chen"
            },
            {
                "id": 37366051200,
                "preferredName": "Jianhao Hu",
                "firstName": "Jianhao",
                "lastName": "Hu"
            },
            {
                "id": 37085479930,
                "preferredName": "Jiangyun Zhou",
                "firstName": "Jiangyun",
                "lastName": "Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2455874",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7208871",
        "articleTitle": "Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS",
        "volume": "24",
        "issue": "4",
        "startPage": "1266",
        "endPage": "1279",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085687875,
                "preferredName": "Yuxin Bai",
                "firstName": "Yuxin",
                "lastName": "Bai"
            },
            {
                "id": 37085667486,
                "preferredName": "Yanwei Song",
                "firstName": "Yanwei",
                "lastName": "Song"
            },
            {
                "id": 37294895000,
                "preferredName": "Mahdi Nazm Bojnordi",
                "firstName": "Mahdi Nazm",
                "lastName": "Bojnordi"
            },
            {
                "id": 37085714546,
                "preferredName": "Alexander Shapiro",
                "firstName": "Alexander",
                "lastName": "Shapiro"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            },
            {
                "id": 37397990300,
                "preferredName": "Engin Ipek",
                "firstName": "Engin",
                "lastName": "Ipek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2500900",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7360235",
        "articleTitle": "Online Measurement of Degradation Due to Bias Temperature Instability in SRAMs",
        "volume": "24",
        "issue": "6",
        "startPage": "2184",
        "endPage": "2194",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37411600100,
                "preferredName": "Fahad Ahmed",
                "firstName": "Fahad",
                "lastName": "Ahmed"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2520658",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7419920",
        "articleTitle": "System-Level Modeling of Microprocessor Reliability Degradation Due to Bias Temperature Instability and Hot Carrier Injection",
        "volume": "24",
        "issue": "8",
        "startPage": "2712",
        "endPage": "2725",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38466562000,
                "preferredName": "Chang-Chih Chen",
                "firstName": "Chang-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37085436076,
                "preferredName": "Taizhi Liu",
                "firstName": "Taizhi",
                "lastName": "Liu"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2550603",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7467579",
        "articleTitle": "All-Digital ON-Chip Process Sensor Using Ratioed Inverter-Based Ring Oscillator",
        "volume": "24",
        "issue": "11",
        "startPage": "3232",
        "endPage": "3242",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085510169,
                "preferredName": "Young-Jae An",
                "firstName": "Young-Jae",
                "lastName": "An"
            },
            {
                "id": 38183014300,
                "preferredName": "Dong-Hoon Jung",
                "firstName": "Dong-Hoon",
                "lastName": "Jung"
            },
            {
                "id": 37592197400,
                "preferredName": "Kyungho Ryu",
                "firstName": "Kyungho",
                "lastName": "Ryu"
            },
            {
                "id": 37085879066,
                "preferredName": "Hyuck Sang Yim",
                "firstName": "Hyuck Sang",
                "lastName": "Yim"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2539926",
        "publicationYear": "2016",
        "publicationDate": "Oct. 2016",
        "articleNumber": "7442134",
        "articleTitle": "Design Methodology for Voltage-Scaled Clock Distribution Networks",
        "volume": "24",
        "issue": "10",
        "startPage": "3080",
        "endPage": "3093",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38529370000,
                "preferredName": "Can Sitik",
                "firstName": "Can",
                "lastName": "Sitik"
            },
            {
                "id": 37085514927,
                "preferredName": "Weicheng Liu",
                "firstName": "Weicheng",
                "lastName": "Liu"
            },
            {
                "id": 37265611900,
                "preferredName": "Baris Taskin",
                "firstName": "Baris",
                "lastName": "Taskin"
            },
            {
                "id": 37296015600,
                "preferredName": "Emre Salman",
                "firstName": "Emre",
                "lastName": "Salman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2418216",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7086053",
        "articleTitle": "Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces",
        "volume": "24",
        "issue": "2",
        "startPage": "493",
        "endPage": "506",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37070899800,
                "preferredName": "Takahiro Kagami",
                "firstName": "Takahiro",
                "lastName": "Kagami"
            },
            {
                "id": 37545270100,
                "preferredName": "Hiroki Matsutani",
                "firstName": "Hiroki",
                "lastName": "Matsutani"
            },
            {
                "id": 37283850400,
                "preferredName": "Michihiro Koibuchi",
                "firstName": "Michihiro",
                "lastName": "Koibuchi"
            },
            {
                "id": 37545601200,
                "preferredName": "Yasuhiro Take",
                "firstName": "Yasuhiro",
                "lastName": "Take"
            },
            {
                "id": 37274599600,
                "preferredName": "Tadahiro Kuroda",
                "firstName": "Tadahiro",
                "lastName": "Kuroda"
            },
            {
                "id": 37280731600,
                "preferredName": "Hideharu Amano",
                "firstName": "Hideharu",
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2504871",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7373682",
        "articleTitle": "Streaming Elements for FPGA Signal and Image Processing Accelerators",
        "volume": "24",
        "issue": "6",
        "startPage": "2262",
        "endPage": "2274",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37077800200,
                "preferredName": "Peng Wang",
                "firstName": "Peng",
                "lastName": "Wang"
            },
            {
                "id": 37271866600,
                "preferredName": "John McAllister",
                "firstName": "John",
                "lastName": "McAllister"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2445751",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7154509",
        "articleTitle": "SRAM-Based Unique Chip Identifier Techniques",
        "volume": "24",
        "issue": "4",
        "startPage": "1213",
        "endPage": "1222",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37403069400,
                "preferredName": "Srivatsan Chellappa",
                "firstName": "Srivatsan",
                "lastName": "Chellappa"
            },
            {
                "id": 37267227500,
                "preferredName": "Lawrence T. Clark",
                "firstName": "Lawrence T.",
                "lastName": "Clark"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2393914",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7041184",
        "articleTitle": "An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating",
        "volume": "24",
        "issue": "1",
        "startPage": "178",
        "endPage": "191",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37391951000,
                "preferredName": "Assem A. M. Bsoul",
                "firstName": "Assem A. M.",
                "lastName": "Bsoul"
            },
            {
                "id": 37265862300,
                "preferredName": "Steven J. E. Wilton",
                "firstName": "Steven J. E.",
                "lastName": "Wilton"
            },
            {
                "id": 37265743700,
                "preferredName": "Kuen Hung Tsoi",
                "firstName": "Kuen Hung",
                "lastName": "Tsoi"
            },
            {
                "id": 37272281200,
                "preferredName": "Wayne Luk",
                "firstName": "Wayne",
                "lastName": "Luk"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2488020",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7328320",
        "articleTitle": "Ekho: A 30.3W, 10k-Channel Fully Digital Integrated 3-D Beamformer for Medical Ultrasound Imaging Achieving 298M Focal Points per Second",
        "volume": "24",
        "issue": "5",
        "startPage": "1936",
        "endPage": "1949",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085455975,
                "preferredName": "Pascal A. Hager",
                "firstName": "Pascal A.",
                "lastName": "Hager"
            },
            {
                "id": 37883004300,
                "preferredName": "Andrea Bartolini",
                "firstName": "Andrea",
                "lastName": "Bartolini"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2493041",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7328322",
        "articleTitle": "High-Performance NB-LDPC Decoder With Reduction of Message Exchange",
        "volume": "24",
        "issue": "5",
        "startPage": "1950",
        "endPage": "1961",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085474105,
                "preferredName": "Jes\u00fas O. Lacruz",
                "firstName": "Jes\u00fas O.",
                "lastName": "Lacruz"
            },
            {
                "id": 38296810300,
                "preferredName": "Francisco Garc\u00eda-Herrero",
                "firstName": "Francisco",
                "lastName": "Garc\u00eda-Herrero"
            },
            {
                "id": 37271836300,
                "preferredName": "Mar\u00eda Jos\u00e9 Canet",
                "firstName": "Mar\u00eda Jos\u00e9",
                "lastName": "Canet"
            },
            {
                "id": 37271831000,
                "preferredName": "Javier Valls",
                "firstName": "Javier",
                "lastName": "Valls"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2559585",
        "publicationYear": "2016",
        "publicationDate": "Dec. 2016",
        "articleNumber": "7469779",
        "articleTitle": "Effective Radii of On-Chip Decoupling Capacitors Under Noise Constraint",
        "volume": "24",
        "issue": "12",
        "startPage": "3415",
        "endPage": "3423",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085769021,
                "preferredName": "Jun Wang",
                "firstName": "Jun",
                "lastName": "Wang"
            },
            {
                "id": 37597287900,
                "preferredName": "Jianmin Lu",
                "firstName": "Jianmin",
                "lastName": "Lu"
            },
            {
                "id": 37085469390,
                "preferredName": "Yang Liu",
                "firstName": "Yang",
                "lastName": "Liu"
            },
            {
                "id": 37085771241,
                "preferredName": "Xiuqin Chu",
                "firstName": "Xiuqin",
                "lastName": "Chu"
            },
            {
                "id": 37279901200,
                "preferredName": "Yushan Li",
                "firstName": "Yushan",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2469132",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7244236",
        "articleTitle": "A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18- $\\mu \\text{m}$  CMOS",
        "volume": "24",
        "issue": "4",
        "startPage": "1470",
        "endPage": "1483",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085640571,
                "preferredName": "Liang-Jen Chen",
                "firstName": "Liang-Jen",
                "lastName": "Chen"
            },
            {
                "id": 37280143000,
                "preferredName": "Shen-Iuan Liu",
                "firstName": "Shen-Iuan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2409987",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7070738",
        "articleTitle": "A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects",
        "volume": "24",
        "issue": "2",
        "startPage": "578",
        "endPage": "586",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37713871600,
                "preferredName": "Shuai Chen",
                "firstName": "Shuai",
                "lastName": "Chen"
            },
            {
                "id": 37085344840,
                "preferredName": "Hao Li",
                "firstName": "Hao",
                "lastName": "Li"
            },
            {
                "id": 37397204100,
                "preferredName": "Patrick Yin Chiang",
                "firstName": "Patrick Yin",
                "lastName": "Chiang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2511065",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7389433",
        "articleTitle": "A Holistic Modeling and Analysis of Optical\u2013Electrical Interfaces for Inter/Intra-chip Interconnects",
        "volume": "24",
        "issue": "7",
        "startPage": "2462",
        "endPage": "2474",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089265480,
                "preferredName": "Zhehui Wang",
                "firstName": "Zhehui",
                "lastName": "Wang"
            },
            {
                "id": 37421840600,
                "preferredName": "Jiang Xu",
                "firstName": "Jiang",
                "lastName": "Xu"
            },
            {
                "id": 37085357845,
                "preferredName": "Peng Yang",
                "firstName": "Peng",
                "lastName": "Yang"
            },
            {
                "id": 37085355358,
                "preferredName": "Luan Huu Kinh Duong",
                "firstName": "Luan Huu Kinh",
                "lastName": "Duong"
            },
            {
                "id": 37089338818,
                "preferredName": "Zhifei Wang",
                "firstName": "Zhifei",
                "lastName": "Wang"
            },
            {
                "id": 37540085300,
                "preferredName": "Xuan Wang",
                "firstName": "Xuan",
                "lastName": "Wang"
            },
            {
                "id": 38247857900,
                "preferredName": "Zhe Wang",
                "firstName": "Zhe",
                "lastName": "Wang"
            },
            {
                "id": 37085537296,
                "preferredName": "Haoran Li",
                "firstName": "Haoran",
                "lastName": "Li"
            },
            {
                "id": 37085531202,
                "preferredName": "Rafael Kioji Vivas Maeda",
                "firstName": "Rafael Kioji Vivas",
                "lastName": "Maeda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2495252",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7331656",
        "articleTitle": "Reducing Data Migration Overheads of Flash Wear Leveling in a Progressive Way",
        "volume": "24",
        "issue": "5",
        "startPage": "1808",
        "endPage": "1820",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37071028900,
                "preferredName": "Ming-Chang Yang",
                "firstName": "Ming-Chang",
                "lastName": "Yang"
            },
            {
                "id": 37537830500,
                "preferredName": "Yuan-Hao Chang",
                "firstName": "Yuan-Hao",
                "lastName": "Chang"
            },
            {
                "id": 37276775300,
                "preferredName": "Tei-Wei Kuo",
                "firstName": "Tei-Wei",
                "lastName": "Kuo"
            },
            {
                "id": 37085571680,
                "preferredName": "Fu-Hsin Chen",
                "firstName": "Fu-Hsin",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2406953",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7063938",
        "articleTitle": "OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application",
        "volume": "24",
        "issue": "2",
        "startPage": "638",
        "endPage": "649",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38488842400,
                "preferredName": "Mousumi Bhanja",
                "firstName": "Mousumi",
                "lastName": "Bhanja"
            },
            {
                "id": 37275210800,
                "preferredName": "Baidya Nath Ray",
                "firstName": "Baidya Nath",
                "lastName": "Ray"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2470545",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7272123",
        "articleTitle": "A Low-Jitter Fast-Locked All-Digital Phase-Locked Loop With Phase\u2013Frequency-Error Compensation",
        "volume": "24",
        "issue": "5",
        "startPage": "1984",
        "endPage": "1992",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38561247400,
                "preferredName": "Yung-Hsiang Ho",
                "firstName": "Yung-Hsiang",
                "lastName": "Ho"
            },
            {
                "id": 37269603000,
                "preferredName": "Chia-Yu Yao",
                "firstName": "Chia-Yu",
                "lastName": "Yao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2540654",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7440881",
        "articleTitle": "Temperature and Voltage Measurement for Field Test Using an Aging-Tolerant Monitor",
        "volume": "24",
        "issue": "11",
        "startPage": "3282",
        "endPage": "3295",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38251826800,
                "preferredName": "Yousuke Miyake",
                "firstName": "Yousuke",
                "lastName": "Miyake"
            },
            {
                "id": 37402147400,
                "preferredName": "Yasuo Sato",
                "firstName": "Yasuo",
                "lastName": "Sato"
            },
            {
                "id": 37273586300,
                "preferredName": "Seiji Kajihara",
                "firstName": "Seiji",
                "lastName": "Kajihara"
            },
            {
                "id": 37276919000,
                "preferredName": "Yukiya Miura",
                "firstName": "Yukiya",
                "lastName": "Miura"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2504486",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7373686",
        "articleTitle": "Design and Analysis of a Highly Efficient Linearized CMOS Subharmonic Mixer for Zero and Low-IF Applications",
        "volume": "24",
        "issue": "6",
        "startPage": "2275",
        "endPage": "2285",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38469359600,
                "preferredName": "Marzieh Mollaalipour",
                "firstName": "Marzieh",
                "lastName": "Mollaalipour"
            },
            {
                "id": 38366432000,
                "preferredName": "Hossein Miar-Naimi",
                "firstName": "Hossein",
                "lastName": "Miar-Naimi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2398454",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7050300",
        "articleTitle": "A Novel Thyristor-Based Silicon Physical Unclonable Function",
        "volume": "24",
        "issue": "1",
        "startPage": "290",
        "endPage": "300",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085744417,
                "preferredName": "Chuang Bai",
                "firstName": "Chuang",
                "lastName": "Bai"
            },
            {
                "id": 37287923700,
                "preferredName": "Xuecheng Zou",
                "firstName": "Xuecheng",
                "lastName": "Zou"
            },
            {
                "id": 37085487138,
                "preferredName": "Kui Dai",
                "firstName": "Kui",
                "lastName": "Dai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2484618",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7327251",
        "articleTitle": "Low-Power/Cost RNS Comparison via Partitioning the Dynamic Range",
        "volume": "24",
        "issue": "5",
        "startPage": "1849",
        "endPage": "1857",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085783385,
                "preferredName": "Zeinab Torabi",
                "firstName": "Zeinab",
                "lastName": "Torabi"
            },
            {
                "id": 37295844900,
                "preferredName": "Ghassem Jaberipur",
                "firstName": "Ghassem",
                "lastName": "Jaberipur"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2515131",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7389422",
        "articleTitle": "A Two-Stage Large-Capacitive-Load Amplifier With Multiple Cross-Coupled Small-Gain Stages",
        "volume": "24",
        "issue": "7",
        "startPage": "2580",
        "endPage": "2592",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272564700,
                "preferredName": "Marco Ho",
                "firstName": "Marco",
                "lastName": "Ho"
            },
            {
                "id": 37085368471,
                "preferredName": "Jianping Guo",
                "firstName": "Jianping",
                "lastName": "Guo"
            },
            {
                "id": 37085727964,
                "preferredName": "Tin Wai Mui",
                "firstName": "Tin Wai",
                "lastName": "Mui"
            },
            {
                "id": 37085486688,
                "preferredName": "Kai Ho Mak",
                "firstName": "Kai Ho",
                "lastName": "Mak"
            },
            {
                "id": 37282097000,
                "preferredName": "Wang Ling Goh",
                "firstName": "Wang Ling",
                "lastName": "Goh"
            },
            {
                "id": 37085798405,
                "preferredName": "Hiu Ching Poon",
                "firstName": "Hiu Ching",
                "lastName": "Poon"
            },
            {
                "id": 37076742500,
                "preferredName": "Shi Bu",
                "firstName": "Shi",
                "lastName": "Bu"
            },
            {
                "id": 37085721098,
                "preferredName": "Ming Wai Lau",
                "firstName": "Ming Wai",
                "lastName": "Lau"
            },
            {
                "id": 37269821400,
                "preferredName": "Ka Nang Leung",
                "firstName": "Ka Nang",
                "lastName": "Leung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2395540",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7067443",
        "articleTitle": "A Fully Digital Front-End Architecture for ECG Acquisition System With 0.5 V Supply",
        "volume": "24",
        "issue": "1",
        "startPage": "256",
        "endPage": "265",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086056144,
                "preferredName": "Maryam Zare",
                "firstName": "Maryam",
                "lastName": "Zare"
            },
            {
                "id": 38271387700,
                "preferredName": "Mohammad Maymandi-Nejad",
                "firstName": "Mohammad",
                "lastName": "Maymandi-Nejad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2395415",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7046386",
        "articleTitle": "Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation",
        "volume": "24",
        "issue": "1",
        "startPage": "92",
        "endPage": "102",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280848500,
                "preferredName": "Yinhe Han",
                "firstName": "Yinhe",
                "lastName": "Han"
            },
            {
                "id": 37394133400,
                "preferredName": "Jianbo Dong",
                "firstName": "Jianbo",
                "lastName": "Dong"
            },
            {
                "id": 37085689511,
                "preferredName": "Kaiheng Weng",
                "firstName": "Kaiheng",
                "lastName": "Weng"
            },
            {
                "id": 37859959900,
                "preferredName": "Ying Wang",
                "firstName": "Ying",
                "lastName": "Wang"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2497147",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7332959",
        "articleTitle": "Accuracy Improvement of Energy Prediction for Solar-Energy-Powered Embedded Systems",
        "volume": "24",
        "issue": "6",
        "startPage": "2062",
        "endPage": "2074",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290889900,
                "preferredName": "Qiang Liu",
                "firstName": "Qiang",
                "lastName": "Liu"
            },
            {
                "id": 37275873300,
                "preferredName": "Qi-Jun Zhang",
                "firstName": "Qi-Jun",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2532902",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7439846",
        "articleTitle": "A 10- $\\mu \\text{s}$  Transient Recovery Time Low-EMI DC-DC Buck Converter With  $\\Delta $ \u2013 $\\Sigma $  Modulator",
        "volume": "24",
        "issue": "9",
        "startPage": "2983",
        "endPage": "2992",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275285800,
                "preferredName": "Yuh-Shyan Hwang",
                "firstName": "Yuh-Shyan",
                "lastName": "Hwang"
            },
            {
                "id": 37280667500,
                "preferredName": "Jiann-Jong Chen",
                "firstName": "Jiann-Jong",
                "lastName": "Chen"
            },
            {
                "id": 37085842754,
                "preferredName": "Wei-Jhih Hou",
                "firstName": "Wei-Jhih",
                "lastName": "Hou"
            },
            {
                "id": 37085845568,
                "preferredName": "Pao-Hua Liao",
                "firstName": "Pao-Hua",
                "lastName": "Liao"
            },
            {
                "id": 37085350872,
                "preferredName": "Yi-Tsen Ku",
                "firstName": "Yi-Tsen",
                "lastName": "Ku"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2544884",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7460982",
        "articleTitle": "Golay-Correlator Window-Based Noise Cancellation Equalization Technique for 60-GHz Wireless OFDM/SC Receiver",
        "volume": "24",
        "issue": "11",
        "startPage": "3323",
        "endPage": "3333",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37419762500,
                "preferredName": "Chih-Feng Wu",
                "firstName": "Chih-Feng",
                "lastName": "Wu"
            },
            {
                "id": 37676219200,
                "preferredName": "Wei-Chang Liu",
                "firstName": "Wei-Chang",
                "lastName": "Liu"
            },
            {
                "id": 37085877317,
                "preferredName": "Chia-Chun Tsui",
                "firstName": "Chia-Chun",
                "lastName": "Tsui"
            },
            {
                "id": 37085564621,
                "preferredName": "Chun-Yi Liu",
                "firstName": "Chun-Yi",
                "lastName": "Liu"
            },
            {
                "id": 37085870059,
                "preferredName": "Meng-Siou Sie",
                "firstName": "Meng-Siou",
                "lastName": "Sie"
            },
            {
                "id": 37270102100,
                "preferredName": "Shyh-Jye Jerry Jou",
                "firstName": "Shyh-Jye Jerry",
                "lastName": "Jou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2448575",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7161385",
        "articleTitle": "A 0.5 V 1.28-MS/s 4.68-fJ/Conversion-Step SAR ADC With Energy-Efficient DAC and Trilevel Switching Scheme",
        "volume": "24",
        "issue": "4",
        "startPage": "1441",
        "endPage": "1449",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072390700,
                "preferredName": "Kuan-Ting Lin",
                "firstName": "Kuan-Ting",
                "lastName": "Lin"
            },
            {
                "id": 37085377174,
                "preferredName": "Yu-Wei Cheng",
                "firstName": "Yu-Wei",
                "lastName": "Cheng"
            },
            {
                "id": 37290163100,
                "preferredName": "Kea-Tiong Tang",
                "firstName": "Kea-Tiong",
                "lastName": "Tang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2397005",
        "publicationYear": "2016",
        "publicationDate": "Jan. 2016",
        "articleNumber": "7042800",
        "articleTitle": "Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses",
        "volume": "24",
        "issue": "1",
        "startPage": "165",
        "endPage": "177",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38179720700,
                "preferredName": "Mohamed S. Abdelfattah",
                "firstName": "Mohamed S.",
                "lastName": "Abdelfattah"
            },
            {
                "id": 37283817300,
                "preferredName": "Vaughn Betz",
                "firstName": "Vaughn",
                "lastName": "Betz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2526048",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7419272",
        "articleTitle": "A Statistical Design Approach for a Digitally Programmable Mismatch-Tolerant High-Speed Nauta Structure Differential OTA in 65-nm CMOS",
        "volume": "24",
        "issue": "9",
        "startPage": "2899",
        "endPage": "2910",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468563900,
                "preferredName": "Andrew Peter Nicholson",
                "firstName": "Andrew Peter",
                "lastName": "Nicholson"
            },
            {
                "id": 37085410362,
                "preferredName": "Artemij Iberzanov",
                "firstName": "Artemij",
                "lastName": "Iberzanov"
            },
            {
                "id": 38547016500,
                "preferredName": "Julian Jenkins",
                "firstName": "Julian",
                "lastName": "Jenkins"
            },
            {
                "id": 37542216900,
                "preferredName": "Tara Julia Hamilton",
                "firstName": "Tara Julia",
                "lastName": "Hamilton"
            },
            {
                "id": 37372138500,
                "preferredName": "Torsten Lehmann",
                "firstName": "Torsten",
                "lastName": "Lehmann"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2445825",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7154512",
        "articleTitle": "Improve Chip Pin Performance Using Optical Interconnects",
        "volume": "24",
        "issue": "4",
        "startPage": "1574",
        "endPage": "1587",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089265480,
                "preferredName": "Zhehui Wang",
                "firstName": "Zhehui",
                "lastName": "Wang"
            },
            {
                "id": 37421840600,
                "preferredName": "Jiang Xu",
                "firstName": "Jiang",
                "lastName": "Xu"
            },
            {
                "id": 37085357845,
                "preferredName": "Peng Yang",
                "firstName": "Peng",
                "lastName": "Yang"
            },
            {
                "id": 37540085300,
                "preferredName": "Xuan Wang",
                "firstName": "Xuan",
                "lastName": "Wang"
            },
            {
                "id": 38247857900,
                "preferredName": "Zhe Wang",
                "firstName": "Zhe",
                "lastName": "Wang"
            },
            {
                "id": 37085355358,
                "preferredName": "Luan Huu Kinh Duong",
                "firstName": "Luan Huu Kinh",
                "lastName": "Duong"
            },
            {
                "id": 37089338818,
                "preferredName": "Zhifei Wang",
                "firstName": "Zhifei",
                "lastName": "Wang"
            },
            {
                "id": 37085531202,
                "preferredName": "Rafael Kioji Vivas Maeda",
                "firstName": "Rafael Kioji Vivas",
                "lastName": "Maeda"
            },
            {
                "id": 37085537296,
                "preferredName": "Haoran Li",
                "firstName": "Haoran",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2511147",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7387787",
        "articleTitle": "Efficient Warranty-Aware Wear Leveling for Embedded Systems With PCM Main Memory",
        "volume": "24",
        "issue": "7",
        "startPage": "2535",
        "endPage": "2547",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085414713,
                "preferredName": "Sheng-Wei Cheng",
                "firstName": "Sheng-Wei",
                "lastName": "Cheng"
            },
            {
                "id": 37537830500,
                "preferredName": "Yuan-Hao Chang",
                "firstName": "Yuan-Hao",
                "lastName": "Chang"
            },
            {
                "id": 38238338200,
                "preferredName": "Tseng-Yi Chen",
                "firstName": "Tseng-Yi",
                "lastName": "Chen"
            },
            {
                "id": 37085405478,
                "preferredName": "Yu-Fen Chang",
                "firstName": "Yu-Fen",
                "lastName": "Chang"
            },
            {
                "id": 37560315300,
                "preferredName": "Hsin-Wen Wei",
                "firstName": "Hsin-Wen",
                "lastName": "Wei"
            },
            {
                "id": 37282746600,
                "preferredName": "Wei-Kuan Shih",
                "firstName": "Wei-Kuan",
                "lastName": "Shih"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2504459",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7360219",
        "articleTitle": "Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology",
        "volume": "24",
        "issue": "6",
        "startPage": "2234",
        "endPage": "2243",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085349747,
                "preferredName": "Woorham Bae",
                "firstName": "Woorham",
                "lastName": "Bae"
            },
            {
                "id": 37085393221,
                "preferredName": "Gyu-Seob Jeong",
                "firstName": "Gyu-Seob",
                "lastName": "Jeong"
            },
            {
                "id": 37085377754,
                "preferredName": "Yoonsoo Kim",
                "firstName": "Yoonsoo",
                "lastName": "Kim"
            },
            {
                "id": 37085638887,
                "preferredName": "Han-Kyu Chi",
                "firstName": "Han-Kyu",
                "lastName": "Chi"
            },
            {
                "id": 37274430800,
                "preferredName": "Deog-Kyoon Jeong",
                "firstName": "Deog-Kyoon",
                "lastName": "Jeong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2526904",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7428959",
        "articleTitle": "Efficient Architecture for Soft-Input Soft-Output Sphere Detection With Perfect Node Enumeration",
        "volume": "24",
        "issue": "9",
        "startPage": "2932",
        "endPage": "2945",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37888302200,
                "preferredName": "Esther P. Adeva",
                "firstName": "Esther P.",
                "lastName": "Adeva"
            },
            {
                "id": 37271859700,
                "preferredName": "Gerhard P. Fettweis",
                "firstName": "Gerhard P.",
                "lastName": "Fettweis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2448594",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7182374",
        "articleTitle": "Prebond Testing of Weak Defects in TSVs",
        "volume": "24",
        "issue": "4",
        "startPage": "1503",
        "endPage": "1514",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38275234100,
                "preferredName": "Daniel Arum\u00ed",
                "firstName": "Daniel",
                "lastName": "Arum\u00ed"
            },
            {
                "id": 38276190200,
                "preferredName": "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s",
                "firstName": "Rosa",
                "lastName": "Rodr\u00edguez-Monta\u00f1\u00e9s"
            },
            {
                "id": 37273619400,
                "preferredName": "Joan Figueras",
                "firstName": "Joan",
                "lastName": "Figueras"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2411258",
        "publicationYear": "2016",
        "publicationDate": "Feb. 2016",
        "articleNumber": "7067441",
        "articleTitle": "Logic-in-Memory With a Nonvolatile Programmable Metallization Cell",
        "volume": "24",
        "issue": "2",
        "startPage": "521",
        "endPage": "529",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37541357400,
                "preferredName": "Pilin Junsangsri",
                "firstName": "Pilin",
                "lastName": "Junsangsri"
            },
            {
                "id": 37556260600,
                "preferredName": "Jie Han",
                "firstName": "Jie",
                "lastName": "Han"
            },
            {
                "id": 37279999000,
                "preferredName": "Fabrizio Lombardi",
                "firstName": "Fabrizio",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2442260",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7137682",
        "articleTitle": "GenFin: Genetic Algorithm-Based Multiobjective Statistical Logic Circuit Optimization Using Incremental Statistical Analysis",
        "volume": "24",
        "issue": "3",
        "startPage": "1126",
        "endPage": "1139",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085409155,
                "preferredName": "Aoxiang Tang",
                "firstName": "Aoxiang",
                "lastName": "Tang"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2548564",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7454785",
        "articleTitle": "Defragmentation for Efficient Runtime Resource Management in NoC-Based Many-Core Systems",
        "volume": "24",
        "issue": "11",
        "startPage": "3359",
        "endPage": "3372",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085385246,
                "preferredName": "Jim Ng",
                "firstName": "Jim",
                "lastName": "Ng"
            },
            {
                "id": 37085826701,
                "preferredName": "Xiaohang Wang",
                "firstName": "Xiaohang",
                "lastName": "Wang"
            },
            {
                "id": 37575964000,
                "preferredName": "Amit Kumar Singh",
                "firstName": "Amit Kumar",
                "lastName": "Singh"
            },
            {
                "id": 37281072900,
                "preferredName": "Terrence Mak",
                "firstName": "Terrence",
                "lastName": "Mak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2504415",
        "publicationYear": "2016",
        "publicationDate": "June 2016",
        "articleNumber": "7362225",
        "articleTitle": "Power-Efficient Workload Balancing for Video Applications",
        "volume": "24",
        "issue": "6",
        "startPage": "2089",
        "endPage": "2102",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076391800,
                "preferredName": "Muhammad Usman Karim Khan",
                "firstName": "Muhammad Usman Karim",
                "lastName": "Khan"
            },
            {
                "id": 37408660000,
                "preferredName": "Muhammad Shafique",
                "firstName": "Muhammad",
                "lastName": "Shafique"
            },
            {
                "id": 37277243700,
                "preferredName": "J\u00f6rg Henkel",
                "firstName": "J\u00f6rg",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2513379",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7386703",
        "articleTitle": "Early Selection of Critical Paths for Reliable NBTI Aging-Delay Monitoring",
        "volume": "24",
        "issue": "7",
        "startPage": "2438",
        "endPage": "2448",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085451764,
                "preferredName": "Andres F. Gomez",
                "firstName": "Andres F.",
                "lastName": "Gomez"
            },
            {
                "id": 37273615800,
                "preferredName": "Victor Champac",
                "firstName": "Victor",
                "lastName": "Champac"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2492000",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7337452",
        "articleTitle": "A Novel Peak Power Supply Noise Measurement and Adaptation System for Integrated Circuits",
        "volume": "24",
        "issue": "5",
        "startPage": "1715",
        "endPage": "1727",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37407482200,
                "preferredName": "Xiaoxiao Wang",
                "firstName": "Xiaoxiao",
                "lastName": "Wang"
            },
            {
                "id": 37085777953,
                "preferredName": "Dongrong Zhang",
                "firstName": "Dongrong",
                "lastName": "Zhang"
            },
            {
                "id": 37291711300,
                "preferredName": "Donglin Su",
                "firstName": "Donglin",
                "lastName": "Su"
            },
            {
                "id": 37658536800,
                "preferredName": "Leroy Winemberg",
                "firstName": "Leroy",
                "lastName": "Winemberg"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2488624",
        "publicationYear": "2016",
        "publicationDate": "May 2016",
        "articleNumber": "7328317",
        "articleTitle": "A 60-GHz Dual-Mode Distributed Active Transformer Power Amplifier in 65-nm CMOS",
        "volume": "24",
        "issue": "5",
        "startPage": "1909",
        "endPage": "1916",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085780209,
                "preferredName": "Payam Masoumi Farahabadi",
                "firstName": "Payam",
                "lastName": "Masoumi Farahabadi"
            },
            {
                "id": 37530742500,
                "preferredName": "Kambiz Moez",
                "firstName": "Kambiz",
                "lastName": "Moez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2523759",
        "publicationYear": "2016",
        "publicationDate": "Sept. 2016",
        "articleNumber": "7407390",
        "articleTitle": "Detector for MLC NAND Flash Memory Using Neighbor-A-Priori Information",
        "volume": "24",
        "issue": "9",
        "startPage": "2827",
        "endPage": "2836",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085862733,
                "preferredName": "Chaudhry Adnan Aslam",
                "firstName": "Chaudhry",
                "lastName": "Adnan Aslam"
            },
            {
                "id": 37272208800,
                "preferredName": "Yong Liang Guan",
                "firstName": "Yong Liang",
                "lastName": "Guan"
            },
            {
                "id": 37391393000,
                "preferredName": "Kui Cai",
                "firstName": "Kui",
                "lastName": "Cai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2514272",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7389409",
        "articleTitle": "Area-Delay Efficient Digit-Serial Multiplier Based on  $k$ -Partitioning Scheme Combined With TMVP Block Recombination Approach",
        "volume": "24",
        "issue": "7",
        "startPage": "2413",
        "endPage": "2425",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37292809300,
                "preferredName": "Chiou-Yng Lee",
                "firstName": "Chiou-Yng",
                "lastName": "Lee"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod Kumar",
                "lastName": "Meher"
            },
            {
                "id": 37539137700,
                "preferredName": "Chung-Hsin Liu",
                "firstName": "Chung-Hsin",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2453366",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7202907",
        "articleTitle": "High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator",
        "volume": "24",
        "issue": "4",
        "startPage": "1484",
        "endPage": "1492",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37592197400,
                "preferredName": "Kyungho Ryu",
                "firstName": "Kyungho",
                "lastName": "Ryu"
            },
            {
                "id": 38467101900,
                "preferredName": "Jiwan Jung",
                "firstName": "Jiwan",
                "lastName": "Jung"
            },
            {
                "id": 38183014300,
                "preferredName": "Dong-Hoon Jung",
                "firstName": "Dong-Hoon",
                "lastName": "Jung"
            },
            {
                "id": 37086086293,
                "preferredName": "Jin Hyuk Kim",
                "firstName": "Jin Hyuk",
                "lastName": "Kim"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2523499",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7407668",
        "articleTitle": "Enhanced Built-In Self-Repair Techniques for Improving Fabrication Yield and Reliability of Embedded Memories",
        "volume": "24",
        "issue": "8",
        "startPage": "2726",
        "endPage": "2734",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280073100,
                "preferredName": "Shyue-Kung Lu",
                "firstName": "Shyue-Kung",
                "lastName": "Lu"
            },
            {
                "id": 37085757554,
                "preferredName": "Cheng-Ju Tsai",
                "firstName": "Cheng-Ju",
                "lastName": "Tsai"
            },
            {
                "id": 37267323000,
                "preferredName": "Masaki Hashizume",
                "firstName": "Masaki",
                "lastName": "Hashizume"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2547958",
        "publicationYear": "2016",
        "publicationDate": "Nov. 2016",
        "articleNumber": "7454788",
        "articleTitle": "A 24- $\\mu \\text{W}$ 12-bit 1-MS/s SAR ADC With Two-Step Decision DAC Switching in 110-nm CMOS",
        "volume": "24",
        "issue": "11",
        "startPage": "3334",
        "endPage": "3344",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37060918100,
                "preferredName": "Yung-Hui Chung",
                "firstName": "Yung-Hui",
                "lastName": "Chung"
            },
            {
                "id": 37085860065,
                "preferredName": "Chia-Wei Yen",
                "firstName": "Chia-Wei",
                "lastName": "Yen"
            },
            {
                "id": 37061001300,
                "preferredName": "Meng-Hsuan Wu",
                "firstName": "Meng-Hsuan",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2507438",
        "publicationYear": "2016",
        "publicationDate": "July 2016",
        "articleNumber": "7374744",
        "articleTitle": "10-Gb/s Distributed Amplifier-Based VCSEL Driver IC With ESD Protection in 130-nm CMOS",
        "volume": "24",
        "issue": "7",
        "startPage": "2502",
        "endPage": "2510",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085460512,
                "preferredName": "Tao Zhang",
                "firstName": "Tao",
                "lastName": "Zhang"
            },
            {
                "id": 37265688100,
                "preferredName": "Ping Gui",
                "firstName": "Ping",
                "lastName": "Gui"
            },
            {
                "id": 37085661525,
                "preferredName": "Sudipto Chakraborty",
                "firstName": "Sudipto",
                "lastName": "Chakraborty"
            },
            {
                "id": 37085482898,
                "preferredName": "Tianwei Liu",
                "firstName": "Tianwei",
                "lastName": "Liu"
            },
            {
                "id": 38238630000,
                "preferredName": "Guoying Wu",
                "firstName": "Guoying",
                "lastName": "Wu"
            },
            {
                "id": 37277537700,
                "preferredName": "Paulo Moreira",
                "firstName": "Paulo",
                "lastName": "Moreira"
            },
            {
                "id": 37594701200,
                "preferredName": "Filip Tavernier",
                "firstName": "Filip",
                "lastName": "Tavernier"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2434853",
        "publicationYear": "2016",
        "publicationDate": "March 2016",
        "articleNumber": "7155596",
        "articleTitle": "Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design",
        "volume": "24",
        "issue": "3",
        "startPage": "909",
        "endPage": "919",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38320061900,
                "preferredName": "Rabab Ezz-Eldin",
                "firstName": "Rabab",
                "lastName": "Ezz-Eldin"
            },
            {
                "id": 38271339900,
                "preferredName": "Magdy A. El-Moursy",
                "firstName": "Magdy A.",
                "lastName": "El-Moursy"
            },
            {
                "id": 37340443100,
                "preferredName": "Hesham F. A. Hamed",
                "firstName": "Hesham F. A.",
                "lastName": "Hamed"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2516520",
        "publicationYear": "2016",
        "publicationDate": "Aug. 2016",
        "articleNumber": "7398151",
        "articleTitle": "2.31-Gb/s/ch Area-Efficient Crosstalk Canceled Hybrid Capacitive Coupling Interconnect for 3-D Integration",
        "volume": "24",
        "issue": "8",
        "startPage": "2703",
        "endPage": "2711",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38247041400,
                "preferredName": "Myat-Thu-Linn Aung",
                "firstName": "Myat-Thu-Linn",
                "lastName": "Aung"
            },
            {
                "id": 37085781948,
                "preferredName": "Teck Heng Lim",
                "firstName": "Teck Heng",
                "lastName": "Lim"
            },
            {
                "id": 37335336700,
                "preferredName": "Takefumi Yoshikawa",
                "firstName": "Takefumi",
                "lastName": "Yoshikawa"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2015.2450192",
        "publicationYear": "2016",
        "publicationDate": "April 2016",
        "articleNumber": "7161388",
        "articleTitle": "Unlocking the True Potential of 3-D CPUs With Microfluidic Cooling",
        "volume": "24",
        "issue": "4",
        "startPage": "1515",
        "endPage": "1523",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085386931,
                "preferredName": "Caleb Serafy",
                "firstName": "Caleb",
                "lastName": "Serafy"
            },
            {
                "id": 38272618500,
                "preferredName": "Avram Bar-Cohen",
                "firstName": "Avram",
                "lastName": "Bar-Cohen"
            },
            {
                "id": 37278954800,
                "preferredName": "Ankur Srivastava",
                "firstName": "Ankur",
                "lastName": "Srivastava"
            },
            {
                "id": 37270592300,
                "preferredName": "Donald Yeung",
                "firstName": "Donald",
                "lastName": "Yeung"
            }
        ]
    }
]