

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s'
================================================================
* Date:           Mon Apr 28 20:13:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.121 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      170|      170|  5.100 us|  5.100 us|  169|  169|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      168|      168|         1|          1|          1|   169|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %layer7_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i76 %layer5_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %i1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop.split_ifconv" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 10 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 169, i64 169, i64 169" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:3.78ns O:3.78ns )   --->   "%layer5_out_read = read i76 @_ssdm_op_Read.ap_fifo.volatile.i76P0A, i76 %layer5_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 13 'read' 'layer5_out_read' <Predicate = true> <Delay = 3.78> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 76> <Depth = 169> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i76 %layer5_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 14 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = partselect i19 @_ssdm_op_PartSelect.i19.i76.i32.i32, i76 %layer5_out_read, i32 19, i32 37" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 15 'partselect' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln44_7 = partselect i19 @_ssdm_op_PartSelect.i19.i76.i32.i32, i76 %layer5_out_read, i32 38, i32 56" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 16 'partselect' 'trunc_ln44_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln44_8 = partselect i19 @_ssdm_op_PartSelect.i19.i76.i32.i32, i76 %layer5_out_read, i32 57, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 17 'partselect' 'trunc_ln44_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.25ns)   --->   "%icmp_ln51 = icmp_sgt  i19 %trunc_ln44, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 18 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln2 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i76 %layer5_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.68ns)   --->   "%icmp_ln52 = icmp_ne  i3 %trunc_ln52, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_35, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_33" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln2, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'add' 'add_ln52' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 10, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.11ns)   --->   "%icmp_ln52_10 = icmp_eq  i9 %tmp_s, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'icmp' 'icmp_ln52_10' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_37 = xor i1 %tmp_34, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'xor' 'not_tmp_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_13 = or i1 %tmp_36, i1 %not_tmp_37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'or' 'and_ln52_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_10, i1 %and_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'and' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_15)   --->   "%or_ln52_15 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'or' 'or_ln52_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%or_ln52_16 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'or' 'or_ln52_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_15)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_15 = select i1 %or_ln52_15, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'select' 'select_ln52_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%select_ln52_16 = select i1 %or_ln52_16, i6 %select_ln52_15, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'select' 'select_ln52_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data = select i1 %icmp_ln51, i6 %select_ln52_16, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 42 'select' 'out_data' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.25ns)   --->   "%icmp_ln51_5 = icmp_sgt  i19 %trunc_ln44_6, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'icmp' 'icmp_ln51_5' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%trunc_ln52_6 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 23, i32 28" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'partselect' 'trunc_ln52_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 22" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i3 @_ssdm_op_PartSelect.i3.i76.i32.i32, i76 %layer5_out_read, i32 19, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.68ns)   --->   "%icmp_ln52_11 = icmp_ne  i3 %tmp_32, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'icmp' 'icmp_ln52_11' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 28" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%or_ln52_17 = or i1 %tmp_40, i1 %icmp_ln52_11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'or' 'or_ln52_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%and_ln52_6 = and i1 %or_ln52_17, i1 %tmp_38" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'and' 'and_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%zext_ln52_5 = zext i1 %and_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_5 = add i6 %trunc_ln52_6, i6 %zext_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'add' 'add_ln52_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 29, i32 37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.11ns)   --->   "%icmp_ln52_12 = icmp_eq  i9 %tmp_41, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'icmp' 'icmp_ln52_12' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_5, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%not_tmp_44 = xor i1 %tmp_39, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'xor' 'not_tmp_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%and_ln52_15 = or i1 %tmp_42, i1 %not_tmp_44" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'or' 'and_ln52_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_42 = and i1 %icmp_ln52_12, i1 %and_ln52_15" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 60 'and' 'empty_42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_18)   --->   "%or_ln52_18 = or i1 %empty_42, i1 %tmp_37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 61 'or' 'or_ln52_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%xor_ln52_5 = xor i1 %empty_42, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'xor' 'xor_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%or_ln52_19 = or i1 %tmp_37, i1 %xor_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'or' 'or_ln52_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_18)   --->   "%select_ln52_17 = select i1 %tmp_37, i6 0, i6 %add_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'select' 'select_ln52_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_18 = select i1 %or_ln52_18, i6 %select_ln52_17, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'select' 'select_ln52_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%select_ln52_19 = select i1 %or_ln52_19, i6 %select_ln52_18, i6 %add_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'select' 'select_ln52_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_5 = select i1 %icmp_ln51_5, i6 %select_ln52_19, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 67 'select' 'out_data_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (2.25ns)   --->   "%icmp_ln51_6 = icmp_sgt  i19 %trunc_ln44_7, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 68 'icmp' 'icmp_ln51_6' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 56" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 69 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%trunc_ln52_7 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 42, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 70 'partselect' 'trunc_ln52_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 41" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i3 @_ssdm_op_PartSelect.i3.i76.i32.i32, i76 %layer5_out_read, i32 38, i32 40" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.68ns)   --->   "%icmp_ln52_13 = icmp_ne  i3 %tmp_45, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'icmp' 'icmp_ln52_13' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 42" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 75 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%or_ln52_20 = or i1 %tmp_47, i1 %icmp_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 76 'or' 'or_ln52_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%and_ln52_7 = and i1 %or_ln52_20, i1 %tmp_44" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'and' 'and_ln52_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_6)   --->   "%zext_ln52_6 = zext i1 %and_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'zext' 'zext_ln52_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_6 = add i6 %trunc_ln52_7, i6 %zext_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'add' 'add_ln52_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 48, i32 56" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.11ns)   --->   "%icmp_ln52_14 = icmp_eq  i9 %tmp_48, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'icmp' 'icmp_ln52_14' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_6, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%not_tmp_51 = xor i1 %tmp_46, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'xor' 'not_tmp_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%and_ln52_17 = or i1 %tmp_49, i1 %not_tmp_51" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 84 'or' 'and_ln52_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_43 = and i1 %icmp_ln52_14, i1 %and_ln52_17" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 85 'and' 'empty_43' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_21)   --->   "%or_ln52_21 = or i1 %empty_43, i1 %tmp_43" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'or' 'or_ln52_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node out_data_6)   --->   "%xor_ln52_6 = xor i1 %empty_43, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'xor' 'xor_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node out_data_6)   --->   "%or_ln52_22 = or i1 %tmp_43, i1 %xor_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'or' 'or_ln52_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_21)   --->   "%select_ln52_20 = select i1 %tmp_43, i6 0, i6 %add_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 89 'select' 'select_ln52_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_21 = select i1 %or_ln52_21, i6 %select_ln52_20, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 90 'select' 'select_ln52_21' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node out_data_6)   --->   "%select_ln52_22 = select i1 %or_ln52_22, i6 %select_ln52_21, i6 %add_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 91 'select' 'select_ln52_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_6 = select i1 %icmp_ln51_6, i6 %select_ln52_22, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 92 'select' 'out_data_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (2.25ns)   --->   "%icmp_ln51_7 = icmp_sgt  i19 %trunc_ln44_8, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 93 'icmp' 'icmp_ln51_7' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 94 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%trunc_ln52_8 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %layer5_out_read, i32 61, i32 66" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 95 'partselect' 'trunc_ln52_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 60" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i3 @_ssdm_op_PartSelect.i3.i76.i32.i32, i76 %layer5_out_read, i32 57, i32 59" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.68ns)   --->   "%icmp_ln52_15 = icmp_ne  i3 %tmp_52, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'icmp' 'icmp_ln52_15' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 66" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i76.i32, i76 %layer5_out_read, i32 61" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%or_ln52_23 = or i1 %tmp_54, i1 %icmp_ln52_15" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'or' 'or_ln52_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%and_ln52_8 = and i1 %or_ln52_23, i1 %tmp_51" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'and' 'and_ln52_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_7)   --->   "%zext_ln52_7 = zext i1 %and_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'zext' 'zext_ln52_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_7 = add i6 %trunc_ln52_8, i6 %zext_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'add' 'add_ln52_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i9 @_ssdm_op_PartSelect.i9.i76.i32.i32, i76 %layer5_out_read, i32 67, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 105 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (2.11ns)   --->   "%icmp_ln52_16 = icmp_eq  i9 %tmp_55, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 106 'icmp' 'icmp_ln52_16' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_7, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 107 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%not_tmp_58 = xor i1 %tmp_53, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 108 'xor' 'not_tmp_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%and_ln52_18 = or i1 %tmp_56, i1 %not_tmp_58" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 109 'or' 'and_ln52_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_44 = and i1 %icmp_ln52_16, i1 %and_ln52_18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 110 'and' 'empty_44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_24)   --->   "%or_ln52_24 = or i1 %empty_44, i1 %tmp_50" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 111 'or' 'or_ln52_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node out_data_7)   --->   "%xor_ln52_7 = xor i1 %empty_44, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 112 'xor' 'xor_ln52_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node out_data_7)   --->   "%or_ln52_25 = or i1 %tmp_50, i1 %xor_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 113 'or' 'or_ln52_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_24)   --->   "%select_ln52_23 = select i1 %tmp_50, i6 0, i6 %add_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 114 'select' 'select_ln52_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_24 = select i1 %or_ln52_24, i6 %select_ln52_23, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 115 'select' 'select_ln52_24' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node out_data_7)   --->   "%select_ln52_25 = select i1 %or_ln52_25, i6 %select_ln52_24, i6 %add_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 116 'select' 'select_ln52_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_7 = select i1 %icmp_ln51_7, i6 %select_ln52_25, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 117 'select' 'out_data_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i6.i6.i6.i6, i6 %out_data_7, i6 %out_data_6, i6 %out_data_5, i6 %out_data" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 118 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] ( I:3.78ns O:3.78ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %layer7_out, i24 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 119 'write' 'write_ln57' <Predicate = true> <Delay = 3.78> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.78> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 169> <FIFO>
ST_1 : Operation 120 [1/1] (2.11ns)   --->   "%i = add i8 %i1_load, i8 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 120 'add' 'i' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (2.11ns)   --->   "%icmp_ln41 = icmp_eq  i8 %i1_load, i8 168" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 121 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (1.61ns)   --->   "%store_ln41 = store i8 %i, i8 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 122 'store' 'store_ln41' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 123 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.61ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 124 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 14.121ns
The critical path consists of the following:
	fifo read operation ('layer5_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer5_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [13]  (3.780 ns)
	'icmp' operation 1 bit ('icmp_ln52_15', firmware/nnet_utils/nnet_activation_stream.h:52) [98]  (1.680 ns)
	'or' operation 1 bit ('or_ln52_23', firmware/nnet_utils/nnet_activation_stream.h:52) [101]  (0.000 ns)
	'and' operation 1 bit ('and_ln52_8', firmware/nnet_utils/nnet_activation_stream.h:52) [102]  (0.000 ns)
	'add' operation 6 bit ('add_ln52_7', firmware/nnet_utils/nnet_activation_stream.h:52) [104]  (1.946 ns)
	'or' operation 1 bit ('and_ln52_18', firmware/nnet_utils/nnet_activation_stream.h:52) [109]  (0.000 ns)
	'and' operation 1 bit ('empty_44', firmware/nnet_utils/nnet_activation_stream.h:52) [110]  (0.978 ns)
	'or' operation 1 bit ('or_ln52_24', firmware/nnet_utils/nnet_activation_stream.h:52) [111]  (0.000 ns)
	'select' operation 6 bit ('select_ln52_24', firmware/nnet_utils/nnet_activation_stream.h:52) [115]  (0.978 ns)
	'select' operation 6 bit ('select_ln52_25', firmware/nnet_utils/nnet_activation_stream.h:52) [116]  (0.000 ns)
	'select' operation 6 bit ('out_data', firmware/nnet_utils/nnet_activation_stream.h:51) [117]  (0.978 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer7_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [119]  (3.780 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
