- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [[Python bindings] Inferring Operation result type based on block builder function](https://discourse.llvm.org/t/python-bindings-inferring-operation-result-type-based-on-block-builder-function/61363#post_1)
- [How to put Large const data to .lrodata on Linux x86_64 &lpar;mcmodel&rpar;](https://discourse.llvm.org/t/how-to-put-large-const-data-to-lrodata-on-linux-x86-64-mcmodel/61362#post_1)
- [Is there a way to generate Verilog stripped of non-synthesis code?](https://discourse.llvm.org/t/is-there-a-way-to-generate-verilog-stripped-of-non-synthesis-code/61188#post_3)
- [RFC: Stand-alone build support](https://discourse.llvm.org/t/rfc-stand-alone-build-support/61291?page=2#post_27)
- [Is there a way to create a hash of synthesizable Verilog?](https://discourse.llvm.org/t/is-there-a-way-to-create-a-hash-of-synthesizable-verilog/61325#post_2)
<!-- DISCOURSE-LLVM:END -->
