Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../TransmitRecieve.v" in library work
Compiling verilog file "../BRG.v" in library work
Module <TransmitRecieve> compiled
Compiling verilog file "../spart.v" in library work
Module <BRG> compiled
Compiling verilog file "../driver.v" in library work
Module <spart> compiled
Compiling verilog file "../top_level.v" in library work
Module <driver> compiled
Module <top_level> compiled
No errors in compilation
Analysis of file <"top_level.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_level> in library <work>.

Analyzing hierarchy for module <spart> in library <work>.

Analyzing hierarchy for module <driver> in library <work> with parameters.
	IDLE = "01"
	LOAD_BAUD = "00"
	TRANSMIT = "10"

Analyzing hierarchy for module <TransmitRecieve> in library <work> with parameters.
	IDLE_RX = "00"
	IDLE_TX = "0"
	RX = "10"
	START = "01"
	TX = "1"
	WAIT_RX = "11"

Analyzing hierarchy for module <BRG> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_level>.
Module <top_level> is correct for synthesis.
 
Analyzing module <spart> in library <work>.
Module <spart> is correct for synthesis.
 
Analyzing module <TransmitRecieve> in library <work>.
	IDLE_RX = 2'b00
	IDLE_TX = 1'b0
	RX = 2'b10
	START = 2'b01
	TX = 1'b1
	WAIT_RX = 2'b11
Module <TransmitRecieve> is correct for synthesis.
 
Analyzing module <BRG> in library <work>.
Module <BRG> is correct for synthesis.
 
Analyzing module <driver> in library <work>.
	IDLE = 2'b01
	LOAD_BAUD = 2'b00
	TRANSMIT = 2'b10
Module <driver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <iocs> in unit <driver> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <driver>.
    Related source file is "../driver.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 81 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 81 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 81 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 81 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 4x16-bit ROM for signal <baud_rate>.
WARNING:Xst:737 - Found 8-bit latch for signal <data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit tristate buffer for signal <databus>.
    Found 1-bit register for signal <boot_complete>.
    Found 3-bit register for signal <state>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <driver> synthesized.


Synthesizing Unit <TransmitRecieve>.
    Related source file is "../TransmitRecieve.v".
WARNING:Xst:1780 - Signal <statusReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clr_rx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_rx> of Case statement line 205 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_rx> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:1608 - Relative priorities of control signals on register <tbr> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found finite state machine <FSM_0> for signal <state_rx>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <tbr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit register for signal <rx_buffer>.
    Found 1-bit register for signal <txd>.
    Found 1-bit register for signal <rda>.
    Found 5-bit up counter for signal <baud_cnt_rx>.
    Found 5-bit up counter for signal <baud_cnt_tx>.
    Found 5-bit up counter for signal <cnt_rx>.
    Found 5-bit up counter for signal <cnt_tx>.
    Found 1-bit register for signal <iorw_prev>.
    Found 1-bit register for signal <recieve_done>.
    Found 1-bit register for signal <rxd_ff_1>.
    Found 1-bit register for signal <rxd_ff_2>.
    Found 1-bit register for signal <set_recieve_done_ff>.
    Found 1-bit register for signal <state_tx>.
    Found 8-bit register for signal <tx_buffer>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  24 D-type flip-flop(s).
Unit <TransmitRecieve> synthesized.


Synthesizing Unit <BRG>.
    Related source file is "../BRG.v".
    Found 1-bit register for signal <enable>.
    Found 16-bit register for signal <DivisionBuffer>.
    Found 16-bit register for signal <DownCounter>.
    Found 16-bit subtractor for signal <DownCounter$addsub0000> created at line 75.
    Found 1-bit register for signal <load_ff1>.
    Found 1-bit register for signal <load_ff2>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <BRG> synthesized.


Synthesizing Unit <spart>.
    Related source file is "../spart.v".
    Found 8-bit tristate buffer for signal <databus>.
    Found 16-bit register for signal <divisionBuffer>.
    Found 1-bit register for signal <load_baud>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <spart> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "../top_level.v".
WARNING:Xst:646 - Signal <txd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <key_interrupt>.
    Found 1-bit register for signal <key_interrupt_ff2>.
    Found 1-bit register for signal <rda_ff>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <top_level> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x16-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Counters                                             : 4
 5-bit up counter                                      : 4
# Registers                                            : 23
 1-bit register                                        : 16
 16-bit register                                       : 3
 3-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <spart0/TransmitRecieve0/state_rx/FSM> on signal <state_rx[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 4x16-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Counters                                             : 4
 5-bit up counter                                      : 4
# Registers                                            : 91
 Flip-Flops                                            : 91
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit spart: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.
WARNING:Xst:2042 - Unit driver: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.

Optimizing unit <top_level> ...

Optimizing unit <TransmitRecieve> ...

Optimizing unit <BRG> ...
WARNING:Xst:2677 - Node <spart0/TransmitRecieve0/tx_buffer_7> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <spart0/TransmitRecieve0/tx_buffer_6> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <spart0/TransmitRecieve0/tx_buffer_5> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <spart0/TransmitRecieve0/tx_buffer_4> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <spart0/TransmitRecieve0/tx_buffer_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <spart0/TransmitRecieve0/tx_buffer_2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <spart0/TransmitRecieve0/tx_buffer_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <spart0/TransmitRecieve0/tx_buffer_0> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <spart0/TransmitRecieve0/txd> of sequential type is unconnected in block <top_level>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 0.

Final Macro Processing ...

Processing Unit <top_level> :
	Found 2-bit shift register for signal <spart0/BRG0/load_ff2>.
Unit <top_level> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level.ngr
Top Level Output File Name         : top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 171
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 1
#      LUT2                        : 11
#      LUT3                        : 13
#      LUT4                        : 23
#      LUT5                        : 46
#      LUT6                        : 27
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 112
#      FD                          : 20
#      FDC                         : 3
#      FDCE                        : 8
#      FDE                         : 1
#      FDR                         : 41
#      FDRE                        : 29
#      FDS                         : 1
#      LD                          : 8
#      LDCP                        : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 5
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             112  out of  69120     0%  
 Number of Slice LUTs:                  139  out of  69120     0%  
    Number used as Logic:               138  out of  69120     0%  
    Number used as Memory:                1  out of  17920     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    166
   Number with an unused Flip Flop:      54  out of    166    32%  
   Number with an unused LUT:            27  out of    166    16%  
   Number of fully used LUT-FF pairs:    85  out of    166    51%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    640     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+-------------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)               | Load  |
------------------------------------------------------------------------------+-------------------------------------+-------+
clk                                                                           | BUFGP                               | 104   |
driver0/data_not0001(driver0/data_not00011:O)                                 | NONE(*)(driver0/data_7)             | 8     |
spart0/TransmitRecieve0/tx_done(spart0/TransmitRecieve0/tx_done_cmp_eq00001:O)| NONE(*)(spart0/TransmitRecieve0/tbr)| 1     |
------------------------------------------------------------------------------+-------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------+----------------------------------+-------+
Control Signal                                                             | Buffer(FF name)                  | Load  |
---------------------------------------------------------------------------+----------------------------------+-------+
rst                                                                        | IBUF                             | 12    |
spart0/TransmitRecieve0/tbr_and0000(spart0/TransmitRecieve0/tbr_and00001:O)| NONE(spart0/TransmitRecieve0/tbr)| 1     |
---------------------------------------------------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.971ns (Maximum Frequency: 336.587MHz)
   Minimum input arrival time before clock: 3.238ns
   Maximum output required time after clock: 3.945ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.971ns (frequency: 336.587MHz)
  Total number of paths / destination ports: 1111 / 151
-------------------------------------------------------------------------
Delay:               2.971ns (Levels of Logic = 3)
  Source:            spart0/BRG0/DownCounter_5 (FF)
  Destination:       spart0/BRG0/DownCounter_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: spart0/BRG0/DownCounter_5 to spart0/BRG0/DownCounter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.471   1.080  spart0/BRG0/DownCounter_5 (spart0/BRG0/DownCounter_5)
     LUT6:I0->O            1   0.094   0.576  spart0/BRG0/DownCounter_or000037_SW0 (N28)
     LUT6:I4->O           16   0.094   0.562  spart0/BRG0/DownCounter_or000037 (spart0/BRG0/DownCounter_or0000)
     LUT5:I4->O            1   0.094   0.000  spart0/BRG0/DownCounter_mux0000<6>1 (spart0/BRG0/DownCounter_mux0000<6>)
     FDR:D                    -0.018          spart0/BRG0/DownCounter_6
    ----------------------------------------
    Total                      2.971ns (0.753ns logic, 2.218ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'driver0/data_not0001'
  Clock period: 1.996ns (frequency: 501.002MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.996ns (Levels of Logic = 2)
  Source:            driver0/data_7 (LATCH)
  Destination:       driver0/data_7 (LATCH)
  Source Clock:      driver0/data_not0001 falling
  Destination Clock: driver0/data_not0001 falling

  Data Path: driver0/data_7 to driver0/data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.736   0.491  driver0/data_7 (driver0/data_7)
     LUT4:I3->O            2   0.094   0.581  databus<7>LogicTrst1 (databus<7>)
     LUT6:I4->O            1   0.094   0.000  driver0/data_mux0000<7>1 (driver0/data_mux0000<7>)
     LD:D                     -0.071          driver0/data_7
    ----------------------------------------
    Total                      1.996ns (0.924ns logic, 1.072ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'driver0/data_not0001'
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Offset:              2.019ns (Levels of Logic = 2)
  Source:            br_cfg<0> (PAD)
  Destination:       driver0/data_7 (LATCH)
  Destination Clock: driver0/data_not0001 falling

  Data Path: br_cfg<0> to driver0/data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.818   1.107  br_cfg_0_IBUF (br_cfg_0_IBUF)
     LUT6:I0->O            1   0.094   0.000  driver0/data_mux0000<2>1 (driver0/data_mux0000<2>)
     LD:D                     -0.071          driver0/data_2
    ----------------------------------------
    Total                      2.019ns (0.912ns logic, 1.107ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 126 / 94
-------------------------------------------------------------------------
Offset:              3.238ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       spart0/TransmitRecieve0/baud_cnt_rx_4 (FF)
  Destination Clock: clk rising

  Data Path: rst to spart0/TransmitRecieve0/baud_cnt_rx_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   0.818   0.847  rst_IBUF (rst_IBUF)
     LUT3:I0->O            1   0.094   0.789  spart0/TransmitRecieve0/baud_cnt_rx_or0000_SW1 (N111)
     LUT6:I2->O            5   0.094   0.502  spart0/TransmitRecieve0/baud_cnt_rx_or0000 (spart0/TransmitRecieve0/baud_cnt_rx_or0000)
     LUT3:I2->O            1   0.094   0.000  spart0/TransmitRecieve0/baud_cnt_rx_0_rstpot (spart0/TransmitRecieve0/baud_cnt_rx_0_rstpot)
     FD:D                     -0.018          spart0/TransmitRecieve0/baud_cnt_rx_0
    ----------------------------------------
    Total                      3.238ns (1.100ns logic, 2.138ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 9
-------------------------------------------------------------------------
Offset:              3.945ns (Levels of Logic = 2)
  Source:            key_interrupt (FF)
  Destination:       key_interrupt_pulse (PAD)
  Source Clock:      clk rising

  Data Path: key_interrupt to key_interrupt_pulse
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.471   0.592  key_interrupt (key_interrupt)
     LUT2:I0->O            1   0.094   0.336  key_interrupt_pulse1 (key_interrupt_pulse_OBUF)
     OBUF:I->O                 2.452          key_interrupt_pulse_OBUF (key_interrupt_pulse)
    ----------------------------------------
    Total                      3.945ns (3.017ns logic, 0.928ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.18 secs
 
--> 

Total memory usage is 392372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    9 (   0 filtered)

