INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/TFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/Divide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/FifoTesting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoTesting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/ConvolutionEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvolutionEngine
INFO: [VRFC 10-2458] undeclared symbol DSP_Out11, assumed default net type wire [C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/ConvolutionEngine.v:236]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/FifoBuffer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FifoBuffer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/hdl/myip_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/hdl/myip_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/TopLevel_Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_Convolution
INFO: [VRFC 10-2458] undeclared symbol data_out_red, assumed default net type wire [C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/TopLevel_Convolution.v:981]
INFO: [VRFC 10-2458] undeclared symbol data_out_green, assumed default net type wire [C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/TopLevel_Convolution.v:982]
INFO: [VRFC 10-2458] undeclared symbol data_out_blue, assumed default net type wire [C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/TopLevel_Convolution.v:983]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/hdl/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2458] undeclared symbol s00_axis_sof, assumed default net type wire [C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/hdl/myip_v1_0.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_myip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sim_1/new/design_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/mult_gen_1/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/mult_gen_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_3
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/mult_gen_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_3
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_12
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_12_viv
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_12
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ip/design_1_myip_0_0/src/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.ip_user_files/bd/design_1/ip/design_1_myip_0_0/src/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
