{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642802851275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642802851275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 22 01:07:31 2022 " "Processing started: Sat Jan 22 01:07:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642802851275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802851275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calsoc -c calsoc " "Command: quartus_map --read_settings_files=on --write_settings_files=off calsoc -c calsoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802851275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642802851649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642802851649 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "issp.qsys " "Elaborating Platform Designer system entity \"issp.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802862342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.22.01:07:46 Progress: Loading quartus/issp.qsys " "2022.01.22.01:07:46 Progress: Loading quartus/issp.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802866929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.22.01:07:47 Progress: Reading input file " "2022.01.22.01:07:47 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802867946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.22.01:07:47 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\] " "2022.01.22.01:07:47 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802867998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.22.01:07:48 Progress: Parameterizing module in_system_sources_probes_0 " "2022.01.22.01:07:48 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802868154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.22.01:07:48 Progress: Building connections " "2022.01.22.01:07:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802868157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.22.01:07:48 Progress: Parameterizing connections " "2022.01.22.01:07:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802868157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.22.01:07:48 Progress: Validating " "2022.01.22.01:07:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802868179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.01.22.01:07:49 Progress: Done reading input file " "2022.01.22.01:07:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802869048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Issp: Generating issp \"issp\" for QUARTUS_SYNTH " "Issp: Generating issp \"issp\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802870418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"issp\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"issp\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802871841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Issp: Done \"issp\" with 2 modules, 2 files " "Issp: Done \"issp\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802871842 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "issp.qsys " "Finished elaborating Platform Designer system entity \"issp.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802872562 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wbxbar.v(870) " "Verilog HDL information at wbxbar.v(870): always construct contains both blocking and non-blocking assignments" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 870 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642802872580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/wbxbar.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wbxbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 wbxbar " "Found entity 1: wbxbar" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_SETUP uart_setup wbuart.v(74) " "Verilog HDL Declaration information at wbuart.v(74): object \"UART_SETUP\" differs only in case from object \"uart_setup\" in the same scope" {  } { { "../calsoc/src/wbuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1642802872584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/wbuart.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wbuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 wbuart " "Found entity 1: wbuart" {  } { { "../calsoc/src/wbuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872584 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../calsoc/src/wb_ram_sc_sw.v(13) " "Unrecognized synthesis attribute \"ram_style\" at ../calsoc/src/wb_ram_sc_sw.v(13)" {  } { { "../calsoc/src/wb_ram_sc_sw.v" "" { Text "D:/prg/cal_soc/calsoc/src/wb_ram_sc_sw.v" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/wb_ram_sc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/wb_ram_sc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../calsoc/src/wb_ram_sc_sw.v" "" { Text "D:/prg/cal_soc/calsoc/src/wb_ram_sc_sw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/ufifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/ufifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ufifo " "Found entity 1: ufifo" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/txuart.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/txuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 txuart " "Found entity 1: txuart" {  } { { "../calsoc/src/txuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/txuart.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/skidbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/skidbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 skidbuffer " "Found entity 1: skidbuffer" {  } { { "../calsoc/src/skidbuffer.v" "" { Text "D:/prg/cal_soc/calsoc/src/skidbuffer.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/rxuart.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/rxuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxuart " "Found entity 1: rxuart" {  } { { "../calsoc/src/rxuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/rxuart.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/ram_wb_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /prg/cal_soc/calsoc/src/ram_wb_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/ram_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/ram_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../calsoc/src/ram_wb.v" "" { Text "D:/prg/cal_soc/calsoc/src/ram_wb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872602 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872604 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872604 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872604 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(331)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872604 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872604 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872604 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(402)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872604 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1036) " "Verilog HDL warning at picorv32.v(1036): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1036 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872606 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1116) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1116)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872606 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1245) " "Verilog HDL warning at picorv32.v(1245): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872606 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1246) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1246)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1246) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1246)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1262) " "Verilog HDL warning at picorv32.v(1262): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1263) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1263)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1263) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1263)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1306) " "Verilog HDL warning at picorv32.v(1306): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1309) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1309)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1344) " "Verilog HDL warning at picorv32.v(1344): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1399) " "Verilog HDL warning at picorv32.v(1399): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1400) " "Verilog HDL warning at picorv32.v(1400): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1412) " "Verilog HDL warning at picorv32.v(1412): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1431) " "Verilog HDL warning at picorv32.v(1431): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1432) " "Verilog HDL warning at picorv32.v(1432): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1435) " "Verilog HDL warning at picorv32.v(1435): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1450) " "Verilog HDL warning at picorv32.v(1450): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1480) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1480)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1480) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1480)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1492) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1492)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1492 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1575) " "Verilog HDL warning at picorv32.v(1575): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1576) " "Verilog HDL warning at picorv32.v(1576): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1578) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1578)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1578 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1622) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1622)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1622) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1622)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872608 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1730) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1730)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1730 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1761) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1761)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1761 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1831) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1831)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1831) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1831)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1839) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1839)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1839) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1839)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1854) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1854)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1854) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1854)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1879) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1879)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1879) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1879)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../calsoc/src/picorv32.v(1896) " "Unrecognized synthesis attribute \"parallel_case\" at ../calsoc/src/picorv32.v(1896)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../calsoc/src/picorv32.v(1896) " "Unrecognized synthesis attribute \"full_case\" at ../calsoc/src/picorv32.v(1896)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1969) " "Verilog HDL warning at picorv32.v(1969): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1969 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872610 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1397) " "Verilog HDL information at picorv32.v(1397): always construct contains both blocking and non-blocking assignments" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1397 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642802872610 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2462) " "Verilog HDL warning at picorv32.v(2462): extended using \"x\" or \"z\"" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642802872610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file /prg/cal_soc/calsoc/src/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872612 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872612 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872612 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872612 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872612 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872612 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872612 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "../calsoc/src/gpio_top.v" "" { Text "D:/prg/cal_soc/calsoc/src/gpio_top.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /prg/cal_soc/calsoc/src/gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/calsoc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/calsoc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calsoc " "Found entity 1: calsoc" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prg/cal_soc/calsoc/src/addrdecode.v 1 1 " "Found 1 design units, including 1 entities, in source file /prg/cal_soc/calsoc/src/addrdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrdecode " "Found entity 1: addrdecode" {  } { { "../calsoc/src/addrdecode.v" "" { Text "D:/prg/cal_soc/calsoc/src/addrdecode.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/db.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/db.sv" { { "Info" "ISGN_ENTITY_NAME" "1 db " "Found entity 1: db" {  } { { "output_files/db.sv" "" { Text "D:/prg/cal_soc/quartus/output_files/db.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp/issp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp/issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 issp " "Found entity 1: issp" {  } { { "db/ip/issp/issp.v" "" { Text "D:/prg/cal_soc/quartus/db/ip/issp/issp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/issp/submodules/altsource_probe_top.v" "" { Text "D:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802872629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802872629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "db " "Elaborating entity \"db\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642802872704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calsoc calsoc:cal " "Elaborating entity \"calsoc\" for hierarchy \"calsoc:cal\"" {  } { { "output_files/db.sv" "cal" { Text "D:/prg/cal_soc/quartus/output_files/db.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802872711 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1611 0 8192 calsoc.sv(138) " "Verilog HDL warning at calsoc.sv(138): number of words (1611) in memory file does not match the number of elements in the address range \[0:8192\]" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 138 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1642802872780 "|db|calsoc:cal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.data_a 0 calsoc.sv(29) " "Net \"data.data_a\" at calsoc.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642802875202 "|db|calsoc:cal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.waddr_a 0 calsoc.sv(29) " "Net \"data.waddr_a\" at calsoc.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642802875202 "|db|calsoc:cal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pcpi_rd 0 calsoc.sv(159) " "Net \"pcpi_rd\" at calsoc.sv(159) has no driver or initial value, using a default initial value '0'" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 159 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642802875202 "|db|calsoc:cal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "irq 0 calsoc.sv(162) " "Net \"irq\" at calsoc.sv(162) has no driver or initial value, using a default initial value '0'" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 162 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642802875202 "|db|calsoc:cal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data.we_a 0 calsoc.sv(29) " "Net \"data.we_a\" at calsoc.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642802875203 "|db|calsoc:cal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pcpi_wr 0 calsoc.sv(158) " "Net \"pcpi_wr\" at calsoc.sv(158) has no driver or initial value, using a default initial value '0'" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 158 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642802875204 "|db|calsoc:cal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pcpi_wait 0 calsoc.sv(160) " "Net \"pcpi_wait\" at calsoc.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642802875204 "|db|calsoc:cal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pcpi_ready 0 calsoc.sv(161) " "Net \"pcpi_ready\" at calsoc.sv(161) has no driver or initial value, using a default initial value '0'" {  } { { "../calsoc/src/calsoc.sv" "" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 161 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642802875204 "|db|calsoc:cal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbxbar calsoc:cal\|wbxbar:wbbus " "Elaborating entity \"wbxbar\" for hierarchy \"calsoc:cal\|wbxbar:wbbus\"" {  } { { "../calsoc/src/calsoc.sv" "wbbus" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_mpending wbxbar.v(201) " "Verilog HDL or VHDL warning at wbxbar.v(201): object \"w_mpending\" assigned a value but never read" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875301 "|db|calsoc:cal|wbxbar:wbbus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 wbxbar.v(303) " "Verilog HDL assignment warning at wbxbar.v(303): truncated value with size 32 to match size of target (5)" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875301 "|db|calsoc:cal|wbxbar:wbbus"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "sgrant wbxbar.v(376) " "Verilog HDL warning at wbxbar.v(376): initial value for variable sgrant should be constant" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 376 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1642802875301 "|db|calsoc:cal|wbxbar:wbbus"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_mindex wbxbar.v(572) " "Verilog HDL Always Construct warning at wbxbar.v(572): variable \"r_mindex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 572 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1642802875301 "|db|calsoc:cal|wbxbar:wbbus"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "o_scyc wbxbar.v(726) " "Verilog HDL warning at wbxbar.v(726): initial value for variable o_scyc should be constant" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 726 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1642802875301 "|db|calsoc:cal|wbxbar:wbbus"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "o_sstb wbxbar.v(727) " "Verilog HDL warning at wbxbar.v(727): initial value for variable o_sstb should be constant" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 727 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1642802875301 "|db|calsoc:cal|wbxbar:wbbus"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wbxbar.v(1003) " "Verilog HDL Case Statement information at wbxbar.v(1003): all case item expressions in this case statement are onehot" {  } { { "../calsoc/src/wbxbar.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 1003 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1642802875301 "|db|calsoc:cal|wbxbar:wbbus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skidbuffer calsoc:cal\|wbxbar:wbbus\|skidbuffer:DECODE_REQUEST\[0\].iskid " "Elaborating entity \"skidbuffer\" for hierarchy \"calsoc:cal\|wbxbar:wbbus\|skidbuffer:DECODE_REQUEST\[0\].iskid\"" {  } { { "../calsoc/src/wbxbar.v" "DECODE_REQUEST\[0\].iskid" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrdecode calsoc:cal\|wbxbar:wbbus\|addrdecode:DECODE_REQUEST\[0\].adcd " "Elaborating entity \"addrdecode\" for hierarchy \"calsoc:cal\|wbxbar:wbbus\|addrdecode:DECODE_REQUEST\[0\].adcd\"" {  } { { "../calsoc/src/wbxbar.v" "DECODE_REQUEST\[0\].adcd" { Text "D:/prg/cal_soc/calsoc/src/wbxbar.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addrdecode.v(68) " "Verilog HDL assignment warning at addrdecode.v(68): truncated value with size 32 to match size of target (4)" {  } { { "../calsoc/src/addrdecode.v" "" { Text "D:/prg/cal_soc/calsoc/src/addrdecode.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875306 "|db|calsoc:cal|wbxbar:wbbus|addrdecode:DECODE_REQUEST[0].adcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top calsoc:cal\|gpio_top:gpioa " "Elaborating entity \"gpio_top\" for hierarchy \"calsoc:cal\|gpio_top:gpioa\"" {  } { { "../calsoc/src/calsoc.sv" "gpioa" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875307 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(988) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(988): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../calsoc/src/gpio_top.v" "" { Text "D:/prg/cal_soc/calsoc/src/gpio_top.v" 988 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1642802875312 "|db|calsoc:cal|gpio_top:gpioa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wb calsoc:cal\|ram_wb:ram " "Elaborating entity \"ram_wb\" for hierarchy \"calsoc:cal\|ram_wb:ram\"" {  } { { "../calsoc/src/calsoc.sv" "ram" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram calsoc:cal\|ram_wb:ram\|ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"calsoc:cal\|ram_wb:ram\|ram:ram0\"" {  } { { "../calsoc/src/ram_wb.v" "ram0" { Text "D:/prg/cal_soc/calsoc/src/ram_wb.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbuart calsoc:cal\|wbuart:uart1 " "Elaborating entity \"wbuart\" for hierarchy \"calsoc:cal\|wbuart:uart1\"" {  } { { "../calsoc/src/calsoc.sv" "uart1" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wbuart.v(49) " "Verilog HDL assignment warning at wbuart.v(49): truncated value with size 32 to match size of target (4)" {  } { { "../calsoc/src/wbuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875320 "|db|calsoc:cal|wbuart:uart1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused wbuart.v(520) " "Verilog HDL or VHDL warning at wbuart.v(520): object \"unused\" assigned a value but never read" {  } { { "../calsoc/src/wbuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875320 "|db|calsoc:cal|wbuart:uart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 wbuart.v(120) " "Verilog HDL assignment warning at wbuart.v(120): truncated value with size 32 to match size of target (31)" {  } { { "../calsoc/src/wbuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875320 "|db|calsoc:cal|wbuart:uart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wbuart.v(217) " "Verilog HDL assignment warning at wbuart.v(217): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/wbuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875320 "|db|calsoc:cal|wbuart:uart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxuart calsoc:cal\|wbuart:uart1\|rxuart:rx " "Elaborating entity \"rxuart\" for hierarchy \"calsoc:cal\|wbuart:uart1\|rxuart:rx\"" {  } { { "../calsoc/src/wbuart.v" "rx" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 rxuart.v(208) " "Verilog HDL assignment warning at rxuart.v(208): truncated value with size 32 to match size of target (28)" {  } { { "../calsoc/src/rxuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/rxuart.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875323 "|db|calsoc:cal|wbuart:uart1|rxuart:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rxuart.v(337) " "Verilog HDL assignment warning at rxuart.v(337): truncated value with size 32 to match size of target (4)" {  } { { "../calsoc/src/rxuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/rxuart.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875323 "|db|calsoc:cal|wbuart:uart1|rxuart:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ufifo calsoc:cal\|wbuart:uart1\|ufifo:rxfifo " "Elaborating entity \"ufifo\" for hierarchy \"calsoc:cal\|wbuart:uart1\|ufifo:rxfifo\"" {  } { { "../calsoc/src/wbuart.v" "rxfifo" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(87) " "Verilog HDL assignment warning at ufifo.v(87): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875326 "|db|calsoc:cal|wbuart:uart1|ufifo:rxfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(88) " "Verilog HDL assignment warning at ufifo.v(88): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875326 "|db|calsoc:cal|wbuart:uart1|ufifo:rxfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(179) " "Verilog HDL assignment warning at ufifo.v(179): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875326 "|db|calsoc:cal|wbuart:uart1|ufifo:rxfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(180) " "Verilog HDL assignment warning at ufifo.v(180): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875326 "|db|calsoc:cal|wbuart:uart1|ufifo:rxfifo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ufifo.v(241) " "Verilog HDL Case Statement information at ufifo.v(241): all case item expressions in this case statement are onehot" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 241 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1642802875326 "|db|calsoc:cal|wbuart:uart1|ufifo:rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ufifo calsoc:cal\|wbuart:uart1\|ufifo:txfifo " "Elaborating entity \"ufifo\" for hierarchy \"calsoc:cal\|wbuart:uart1\|ufifo:txfifo\"" {  } { { "../calsoc/src/wbuart.v" "txfifo" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(87) " "Verilog HDL assignment warning at ufifo.v(87): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875330 "|db|calsoc:cal|wbuart:uart1|ufifo:txfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(88) " "Verilog HDL assignment warning at ufifo.v(88): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875330 "|db|calsoc:cal|wbuart:uart1|ufifo:txfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(179) " "Verilog HDL assignment warning at ufifo.v(179): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875330 "|db|calsoc:cal|wbuart:uart1|ufifo:txfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(180) " "Verilog HDL assignment warning at ufifo.v(180): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875330 "|db|calsoc:cal|wbuart:uart1|ufifo:txfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(254) " "Verilog HDL assignment warning at ufifo.v(254): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875330 "|db|calsoc:cal|wbuart:uart1|ufifo:txfifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ufifo.v(257) " "Verilog HDL assignment warning at ufifo.v(257): truncated value with size 32 to match size of target (10)" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875331 "|db|calsoc:cal|wbuart:uart1|ufifo:txfifo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ufifo.v(258) " "Verilog HDL Case Statement information at ufifo.v(258): all case item expressions in this case statement are onehot" {  } { { "../calsoc/src/ufifo.v" "" { Text "D:/prg/cal_soc/calsoc/src/ufifo.v" 258 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1642802875331 "|db|calsoc:cal|wbuart:uart1|ufifo:txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txuart calsoc:cal\|wbuart:uart1\|txuart:tx " "Elaborating entity \"txuart\" for hierarchy \"calsoc:cal\|wbuart:uart1\|txuart:tx\"" {  } { { "../calsoc/src/wbuart.v" "tx" { Text "D:/prg/cal_soc/calsoc/src/wbuart.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused txuart.v(431) " "Verilog HDL or VHDL warning at txuart.v(431): object \"unused\" assigned a value but never read" {  } { { "../calsoc/src/txuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/txuart.v" 431 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875335 "|db|calsoc:cal|wbuart:uart1|txuart:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txuart.v(231) " "Verilog HDL assignment warning at txuart.v(231): truncated value with size 32 to match size of target (4)" {  } { { "../calsoc/src/txuart.v" "" { Text "D:/prg/cal_soc/calsoc/src/txuart.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875335 "|db|calsoc:cal|wbuart:uart1|txuart:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_wb calsoc:cal\|picorv32_wb:pico " "Elaborating entity \"picorv32_wb\" for hierarchy \"calsoc:cal\|picorv32_wb:pico\"" {  } { { "../calsoc/src/calsoc.sv" "pico" { Text "D:/prg/cal_soc/calsoc/src/calsoc.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core " "Elaborating entity \"picorv32\" for hierarchy \"calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core\"" {  } { { "../calsoc/src/picorv32.v" "picorv32_core" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(181) " "Verilog HDL or VHDL warning at picorv32.v(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875361 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(183) " "Verilog HDL or VHDL warning at picorv32.v(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(184) " "Verilog HDL or VHDL warning at picorv32.v(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(185) " "Verilog HDL or VHDL warning at picorv32.v(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(186) " "Verilog HDL or VHDL warning at picorv32.v(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(187) " "Verilog HDL or VHDL warning at picorv32.v(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(188) " "Verilog HDL or VHDL warning at picorv32.v(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(189) " "Verilog HDL or VHDL warning at picorv32.v(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(375) " "Verilog HDL or VHDL warning at picorv32.v(375): object \"mem_busy\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(695) " "Verilog HDL or VHDL warning at picorv32.v(695): object \"dbg_rs1val\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(696) " "Verilog HDL or VHDL warning at picorv32.v(696): object \"dbg_rs2val\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(697) " "Verilog HDL or VHDL warning at picorv32.v(697): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(698) " "Verilog HDL or VHDL warning at picorv32.v(698): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(767) " "Verilog HDL or VHDL warning at picorv32.v(767): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1179) " "Verilog HDL or VHDL warning at picorv32.v(1179): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(332) " "Verilog HDL warning at picorv32.v(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 332 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(332) " "Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(617) " "Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1240) " "Verilog HDL assignment warning at picorv32.v(1240): truncated value with size 33 to match size of target (32)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1245) " "Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 32 to match size of target (1)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1247) " "Verilog HDL warning at picorv32.v(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1247 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1247) " "Verilog HDL Case Statement warning at picorv32.v(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1247 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1642802875362 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1264) " "Verilog HDL warning at picorv32.v(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1264 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1264) " "Verilog HDL Case Statement warning at picorv32.v(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1264 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1310) " "Verilog HDL warning at picorv32.v(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1310 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1310) " "Verilog HDL Case Statement warning at picorv32.v(1310): incomplete case statement has no default case item" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1310 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1344) " "Verilog HDL assignment warning at picorv32.v(1344): truncated value with size 32 to match size of target (5)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1399) " "Verilog HDL assignment warning at picorv32.v(1399): truncated value with size 32 to match size of target (5)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1421) " "Verilog HDL assignment warning at picorv32.v(1421): truncated value with size 32 to match size of target (4)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1423) " "Verilog HDL assignment warning at picorv32.v(1423): truncated value with size 32 to match size of target (4)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1493) " "Verilog HDL warning at picorv32.v(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1493 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1589) " "Verilog HDL assignment warning at picorv32.v(1589): truncated value with size 32 to match size of target (5)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1623) " "Verilog HDL warning at picorv32.v(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1623 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1623) " "Verilog HDL Case Statement warning at picorv32.v(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1623 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1726) " "Verilog HDL assignment warning at picorv32.v(1726): truncated value with size 32 to match size of target (5)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1756) " "Verilog HDL assignment warning at picorv32.v(1756): truncated value with size 32 to match size of target (5)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1832) " "Verilog HDL warning at picorv32.v(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1832 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1832) " "Verilog HDL Case Statement warning at picorv32.v(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1832 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1837) " "Verilog HDL assignment warning at picorv32.v(1837): truncated value with size 32 to match size of target (5)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1840) " "Verilog HDL warning at picorv32.v(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1840 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1840) " "Verilog HDL Case Statement warning at picorv32.v(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1840 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1845) " "Verilog HDL assignment warning at picorv32.v(1845): truncated value with size 32 to match size of target (5)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1855) " "Verilog HDL warning at picorv32.v(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1855 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1855) " "Verilog HDL Case Statement warning at picorv32.v(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1855 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1880) " "Verilog HDL warning at picorv32.v(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1880 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1880) " "Verilog HDL Case Statement warning at picorv32.v(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1880 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1897) " "Verilog HDL warning at picorv32.v(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1897 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1897) " "Verilog HDL Case Statement warning at picorv32.v(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 1897 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1642802875363 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_mul calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core\|picorv32_pcpi_mul:pcpi_mul " "Elaborating entity \"picorv32_pcpi_mul\" for hierarchy \"calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core\|picorv32_pcpi_mul:pcpi_mul\"" {  } { { "../calsoc/src/picorv32.v" "pcpi_mul" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2286) " "Verilog HDL assignment warning at picorv32.v(2286): truncated value with size 32 to match size of target (7)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875368 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2294) " "Verilog HDL assignment warning at picorv32.v(2294): truncated value with size 32 to match size of target (7)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875368 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 picorv32.v(2308) " "Verilog HDL assignment warning at picorv32.v(2308): truncated value with size 64 to match size of target (32)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875368 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_div calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div " "Elaborating entity \"picorv32_pcpi_div\" for hierarchy \"calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core\|picorv32_pcpi_div:pcpi_div\"" {  } { { "../calsoc/src/picorv32.v" "pcpi_div" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875369 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "picorv32.v(2473) " "Verilog HDL error at picorv32.v(2473): constant value overflow" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2473 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1642802875372 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 picorv32.v(2494) " "Verilog HDL assignment warning at picorv32.v(2494): truncated value with size 63 to match size of target (32)" {  } { { "../calsoc/src/picorv32.v" "" { Text "D:/prg/cal_soc/calsoc/src/picorv32.v" 2494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642802875372 "|db|calsoc:cal|picorv32_wb:pico|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "issp issp:u0 " "Elaborating entity \"issp\" for hierarchy \"issp:u0\"" {  } { { "output_files/db.sv" "u0" { Text "D:/prg/cal_soc/quartus/output_files/db.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top issp:u0\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"issp:u0\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/issp/issp.v" "in_system_sources_probes_0" { Text "D:/prg/cal_soc/quartus/db/ip/issp/issp.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/issp/submodules/altsource_probe_top.v" "issp_impl" { Text "D:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/issp/submodules/altsource_probe_top.v" "" { Text "D:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802875400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642802875400 ""}  } { { "db/ip/issp/submodules/altsource_probe_top.v" "" { Text "D:/prg/cal_soc/quartus/db/ip/issp/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642802875400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802876021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802876163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802876217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802876220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"issp:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802876314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6824 " "Found entity 1: altsyncram_6824" {  } { { "db/altsyncram_6824.tdf" "" { Text "D:/prg/cal_soc/quartus/db/altsyncram_6824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802879134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802879134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "D:/prg/cal_soc/quartus/db/mux_vsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802879673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802879673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/prg/cal_soc/quartus/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802879835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802879835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "D:/prg/cal_soc/quartus/db/cntr_o9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802880064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802880064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/prg/cal_soc/quartus/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802880409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802880409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/prg/cal_soc/quartus/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802880523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802880523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/prg/cal_soc/quartus/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802880637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802880637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/prg/cal_soc/quartus/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802880696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802880696 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642802880825 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642802881136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.22.01:08:05 Progress: Loading sld94391c74/alt_sld_fab_wrapper_hw.tcl " "2022.01.22.01:08:05 Progress: Loading sld94391c74/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802885845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802889770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802889970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802894565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802894696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802894818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802894968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802895021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802895022 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642802895806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld94391c74/alt_sld_fab.v" "" { Text "D:/prg/cal_soc/quartus/db/ip/sld94391c74/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802896123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802896123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802896238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802896238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802896241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802896241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802896316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802896316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802896447 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802896447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802896447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/prg/cal_soc/quartus/db/ip/sld94391c74/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642802896536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642802896536 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred RAM node \"calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642802900186 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred RAM node \"calsoc:cal\|picorv32_wb:pico\|picorv32:picorv32_core\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642802900187 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "calsoc:cal\|wbuart:uart1\|ufifo:rxfifo\|fifo_rtl_0 " "Inferred dual-clock RAM node \"calsoc:cal\|wbuart:uart1\|ufifo:rxfifo\|fifo_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642802900188 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8193 D:/prg/cal_soc/quartus/db/calsoc.ram0_calsoc_ca54a7c1.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8193) in the Memory Initialization File \"D:/prg/cal_soc/quartus/db/calsoc.ram0_calsoc_ca54a7c1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1642802900299 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/prg/cal_soc/quartus/db/calsoc.ram0_calsoc_ca54a7c1.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/prg/cal_soc/quartus/db/calsoc.ram0_calsoc_ca54a7c1.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1642802900479 ""}
