Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 28 00:51:05 2025
| Host         : WzyNoEmo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3 -file C:/Users/86152/Desktop/timing_report.txt
| Design       : synthesis_top
| Device       : 7k70t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (272)
6. checking no_output_delay (298)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (272)
--------------------------------
 There are 272 input ports with no input delay specified. (HIGH)

icb_cmd_addr[0]
icb_cmd_addr[10]
icb_cmd_addr[11]
icb_cmd_addr[12]
icb_cmd_addr[13]
icb_cmd_addr[14]
icb_cmd_addr[15]
icb_cmd_addr[16]
icb_cmd_addr[17]
icb_cmd_addr[18]
icb_cmd_addr[19]
icb_cmd_addr[1]
icb_cmd_addr[20]
icb_cmd_addr[21]
icb_cmd_addr[22]
icb_cmd_addr[23]
icb_cmd_addr[24]
icb_cmd_addr[25]
icb_cmd_addr[26]
icb_cmd_addr[27]
icb_cmd_addr[28]
icb_cmd_addr[29]
icb_cmd_addr[2]
icb_cmd_addr[30]
icb_cmd_addr[31]
icb_cmd_addr[32]
icb_cmd_addr[33]
icb_cmd_addr[34]
icb_cmd_addr[35]
icb_cmd_addr[36]
icb_cmd_addr[37]
icb_cmd_addr[38]
icb_cmd_addr[39]
icb_cmd_addr[3]
icb_cmd_addr[40]
icb_cmd_addr[41]
icb_cmd_addr[42]
icb_cmd_addr[43]
icb_cmd_addr[44]
icb_cmd_addr[45]
icb_cmd_addr[46]
icb_cmd_addr[47]
icb_cmd_addr[48]
icb_cmd_addr[49]
icb_cmd_addr[4]
icb_cmd_addr[50]
icb_cmd_addr[51]
icb_cmd_addr[52]
icb_cmd_addr[53]
icb_cmd_addr[54]
icb_cmd_addr[55]
icb_cmd_addr[56]
icb_cmd_addr[57]
icb_cmd_addr[58]
icb_cmd_addr[59]
icb_cmd_addr[5]
icb_cmd_addr[60]
icb_cmd_addr[61]
icb_cmd_addr[62]
icb_cmd_addr[63]
icb_cmd_addr[6]
icb_cmd_addr[7]
icb_cmd_addr[8]
icb_cmd_addr[9]
icb_cmd_read
icb_cmd_valid
icb_cmd_wdata[0]
icb_cmd_wdata[10]
icb_cmd_wdata[11]
icb_cmd_wdata[12]
icb_cmd_wdata[13]
icb_cmd_wdata[14]
icb_cmd_wdata[15]
icb_cmd_wdata[16]
icb_cmd_wdata[17]
icb_cmd_wdata[18]
icb_cmd_wdata[19]
icb_cmd_wdata[1]
icb_cmd_wdata[20]
icb_cmd_wdata[21]
icb_cmd_wdata[22]
icb_cmd_wdata[23]
icb_cmd_wdata[24]
icb_cmd_wdata[25]
icb_cmd_wdata[26]
icb_cmd_wdata[27]
icb_cmd_wdata[28]
icb_cmd_wdata[29]
icb_cmd_wdata[2]
icb_cmd_wdata[30]
icb_cmd_wdata[31]
icb_cmd_wdata[32]
icb_cmd_wdata[33]
icb_cmd_wdata[34]
icb_cmd_wdata[35]
icb_cmd_wdata[36]
icb_cmd_wdata[37]
icb_cmd_wdata[38]
icb_cmd_wdata[39]
icb_cmd_wdata[3]
icb_cmd_wdata[40]
icb_cmd_wdata[41]
icb_cmd_wdata[42]
icb_cmd_wdata[43]
icb_cmd_wdata[44]
icb_cmd_wdata[45]
icb_cmd_wdata[46]
icb_cmd_wdata[47]
icb_cmd_wdata[48]
icb_cmd_wdata[49]
icb_cmd_wdata[4]
icb_cmd_wdata[50]
icb_cmd_wdata[51]
icb_cmd_wdata[52]
icb_cmd_wdata[53]
icb_cmd_wdata[54]
icb_cmd_wdata[55]
icb_cmd_wdata[56]
icb_cmd_wdata[57]
icb_cmd_wdata[58]
icb_cmd_wdata[59]
icb_cmd_wdata[5]
icb_cmd_wdata[60]
icb_cmd_wdata[61]
icb_cmd_wdata[62]
icb_cmd_wdata[63]
icb_cmd_wdata[6]
icb_cmd_wdata[7]
icb_cmd_wdata[8]
icb_cmd_wdata[9]
icb_cmd_wmask[0]
icb_cmd_wmask[1]
icb_cmd_wmask[2]
icb_cmd_wmask[3]
icb_cmd_wmask[4]
icb_cmd_wmask[5]
icb_cmd_wmask[6]
icb_cmd_wmask[7]
icb_rsp_ready
prdata_0[0]
prdata_0[10]
prdata_0[11]
prdata_0[12]
prdata_0[13]
prdata_0[14]
prdata_0[15]
prdata_0[16]
prdata_0[17]
prdata_0[18]
prdata_0[19]
prdata_0[1]
prdata_0[20]
prdata_0[21]
prdata_0[22]
prdata_0[23]
prdata_0[24]
prdata_0[25]
prdata_0[26]
prdata_0[27]
prdata_0[28]
prdata_0[29]
prdata_0[2]
prdata_0[30]
prdata_0[31]
prdata_0[3]
prdata_0[4]
prdata_0[5]
prdata_0[6]
prdata_0[7]
prdata_0[8]
prdata_0[9]
prdata_1[0]
prdata_1[10]
prdata_1[11]
prdata_1[12]
prdata_1[13]
prdata_1[14]
prdata_1[15]
prdata_1[16]
prdata_1[17]
prdata_1[18]
prdata_1[19]
prdata_1[1]
prdata_1[20]
prdata_1[21]
prdata_1[22]
prdata_1[23]
prdata_1[24]
prdata_1[25]
prdata_1[26]
prdata_1[27]
prdata_1[28]
prdata_1[29]
prdata_1[2]
prdata_1[30]
prdata_1[31]
prdata_1[3]
prdata_1[4]
prdata_1[5]
prdata_1[6]
prdata_1[7]
prdata_1[8]
prdata_1[9]
prdata_2[0]
prdata_2[10]
prdata_2[11]
prdata_2[12]
prdata_2[13]
prdata_2[14]
prdata_2[15]
prdata_2[16]
prdata_2[17]
prdata_2[18]
prdata_2[19]
prdata_2[1]
prdata_2[20]
prdata_2[21]
prdata_2[22]
prdata_2[23]
prdata_2[24]
prdata_2[25]
prdata_2[26]
prdata_2[27]
prdata_2[28]
prdata_2[29]
prdata_2[2]
prdata_2[30]
prdata_2[31]
prdata_2[3]
prdata_2[4]
prdata_2[5]
prdata_2[6]
prdata_2[7]
prdata_2[8]
prdata_2[9]
prdata_3[0]
prdata_3[10]
prdata_3[11]
prdata_3[12]
prdata_3[13]
prdata_3[14]
prdata_3[15]
prdata_3[16]
prdata_3[17]
prdata_3[18]
prdata_3[19]
prdata_3[1]
prdata_3[20]
prdata_3[21]
prdata_3[22]
prdata_3[23]
prdata_3[24]
prdata_3[25]
prdata_3[26]
prdata_3[27]
prdata_3[28]
prdata_3[29]
prdata_3[2]
prdata_3[30]
prdata_3[31]
prdata_3[3]
prdata_3[4]
prdata_3[5]
prdata_3[6]
prdata_3[7]
prdata_3[8]
prdata_3[9]
pready_0
pready_1
pready_2
pready_3
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (298)
---------------------------------
 There are 298 ports with no output delay specified. (HIGH)

icb_cmd_ready
icb_rsp_rdata[0]
icb_rsp_rdata[10]
icb_rsp_rdata[11]
icb_rsp_rdata[12]
icb_rsp_rdata[13]
icb_rsp_rdata[14]
icb_rsp_rdata[15]
icb_rsp_rdata[16]
icb_rsp_rdata[17]
icb_rsp_rdata[18]
icb_rsp_rdata[19]
icb_rsp_rdata[1]
icb_rsp_rdata[20]
icb_rsp_rdata[21]
icb_rsp_rdata[22]
icb_rsp_rdata[23]
icb_rsp_rdata[24]
icb_rsp_rdata[25]
icb_rsp_rdata[26]
icb_rsp_rdata[27]
icb_rsp_rdata[28]
icb_rsp_rdata[29]
icb_rsp_rdata[2]
icb_rsp_rdata[30]
icb_rsp_rdata[31]
icb_rsp_rdata[32]
icb_rsp_rdata[33]
icb_rsp_rdata[34]
icb_rsp_rdata[35]
icb_rsp_rdata[36]
icb_rsp_rdata[37]
icb_rsp_rdata[38]
icb_rsp_rdata[39]
icb_rsp_rdata[3]
icb_rsp_rdata[40]
icb_rsp_rdata[41]
icb_rsp_rdata[42]
icb_rsp_rdata[43]
icb_rsp_rdata[44]
icb_rsp_rdata[45]
icb_rsp_rdata[46]
icb_rsp_rdata[47]
icb_rsp_rdata[48]
icb_rsp_rdata[49]
icb_rsp_rdata[4]
icb_rsp_rdata[50]
icb_rsp_rdata[51]
icb_rsp_rdata[52]
icb_rsp_rdata[53]
icb_rsp_rdata[54]
icb_rsp_rdata[55]
icb_rsp_rdata[56]
icb_rsp_rdata[57]
icb_rsp_rdata[58]
icb_rsp_rdata[59]
icb_rsp_rdata[5]
icb_rsp_rdata[60]
icb_rsp_rdata[61]
icb_rsp_rdata[62]
icb_rsp_rdata[63]
icb_rsp_rdata[6]
icb_rsp_rdata[7]
icb_rsp_rdata[8]
icb_rsp_rdata[9]
icb_rsp_valid
paddr_0[0]
paddr_0[10]
paddr_0[11]
paddr_0[12]
paddr_0[13]
paddr_0[14]
paddr_0[15]
paddr_0[16]
paddr_0[17]
paddr_0[18]
paddr_0[19]
paddr_0[1]
paddr_0[20]
paddr_0[21]
paddr_0[22]
paddr_0[23]
paddr_0[2]
paddr_0[3]
paddr_0[4]
paddr_0[5]
paddr_0[6]
paddr_0[7]
paddr_0[8]
paddr_0[9]
paddr_1[0]
paddr_1[10]
paddr_1[11]
paddr_1[12]
paddr_1[13]
paddr_1[14]
paddr_1[15]
paddr_1[16]
paddr_1[17]
paddr_1[18]
paddr_1[19]
paddr_1[1]
paddr_1[20]
paddr_1[21]
paddr_1[22]
paddr_1[23]
paddr_1[2]
paddr_1[3]
paddr_1[4]
paddr_1[5]
paddr_1[6]
paddr_1[7]
paddr_1[8]
paddr_1[9]
paddr_2[0]
paddr_2[10]
paddr_2[11]
paddr_2[12]
paddr_2[13]
paddr_2[14]
paddr_2[15]
paddr_2[16]
paddr_2[17]
paddr_2[18]
paddr_2[19]
paddr_2[1]
paddr_2[20]
paddr_2[21]
paddr_2[22]
paddr_2[23]
paddr_2[2]
paddr_2[3]
paddr_2[4]
paddr_2[5]
paddr_2[6]
paddr_2[7]
paddr_2[8]
paddr_2[9]
paddr_3[0]
paddr_3[10]
paddr_3[11]
paddr_3[12]
paddr_3[13]
paddr_3[14]
paddr_3[15]
paddr_3[16]
paddr_3[17]
paddr_3[18]
paddr_3[19]
paddr_3[1]
paddr_3[20]
paddr_3[21]
paddr_3[22]
paddr_3[23]
paddr_3[2]
paddr_3[3]
paddr_3[4]
paddr_3[5]
paddr_3[6]
paddr_3[7]
paddr_3[8]
paddr_3[9]
penable_0
penable_1
penable_2
penable_3
psel_0
psel_1
psel_2
psel_3
pwdata_0[0]
pwdata_0[10]
pwdata_0[11]
pwdata_0[12]
pwdata_0[13]
pwdata_0[14]
pwdata_0[15]
pwdata_0[16]
pwdata_0[17]
pwdata_0[18]
pwdata_0[19]
pwdata_0[1]
pwdata_0[20]
pwdata_0[21]
pwdata_0[22]
pwdata_0[23]
pwdata_0[24]
pwdata_0[25]
pwdata_0[26]
pwdata_0[27]
pwdata_0[28]
pwdata_0[29]
pwdata_0[2]
pwdata_0[30]
pwdata_0[3]
pwdata_0[4]
pwdata_0[5]
pwdata_0[6]
pwdata_0[7]
pwdata_0[8]
pwdata_0[9]
pwdata_1[0]
pwdata_1[10]
pwdata_1[11]
pwdata_1[12]
pwdata_1[13]
pwdata_1[14]
pwdata_1[15]
pwdata_1[16]
pwdata_1[17]
pwdata_1[18]
pwdata_1[19]
pwdata_1[1]
pwdata_1[20]
pwdata_1[21]
pwdata_1[22]
pwdata_1[23]
pwdata_1[24]
pwdata_1[25]
pwdata_1[26]
pwdata_1[27]
pwdata_1[28]
pwdata_1[29]
pwdata_1[2]
pwdata_1[30]
pwdata_1[3]
pwdata_1[4]
pwdata_1[5]
pwdata_1[6]
pwdata_1[7]
pwdata_1[8]
pwdata_1[9]
pwdata_2[0]
pwdata_2[10]
pwdata_2[11]
pwdata_2[12]
pwdata_2[13]
pwdata_2[14]
pwdata_2[15]
pwdata_2[16]
pwdata_2[17]
pwdata_2[18]
pwdata_2[19]
pwdata_2[1]
pwdata_2[20]
pwdata_2[21]
pwdata_2[22]
pwdata_2[23]
pwdata_2[24]
pwdata_2[25]
pwdata_2[26]
pwdata_2[27]
pwdata_2[28]
pwdata_2[29]
pwdata_2[2]
pwdata_2[30]
pwdata_2[3]
pwdata_2[4]
pwdata_2[5]
pwdata_2[6]
pwdata_2[7]
pwdata_2[8]
pwdata_2[9]
pwdata_3[0]
pwdata_3[10]
pwdata_3[11]
pwdata_3[12]
pwdata_3[13]
pwdata_3[14]
pwdata_3[15]
pwdata_3[16]
pwdata_3[17]
pwdata_3[18]
pwdata_3[19]
pwdata_3[1]
pwdata_3[20]
pwdata_3[21]
pwdata_3[22]
pwdata_3[23]
pwdata_3[24]
pwdata_3[25]
pwdata_3[26]
pwdata_3[27]
pwdata_3[28]
pwdata_3[29]
pwdata_3[2]
pwdata_3[30]
pwdata_3[3]
pwdata_3[4]
pwdata_3[5]
pwdata_3[6]
pwdata_3[7]
pwdata_3[8]
pwdata_3[9]
pwrite_0
pwrite_1
pwrite_2
pwrite_3

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.126        0.000                      0                 2631        0.061        0.000                      0                 2631        1.250        0.000                       0                  1466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
icb_clk  {0.000 1.600}        3.200           312.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
icb_clk             0.126        0.000                      0                 2631        0.061        0.000                      0                 2631        1.250        0.000                       0                  1466  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        icb_clk                     
(none)                      icb_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  icb_clk
  To Clock:  icb_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[0]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[10]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[11]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[12]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[13]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[14]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[15]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[16]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[17]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 dut_top/u_rfifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_rfifo/rdata_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (icb_clk rise@3.200ns - icb_clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.528ns (20.919%)  route 1.996ns (79.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 5.045 - 3.200 ) 
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_rfifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_rfifo/rptr_reg[0]/Q
                         net (fo=133, unplaced)       0.650     3.021    dut_top/u_rfifo/rptr_reg__0[0]
                                                                      r  dut_top/u_rfifo/rdata[63]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.153     3.174 f  dut_top/u_rfifo/rdata[63]_i_6/O
                         net (fo=1, unplaced)         0.340     3.514    dut_top/u_rfifo/rdata[63]_i_6_n_0
                                                                      f  dut_top/u_rfifo/rdata[63]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.053     3.567 r  dut_top/u_rfifo/rdata[63]_i_3/O
                         net (fo=2, unplaced)         0.321     3.888    dut_top/u_rfifo/rdata[63]_i_3_n_0
                                                                      r  dut_top/u_rfifo/rdata[63]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.053     3.941 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     4.626    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     3.938 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     4.493    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     4.606 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     5.045    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[18]/C
                         clock pessimism              0.112     5.157    
                         clock uncertainty           -0.035     5.121    
                         FDRE (Setup_fdre_C_R)       -0.370     4.751    dut_top/u_rfifo/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                  0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.596%)  route 0.107ns (39.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[45]/Q
                         net (fo=2, unplaced)         0.107     0.671    dut_top/u_icb_slave/data_ip_reg[32][18]
                                                                      r  dut_top/u_icb_slave/data_ip[13]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.735 r  dut_top/u_icb_slave/data_ip[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.735    dut_top/u_decrypt/D[50]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[13]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.596%)  route 0.107ns (39.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[46]/Q
                         net (fo=2, unplaced)         0.107     0.671    dut_top/u_icb_slave/data_ip_reg[32][17]
                                                                      r  dut_top/u_icb_slave/data_ip[14]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.735 r  dut_top/u_icb_slave/data_ip[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.735    dut_top/u_decrypt/D[49]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[14]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.596%)  route 0.107ns (39.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[53]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[53]/Q
                         net (fo=2, unplaced)         0.107     0.671    dut_top/u_icb_slave/data_ip_reg[32][10]
                                                                      r  dut_top/u_icb_slave/data_ip[21]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.735 r  dut_top/u_icb_slave/data_ip[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.735    dut_top/u_decrypt/D[42]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[21]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.596%)  route 0.107ns (39.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[54]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[54]/Q
                         net (fo=2, unplaced)         0.107     0.671    dut_top/u_icb_slave/data_ip_reg[32][9]
                                                                      r  dut_top/u_icb_slave/data_ip[22]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.735 r  dut_top/u_icb_slave/data_ip[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.735    dut_top/u_decrypt/D[41]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[22]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.596%)  route 0.107ns (39.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[61]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[61]/Q
                         net (fo=2, unplaced)         0.107     0.671    dut_top/u_icb_slave/data_ip_reg[32][2]
                                                                      r  dut_top/u_icb_slave/data_ip[29]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.735 r  dut_top/u_icb_slave/data_ip[29]_i_1/O
                         net (fo=1, unplaced)         0.000     0.735    dut_top/u_decrypt/D[34]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[29]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.596%)  route 0.107ns (39.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[62]/Q
                         net (fo=2, unplaced)         0.107     0.671    dut_top/u_icb_slave/data_ip_reg[32][1]
                                                                      r  dut_top/u_icb_slave/data_ip[30]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.735 r  dut_top/u_icb_slave/data_ip[30]_i_1/O
                         net (fo=1, unplaced)         0.000     0.735    dut_top/u_decrypt/D[33]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[30]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.596%)  route 0.107ns (39.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[37]/Q
                         net (fo=2, unplaced)         0.107     0.671    dut_top/u_icb_slave/data_ip_reg[32][26]
                                                                      r  dut_top/u_icb_slave/data_ip[5]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.735 r  dut_top/u_icb_slave/data_ip[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.735    dut_top/u_decrypt/D[58]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[5]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.596%)  route 0.107ns (39.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[38]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[38]/Q
                         net (fo=2, unplaced)         0.107     0.671    dut_top/u_icb_slave/data_ip_reg[32][25]
                                                                      r  dut_top/u_icb_slave/data_ip[6]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.735 r  dut_top/u_icb_slave/data_ip[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.735    dut_top/u_decrypt/D[57]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[6]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.943%)  route 0.110ns (40.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[44]/Q
                         net (fo=3, unplaced)         0.110     0.674    dut_top/u_icb_slave/data_ip_reg[32][19]
                                                                      r  dut_top/u_icb_slave/data_ip[12]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.738 r  dut_top/u_icb_slave/data_ip[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.738    dut_top/u_decrypt/D[51]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[12]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dut_top/u_decrypt/data_ip_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            dut_top/u_decrypt/data_ip_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             icb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icb_clk rise@0.000ns - icb_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.943%)  route 0.110ns (40.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[47]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.564 r  dut_top/u_decrypt/data_ip_reg[47]/Q
                         net (fo=3, unplaced)         0.110     0.674    dut_top/u_icb_slave/data_ip_reg[32][16]
                                                                      r  dut_top/u_icb_slave/data_ip[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.738 r  dut_top/u_icb_slave/data_ip[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.738    dut_top/u_decrypt/D[48]
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_decrypt/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_decrypt/data_ip_reg[15]/C
                         clock pessimism             -0.265     0.609    
                         FDRE (Hold_fdre_C_D)         0.065     0.674    dut_top/u_decrypt/data_ip_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         icb_clk
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.600         3.200       1.600                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            0.700         3.200       2.500                dut_top/u_apb_master/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         3.200       2.500                dut_top/u_apb_master/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         3.200       2.500                dut_top/u_apb_master/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         3.200       2.500                dut_top/u_apb_master/pack_addr_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         3.200       2.500                dut_top/u_apb_master/pack_addr_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         3.200       2.500                dut_top/u_apb_master/pack_addr_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.700         3.200       2.500                dut_top/u_apb_master/pack_addr_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.700         3.200       2.500                dut_top/u_apb_master/pack_addr_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.700         3.200       2.500                dut_top/u_apb_master/pack_addr_reg_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/pack_addr_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/pack_addr_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/pack_addr_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/pack_addr_reg_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/pack_addr_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/pack_addr_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/pack_addr_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.600       1.250                dut_top/u_apb_master/pack_addr_reg_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            icb_cmd_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.597ns  (logic 4.130ns (73.787%)  route 1.467ns (26.213%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      f  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 f  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_icb_slave/icb_cmd_addr_IBUF[3]
                                                                      f  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_30/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_30/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_30_n_0
                                                                      r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_23_n_0
                                                                      r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_18/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_18_n_0
                                                                      r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_13_n_0
                                                                      r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_8_n_0
                                                                      r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_5_n_0
                                                                      r  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_icb_slave/icb_cmd_ready_OBUF_inst_i_3/CO[1]
                         net (fo=20, unplaced)        0.300     2.415    dut_top/u_wfifo/CO[0]
                                                                      f  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.153     2.568 r  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.584     3.151    icb_cmd_ready_OBUF
                                                                      r  icb_cmd_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     5.597 r  icb_cmd_ready_OBUF_inst/O
                         net (fo=0)                   0.000     5.597    icb_cmd_ready
                                                                      r  icb_cmd_ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 icb_cmd_valid
                            (input port)
  Destination:            icb_cmd_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.381ns (73.739%)  route 0.492ns (26.261%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_valid (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_valid
                                                                      r  icb_cmd_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_valid_IBUF_inst/O
                         net (fo=25, unplaced)        0.246     0.324    dut_top/u_wfifo/icb_cmd_valid_IBUF
                                                                      r  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.028     0.352 r  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.246     0.598    icb_cmd_ready_OBUF
                                                                      r  icb_cmd_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     1.873 r  icb_cmd_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.873    icb_cmd_ready
                                                                      r  icb_cmd_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  icb_clk
  To Clock:  

Max Delay           298 Endpoints
Min Delay           298 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_top/u_wfifo/rptr_gray_sync2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_cmd_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.935ns  (logic 2.974ns (60.269%)  route 1.961ns (39.731%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_wfifo/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_wfifo/rptr_gray_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 r  dut_top/u_wfifo/rptr_gray_sync2_reg[2]/Q
                         net (fo=1, unplaced)         0.658     3.029    dut_top/u_wfifo/rptr_gray_sync2[2]
                                                                      r  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.182 f  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.340     3.522    dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_4_n_0
                                                                      f  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.575 f  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_2/O
                         net (fo=29, unplaced)        0.379     3.954    dut_top/u_wfifo/wfifo_full
                                                                      f  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.053     4.007 r  dut_top/u_wfifo/icb_cmd_ready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.584     4.590    icb_cmd_ready_OBUF
                                                                      r  icb_cmd_ready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     7.036 r  icb_cmd_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.036    icb_cmd_ready
                                                                      r  icb_cmd_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_apb_master/pack_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            paddr_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 2.924ns (62.271%)  route 1.772ns (37.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_apb_master/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_apb_master/pack_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 f  dut_top/u_apb_master/pack_sel_reg_reg[0]/Q
                         net (fo=60, unplaced)        0.745     3.116    dut_top/u_apb_master/pack_sel_reg[0]
                                                                      f  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.269 r  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/O
                         net (fo=116, unplaced)       0.443     3.712    dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2_n_0
                                                                      r  dut_top/u_apb_master/paddr_2_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.056     3.768 r  dut_top/u_apb_master/paddr_2_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.584     4.351    paddr_2_OBUF[0]
                                                                      r  paddr_2_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     6.797 r  paddr_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.797    paddr_2[0]
                                                                      r  paddr_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_apb_master/pack_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            paddr_2[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 2.924ns (62.271%)  route 1.772ns (37.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_apb_master/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_apb_master/pack_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 f  dut_top/u_apb_master/pack_sel_reg_reg[0]/Q
                         net (fo=60, unplaced)        0.745     3.116    dut_top/u_apb_master/pack_sel_reg[0]
                                                                      f  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.269 r  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/O
                         net (fo=116, unplaced)       0.443     3.712    dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2_n_0
                                                                      r  dut_top/u_apb_master/paddr_2_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.056     3.768 r  dut_top/u_apb_master/paddr_2_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.584     4.351    paddr_2_OBUF[10]
                                                                      r  paddr_2_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     6.797 r  paddr_2_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.797    paddr_2[10]
                                                                      r  paddr_2[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_apb_master/pack_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            paddr_2[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 2.924ns (62.271%)  route 1.772ns (37.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_apb_master/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_apb_master/pack_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 f  dut_top/u_apb_master/pack_sel_reg_reg[0]/Q
                         net (fo=60, unplaced)        0.745     3.116    dut_top/u_apb_master/pack_sel_reg[0]
                                                                      f  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.269 r  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/O
                         net (fo=116, unplaced)       0.443     3.712    dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2_n_0
                                                                      r  dut_top/u_apb_master/paddr_2_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.056     3.768 r  dut_top/u_apb_master/paddr_2_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.584     4.351    paddr_2_OBUF[11]
                                                                      r  paddr_2_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     6.797 r  paddr_2_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.797    paddr_2[11]
                                                                      r  paddr_2[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_apb_master/pack_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            paddr_2[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 2.924ns (62.271%)  route 1.772ns (37.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_apb_master/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_apb_master/pack_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 f  dut_top/u_apb_master/pack_sel_reg_reg[0]/Q
                         net (fo=60, unplaced)        0.745     3.116    dut_top/u_apb_master/pack_sel_reg[0]
                                                                      f  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.269 r  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/O
                         net (fo=116, unplaced)       0.443     3.712    dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2_n_0
                                                                      r  dut_top/u_apb_master/paddr_2_OBUF[12]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.056     3.768 r  dut_top/u_apb_master/paddr_2_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.584     4.351    paddr_2_OBUF[12]
                                                                      r  paddr_2_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     6.797 r  paddr_2_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.797    paddr_2[12]
                                                                      r  paddr_2[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_apb_master/pack_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            paddr_2[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 2.924ns (62.271%)  route 1.772ns (37.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_apb_master/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_apb_master/pack_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 f  dut_top/u_apb_master/pack_sel_reg_reg[0]/Q
                         net (fo=60, unplaced)        0.745     3.116    dut_top/u_apb_master/pack_sel_reg[0]
                                                                      f  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.269 r  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/O
                         net (fo=116, unplaced)       0.443     3.712    dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2_n_0
                                                                      r  dut_top/u_apb_master/paddr_2_OBUF[13]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.056     3.768 r  dut_top/u_apb_master/paddr_2_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.584     4.351    paddr_2_OBUF[13]
                                                                      r  paddr_2_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     6.797 r  paddr_2_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.797    paddr_2[13]
                                                                      r  paddr_2[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_apb_master/pack_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            paddr_2[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 2.924ns (62.271%)  route 1.772ns (37.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_apb_master/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_apb_master/pack_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 f  dut_top/u_apb_master/pack_sel_reg_reg[0]/Q
                         net (fo=60, unplaced)        0.745     3.116    dut_top/u_apb_master/pack_sel_reg[0]
                                                                      f  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.269 r  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/O
                         net (fo=116, unplaced)       0.443     3.712    dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2_n_0
                                                                      r  dut_top/u_apb_master/paddr_2_OBUF[14]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.056     3.768 r  dut_top/u_apb_master/paddr_2_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.584     4.351    paddr_2_OBUF[14]
                                                                      r  paddr_2_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     6.797 r  paddr_2_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.797    paddr_2[14]
                                                                      r  paddr_2[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_apb_master/pack_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            paddr_2[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 2.924ns (62.271%)  route 1.772ns (37.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_apb_master/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_apb_master/pack_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 f  dut_top/u_apb_master/pack_sel_reg_reg[0]/Q
                         net (fo=60, unplaced)        0.745     3.116    dut_top/u_apb_master/pack_sel_reg[0]
                                                                      f  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.269 r  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/O
                         net (fo=116, unplaced)       0.443     3.712    dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2_n_0
                                                                      r  dut_top/u_apb_master/paddr_2_OBUF[15]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.056     3.768 r  dut_top/u_apb_master/paddr_2_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.584     4.351    paddr_2_OBUF[15]
                                                                      r  paddr_2_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     6.797 r  paddr_2_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.797    paddr_2[15]
                                                                      r  paddr_2[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_apb_master/pack_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            paddr_2[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 2.924ns (62.271%)  route 1.772ns (37.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_apb_master/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_apb_master/pack_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 f  dut_top/u_apb_master/pack_sel_reg_reg[0]/Q
                         net (fo=60, unplaced)        0.745     3.116    dut_top/u_apb_master/pack_sel_reg[0]
                                                                      f  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.269 r  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/O
                         net (fo=116, unplaced)       0.443     3.712    dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2_n_0
                                                                      r  dut_top/u_apb_master/paddr_2_OBUF[16]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.056     3.768 r  dut_top/u_apb_master/paddr_2_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.584     4.351    paddr_2_OBUF[16]
                                                                      r  paddr_2_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     6.797 r  paddr_2_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.797    paddr_2[16]
                                                                      r  paddr_2[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_apb_master/pack_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            paddr_2[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 2.924ns (62.271%)  route 1.772ns (37.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     1.398    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.120     1.518 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.584     2.102    dut_top/u_apb_master/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_apb_master/pack_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.269     2.371 f  dut_top/u_apb_master/pack_sel_reg_reg[0]/Q
                         net (fo=60, unplaced)        0.745     3.116    dut_top/u_apb_master/pack_sel_reg[0]
                                                                      f  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.153     3.269 r  dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2/O
                         net (fo=116, unplaced)       0.443     3.712    dut_top/u_apb_master/pwrite_1_OBUF_inst_i_2_n_0
                                                                      r  dut_top/u_apb_master/paddr_2_OBUF[17]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.056     3.768 r  dut_top/u_apb_master/paddr_2_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.584     4.351    paddr_2_OBUF[17]
                                                                      r  paddr_2_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.446     6.797 r  paddr_2_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.797    paddr_2[17]
                                                                      r  paddr_2[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_top/u_icb_slave/icb_bus\\.icb_rsp_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.659ns  (logic 1.413ns (85.174%)  route 0.246ns (14.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/icb_bus\\.icb_rsp_valid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/icb_bus\\.icb_rsp_valid_reg/Q
                         net (fo=1, unplaced)         0.246     0.810    icb_rsp_valid_OBUF
                                                                      r  icb_rsp_valid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.313     2.123 r  icb_rsp_valid_OBUF_inst/O
                         net (fo=0)                   0.000     2.123    icb_rsp_valid
                                                                      r  icb_rsp_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_icb_slave/rfifo_data_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.439ns (78.891%)  route 0.385ns (21.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/rfifo_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/rfifo_data_vld_reg/Q
                         net (fo=64, unplaced)        0.139     0.703    dut_top/u_icb_slave/rfifo_data_vld
                                                                      r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[0]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.767 r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.246     1.013    icb_rsp_rdata_OBUF[0]
                                                                      r  icb_rsp_rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     2.288 r  icb_rsp_rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.288    icb_rsp_rdata[0]
                                                                      r  icb_rsp_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_icb_slave/rfifo_data_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.439ns (78.891%)  route 0.385ns (21.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/rfifo_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/rfifo_data_vld_reg/Q
                         net (fo=64, unplaced)        0.139     0.703    dut_top/u_icb_slave/rfifo_data_vld
                                                                      r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.767 r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.246     1.013    icb_rsp_rdata_OBUF[10]
                                                                      r  icb_rsp_rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     2.288 r  icb_rsp_rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.288    icb_rsp_rdata[10]
                                                                      r  icb_rsp_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_icb_slave/rfifo_data_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.439ns (78.891%)  route 0.385ns (21.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/rfifo_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/rfifo_data_vld_reg/Q
                         net (fo=64, unplaced)        0.139     0.703    dut_top/u_icb_slave/rfifo_data_vld
                                                                      r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[12]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.767 r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.246     1.013    icb_rsp_rdata_OBUF[12]
                                                                      r  icb_rsp_rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     2.288 r  icb_rsp_rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.288    icb_rsp_rdata[12]
                                                                      r  icb_rsp_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_icb_slave/rfifo_data_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.439ns (78.891%)  route 0.385ns (21.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/rfifo_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/rfifo_data_vld_reg/Q
                         net (fo=64, unplaced)        0.139     0.703    dut_top/u_icb_slave/rfifo_data_vld
                                                                      r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[14]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.767 r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.246     1.013    icb_rsp_rdata_OBUF[14]
                                                                      r  icb_rsp_rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     2.288 r  icb_rsp_rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.288    icb_rsp_rdata[14]
                                                                      r  icb_rsp_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_icb_slave/rfifo_data_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.439ns (78.891%)  route 0.385ns (21.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/rfifo_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/rfifo_data_vld_reg/Q
                         net (fo=64, unplaced)        0.139     0.703    dut_top/u_icb_slave/rfifo_data_vld
                                                                      r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[16]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.767 r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.246     1.013    icb_rsp_rdata_OBUF[16]
                                                                      r  icb_rsp_rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     2.288 r  icb_rsp_rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.288    icb_rsp_rdata[16]
                                                                      r  icb_rsp_rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_icb_slave/rfifo_data_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.439ns (78.891%)  route 0.385ns (21.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/rfifo_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/rfifo_data_vld_reg/Q
                         net (fo=64, unplaced)        0.139     0.703    dut_top/u_icb_slave/rfifo_data_vld
                                                                      r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[18]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.767 r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.246     1.013    icb_rsp_rdata_OBUF[18]
                                                                      r  icb_rsp_rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     2.288 r  icb_rsp_rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.288    icb_rsp_rdata[18]
                                                                      r  icb_rsp_rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_icb_slave/rfifo_data_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.439ns (78.891%)  route 0.385ns (21.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/rfifo_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/rfifo_data_vld_reg/Q
                         net (fo=64, unplaced)        0.139     0.703    dut_top/u_icb_slave/rfifo_data_vld
                                                                      r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[20]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.767 r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.246     1.013    icb_rsp_rdata_OBUF[20]
                                                                      r  icb_rsp_rdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     2.288 r  icb_rsp_rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.288    icb_rsp_rdata[20]
                                                                      r  icb_rsp_rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_icb_slave/rfifo_data_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.439ns (78.891%)  route 0.385ns (21.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/rfifo_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/rfifo_data_vld_reg/Q
                         net (fo=64, unplaced)        0.139     0.703    dut_top/u_icb_slave/rfifo_data_vld
                                                                      r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[22]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.767 r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.246     1.013    icb_rsp_rdata_OBUF[22]
                                                                      r  icb_rsp_rdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     2.288 r  icb_rsp_rdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.288    icb_rsp_rdata[22]
                                                                      r  icb_rsp_rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_top/u_icb_slave/rfifo_data_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            icb_rsp_rdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.439ns (78.891%)  route 0.385ns (21.109%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.246     0.324    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.114     0.464    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/rfifo_data_vld_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.564 r  dut_top/u_icb_slave/rfifo_data_vld_reg/Q
                         net (fo=64, unplaced)        0.139     0.703    dut_top/u_icb_slave/rfifo_data_vld
                                                                      r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[24]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.767 r  dut_top/u_icb_slave/icb_rsp_rdata_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.246     1.013    icb_rsp_rdata_OBUF[24]
                                                                      r  icb_rsp_rdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.275     2.288 r  icb_rsp_rdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.288    icb_rsp_rdata[24]
                                                                      r  icb_rsp_rdata[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  icb_clk

Max Delay          1751 Endpoints
Min Delay          1751 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[0]/C

Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[10]/C

Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[11]/C

Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[12]/C

Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[13]/C

Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[14]/C

Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[15]/C

Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[16]/C

Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[17]/C

Slack:                    inf
  Source:                 icb_cmd_addr[3]
                            (input port)
  Destination:            dut_top/u_rfifo/rdata_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.211ns  (logic 1.684ns (52.451%)  route 1.527ns (47.549%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_addr[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_addr[3]
                                                                      r  icb_cmd_addr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.814     0.814 r  icb_cmd_addr_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.584     1.398    dut_top/u_rfifo/icb_cmd_addr_IBUF[3]
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_i_28/I2
                         LUT3 (Prop_lut3_I2_O)        0.053     1.451 r  dut_top/u_rfifo/rfifo_data_vld_i_28/O
                         net (fo=1, unplaced)         0.000     1.451    dut_top/u_rfifo/rfifo_data_vld_i_28_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.775 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     1.775    dut_top/u_rfifo/rfifo_data_vld_reg_i_21_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.833 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     1.833    dut_top/u_rfifo/rfifo_data_vld_reg_i_16_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.891 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.891    dut_top/u_rfifo/rfifo_data_vld_reg_i_11_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.949 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     1.949    dut_top/u_rfifo/rfifo_data_vld_reg_i_6_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.007 r  dut_top/u_rfifo/rfifo_data_vld_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     2.007    dut_top/u_rfifo/rfifo_data_vld_reg_i_3_n_0
                                                                      r  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.108     2.115 f  dut_top/u_rfifo/rfifo_data_vld_reg_i_2/CO[1]
                         net (fo=3, unplaced)         0.258     2.373    dut_top/u_rfifo/rfifo_data_vld_i_5_0[0]
                                                                      f  dut_top/u_rfifo/rdata[63]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.153     2.526 r  dut_top/u_rfifo/rdata[63]_i_1/O
                         net (fo=64, unplaced)        0.685     3.211    dut_top/u_rfifo/rdata[63]_i_1_n_0
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.738     0.738 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.554     1.293    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.113     1.406 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.439     1.845    dut_top/u_rfifo/clk_IBUF_BUFG
                         FDRE                                         r  dut_top/u_rfifo/rdata_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 icb_cmd_wdata[0]
                            (input port)
  Destination:            dut_top/u_icb_slave/control_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[0]
                                                                      r  icb_cmd_wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[0]
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[0]/C

Slack:                    inf
  Source:                 icb_cmd_wdata[1]
                            (input port)
  Destination:            dut_top/u_icb_slave/control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[1] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[1]
                                                                      r  icb_cmd_wdata_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[1]
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[1]/C

Slack:                    inf
  Source:                 icb_cmd_wdata[2]
                            (input port)
  Destination:            dut_top/u_icb_slave/control_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[2]
                                                                      r  icb_cmd_wdata_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[2]
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[2]/C

Slack:                    inf
  Source:                 icb_cmd_wdata[3]
                            (input port)
  Destination:            dut_top/u_icb_slave/control_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[3] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[3]
                                                                      r  icb_cmd_wdata_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[3]_inst/O
                         net (fo=3, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[3]
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[3]/C

Slack:                    inf
  Source:                 icb_cmd_wdata[4]
                            (input port)
  Destination:            dut_top/u_icb_slave/control_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[4] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[4]
                                                                      r  icb_cmd_wdata_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[4]_inst/O
                         net (fo=3, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[4]
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[4]/C

Slack:                    inf
  Source:                 icb_cmd_wdata[5]
                            (input port)
  Destination:            dut_top/u_icb_slave/control_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[5] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[5]
                                                                      r  icb_cmd_wdata_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[5]
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[5]/C

Slack:                    inf
  Source:                 icb_cmd_wdata[6]
                            (input port)
  Destination:            dut_top/u_icb_slave/control_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[6] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[6]
                                                                      r  icb_cmd_wdata_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[6]
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[6]/C

Slack:                    inf
  Source:                 icb_cmd_wdata[7]
                            (input port)
  Destination:            dut_top/u_icb_slave/control_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[7] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[7]
                                                                      r  icb_cmd_wdata_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[7]
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/control_reg[7]/C

Slack:                    inf
  Source:                 icb_cmd_wdata[0]
                            (input port)
  Destination:            dut_top/u_icb_slave/key_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[0]
                                                                      r  icb_cmd_wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[0]
                         FDCE                                         r  dut_top/u_icb_slave/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/key_reg[0]/C

Slack:                    inf
  Source:                 icb_cmd_wdata[10]
                            (input port)
  Destination:            dut_top/u_icb_slave/key_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by icb_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.078ns (24.123%)  route 0.246ns (75.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  icb_cmd_wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    icb_cmd_wdata[10]
                                                                      r  icb_cmd_wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.078     0.078 r  icb_cmd_wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.246     0.324    dut_top/u_icb_slave/icb_bus\\.icb_cmd_wdata[10]
                         FDCE                                         r  dut_top/u_icb_slave/key_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock icb_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.326     0.326 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=1465, unplaced)      0.259     0.874    dut_top/u_icb_slave/clk_IBUF_BUFG
                         FDCE                                         r  dut_top/u_icb_slave/key_reg[10]/C





