#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffbc382e40 .scope module, "dut" "dut" 2 7;
 .timescale 0 0;
v0x7fffbc3e23c0_0 .net "ALUSel", 3 0, v0x7fffbc3d6ba0_0;  1 drivers
v0x7fffbc3e24a0_0 .net "ALU_in1", 31 0, L_0x7fffbc3f8cf0;  1 drivers
v0x7fffbc3e2560_0 .net "ALU_in2", 31 0, L_0x7fffbc3f8ec0;  1 drivers
v0x7fffbc3e2660_0 .net "ALU_out", 31 0, v0x7fffbc3d4b60_0;  1 drivers
v0x7fffbc3e2700_0 .net "ASel", 0 0, v0x7fffbc3d6c40_0;  1 drivers
v0x7fffbc3e27a0_0 .net "BSel", 0 0, v0x7fffbc3d6ce0_0;  1 drivers
v0x7fffbc3e2870_0 .net "BrEq", 0 0, L_0x7fffbc3f9090;  1 drivers
v0x7fffbc3e2940_0 .net "BrLt", 0 0, L_0x7fffbc3f9340;  1 drivers
v0x7fffbc3e2a10_0 .net "BrUn", 0 0, L_0x7fffbc3f8bb0;  1 drivers
v0x7fffbc3e2ae0_0 .net "MemRW", 0 0, v0x7fffbc3d7010_0;  1 drivers
v0x7fffbc3e2b80_0 .net "PC", 31 0, v0x7fffbc3b8110_0;  1 drivers
v0x7fffbc3e2c70_0 .net "PCSel", 0 0, v0x7fffbc3d7180_0;  1 drivers
v0x7fffbc3e2d60_0 .net "PC_next", 31 0, v0x7fffbc3652b0_0;  1 drivers
v0x7fffbc3e2e50_0 .net "RdUn", 0 0, v0x7fffbc3d7250_0;  1 drivers
v0x7fffbc3e2f40_0 .net "RegWE", 0 0, v0x7fffbc3d7320_0;  1 drivers
v0x7fffbc3e3030_0 .net "WBSel", 1 0, v0x7fffbc3d73c0_0;  1 drivers
v0x7fffbc3e3120_0 .net *"_s18", 0 0, L_0x7fffbc3f91c0;  1 drivers
v0x7fffbc3e32d0_0 .net *"_s20", 0 0, L_0x7fffbc3f9260;  1 drivers
L_0x7f1f3eb601c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3e3370_0 .net/2u *"_s8", 31 0, L_0x7f1f3eb601c8;  1 drivers
v0x7fffbc3e3430_0 .net "access_size", 1 0, v0x7fffbc3d7d50_0;  1 drivers
v0x7fffbc3e3540_0 .net "addr_rd", 4 0, L_0x7fffbc3f81c0;  1 drivers
v0x7fffbc3e3650_0 .net "addr_rs1", 4 0, L_0x7fffbc3f8300;  1 drivers
v0x7fffbc3e3760_0 .net "addr_rs2", 4 0, L_0x7fffbc3f83d0;  1 drivers
v0x7fffbc3e3870_0 .var "clk", 0 0;
v0x7fffbc3e3910_0 .net "d_mem_out", 31 0, v0x7fffbc3d5710_0;  1 drivers
v0x7fffbc3e3a20_0 .net "data_rs1", 31 0, L_0x7fffbc3f7b90;  1 drivers
v0x7fffbc3e3ae0_0 .net "data_rs2", 31 0, L_0x7fffbc3f7eb0;  1 drivers
v0x7fffbc3e3bd0_0 .net "i_mem_out", 31 0, v0x7fffbc3d9000_0;  1 drivers
v0x7fffbc3e3c90_0 .net "imm", 31 0, v0x7fffbc3d8320_0;  1 drivers
v0x7fffbc3e3d30_0 .var "instruction", 31 0;
v0x7fffbc3e3dd0_0 .net "wb", 31 0, v0x7fffbc3d44e0_0;  1 drivers
L_0x7fffbc3f7f70 .arith/sum 32, v0x7fffbc3b8110_0, L_0x7f1f3eb601c8;
L_0x7fffbc3f8cf0 .functor MUXZ 32, v0x7fffbc3b8110_0, L_0x7fffbc3f7b90, v0x7fffbc3d6c40_0, C4<>;
L_0x7fffbc3f8ec0 .functor MUXZ 32, v0x7fffbc3d8320_0, L_0x7fffbc3f7eb0, v0x7fffbc3d6ce0_0, C4<>;
L_0x7fffbc3f9090 .cmp/eq 32, L_0x7fffbc3f7b90, L_0x7fffbc3f7eb0;
L_0x7fffbc3f91c0 .cmp/gt 32, L_0x7fffbc3f7eb0, L_0x7fffbc3f7b90;
L_0x7fffbc3f9260 .cmp/gt.s 32, L_0x7fffbc3f7eb0, L_0x7fffbc3f7b90;
L_0x7fffbc3f9340 .functor MUXZ 1, L_0x7fffbc3f9260, L_0x7fffbc3f91c0, L_0x7fffbc3f8bb0, C4<>;
S_0x7fffbc382670 .scope module, "PCMux" "PCMux" 2 69, 2 207 0, S_0x7fffbc382e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PCSel"
    .port_info 2 /INPUT 32 "ALU_out"
    .port_info 3 /OUTPUT 32 "PC"
    .port_info 4 /OUTPUT 32 "PC_next"
v0x7fffbc3b1820_0 .net "ALU_out", 31 0, v0x7fffbc3d4b60_0;  alias, 1 drivers
v0x7fffbc3b8110_0 .var "PC", 31 0;
v0x7fffbc385ce0_0 .net "PCSel", 0 0, v0x7fffbc3d7180_0;  alias, 1 drivers
v0x7fffbc3652b0_0 .var "PC_next", 31 0;
v0x7fffbc36f8e0_0 .net "clk", 0 0, v0x7fffbc3e3870_0;  1 drivers
E_0x7fffbc33bf10 .event edge, v0x7fffbc385ce0_0, v0x7fffbc3b8110_0, v0x7fffbc3b1820_0;
E_0x7fffbc33ba90 .event posedge, v0x7fffbc36f8e0_0;
S_0x7fffbc3d4140 .scope module, "WBMux1" "WBMux" 2 87, 2 236 0, S_0x7fffbc382e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dmem"
    .port_info 2 /INPUT 32 "alu"
    .port_info 3 /INPUT 32 "pc_next"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 32 "out"
v0x7fffbc3b81b0_0 .net "alu", 31 0, v0x7fffbc3d4b60_0;  alias, 1 drivers
v0x7fffbc3d43a0_0 .net "clk", 0 0, v0x7fffbc3e3870_0;  alias, 1 drivers
v0x7fffbc3d4440_0 .net "dmem", 31 0, v0x7fffbc3d5710_0;  alias, 1 drivers
v0x7fffbc3d44e0_0 .var "out", 31 0;
v0x7fffbc3d45a0_0 .net "pc_next", 31 0, L_0x7fffbc3f7f70;  1 drivers
v0x7fffbc3d46d0_0 .net "sel", 1 0, v0x7fffbc3d73c0_0;  alias, 1 drivers
E_0x7fffbc33b980 .event edge, v0x7fffbc3d46d0_0, v0x7fffbc3d4440_0, v0x7fffbc3b1820_0, v0x7fffbc3d45a0_0;
S_0x7fffbc3d4870 .scope module, "alu1" "alu" 2 72, 3 1 0, S_0x7fffbc382e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1"
    .port_info 1 /INPUT 32 "rs2"
    .port_info 2 /INPUT 4 "ALUsel"
    .port_info 3 /OUTPUT 32 "alu_res"
v0x7fffbc3d4a60_0 .net "ALUsel", 3 0, v0x7fffbc3d6ba0_0;  alias, 1 drivers
v0x7fffbc3d4b60_0 .var "alu_res", 31 0;
v0x7fffbc3d4c70_0 .net "rs1", 31 0, L_0x7fffbc3f8cf0;  alias, 1 drivers
v0x7fffbc3d4d30_0 .net "rs2", 31 0, L_0x7fffbc3f8ec0;  alias, 1 drivers
E_0x7fffbc33c150 .event edge, v0x7fffbc3d4a60_0, v0x7fffbc3d4c70_0, v0x7fffbc3d4d30_0;
S_0x7fffbc3d4ec0 .scope module, "d_mem" "memory" 2 68, 4 9 0, S_0x7fffbc382e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /INPUT 1 "w_enable"
    .port_info 4 /INPUT 2 "access_size"
    .port_info 5 /INPUT 1 "RdUn"
    .port_info 6 /OUTPUT 32 "data_out"
P_0x7fffbc3ae120 .param/l "LOAD_INSTRUCTION_MEM" 0 4 19, +C4<00000000000000000000000000000000>;
P_0x7fffbc3ae160 .param/l "mem_size" 0 4 21, C4<00000000000100000000000000000000>;
P_0x7fffbc3ae1a0 .param/l "start_address" 0 4 20, C4<00000001000000000000000000000000>;
v0x7fffbc3d5260_0 .net "RdUn", 0 0, v0x7fffbc3d7250_0;  alias, 1 drivers
v0x7fffbc3d5340_0 .net "access_size", 1 0, v0x7fffbc3d7d50_0;  alias, 1 drivers
v0x7fffbc3d5420_0 .net "address", 31 0, v0x7fffbc3d4b60_0;  alias, 1 drivers
v0x7fffbc3d54f0_0 .net "clk", 0 0, v0x7fffbc3e3870_0;  alias, 1 drivers
v0x7fffbc3d55e0_0 .net "data_in", 31 0, L_0x7fffbc3f7eb0;  alias, 1 drivers
v0x7fffbc3d5710_0 .var "data_out", 31 0;
v0x7fffbc3d57d0_0 .var/i "i", 31 0;
v0x7fffbc3d5890 .array "mem", 17825791 16777216, 7 0;
v0x7fffbc3d5950_0 .net "w_enable", 0 0, v0x7fffbc3d7010_0;  alias, 1 drivers
E_0x7fffbc3d51e0 .event edge, v0x7fffbc3b1820_0, v0x7fffbc3d5950_0;
S_0x7fffbc3d5b30 .scope module, "fd1" "fetch_decode" 2 89, 5 4 0, S_0x7fffbc382e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 1 "BrEq"
    .port_info 3 /INPUT 1 "BrLt"
    .port_info 4 /INPUT 32 "PC"
    .port_info 5 /OUTPUT 5 "addr_rd"
    .port_info 6 /OUTPUT 5 "addr_rs1"
    .port_info 7 /OUTPUT 5 "addr_rs2"
    .port_info 8 /OUTPUT 32 "imm"
    .port_info 9 /OUTPUT 1 "RdUn"
    .port_info 10 /OUTPUT 2 "access_size"
    .port_info 11 /OUTPUT 1 "PCSel"
    .port_info 12 /OUTPUT 1 "BrUn"
    .port_info 13 /OUTPUT 1 "ASel"
    .port_info 14 /OUTPUT 1 "BSel"
    .port_info 15 /OUTPUT 4 "ALUSel"
    .port_info 16 /OUTPUT 1 "MemRW"
    .port_info 17 /OUTPUT 1 "RegWE"
    .port_info 18 /OUTPUT 2 "WBSel"
L_0x7fffbc3f8010 .functor OR 1, L_0x7fffbc3f8680, L_0x7fffbc3f8770, C4<0>, C4<0>;
L_0x7fffbc3f8900 .functor AND 1, L_0x7fffbc3f8550, L_0x7fffbc3f8010, C4<1>, C4<1>;
v0x7fffbc3d6ba0_0 .var "ALUSel", 3 0;
v0x7fffbc3d6c40_0 .var "ASel", 0 0;
v0x7fffbc3d6ce0_0 .var "BSel", 0 0;
v0x7fffbc3d6d80_0 .net "BrEq", 0 0, L_0x7fffbc3f9090;  alias, 1 drivers
v0x7fffbc3d6e40_0 .net "BrLt", 0 0, L_0x7fffbc3f9340;  alias, 1 drivers
v0x7fffbc3d6f50_0 .net "BrUn", 0 0, L_0x7fffbc3f8bb0;  alias, 1 drivers
v0x7fffbc3d7010_0 .var "MemRW", 0 0;
v0x7fffbc3d70b0_0 .net "PC", 31 0, v0x7fffbc3b8110_0;  alias, 1 drivers
v0x7fffbc3d7180_0 .var "PCSel", 0 0;
v0x7fffbc3d7250_0 .var "RdUn", 0 0;
v0x7fffbc3d7320_0 .var "RegWE", 0 0;
v0x7fffbc3d73c0_0 .var "WBSel", 1 0;
L_0x7f1f3eb60210 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3d7490_0 .net/2u *"_s12", 6 0, L_0x7f1f3eb60210;  1 drivers
v0x7fffbc3d7530_0 .net *"_s14", 0 0, L_0x7fffbc3f8550;  1 drivers
L_0x7f1f3eb60258 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3d75f0_0 .net/2u *"_s16", 2 0, L_0x7f1f3eb60258;  1 drivers
v0x7fffbc3d76d0_0 .net *"_s18", 0 0, L_0x7fffbc3f8680;  1 drivers
L_0x7f1f3eb602a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3d7790_0 .net/2u *"_s20", 2 0, L_0x7f1f3eb602a0;  1 drivers
v0x7fffbc3d7870_0 .net *"_s22", 0 0, L_0x7fffbc3f8770;  1 drivers
v0x7fffbc3d7930_0 .net *"_s24", 0 0, L_0x7fffbc3f8010;  1 drivers
v0x7fffbc3d79f0_0 .net *"_s26", 0 0, L_0x7fffbc3f8900;  1 drivers
L_0x7f1f3eb602e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3d7ab0_0 .net/2s *"_s28", 1 0, L_0x7f1f3eb602e8;  1 drivers
L_0x7f1f3eb60330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3d7b90_0 .net/2s *"_s30", 1 0, L_0x7f1f3eb60330;  1 drivers
v0x7fffbc3d7c70_0 .net *"_s32", 1 0, L_0x7fffbc3f8a10;  1 drivers
v0x7fffbc3d7d50_0 .var "access_size", 1 0;
v0x7fffbc3d7e40_0 .net "addr_rd", 4 0, L_0x7fffbc3f81c0;  alias, 1 drivers
v0x7fffbc3d7f00_0 .net "addr_rs1", 4 0, L_0x7fffbc3f8300;  alias, 1 drivers
v0x7fffbc3d7fe0_0 .net "addr_rs2", 4 0, L_0x7fffbc3f83d0;  alias, 1 drivers
v0x7fffbc3d80c0_0 .net "clk", 0 0, v0x7fffbc3e3870_0;  alias, 1 drivers
v0x7fffbc3d8160_0 .net "funct3", 2 0, L_0x7fffbc3f8260;  1 drivers
v0x7fffbc3d8240_0 .net "funct7", 6 0, L_0x7fffbc3f8470;  1 drivers
v0x7fffbc3d8320_0 .var "imm", 31 0;
v0x7fffbc3d8400_0 .net "instruction", 31 0, v0x7fffbc3e3d30_0;  1 drivers
v0x7fffbc3d84e0_0 .net "opcode", 6 0, L_0x7fffbc3f80d0;  1 drivers
E_0x7fffbc3b8ac0 .event edge, v0x7fffbc3d8400_0;
E_0x7fffbc3d5fb0/0 .event edge, v0x7fffbc3d84e0_0, v0x7fffbc3d8160_0, v0x7fffbc3b8110_0, v0x7fffbc3d6d80_0;
E_0x7fffbc3d5fb0/1 .event edge, v0x7fffbc3d6e40_0, v0x7fffbc3d8240_0, v0x7fffbc3d8400_0;
E_0x7fffbc3d5fb0 .event/or E_0x7fffbc3d5fb0/0, E_0x7fffbc3d5fb0/1;
L_0x7fffbc3f80d0 .part v0x7fffbc3e3d30_0, 0, 7;
L_0x7fffbc3f81c0 .part v0x7fffbc3e3d30_0, 7, 5;
L_0x7fffbc3f8260 .part v0x7fffbc3e3d30_0, 12, 3;
L_0x7fffbc3f8300 .part v0x7fffbc3e3d30_0, 15, 5;
L_0x7fffbc3f83d0 .part v0x7fffbc3e3d30_0, 20, 5;
L_0x7fffbc3f8470 .part v0x7fffbc3e3d30_0, 25, 7;
L_0x7fffbc3f8550 .cmp/eq 7, L_0x7fffbc3f80d0, L_0x7f1f3eb60210;
L_0x7fffbc3f8680 .cmp/eq 3, L_0x7fffbc3f8260, L_0x7f1f3eb60258;
L_0x7fffbc3f8770 .cmp/eq 3, L_0x7fffbc3f8260, L_0x7f1f3eb602a0;
L_0x7fffbc3f8a10 .functor MUXZ 2, L_0x7f1f3eb60330, L_0x7f1f3eb602e8, L_0x7fffbc3f8900, C4<>;
L_0x7fffbc3f8bb0 .part L_0x7fffbc3f8a10, 0, 1;
S_0x7fffbc3d6030 .scope task, "decode_bType" "decode_bType" 5 365, 5 365 0, S_0x7fffbc3d5b30;
 .timescale 0 0;
TD_dut.fd1.decode_bType ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 1;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 19;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 1;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 1;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 6;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 4;
    %end;
S_0x7fffbc3d6220 .scope task, "decode_iType" "decode_iType" 5 349, 5 349 0, S_0x7fffbc3d5b30;
 .timescale 0 0;
TD_dut.fd1.decode_iType ;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 20;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 12;
    %end;
S_0x7fffbc3d6410 .scope task, "decode_jType" "decode_jType" 5 383, 5 383 0, S_0x7fffbc3d5b30;
 .timescale 0 0;
TD_dut.fd1.decode_jType ;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 11;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 8;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 1;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 10;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 1;
    %end;
S_0x7fffbc3d65e0 .scope task, "decode_rType" "decode_rType" 5 335, 5 335 0, S_0x7fffbc3d5b30;
 .timescale 0 0;
TD_dut.fd1.decode_rType ;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 20;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 13, 20, 6;
    %pad/u 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 12;
    %end;
S_0x7fffbc3d67b0 .scope task, "decode_sType" "decode_sType" 5 356, 5 356 0, S_0x7fffbc3d5b30;
 .timescale 0 0;
TD_dut.fd1.decode_sType ;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 20;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 7;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 5;
    %end;
S_0x7fffbc3d69d0 .scope task, "decode_uType" "decode_uType" 5 376, 5 376 0, S_0x7fffbc3d5b30;
 .timescale 0 0;
TD_dut.fd1.decode_uType ;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 20;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d8320_0, 4, 12;
    %end;
S_0x7fffbc3d88c0 .scope module, "i_mem" "memory" 2 66, 4 9 0, S_0x7fffbc382e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /INPUT 1 "w_enable"
    .port_info 4 /INPUT 2 "access_size"
    .port_info 5 /INPUT 1 "RdUn"
    .port_info 6 /OUTPUT 32 "data_out"
P_0x7fffbc3b8480 .param/l "LOAD_INSTRUCTION_MEM" 0 4 19, +C4<00000000000000000000000000000001>;
P_0x7fffbc3b84c0 .param/l "mem_size" 0 4 21, C4<00000000000100000000000000000000>;
P_0x7fffbc3b8500 .param/l "start_address" 0 4 20, C4<00000001000000000000000000000000>;
L_0x7f1f3eb600f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3d5d00_0 .net "RdUn", 0 0, L_0x7f1f3eb600f0;  1 drivers
L_0x7f1f3eb600a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3d8cc0_0 .net "access_size", 1 0, L_0x7f1f3eb600a8;  1 drivers
v0x7fffbc3d8da0_0 .net "address", 31 0, v0x7fffbc3652b0_0;  alias, 1 drivers
v0x7fffbc3d8ea0_0 .net "clk", 0 0, v0x7fffbc3e3870_0;  alias, 1 drivers
L_0x7f1f3eb60018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3d8f40_0 .net "data_in", 31 0, L_0x7f1f3eb60018;  1 drivers
v0x7fffbc3d9000_0 .var "data_out", 31 0;
v0x7fffbc3d90e0_0 .var/i "i", 31 0;
v0x7fffbc3d91c0 .array "mem", 17825791 16777216, 7 0;
v0x7fffbc3d9280 .array "t_mem", 262143 0, 31 0;
v0x7fffbc3d9340_0 .var "t_reg", 31 0;
L_0x7f1f3eb60060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3d9420_0 .net "w_enable", 0 0, L_0x7f1f3eb60060;  1 drivers
E_0x7fffbc3d8c00 .event edge, v0x7fffbc3652b0_0, v0x7fffbc3d9420_0;
S_0x7fffbc3d9600 .scope module, "reg_file" "reg_file" 2 76, 6 1 0, S_0x7fffbc382e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "addr_rs1"
    .port_info 2 /INPUT 5 "addr_rs2"
    .port_info 3 /INPUT 5 "addr_rd"
    .port_info 4 /INPUT 32 "data_rd"
    .port_info 5 /INPUT 1 "write_enable"
    .port_info 6 /OUTPUT 32 "data_rs1"
    .port_info 7 /OUTPUT 32 "data_rs2"
L_0x7fffbc3f7b90 .functor BUFZ 32, L_0x7fffbc3f7910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffbc3f7eb0 .functor BUFZ 32, L_0x7fffbc3f7ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3e0ea0_0 .net *"_s0", 31 0, L_0x7fffbc3f7910;  1 drivers
v0x7fffbc3e0fa0_0 .net *"_s10", 6 0, L_0x7fffbc3f7d40;  1 drivers
L_0x7f1f3eb60180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3e1080_0 .net *"_s13", 1 0, L_0x7f1f3eb60180;  1 drivers
v0x7fffbc3e1140_0 .net *"_s2", 6 0, L_0x7fffbc3f7a00;  1 drivers
L_0x7f1f3eb60138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc3e1220_0 .net *"_s5", 1 0, L_0x7f1f3eb60138;  1 drivers
v0x7fffbc3e1350_0 .net *"_s8", 31 0, L_0x7fffbc3f7ca0;  1 drivers
v0x7fffbc3e1430_0 .net "addr_rd", 4 0, L_0x7fffbc3f81c0;  alias, 1 drivers
v0x7fffbc3e14f0_0 .net "addr_rs1", 4 0, L_0x7fffbc3f8300;  alias, 1 drivers
v0x7fffbc3e15c0_0 .net "addr_rs2", 4 0, L_0x7fffbc3f83d0;  alias, 1 drivers
v0x7fffbc3e1690_0 .net "clk", 0 0, v0x7fffbc3e3870_0;  alias, 1 drivers
v0x7fffbc3e1730_0 .net "data_rd", 31 0, v0x7fffbc3d44e0_0;  alias, 1 drivers
v0x7fffbc3e1800_0 .net "data_rs1", 31 0, L_0x7fffbc3f7b90;  alias, 1 drivers
v0x7fffbc3e18c0_0 .net "data_rs2", 31 0, L_0x7fffbc3f7eb0;  alias, 1 drivers
v0x7fffbc3e19b0_0 .var/i "i", 31 0;
v0x7fffbc3e1a70 .array "out", 31 0;
v0x7fffbc3e1a70_0 .net v0x7fffbc3e1a70 0, 31 0, L_0x7fffbc30c750; 1 drivers
v0x7fffbc3e1a70_1 .net v0x7fffbc3e1a70 1, 31 0, L_0x7fffbc30c580; 1 drivers
v0x7fffbc3e1a70_2 .net v0x7fffbc3e1a70 2, 31 0, L_0x7fffbc3a84b0; 1 drivers
v0x7fffbc3e1a70_3 .net v0x7fffbc3e1a70 3, 31 0, L_0x7fffbc3b7fa0; 1 drivers
v0x7fffbc3e1a70_4 .net v0x7fffbc3e1a70 4, 31 0, L_0x7fffbc3f4360; 1 drivers
v0x7fffbc3e1a70_5 .net v0x7fffbc3e1a70 5, 31 0, L_0x7fffbc3f4510; 1 drivers
v0x7fffbc3e1a70_6 .net v0x7fffbc3e1a70 6, 31 0, L_0x7fffbc3f46c0; 1 drivers
v0x7fffbc3e1a70_7 .net v0x7fffbc3e1a70 7, 31 0, L_0x7fffbc3f4980; 1 drivers
v0x7fffbc3e1a70_8 .net v0x7fffbc3e1a70 8, 31 0, L_0x7fffbc3f4b30; 1 drivers
v0x7fffbc3e1a70_9 .net v0x7fffbc3e1a70 9, 31 0, L_0x7fffbc3f4ce0; 1 drivers
v0x7fffbc3e1a70_10 .net v0x7fffbc3e1a70 10, 31 0, L_0x7fffbc3f4e90; 1 drivers
v0x7fffbc3e1a70_11 .net v0x7fffbc3e1a70 11, 31 0, L_0x7fffbc3f5040; 1 drivers
v0x7fffbc3e1a70_12 .net v0x7fffbc3e1a70 12, 31 0, L_0x7fffbc3f51f0; 1 drivers
v0x7fffbc3e1a70_13 .net v0x7fffbc3e1a70 13, 31 0, L_0x7fffbc3f53a0; 1 drivers
v0x7fffbc3e1a70_14 .net v0x7fffbc3e1a70 14, 31 0, L_0x7fffbc3f5550; 1 drivers
v0x7fffbc3e1a70_15 .net v0x7fffbc3e1a70 15, 31 0, L_0x7fffbc3f5910; 1 drivers
v0x7fffbc3e1a70_16 .net v0x7fffbc3e1a70 16, 31 0, L_0x7fffbc3f5ac0; 1 drivers
v0x7fffbc3e1a70_17 .net v0x7fffbc3e1a70 17, 31 0, L_0x7fffbc3f5c70; 1 drivers
v0x7fffbc3e1a70_18 .net v0x7fffbc3e1a70 18, 31 0, L_0x7fffbc3f5e20; 1 drivers
v0x7fffbc3e1a70_19 .net v0x7fffbc3e1a70 19, 31 0, L_0x7fffbc3f5fd0; 1 drivers
v0x7fffbc3e1a70_20 .net v0x7fffbc3e1a70 20, 31 0, L_0x7fffbc3f6180; 1 drivers
v0x7fffbc3e1a70_21 .net v0x7fffbc3e1a70 21, 31 0, L_0x7fffbc3f6330; 1 drivers
v0x7fffbc3e1a70_22 .net v0x7fffbc3e1a70 22, 31 0, L_0x7fffbc3f64e0; 1 drivers
v0x7fffbc3e1a70_23 .net v0x7fffbc3e1a70 23, 31 0, L_0x7fffbc3f6690; 1 drivers
v0x7fffbc3e1a70_24 .net v0x7fffbc3e1a70 24, 31 0, L_0x7fffbc3f6840; 1 drivers
v0x7fffbc3e1a70_25 .net v0x7fffbc3e1a70 25, 31 0, L_0x7fffbc3f69f0; 1 drivers
v0x7fffbc3e1a70_26 .net v0x7fffbc3e1a70 26, 31 0, L_0x7fffbc3f6ba0; 1 drivers
v0x7fffbc3e1a70_27 .net v0x7fffbc3e1a70 27, 31 0, L_0x7fffbc3f6d50; 1 drivers
v0x7fffbc3e1a70_28 .net v0x7fffbc3e1a70 28, 31 0, L_0x7fffbc3f6f00; 1 drivers
v0x7fffbc3e1a70_29 .net v0x7fffbc3e1a70 29, 31 0, L_0x7fffbc3f70b0; 1 drivers
v0x7fffbc3e1a70_30 .net v0x7fffbc3e1a70 30, 31 0, L_0x7fffbc3f7260; 1 drivers
v0x7fffbc3e1a70_31 .net v0x7fffbc3e1a70 31, 31 0, L_0x7fffbc3f7820; 1 drivers
v0x7fffbc3e2040 .array "user_reg", 31 0, 31 0;
v0x7fffbc3e2100_0 .net "write_enable", 0 0, v0x7fffbc3d7320_0;  alias, 1 drivers
L_0x7fffbc3f7910 .array/port v0x7fffbc3e2040, L_0x7fffbc3f7a00;
L_0x7fffbc3f7a00 .concat [ 5 2 0 0], L_0x7fffbc3f8300, L_0x7f1f3eb60138;
L_0x7fffbc3f7ca0 .array/port v0x7fffbc3e2040, L_0x7fffbc3f7d40;
L_0x7fffbc3f7d40 .concat [ 5 2 0 0], L_0x7fffbc3f83d0, L_0x7f1f3eb60180;
S_0x7fffbc3d98a0 .scope generate, "genblk1[0]" "genblk1[0]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3d9ab0 .param/l "j" 0 6 30, +C4<00>;
L_0x7fffbc30c750 .functor BUFZ 32, L_0x7fffbc3f3ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3d9b90_0 .net *"_s1", 31 0, L_0x7fffbc3f3ed0;  1 drivers
L_0x7fffbc3f3ed0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3d9c70 .scope generate, "genblk1[1]" "genblk1[1]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3d9e80 .param/l "j" 0 6 30, +C4<01>;
L_0x7fffbc30c580 .functor BUFZ 32, L_0x7fffbc3f3fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3d9f40_0 .net *"_s1", 31 0, L_0x7fffbc3f3fc0;  1 drivers
L_0x7fffbc3f3fc0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3da020 .scope generate, "genblk1[2]" "genblk1[2]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3da210 .param/l "j" 0 6 30, +C4<010>;
L_0x7fffbc3a84b0 .functor BUFZ 32, L_0x7fffbc3f4100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3da2d0_0 .net *"_s1", 31 0, L_0x7fffbc3f4100;  1 drivers
L_0x7fffbc3f4100 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3da3b0 .scope generate, "genblk1[3]" "genblk1[3]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3da5a0 .param/l "j" 0 6 30, +C4<011>;
L_0x7fffbc3b7fa0 .functor BUFZ 32, L_0x7fffbc3f41f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3da680_0 .net *"_s1", 31 0, L_0x7fffbc3f41f0;  1 drivers
L_0x7fffbc3f41f0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3da760 .scope generate, "genblk1[4]" "genblk1[4]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3da9a0 .param/l "j" 0 6 30, +C4<0100>;
L_0x7fffbc3f4360 .functor BUFZ 32, L_0x7fffbc3f42c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3daa80_0 .net *"_s1", 31 0, L_0x7fffbc3f42c0;  1 drivers
L_0x7fffbc3f42c0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dab60 .scope generate, "genblk1[5]" "genblk1[5]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dad50 .param/l "j" 0 6 30, +C4<0101>;
L_0x7fffbc3f4510 .functor BUFZ 32, L_0x7fffbc3f4450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dae30_0 .net *"_s1", 31 0, L_0x7fffbc3f4450;  1 drivers
L_0x7fffbc3f4450 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3daf10 .scope generate, "genblk1[6]" "genblk1[6]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3db100 .param/l "j" 0 6 30, +C4<0110>;
L_0x7fffbc3f46c0 .functor BUFZ 32, L_0x7fffbc3f4600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3db1e0_0 .net *"_s1", 31 0, L_0x7fffbc3f4600;  1 drivers
L_0x7fffbc3f4600 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3db2c0 .scope generate, "genblk1[7]" "genblk1[7]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3db4b0 .param/l "j" 0 6 30, +C4<0111>;
L_0x7fffbc3f4980 .functor BUFZ 32, L_0x7fffbc3f47b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3db590_0 .net *"_s1", 31 0, L_0x7fffbc3f47b0;  1 drivers
L_0x7fffbc3f47b0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3db670 .scope generate, "genblk1[8]" "genblk1[8]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3da950 .param/l "j" 0 6 30, +C4<01000>;
L_0x7fffbc3f4b30 .functor BUFZ 32, L_0x7fffbc3f4a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3db8f0_0 .net *"_s1", 31 0, L_0x7fffbc3f4a70;  1 drivers
L_0x7fffbc3f4a70 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3db9d0 .scope generate, "genblk1[9]" "genblk1[9]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dbbc0 .param/l "j" 0 6 30, +C4<01001>;
L_0x7fffbc3f4ce0 .functor BUFZ 32, L_0x7fffbc3f4c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dbca0_0 .net *"_s1", 31 0, L_0x7fffbc3f4c20;  1 drivers
L_0x7fffbc3f4c20 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dbd80 .scope generate, "genblk1[10]" "genblk1[10]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dbf70 .param/l "j" 0 6 30, +C4<01010>;
L_0x7fffbc3f4e90 .functor BUFZ 32, L_0x7fffbc3f4dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dc050_0 .net *"_s1", 31 0, L_0x7fffbc3f4dd0;  1 drivers
L_0x7fffbc3f4dd0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dc130 .scope generate, "genblk1[11]" "genblk1[11]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dc320 .param/l "j" 0 6 30, +C4<01011>;
L_0x7fffbc3f5040 .functor BUFZ 32, L_0x7fffbc3f4f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dc400_0 .net *"_s1", 31 0, L_0x7fffbc3f4f80;  1 drivers
L_0x7fffbc3f4f80 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dc4e0 .scope generate, "genblk1[12]" "genblk1[12]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dc6d0 .param/l "j" 0 6 30, +C4<01100>;
L_0x7fffbc3f51f0 .functor BUFZ 32, L_0x7fffbc3f5130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dc7b0_0 .net *"_s1", 31 0, L_0x7fffbc3f5130;  1 drivers
L_0x7fffbc3f5130 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dc890 .scope generate, "genblk1[13]" "genblk1[13]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dca80 .param/l "j" 0 6 30, +C4<01101>;
L_0x7fffbc3f53a0 .functor BUFZ 32, L_0x7fffbc3f52e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dcb60_0 .net *"_s1", 31 0, L_0x7fffbc3f52e0;  1 drivers
L_0x7fffbc3f52e0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dcc40 .scope generate, "genblk1[14]" "genblk1[14]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dce30 .param/l "j" 0 6 30, +C4<01110>;
L_0x7fffbc3f5550 .functor BUFZ 32, L_0x7fffbc3f5490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dcf10_0 .net *"_s1", 31 0, L_0x7fffbc3f5490;  1 drivers
L_0x7fffbc3f5490 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dcff0 .scope generate, "genblk1[15]" "genblk1[15]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dd1e0 .param/l "j" 0 6 30, +C4<01111>;
L_0x7fffbc3f5910 .functor BUFZ 32, L_0x7fffbc3f5640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dd2c0_0 .net *"_s1", 31 0, L_0x7fffbc3f5640;  1 drivers
L_0x7fffbc3f5640 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dd3a0 .scope generate, "genblk1[16]" "genblk1[16]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dd590 .param/l "j" 0 6 30, +C4<010000>;
L_0x7fffbc3f5ac0 .functor BUFZ 32, L_0x7fffbc3f5a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dd670_0 .net *"_s1", 31 0, L_0x7fffbc3f5a00;  1 drivers
L_0x7fffbc3f5a00 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dd750 .scope generate, "genblk1[17]" "genblk1[17]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dd940 .param/l "j" 0 6 30, +C4<010001>;
L_0x7fffbc3f5c70 .functor BUFZ 32, L_0x7fffbc3f5bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dda20_0 .net *"_s1", 31 0, L_0x7fffbc3f5bb0;  1 drivers
L_0x7fffbc3f5bb0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3ddb00 .scope generate, "genblk1[18]" "genblk1[18]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3ddcf0 .param/l "j" 0 6 30, +C4<010010>;
L_0x7fffbc3f5e20 .functor BUFZ 32, L_0x7fffbc3f5d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dddd0_0 .net *"_s1", 31 0, L_0x7fffbc3f5d60;  1 drivers
L_0x7fffbc3f5d60 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3ddeb0 .scope generate, "genblk1[19]" "genblk1[19]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3de0a0 .param/l "j" 0 6 30, +C4<010011>;
L_0x7fffbc3f5fd0 .functor BUFZ 32, L_0x7fffbc3f5f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3de180_0 .net *"_s1", 31 0, L_0x7fffbc3f5f10;  1 drivers
L_0x7fffbc3f5f10 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3de260 .scope generate, "genblk1[20]" "genblk1[20]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3de450 .param/l "j" 0 6 30, +C4<010100>;
L_0x7fffbc3f6180 .functor BUFZ 32, L_0x7fffbc3f60c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3de530_0 .net *"_s1", 31 0, L_0x7fffbc3f60c0;  1 drivers
L_0x7fffbc3f60c0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3de610 .scope generate, "genblk1[21]" "genblk1[21]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3de800 .param/l "j" 0 6 30, +C4<010101>;
L_0x7fffbc3f6330 .functor BUFZ 32, L_0x7fffbc3f6270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3de8e0_0 .net *"_s1", 31 0, L_0x7fffbc3f6270;  1 drivers
L_0x7fffbc3f6270 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3de9c0 .scope generate, "genblk1[22]" "genblk1[22]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3debb0 .param/l "j" 0 6 30, +C4<010110>;
L_0x7fffbc3f64e0 .functor BUFZ 32, L_0x7fffbc3f6420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dec90_0 .net *"_s1", 31 0, L_0x7fffbc3f6420;  1 drivers
L_0x7fffbc3f6420 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3ded70 .scope generate, "genblk1[23]" "genblk1[23]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3def60 .param/l "j" 0 6 30, +C4<010111>;
L_0x7fffbc3f6690 .functor BUFZ 32, L_0x7fffbc3f65d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3df040_0 .net *"_s1", 31 0, L_0x7fffbc3f65d0;  1 drivers
L_0x7fffbc3f65d0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3df120 .scope generate, "genblk1[24]" "genblk1[24]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3df310 .param/l "j" 0 6 30, +C4<011000>;
L_0x7fffbc3f6840 .functor BUFZ 32, L_0x7fffbc3f6780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3df3f0_0 .net *"_s1", 31 0, L_0x7fffbc3f6780;  1 drivers
L_0x7fffbc3f6780 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3df4d0 .scope generate, "genblk1[25]" "genblk1[25]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3df6c0 .param/l "j" 0 6 30, +C4<011001>;
L_0x7fffbc3f69f0 .functor BUFZ 32, L_0x7fffbc3f6930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3df7a0_0 .net *"_s1", 31 0, L_0x7fffbc3f6930;  1 drivers
L_0x7fffbc3f6930 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3df880 .scope generate, "genblk1[26]" "genblk1[26]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dfa70 .param/l "j" 0 6 30, +C4<011010>;
L_0x7fffbc3f6ba0 .functor BUFZ 32, L_0x7fffbc3f6ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dfb50_0 .net *"_s1", 31 0, L_0x7fffbc3f6ae0;  1 drivers
L_0x7fffbc3f6ae0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dfc30 .scope generate, "genblk1[27]" "genblk1[27]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3dfe20 .param/l "j" 0 6 30, +C4<011011>;
L_0x7fffbc3f6d50 .functor BUFZ 32, L_0x7fffbc3f6c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3dff00_0 .net *"_s1", 31 0, L_0x7fffbc3f6c90;  1 drivers
L_0x7fffbc3f6c90 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3dffe0 .scope generate, "genblk1[28]" "genblk1[28]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3e01d0 .param/l "j" 0 6 30, +C4<011100>;
L_0x7fffbc3f6f00 .functor BUFZ 32, L_0x7fffbc3f6e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3e02b0_0 .net *"_s1", 31 0, L_0x7fffbc3f6e40;  1 drivers
L_0x7fffbc3f6e40 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3e0390 .scope generate, "genblk1[29]" "genblk1[29]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3e0580 .param/l "j" 0 6 30, +C4<011101>;
L_0x7fffbc3f70b0 .functor BUFZ 32, L_0x7fffbc3f6ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3e0660_0 .net *"_s1", 31 0, L_0x7fffbc3f6ff0;  1 drivers
L_0x7fffbc3f6ff0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3e0740 .scope generate, "genblk1[30]" "genblk1[30]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3e0930 .param/l "j" 0 6 30, +C4<011110>;
L_0x7fffbc3f7260 .functor BUFZ 32, L_0x7fffbc3f71a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3e0a10_0 .net *"_s1", 31 0, L_0x7fffbc3f71a0;  1 drivers
L_0x7fffbc3f71a0 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
S_0x7fffbc3e0af0 .scope generate, "genblk1[31]" "genblk1[31]" 6 30, 6 30 0, S_0x7fffbc3d9600;
 .timescale 0 0;
P_0x7fffbc3e0ce0 .param/l "j" 0 6 30, +C4<011111>;
L_0x7fffbc3f7820 .functor BUFZ 32, L_0x7fffbc3f7350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbc3e0dc0_0 .net *"_s1", 31 0, L_0x7fffbc3f7350;  1 drivers
L_0x7fffbc3f7350 .array/port v0x7fffbc3e2040, v0x7fffbc3e19b0_0;
    .scope S_0x7fffbc3d88c0;
T_6 ;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x7fffbc3d90e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fffbc3d90e0_0;
    %cmpi/u 17825792, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fffbc3d90e0_0;
    %subi 16777216, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffbc3d91c0, 4, 0;
    %load/vec4 v0x7fffbc3d90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc3d90e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc3d90e0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fffbc3d90e0_0;
    %cmpi/u 1048576, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffbc3d90e0_0;
    %store/vec4a v0x7fffbc3d9280, 4, 0;
    %load/vec4 v0x7fffbc3d90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc3d90e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 4 48 "$readmemh", "program.x", v0x7fffbc3d9280 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc3d90e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc3d90e0_0, 0, 32;
T_6.4 ;
    %load/vec4 v0x7fffbc3d90e0_0;
    %cmpi/u 1048576, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.5, 5;
    %ix/getv/s 4, v0x7fffbc3d90e0_0;
    %load/vec4a v0x7fffbc3d9280, 4;
    %store/vec4 v0x7fffbc3d9340_0, 0, 32;
    %load/vec4 v0x7fffbc3d9340_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffbc3d90e0_0;
    %pad/u 65;
    %muli 4, 0, 65;
    %addi 16777216, 0, 65;
    %subi 16777216, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d91c0, 4, 0;
    %load/vec4 v0x7fffbc3d9340_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fffbc3d90e0_0;
    %pad/u 66;
    %muli 4, 0, 66;
    %addi 16777217, 0, 66;
    %subi 16777216, 0, 66;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d91c0, 4, 0;
    %load/vec4 v0x7fffbc3d9340_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fffbc3d90e0_0;
    %pad/u 66;
    %muli 4, 0, 66;
    %addi 16777218, 0, 66;
    %subi 16777216, 0, 66;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d91c0, 4, 0;
    %load/vec4 v0x7fffbc3d9340_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fffbc3d90e0_0;
    %pad/u 66;
    %muli 4, 0, 66;
    %addi 16777219, 0, 66;
    %subi 16777216, 0, 66;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d91c0, 4, 0;
    %load/vec4 v0x7fffbc3d90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc3d90e0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .thread T_6;
    .scope S_0x7fffbc3d88c0;
T_7 ;
    %wait E_0x7fffbc3d8c00;
    %pushi/vec4 16777216, 0, 32;
    %load/vec4 v0x7fffbc3d8da0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fffbc3d8da0_0;
    %cmpi/u 17825792, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffbc3d8cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %vpi_call 4 104 "$display", "Issue with access_size in read defaulting to  word" {0 0 0};
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x7fffbc3d5d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 24;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 24;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x7fffbc3d5d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 16;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 16;
T_7.10 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d91c0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d9000_0, 4, 8;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 3134959103, 0, 32;
    %store/vec4 v0x7fffbc3d9000_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffbc3d88c0;
T_8 ;
    %wait E_0x7fffbc33ba90;
    %load/vec4 v0x7fffbc3d9420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffbc3d8cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %vpi_call 4 140 "$display", "Issue with access_size in write defaulting to word" {0 0 0};
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d91c0, 0, 4;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d91c0, 0, 4;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d91c0, 0, 4;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d91c0, 0, 4;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d91c0, 0, 4;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d91c0, 0, 4;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d91c0, 0, 4;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffbc3d8da0_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d91c0, 4, 0;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d91c0, 4, 0;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d91c0, 4, 0;
    %load/vec4 v0x7fffbc3d8f40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fffbc3d8da0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d91c0, 4, 0;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffbc3d4ec0;
T_9 ;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v0x7fffbc3d57d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fffbc3d57d0_0;
    %cmpi/u 17825792, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fffbc3d57d0_0;
    %subi 16777216, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffbc3d5890, 4, 0;
    %load/vec4 v0x7fffbc3d57d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbc3d57d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x7fffbc3d4ec0;
T_10 ;
    %wait E_0x7fffbc3d51e0;
    %pushi/vec4 16777216, 0, 32;
    %load/vec4 v0x7fffbc3d5420_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fffbc3d5420_0;
    %cmpi/u 17825792, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffbc3d5340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %vpi_call 4 104 "$display", "Issue with access_size in read defaulting to  word" {0 0 0};
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x7fffbc3d5260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 24;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 24;
T_10.8 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x7fffbc3d5260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 16;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 16;
T_10.10 ;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffbc3d5890, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffbc3d5710_0, 4, 8;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 3134959103, 0, 32;
    %store/vec4 v0x7fffbc3d5710_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffbc3d4ec0;
T_11 ;
    %wait E_0x7fffbc33ba90;
    %load/vec4 v0x7fffbc3d5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fffbc3d5340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %vpi_call 4 140 "$display", "Issue with access_size in write defaulting to word" {0 0 0};
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d5890, 0, 4;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d5890, 0, 4;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d5890, 0, 4;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d5890, 0, 4;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d5890, 0, 4;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d5890, 0, 4;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3d5890, 0, 4;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fffbc3d5420_0;
    %subi 16777216, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d5890, 4, 0;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d5890, 4, 0;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d5890, 4, 0;
    %load/vec4 v0x7fffbc3d55e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fffbc3d5420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 16777216, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fffbc3d5890, 4, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffbc382670;
T_12 ;
    %pushi/vec4 16777212, 0, 32;
    %store/vec4 v0x7fffbc3b8110_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x7fffbc382670;
T_13 ;
    %wait E_0x7fffbc33ba90;
    %load/vec4 v0x7fffbc3652b0_0;
    %assign/vec4 v0x7fffbc3b8110_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffbc382670;
T_14 ;
    %wait E_0x7fffbc33bf10;
    %load/vec4 v0x7fffbc385ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fffbc3b8110_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffbc3652b0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffbc3b1820_0;
    %store/vec4 v0x7fffbc3652b0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffbc3d4870;
T_15 ;
    %wait E_0x7fffbc33c150;
    %load/vec4 v0x7fffbc3d4a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %vpi_call 3 35 "$display", "Error in ALU mux" {0 0 0};
    %jmp T_15.13;
T_15.0 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %add;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.1 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %and;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.2 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %or;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.3 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.4 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %cmp/s;
    %jmp/0xz  T_15.14, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
T_15.15 ;
    %jmp T_15.13;
T_15.5 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %cmp/u;
    %jmp/0xz  T_15.16, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.17;
T_15.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
T_15.17 ;
    %jmp T_15.13;
T_15.6 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.7 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %sub;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %xor;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x7fffbc3d4d30_0;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.11 ;
    %load/vec4 v0x7fffbc3d4c70_0;
    %load/vec4 v0x7fffbc3d4d30_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x7fffbc3d4b60_0, 0, 32;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffbc3d9600;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc3e19b0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x7fffbc3e19b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.1, 5;
    %load/vec4 v0x7fffbc3e19b0_0;
    %ix/getv/s 4, v0x7fffbc3e19b0_0;
    %store/vec4a v0x7fffbc3e2040, 4, 0;
    %load/vec4 v0x7fffbc3e19b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffbc3e19b0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffbc3e2040, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x7fffbc3d9600;
T_17 ;
    %wait E_0x7fffbc33ba90;
    %load/vec4 v0x7fffbc3e2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fffbc3e1430_0;
    %nor/r;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x7fffbc3e1730_0;
    %load/vec4 v0x7fffbc3e1430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc3e2040, 0, 4;
T_17.2 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffbc3d4140;
T_18 ;
    %wait E_0x7fffbc33b980;
    %load/vec4 v0x7fffbc3d46d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %vpi_call 2 250 "$display", "Error in the WB MUX" {0 0 0};
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x7fffbc3d4440_0;
    %assign/vec4 v0x7fffbc3d44e0_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x7fffbc3b81b0_0;
    %assign/vec4 v0x7fffbc3d44e0_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x7fffbc3d45a0_0;
    %assign/vec4 v0x7fffbc3d44e0_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffbc3d5b30;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbc3d7d50_0, 0, 2;
    %end;
    .thread T_19;
    .scope S_0x7fffbc3d5b30;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7250_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7fffbc3d5b30;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x7fffbc3d5b30;
T_22 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %end;
    .thread T_22;
    .scope S_0x7fffbc3d5b30;
T_23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %end;
    .thread T_23;
    .scope S_0x7fffbc3d5b30;
T_24 ;
    %wait E_0x7fffbc3d5fb0;
    %load/vec4 v0x7fffbc3d84e0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %vpi_call 5 323 "$write", "\000" {0 0 0};
    %jmp T_24.12;
T_24.0 ;
    %fork TD_dut.fd1.decode_uType, S_0x7fffbc3d69d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %jmp T_24.12;
T_24.1 ;
    %fork TD_dut.fd1.decode_uType, S_0x7fffbc3d69d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %jmp T_24.12;
T_24.2 ;
    %fork TD_dut.fd1.decode_jType, S_0x7fffbc3d6410;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %jmp T_24.12;
T_24.3 ;
    %load/vec4 v0x7fffbc3d8160_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_24.13, 4;
    %fork TD_dut.fd1.decode_iType, S_0x7fffbc3d6220;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %jmp T_24.14;
T_24.13 ;
    %vpi_call 5 107 "$display", "Detected Unknown funct3: %0b of Type JALR at PC=%x", v0x7fffbc3d8160_0, v0x7fffbc3d70b0_0 {0 0 0};
T_24.14 ;
    %jmp T_24.12;
T_24.4 ;
    %fork TD_dut.fd1.decode_bType, S_0x7fffbc3d6030;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %vpi_call 5 149 "$display", "Error in the BCC Decode" {0 0 0};
    %jmp T_24.22;
T_24.15 ;
    %load/vec4 v0x7fffbc3d6d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.23, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %jmp T_24.24;
T_24.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
T_24.24 ;
    %jmp T_24.22;
T_24.16 ;
    %load/vec4 v0x7fffbc3d6d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %jmp T_24.26;
T_24.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
T_24.26 ;
    %jmp T_24.22;
T_24.17 ;
    %load/vec4 v0x7fffbc3d6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %jmp T_24.28;
T_24.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
T_24.28 ;
    %jmp T_24.22;
T_24.18 ;
    %load/vec4 v0x7fffbc3d6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.29, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %jmp T_24.30;
T_24.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
T_24.30 ;
    %jmp T_24.22;
T_24.19 ;
    %load/vec4 v0x7fffbc3d6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.31, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %jmp T_24.32;
T_24.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
T_24.32 ;
    %jmp T_24.22;
T_24.20 ;
    %load/vec4 v0x7fffbc3d6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %jmp T_24.34;
T_24.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
T_24.34 ;
    %jmp T_24.22;
T_24.22 ;
    %pop/vec4 1;
    %jmp T_24.12;
T_24.5 ;
    %fork TD_dut.fd1.decode_iType, S_0x7fffbc3d6220;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.39, 6;
    %vpi_call 5 186 "$display", "Error in the LCC Decode" {0 0 0};
    %jmp T_24.41;
T_24.35 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbc3d7d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7250_0, 0, 1;
    %jmp T_24.41;
T_24.36 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffbc3d7d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7250_0, 0, 1;
    %jmp T_24.41;
T_24.37 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffbc3d7d50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7250_0, 0, 1;
    %jmp T_24.41;
T_24.38 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbc3d7d50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7250_0, 0, 1;
    %jmp T_24.41;
T_24.39 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffbc3d7d50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7250_0, 0, 1;
    %jmp T_24.41;
T_24.41 ;
    %pop/vec4 1;
    %jmp T_24.12;
T_24.6 ;
    %fork TD_dut.fd1.decode_sType, S_0x7fffbc3d67b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.44, 6;
    %vpi_call 5 206 "$display", "Error in the SCC Decode" {0 0 0};
    %jmp T_24.46;
T_24.42 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffbc3d7d50_0, 0, 2;
    %jmp T_24.46;
T_24.43 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffbc3d7d50_0, 0, 2;
    %jmp T_24.46;
T_24.44 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffbc3d7d50_0, 0, 2;
    %jmp T_24.46;
T_24.46 ;
    %pop/vec4 1;
    %jmp T_24.12;
T_24.7 ;
    %fork TD_dut.fd1.decode_iType, S_0x7fffbc3d6220;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.48, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.52, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.53, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.54, 6;
    %vpi_call 5 259 "$display", "Unknown MCC opcode: %b", v0x7fffbc3d84e0_0 {0 0 0};
    %jmp T_24.56;
T_24.47 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.56;
T_24.48 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.56;
T_24.49 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.56;
T_24.50 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.56;
T_24.51 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.56;
T_24.52 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.56;
T_24.53 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.56;
T_24.54 ;
    %load/vec4 v0x7fffbc3d8240_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_24.57, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.58;
T_24.57 ;
    %load/vec4 v0x7fffbc3d8240_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_24.59, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.60;
T_24.59 ;
    %vpi_call 5 257 "$display", "funct7 is malformed" {0 0 0};
T_24.60 ;
T_24.58 ;
    %jmp T_24.56;
T_24.56 ;
    %pop/vec4 1;
    %jmp T_24.12;
T_24.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.64, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.65, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.66, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.67, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.68, 6;
    %vpi_call 5 299 "$display", "Error in RCC decode" {0 0 0};
    %jmp T_24.70;
T_24.61 ;
    %load/vec4 v0x7fffbc3d8240_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_24.71, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.72;
T_24.71 ;
    %load/vec4 v0x7fffbc3d8240_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_24.73, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
T_24.73 ;
T_24.72 ;
    %jmp T_24.70;
T_24.62 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.70;
T_24.63 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.70;
T_24.64 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.70;
T_24.65 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.70;
T_24.66 ;
    %load/vec4 v0x7fffbc3d8240_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_24.75, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.76;
T_24.75 ;
    %load/vec4 v0x7fffbc3d8240_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_24.77, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
T_24.77 ;
T_24.76 ;
    %jmp T_24.70;
T_24.67 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.70;
T_24.68 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffbc3d6ba0_0, 0, 4;
    %jmp T_24.70;
T_24.70 ;
    %pop/vec4 1;
    %jmp T_24.12;
T_24.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d7180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d6c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc3d6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3d7320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffbc3d73c0_0, 0, 2;
    %jmp T_24.12;
T_24.10 ;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 25, 7, 4;
    %cmpi/ne 0, 0, 25;
    %jmp/0xz  T_24.79, 4;
    %vpi_call 5 316 "$display", "Looks like ECALL but the bits are wrong: %b", v0x7fffbc3d8400_0 {0 0 0};
T_24.79 ;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffbc3d5b30;
T_25 ;
    %wait E_0x7fffbc3b8ac0;
    %vpi_call 5 401 "$write", "%x:  \011%8x    \011", v0x7fffbc3d70b0_0, v0x7fffbc3d8400_0 {0 0 0};
    %load/vec4 v0x7fffbc3d84e0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %vpi_call 5 506 "$display", " error" {0 0 0};
    %jmp T_25.12;
T_25.0 ;
    %vpi_call 5 405 "$display", "LUI    x%0d, 0x%0x", v0x7fffbc3d7e40_0, v0x7fffbc3d8320_0 {0 0 0};
    %jmp T_25.12;
T_25.1 ;
    %vpi_call 5 408 "$display", "AUIPC  x%0d, 0x%0x", v0x7fffbc3d7e40_0, v0x7fffbc3d8320_0 {0 0 0};
    %jmp T_25.12;
T_25.2 ;
    %load/vec4 v0x7fffbc3d70b0_0;
    %load/vec4 v0x7fffbc3d8320_0;
    %add;
    %vpi_call 5 412 "$display", "JAL    x%0d, %0x", v0x7fffbc3d7e40_0, S<0,vec4,u32> {1 0 0};
    %jmp T_25.12;
T_25.3 ;
    %load/vec4 v0x7fffbc3d8160_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_25.13, 4;
    %vpi_call 5 416 "$display", "JALR   x%0d, %0d(x%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d8320_0, v0x7fffbc3d7f00_0 {0 0 0};
    %jmp T_25.14;
T_25.13 ;
    %vpi_call 5 418 "$display", "Unknown function:%0b of Type JALR" {0 0 0};
T_25.14 ;
    %jmp T_25.12;
T_25.4 ;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %vpi_call 5 428 "$display", "Unknown BCC Type: %0b", v0x7fffbc3d8160_0 {0 0 0};
    %jmp T_25.22;
T_25.15 ;
    %load/vec4 v0x7fffbc3d70b0_0;
    %load/vec4 v0x7fffbc3d8320_0;
    %add;
    %vpi_call 5 422 "$display", "BEQ    x%0d, x%0d, %0x", v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_25.22;
T_25.16 ;
    %load/vec4 v0x7fffbc3d70b0_0;
    %load/vec4 v0x7fffbc3d8320_0;
    %add;
    %vpi_call 5 423 "$display", "BNE    x%0d, x%0d, %0x", v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_25.22;
T_25.17 ;
    %load/vec4 v0x7fffbc3d70b0_0;
    %load/vec4 v0x7fffbc3d8320_0;
    %add;
    %vpi_call 5 424 "$display", "BLT    x%0d, x%0d, %0x", v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_25.22;
T_25.18 ;
    %load/vec4 v0x7fffbc3d70b0_0;
    %load/vec4 v0x7fffbc3d8320_0;
    %add;
    %vpi_call 5 425 "$display", "BGE    x%0d, x%0d, %0x", v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_25.22;
T_25.19 ;
    %load/vec4 v0x7fffbc3d70b0_0;
    %load/vec4 v0x7fffbc3d8320_0;
    %add;
    %vpi_call 5 426 "$display", "BLTU   x%0d, x%0d, %0x", v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_25.22;
T_25.20 ;
    %load/vec4 v0x7fffbc3d70b0_0;
    %load/vec4 v0x7fffbc3d8320_0;
    %add;
    %vpi_call 5 427 "$display", "BGEU    x%0d, x%0d, %0x", v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_25.22;
T_25.22 ;
    %pop/vec4 1;
    %jmp T_25.12;
T_25.5 ;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.27, 6;
    %vpi_call 5 438 "$display", "Unknown LCC Type: %0b", v0x7fffbc3d8160_0 {0 0 0};
    %jmp T_25.29;
T_25.23 ;
    %vpi_call 5 433 "$display", "LB     %0d(x%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d8320_0, v0x7fffbc3d7f00_0 {0 0 0};
    %jmp T_25.29;
T_25.24 ;
    %vpi_call 5 434 "$display", "LH     x%0d, %0d(x%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d8320_0, v0x7fffbc3d7f00_0 {0 0 0};
    %jmp T_25.29;
T_25.25 ;
    %vpi_call 5 435 "$display", "LW     x%0d, %0d(x%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d8320_0, v0x7fffbc3d7f00_0 {0 0 0};
    %jmp T_25.29;
T_25.26 ;
    %vpi_call 5 436 "$display", "LBU    x%0d, %0d(x%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d8320_0, v0x7fffbc3d7f00_0 {0 0 0};
    %jmp T_25.29;
T_25.27 ;
    %vpi_call 5 437 "$display", "LHU    x%0d, %0d(x%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d8320_0, v0x7fffbc3d7f00_0 {0 0 0};
    %jmp T_25.29;
T_25.29 ;
    %pop/vec4 1;
    %jmp T_25.12;
T_25.6 ;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.32, 6;
    %vpi_call 5 446 "$display", "Unknown SCC Type: %0b", v0x7fffbc3d8160_0 {0 0 0};
    %jmp T_25.34;
T_25.30 ;
    %vpi_call 5 443 "$display", "SB     x%0d, %0d(x%0d)", v0x7fffbc3d7fe0_0, v0x7fffbc3d8320_0, v0x7fffbc3d7f00_0 {0 0 0};
    %jmp T_25.34;
T_25.31 ;
    %vpi_call 5 444 "$display", "SH     x%0d, %0d(x%0d)", v0x7fffbc3d7fe0_0, v0x7fffbc3d8320_0, v0x7fffbc3d7f00_0 {0 0 0};
    %jmp T_25.34;
T_25.32 ;
    %vpi_call 5 445 "$display", "SW     x%0d, %0d(x%0d)", v0x7fffbc3d7fe0_0, v0x7fffbc3d8320_0, v0x7fffbc3d7f00_0 {0 0 0};
    %jmp T_25.34;
T_25.34 ;
    %pop/vec4 1;
    %jmp T_25.12;
T_25.7 ;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.42, 6;
    %vpi_call 5 468 "$display", "Unknown MCC opcode: %b", v0x7fffbc3d84e0_0 {0 0 0};
    %jmp T_25.44;
T_25.35 ;
    %vpi_call 5 453 "$display", "ADDI   x%0d, x%0d, %0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d8320_0 {0 0 0};
    %jmp T_25.44;
T_25.36 ;
    %vpi_call 5 454 "$display", "SLTI   x%0d, x%0d, %0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d8320_0 {0 0 0};
    %jmp T_25.44;
T_25.37 ;
    %vpi_call 5 455 "$display", "SLTIU  x%0d, x%0d, %0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d8320_0 {0 0 0};
    %jmp T_25.44;
T_25.38 ;
    %vpi_call 5 456 "$display", "XORI   x%0d, x%0d, %0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d8320_0 {0 0 0};
    %jmp T_25.44;
T_25.39 ;
    %vpi_call 5 457 "$display", "ORI    x%0d, x%0d, %0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d8320_0 {0 0 0};
    %jmp T_25.44;
T_25.40 ;
    %vpi_call 5 458 "$display", "ANDI   x%0d, x%0d, %0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d8320_0 {0 0 0};
    %jmp T_25.44;
T_25.41 ;
    %vpi_call 5 460 "$display", "SLLI   x%0d, x%0d, 0x%0x", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.44;
T_25.42 ;
    %load/vec4 v0x7fffbc3d8240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_25.45, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_25.46, 6;
    %vpi_call 5 465 "$display", "Unknown MCC shift variant (%b) under funt3=101", v0x7fffbc3d8240_0 {0 0 0};
    %jmp T_25.48;
T_25.45 ;
    %vpi_call 5 463 "$display", "SRLI     x%0d,, %0d ,%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.48;
T_25.46 ;
    %vpi_call 5 464 "$display", "SRAI     x%0d, %0d ,x%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.48;
T_25.48 ;
    %pop/vec4 1;
    %jmp T_25.44;
T_25.44 ;
    %pop/vec4 1;
    %jmp T_25.12;
T_25.8 ;
    %load/vec4 v0x7fffbc3d8160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.52, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.53, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.54, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.55, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.56, 6;
    %jmp T_25.57;
T_25.49 ;
    %load/vec4 v0x7fffbc3d8240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_25.58, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_25.59, 6;
    %vpi_call 5 478 "$display", "Unknown RCC shift variant (%b) under funt3=000", v0x7fffbc3d8240_0 {0 0 0};
    %jmp T_25.61;
T_25.58 ;
    %vpi_call 5 476 "$display", "ADD    x%0d, x%0d, x%0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.61;
T_25.59 ;
    %vpi_call 5 477 "$display", "SUB    x%0d, x%0d, x%0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.61;
T_25.61 ;
    %pop/vec4 1;
    %jmp T_25.57;
T_25.50 ;
    %vpi_call 5 481 "$display", "SLL    x%0d, x%0d, x%0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.57;
T_25.51 ;
    %vpi_call 5 482 "$display", "SLT    x%0d, x%0d, x%0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.57;
T_25.52 ;
    %vpi_call 5 483 "$display", "SLTU   x%0d, x%0d, x%0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.57;
T_25.53 ;
    %vpi_call 5 484 "$display", "XOR    x%0d, x%0d, x%0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.57;
T_25.54 ;
    %load/vec4 v0x7fffbc3d8240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_25.62, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_25.63, 6;
    %vpi_call 5 489 "$display", "Unknown RCC shift variant (%b) under funct3=101", v0x7fffbc3d8240_0 {0 0 0};
    %jmp T_25.65;
T_25.62 ;
    %vpi_call 5 487 "$display", "SRL     x%0d,, %0d ,%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.65;
T_25.63 ;
    %vpi_call 5 488 "$display", "SRA     x%0d, %0d ,%0d)", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.65;
T_25.65 ;
    %pop/vec4 1;
    %jmp T_25.57;
T_25.55 ;
    %vpi_call 5 492 "$display", "OR     x%0d, x%0d, x%0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.57;
T_25.56 ;
    %vpi_call 5 493 "$display", "AND    x%0d, x%0d, x%0d", v0x7fffbc3d7e40_0, v0x7fffbc3d7f00_0, v0x7fffbc3d7fe0_0 {0 0 0};
    %jmp T_25.57;
T_25.57 ;
    %pop/vec4 1;
    %jmp T_25.12;
T_25.9 ;
    %vpi_call 5 497 "$display", "NOP (fence)" {0 0 0};
    %jmp T_25.12;
T_25.10 ;
    %load/vec4 v0x7fffbc3d8400_0;
    %parti/s 25, 7, 4;
    %cmpi/e 0, 0, 25;
    %jmp/0xz  T_25.66, 4;
    %vpi_call 5 502 "$display", "ECALL  " {0 0 0};
    %vpi_call 5 502 "$finish" {0 0 0};
    %jmp T_25.67;
T_25.66 ;
    %vpi_call 5 503 "$display", "Looks an ECALL but doesn't match what I expected: %b", v0x7fffbc3d8400_0 {0 0 0};
T_25.67 ;
    %jmp T_25.12;
T_25.12 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fffbc382e40;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc3e3870_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fffbc382e40;
T_27 ;
    %vpi_call 2 56 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbc382e40 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x7fffbc382e40;
T_28 ;
    %wait E_0x7fffbc33ba90;
    %load/vec4 v0x7fffbc3e3bd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %delay 5, 0;
    %vpi_call 2 62 "$write", "\012" {0 0 0};
    %vpi_call 2 63 "$finish" {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fffbc382e40;
T_29 ;
    %wait E_0x7fffbc33ba90;
    %load/vec4 v0x7fffbc3e3bd0_0;
    %assign/vec4 v0x7fffbc3e3d30_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fffbc382e40;
T_30 ;
    %delay 5, 0;
    %load/vec4 v0x7fffbc3e3870_0;
    %inv;
    %assign/vec4 v0x7fffbc3e3870_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fffbc382e40;
T_31 ;
    %wait E_0x7fffbc33ba90;
    %vpi_call 2 138 "$write", "Execute Stage Signals\012\011" {0 0 0};
    %vpi_call 2 139 "$write", "PCSel=" {0 0 0};
    %load/vec4 v0x7fffbc3e2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %vpi_call 2 140 "$write", "PC+4(no branch), " {0 0 0};
    %jmp T_31.1;
T_31.0 ;
    %vpi_call 2 141 "$write", "ALU(branch_addr=%0x), ", v0x7fffbc3e2660_0 {0 0 0};
T_31.1 ;
    %vpi_call 2 143 "$write", "RegWE=" {0 0 0};
    %load/vec4 v0x7fffbc3e2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %vpi_call 2 144 "$write", "write, " {0 0 0};
    %jmp T_31.3;
T_31.2 ;
    %vpi_call 2 145 "$write", "read, " {0 0 0};
T_31.3 ;
    %vpi_call 2 146 "$write", "BrUn=" {0 0 0};
    %load/vec4 v0x7fffbc3e2a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %vpi_call 2 148 "$write", "unsigned" {0 0 0};
    %jmp T_31.5;
T_31.4 ;
    %vpi_call 2 149 "$write", "signed, " {0 0 0};
T_31.5 ;
    %vpi_call 2 151 "$write", "BrEq=" {0 0 0};
    %load/vec4 v0x7fffbc3e2870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %vpi_call 2 152 "$write", "equal, " {0 0 0};
    %jmp T_31.7;
T_31.6 ;
    %vpi_call 2 153 "$write", "equal, " {0 0 0};
T_31.7 ;
    %vpi_call 2 155 "$write", "BrLt=" {0 0 0};
    %load/vec4 v0x7fffbc3e2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %vpi_call 2 156 "$write", "less than, " {0 0 0};
    %jmp T_31.9;
T_31.8 ;
    %vpi_call 2 157 "$write", "GE(>=), " {0 0 0};
T_31.9 ;
    %vpi_call 2 159 "$write", "BSel=" {0 0 0};
    %load/vec4 v0x7fffbc3e27a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %vpi_call 2 160 "$write", "reg, " {0 0 0};
    %jmp T_31.11;
T_31.10 ;
    %vpi_call 2 161 "$write", "imm, " {0 0 0};
T_31.11 ;
    %vpi_call 2 163 "$write", "ASel=" {0 0 0};
    %load/vec4 v0x7fffbc3e2700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %vpi_call 2 164 "$write", "reg, " {0 0 0};
    %jmp T_31.13;
T_31.12 ;
    %vpi_call 2 165 "$write", "PC, " {0 0 0};
T_31.13 ;
    %vpi_call 2 167 "$write", "ALUSel=" {0 0 0};
    %load/vec4 v0x7fffbc3e23c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.22, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_31.24, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.25, 6;
    %vpi_call 2 181 "$display", "Error in ALU mux" {0 0 0};
    %jmp T_31.27;
T_31.14 ;
    %vpi_call 2 169 "$write", "ADD" {0 0 0};
    %jmp T_31.27;
T_31.15 ;
    %vpi_call 2 170 "$write", "AND" {0 0 0};
    %jmp T_31.27;
T_31.16 ;
    %vpi_call 2 171 "$write", "OR" {0 0 0};
    %jmp T_31.27;
T_31.17 ;
    %vpi_call 2 172 "$write", "SLL" {0 0 0};
    %jmp T_31.27;
T_31.18 ;
    %vpi_call 2 173 "$write", "SLT" {0 0 0};
    %jmp T_31.27;
T_31.19 ;
    %vpi_call 2 174 "$write", "SLTU" {0 0 0};
    %jmp T_31.27;
T_31.20 ;
    %vpi_call 2 175 "$write", "SRA" {0 0 0};
    %jmp T_31.27;
T_31.21 ;
    %vpi_call 2 176 "$write", "SRL" {0 0 0};
    %jmp T_31.27;
T_31.22 ;
    %vpi_call 2 177 "$write", "SUB" {0 0 0};
    %jmp T_31.27;
T_31.23 ;
    %vpi_call 2 178 "$write", "XOR" {0 0 0};
    %jmp T_31.27;
T_31.24 ;
    %vpi_call 2 179 "$write", "LUI" {0 0 0};
    %jmp T_31.27;
T_31.25 ;
    %vpi_call 2 180 "$write", "JumpADD" {0 0 0};
    %jmp T_31.27;
T_31.27 ;
    %pop/vec4 1;
    %vpi_call 2 183 "$write", "(input1=0x%0x, input2=0x%0x, res=0x%0x) ,", v0x7fffbc3e24a0_0, v0x7fffbc3e2560_0, v0x7fffbc3e2660_0 {0 0 0};
    %vpi_call 2 185 "$write", "MemRW=" {0 0 0};
    %load/vec4 v0x7fffbc3e2ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.28, 8;
    %vpi_call 2 186 "$write", "Read, " {0 0 0};
    %jmp T_31.29;
T_31.28 ;
    %vpi_call 2 187 "$write", "Write, " {0 0 0};
T_31.29 ;
    %vpi_call 2 189 "$write", "WBSel=" {0 0 0};
    %load/vec4 v0x7fffbc3e3030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.32, 6;
    %vpi_call 2 194 "$display", "Error in the WB MUX" {0 0 0};
    %jmp T_31.34;
T_31.30 ;
    %vpi_call 2 191 "$write", "Mem, " {0 0 0};
    %jmp T_31.34;
T_31.31 ;
    %vpi_call 2 192 "$write", "ALU, " {0 0 0};
    %jmp T_31.34;
T_31.32 ;
    %vpi_call 2 193 "$write", "PC+4, " {0 0 0};
    %jmp T_31.34;
T_31.34 ;
    %pop/vec4 1;
    %vpi_call 2 196 "$write", "\012" {0 0 0};
    %vpi_call 2 200 "$write", "RegFile Ports\012\011Input: addr_rs1 = %0d, addr_rs2 = %0d, addr_rd = %0d, data_rd = %0x (%0d), write_enable = %b \012", v0x7fffbc3e3650_0, v0x7fffbc3e3760_0, v0x7fffbc3e3540_0, v0x7fffbc3e3dd0_0, v0x7fffbc3e3dd0_0, v0x7fffbc3e2f40_0 {0 0 0};
    %vpi_call 2 201 "$write", "\011Output: data_rs1 = 0x%0x (%0d), data_rs2 = 0x%0x (%0d)\012", v0x7fffbc3e3a20_0, v0x7fffbc3e3a20_0, v0x7fffbc3e3ae0_0, v0x7fffbc3e3ae0_0 {0 0 0};
    %vpi_call 2 202 "$write", "\012--------------------------------------\012" {0 0 0};
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./alu.v";
    "./components/memory.v";
    "./components/fetch_decode.v";
    "./reg_file.v";
