
cube_F411CE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076a0  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08007838  08007838  00017838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007898  08007898  00020184  2**0
                  CONTENTS
  4 .ARM          00000008  08007898  08007898  00017898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078a0  080078a0  00020184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078a0  080078a0  000178a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078a4  080078a4  000178a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000184  20000000  080078a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001590  20000184  08007a2c  00020184  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001714  08007a2c  00021714  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019688  00000000  00000000  000201b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b1c  00000000  00000000  0003983c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f68  00000000  00000000  0003d358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000df0  00000000  00000000  0003e2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d2f  00000000  00000000  0003f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000158e6  00000000  00000000  00058ddf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f64f  00000000  00000000  0006e6c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fdd14  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d90  00000000  00000000  000fdd68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000184 	.word	0x20000184
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007820 	.word	0x08007820

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000188 	.word	0x20000188
 80001d4:	08007820 	.word	0x08007820

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b088      	sub	sp, #32
 80004d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d6:	f107 030c 	add.w	r3, r7, #12
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	609a      	str	r2, [r3, #8]
 80004e2:	60da      	str	r2, [r3, #12]
 80004e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e6:	2300      	movs	r3, #0
 80004e8:	60bb      	str	r3, [r7, #8]
 80004ea:	4b20      	ldr	r3, [pc, #128]	; (800056c <MX_GPIO_Init+0x9c>)
 80004ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ee:	4a1f      	ldr	r2, [pc, #124]	; (800056c <MX_GPIO_Init+0x9c>)
 80004f0:	f043 0304 	orr.w	r3, r3, #4
 80004f4:	6313      	str	r3, [r2, #48]	; 0x30
 80004f6:	4b1d      	ldr	r3, [pc, #116]	; (800056c <MX_GPIO_Init+0x9c>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fa:	f003 0304 	and.w	r3, r3, #4
 80004fe:	60bb      	str	r3, [r7, #8]
 8000500:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000502:	2300      	movs	r3, #0
 8000504:	607b      	str	r3, [r7, #4]
 8000506:	4b19      	ldr	r3, [pc, #100]	; (800056c <MX_GPIO_Init+0x9c>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050a:	4a18      	ldr	r2, [pc, #96]	; (800056c <MX_GPIO_Init+0x9c>)
 800050c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000510:	6313      	str	r3, [r2, #48]	; 0x30
 8000512:	4b16      	ldr	r3, [pc, #88]	; (800056c <MX_GPIO_Init+0x9c>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800051e:	2300      	movs	r3, #0
 8000520:	603b      	str	r3, [r7, #0]
 8000522:	4b12      	ldr	r3, [pc, #72]	; (800056c <MX_GPIO_Init+0x9c>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000526:	4a11      	ldr	r2, [pc, #68]	; (800056c <MX_GPIO_Init+0x9c>)
 8000528:	f043 0301 	orr.w	r3, r3, #1
 800052c:	6313      	str	r3, [r2, #48]	; 0x30
 800052e:	4b0f      	ldr	r3, [pc, #60]	; (800056c <MX_GPIO_Init+0x9c>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	f003 0301 	and.w	r3, r3, #1
 8000536:	603b      	str	r3, [r7, #0]
 8000538:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PC13_GPIO_Port, LED_PC13_Pin, GPIO_PIN_RESET);
 800053a:	2200      	movs	r2, #0
 800053c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000540:	480b      	ldr	r0, [pc, #44]	; (8000570 <MX_GPIO_Init+0xa0>)
 8000542:	f000 fdc3 	bl	80010cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_PC13_Pin;
 8000546:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800054a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800054c:	2301      	movs	r3, #1
 800054e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000550:	2300      	movs	r3, #0
 8000552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000554:	2300      	movs	r3, #0
 8000556:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_PC13_GPIO_Port, &GPIO_InitStruct);
 8000558:	f107 030c 	add.w	r3, r7, #12
 800055c:	4619      	mov	r1, r3
 800055e:	4804      	ldr	r0, [pc, #16]	; (8000570 <MX_GPIO_Init+0xa0>)
 8000560:	f000 fc30 	bl	8000dc4 <HAL_GPIO_Init>

}
 8000564:	bf00      	nop
 8000566:	3720      	adds	r7, #32
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	40023800 	.word	0x40023800
 8000570:	40020800 	.word	0x40020800

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000578:	f000 f9ea 	bl	8000950 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057c:	f000 f80a 	bl	8000594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000580:	f7ff ffa6 	bl	80004d0 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000584:	f006 fb9c 	bl	8006cc0 <MX_USB_DEVICE_Init>
  MX_RTC_Init();
 8000588:	f000 f874 	bl	8000674 <MX_RTC_Init>
  MX_USART1_UART_Init();
 800058c:	f000 f93c 	bl	8000808 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000590:	e7fe      	b.n	8000590 <main+0x1c>
	...

08000594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b094      	sub	sp, #80	; 0x50
 8000598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059a:	f107 0320 	add.w	r3, r7, #32
 800059e:	2230      	movs	r2, #48	; 0x30
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f007 f934 	bl	8007810 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a8:	f107 030c 	add.w	r3, r7, #12
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
 80005b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b8:	2300      	movs	r3, #0
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	4b28      	ldr	r3, [pc, #160]	; (8000660 <SystemClock_Config+0xcc>)
 80005be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005c0:	4a27      	ldr	r2, [pc, #156]	; (8000660 <SystemClock_Config+0xcc>)
 80005c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c6:	6413      	str	r3, [r2, #64]	; 0x40
 80005c8:	4b25      	ldr	r3, [pc, #148]	; (8000660 <SystemClock_Config+0xcc>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005d0:	60bb      	str	r3, [r7, #8]
 80005d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d4:	2300      	movs	r3, #0
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	4b22      	ldr	r3, [pc, #136]	; (8000664 <SystemClock_Config+0xd0>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a21      	ldr	r2, [pc, #132]	; (8000664 <SystemClock_Config+0xd0>)
 80005de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4b1f      	ldr	r3, [pc, #124]	; (8000664 <SystemClock_Config+0xd0>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005ec:	607b      	str	r3, [r7, #4]
 80005ee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80005f0:	2305      	movs	r3, #5
 80005f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005fa:	2301      	movs	r3, #1
 80005fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fe:	2302      	movs	r3, #2
 8000600:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000602:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000606:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000608:	2319      	movs	r3, #25
 800060a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800060c:	23c0      	movs	r3, #192	; 0xc0
 800060e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000610:	2302      	movs	r3, #2
 8000612:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000614:	2304      	movs	r3, #4
 8000616:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000618:	f107 0320 	add.w	r3, r7, #32
 800061c:	4618      	mov	r0, r3
 800061e:	f001 fef1 	bl	8002404 <HAL_RCC_OscConfig>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000628:	f000 f81e 	bl	8000668 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062c:	230f      	movs	r3, #15
 800062e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000630:	2302      	movs	r3, #2
 8000632:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000634:	2300      	movs	r3, #0
 8000636:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000638:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800063c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063e:	2300      	movs	r3, #0
 8000640:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000642:	f107 030c 	add.w	r3, r7, #12
 8000646:	2103      	movs	r1, #3
 8000648:	4618      	mov	r0, r3
 800064a:	f002 f953 	bl	80028f4 <HAL_RCC_ClockConfig>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000654:	f000 f808 	bl	8000668 <Error_Handler>
  }
}
 8000658:	bf00      	nop
 800065a:	3750      	adds	r7, #80	; 0x50
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	40023800 	.word	0x40023800
 8000664:	40007000 	.word	0x40007000

08000668 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800066c:	b672      	cpsid	i
}
 800066e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000670:	e7fe      	b.n	8000670 <Error_Handler+0x8>
	...

08000674 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000678:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <MX_RTC_Init+0x44>)
 800067a:	4a10      	ldr	r2, [pc, #64]	; (80006bc <MX_RTC_Init+0x48>)
 800067c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800067e:	4b0e      	ldr	r3, [pc, #56]	; (80006b8 <MX_RTC_Init+0x44>)
 8000680:	2200      	movs	r2, #0
 8000682:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000684:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <MX_RTC_Init+0x44>)
 8000686:	227f      	movs	r2, #127	; 0x7f
 8000688:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800068a:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <MX_RTC_Init+0x44>)
 800068c:	22ff      	movs	r2, #255	; 0xff
 800068e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000690:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <MX_RTC_Init+0x44>)
 8000692:	2200      	movs	r2, #0
 8000694:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000696:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <MX_RTC_Init+0x44>)
 8000698:	2200      	movs	r2, #0
 800069a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <MX_RTC_Init+0x44>)
 800069e:	2200      	movs	r2, #0
 80006a0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006a2:	4805      	ldr	r0, [pc, #20]	; (80006b8 <MX_RTC_Init+0x44>)
 80006a4:	f002 fbe6 	bl	8002e74 <HAL_RTC_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80006ae:	f7ff ffdb 	bl	8000668 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	200003c4 	.word	0x200003c4
 80006bc:	40002800 	.word	0x40002800

080006c0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b088      	sub	sp, #32
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006c8:	f107 0308 	add.w	r3, r7, #8
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	609a      	str	r2, [r3, #8]
 80006d4:	60da      	str	r2, [r3, #12]
 80006d6:	611a      	str	r2, [r3, #16]
 80006d8:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a0c      	ldr	r2, [pc, #48]	; (8000710 <HAL_RTC_MspInit+0x50>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d111      	bne.n	8000708 <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80006e4:	2302      	movs	r3, #2
 80006e6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80006e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006ec:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006ee:	f107 0308 	add.w	r3, r7, #8
 80006f2:	4618      	mov	r0, r3
 80006f4:	f002 face 	bl	8002c94 <HAL_RCCEx_PeriphCLKConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80006fe:	f7ff ffb3 	bl	8000668 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000702:	4b04      	ldr	r3, [pc, #16]	; (8000714 <HAL_RTC_MspInit+0x54>)
 8000704:	2201      	movs	r2, #1
 8000706:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000708:	bf00      	nop
 800070a:	3720      	adds	r7, #32
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40002800 	.word	0x40002800
 8000714:	42470e3c 	.word	0x42470e3c

08000718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	4b10      	ldr	r3, [pc, #64]	; (8000764 <HAL_MspInit+0x4c>)
 8000724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000726:	4a0f      	ldr	r2, [pc, #60]	; (8000764 <HAL_MspInit+0x4c>)
 8000728:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800072c:	6453      	str	r3, [r2, #68]	; 0x44
 800072e:	4b0d      	ldr	r3, [pc, #52]	; (8000764 <HAL_MspInit+0x4c>)
 8000730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000732:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	603b      	str	r3, [r7, #0]
 800073e:	4b09      	ldr	r3, [pc, #36]	; (8000764 <HAL_MspInit+0x4c>)
 8000740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000742:	4a08      	ldr	r2, [pc, #32]	; (8000764 <HAL_MspInit+0x4c>)
 8000744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000748:	6413      	str	r3, [r2, #64]	; 0x40
 800074a:	4b06      	ldr	r3, [pc, #24]	; (8000764 <HAL_MspInit+0x4c>)
 800074c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000756:	bf00      	nop
 8000758:	370c      	adds	r7, #12
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800

08000768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800076c:	e7fe      	b.n	800076c <NMI_Handler+0x4>

0800076e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800076e:	b480      	push	{r7}
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000772:	e7fe      	b.n	8000772 <HardFault_Handler+0x4>

08000774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000778:	e7fe      	b.n	8000778 <MemManage_Handler+0x4>

0800077a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800077e:	e7fe      	b.n	800077e <BusFault_Handler+0x4>

08000780 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000784:	e7fe      	b.n	8000784 <UsageFault_Handler+0x4>

08000786 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000786:	b480      	push	{r7}
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800078a:	bf00      	nop
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr

08000794 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr

080007a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007a2:	b480      	push	{r7}
 80007a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007a6:	bf00      	nop
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr

080007b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007b4:	f000 f91e 	bl	80009f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}

080007bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007c0:	4802      	ldr	r0, [pc, #8]	; (80007cc <USART1_IRQHandler+0x10>)
 80007c2:	f002 fc89 	bl	80030d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	200003e4 	.word	0x200003e4

080007d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80007d4:	4802      	ldr	r0, [pc, #8]	; (80007e0 <OTG_FS_IRQHandler+0x10>)
 80007d6:	f000 fde2 	bl	800139e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	2000130c 	.word	0x2000130c

080007e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007e8:	4b06      	ldr	r3, [pc, #24]	; (8000804 <SystemInit+0x20>)
 80007ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007ee:	4a05      	ldr	r2, [pc, #20]	; (8000804 <SystemInit+0x20>)
 80007f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007f8:	bf00      	nop
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	e000ed00 	.word	0xe000ed00

08000808 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800080c:	4b11      	ldr	r3, [pc, #68]	; (8000854 <MX_USART1_UART_Init+0x4c>)
 800080e:	4a12      	ldr	r2, [pc, #72]	; (8000858 <MX_USART1_UART_Init+0x50>)
 8000810:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000812:	4b10      	ldr	r3, [pc, #64]	; (8000854 <MX_USART1_UART_Init+0x4c>)
 8000814:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000818:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800081a:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <MX_USART1_UART_Init+0x4c>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000820:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <MX_USART1_UART_Init+0x4c>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000826:	4b0b      	ldr	r3, [pc, #44]	; (8000854 <MX_USART1_UART_Init+0x4c>)
 8000828:	2200      	movs	r2, #0
 800082a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800082c:	4b09      	ldr	r3, [pc, #36]	; (8000854 <MX_USART1_UART_Init+0x4c>)
 800082e:	220c      	movs	r2, #12
 8000830:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000832:	4b08      	ldr	r3, [pc, #32]	; (8000854 <MX_USART1_UART_Init+0x4c>)
 8000834:	2200      	movs	r2, #0
 8000836:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000838:	4b06      	ldr	r3, [pc, #24]	; (8000854 <MX_USART1_UART_Init+0x4c>)
 800083a:	2200      	movs	r2, #0
 800083c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800083e:	4805      	ldr	r0, [pc, #20]	; (8000854 <MX_USART1_UART_Init+0x4c>)
 8000840:	f002 fbfd 	bl	800303e <HAL_UART_Init>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800084a:	f7ff ff0d 	bl	8000668 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	200003e4 	.word	0x200003e4
 8000858:	40011000 	.word	0x40011000

0800085c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	; 0x28
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000864:	f107 0314 	add.w	r3, r7, #20
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a1d      	ldr	r2, [pc, #116]	; (80008f0 <HAL_UART_MspInit+0x94>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d134      	bne.n	80008e8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	613b      	str	r3, [r7, #16]
 8000882:	4b1c      	ldr	r3, [pc, #112]	; (80008f4 <HAL_UART_MspInit+0x98>)
 8000884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000886:	4a1b      	ldr	r2, [pc, #108]	; (80008f4 <HAL_UART_MspInit+0x98>)
 8000888:	f043 0310 	orr.w	r3, r3, #16
 800088c:	6453      	str	r3, [r2, #68]	; 0x44
 800088e:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <HAL_UART_MspInit+0x98>)
 8000890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000892:	f003 0310 	and.w	r3, r3, #16
 8000896:	613b      	str	r3, [r7, #16]
 8000898:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	60fb      	str	r3, [r7, #12]
 800089e:	4b15      	ldr	r3, [pc, #84]	; (80008f4 <HAL_UART_MspInit+0x98>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a14      	ldr	r2, [pc, #80]	; (80008f4 <HAL_UART_MspInit+0x98>)
 80008a4:	f043 0301 	orr.w	r3, r3, #1
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <HAL_UART_MspInit+0x98>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0301 	and.w	r3, r3, #1
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80008ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008bc:	2302      	movs	r3, #2
 80008be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c4:	2303      	movs	r3, #3
 80008c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008c8:	2307      	movs	r3, #7
 80008ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	4809      	ldr	r0, [pc, #36]	; (80008f8 <HAL_UART_MspInit+0x9c>)
 80008d4:	f000 fa76 	bl	8000dc4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80008d8:	2200      	movs	r2, #0
 80008da:	2100      	movs	r1, #0
 80008dc:	2025      	movs	r0, #37	; 0x25
 80008de:	f000 f9a8 	bl	8000c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80008e2:	2025      	movs	r0, #37	; 0x25
 80008e4:	f000 f9c1 	bl	8000c6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80008e8:	bf00      	nop
 80008ea:	3728      	adds	r7, #40	; 0x28
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	40011000 	.word	0x40011000
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40020000 	.word	0x40020000

080008fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80008fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000934 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000900:	480d      	ldr	r0, [pc, #52]	; (8000938 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000902:	490e      	ldr	r1, [pc, #56]	; (800093c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000904:	4a0e      	ldr	r2, [pc, #56]	; (8000940 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000906:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000908:	e002      	b.n	8000910 <LoopCopyDataInit>

0800090a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800090a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800090c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800090e:	3304      	adds	r3, #4

08000910 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000910:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000912:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000914:	d3f9      	bcc.n	800090a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000916:	4a0b      	ldr	r2, [pc, #44]	; (8000944 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000918:	4c0b      	ldr	r4, [pc, #44]	; (8000948 <LoopFillZerobss+0x26>)
  movs r3, #0
 800091a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800091c:	e001      	b.n	8000922 <LoopFillZerobss>

0800091e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800091e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000920:	3204      	adds	r2, #4

08000922 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000922:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000924:	d3fb      	bcc.n	800091e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000926:	f7ff ff5d 	bl	80007e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800092a:	f006 ff4d 	bl	80077c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800092e:	f7ff fe21 	bl	8000574 <main>
  bx  lr    
 8000932:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000934:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000938:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800093c:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 8000940:	080078a8 	.word	0x080078a8
  ldr r2, =_sbss
 8000944:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 8000948:	20001714 	.word	0x20001714

0800094c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800094c:	e7fe      	b.n	800094c <ADC_IRQHandler>
	...

08000950 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000954:	4b0e      	ldr	r3, [pc, #56]	; (8000990 <HAL_Init+0x40>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a0d      	ldr	r2, [pc, #52]	; (8000990 <HAL_Init+0x40>)
 800095a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800095e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000960:	4b0b      	ldr	r3, [pc, #44]	; (8000990 <HAL_Init+0x40>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a0a      	ldr	r2, [pc, #40]	; (8000990 <HAL_Init+0x40>)
 8000966:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800096a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800096c:	4b08      	ldr	r3, [pc, #32]	; (8000990 <HAL_Init+0x40>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a07      	ldr	r2, [pc, #28]	; (8000990 <HAL_Init+0x40>)
 8000972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000976:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000978:	2003      	movs	r0, #3
 800097a:	f000 f94f 	bl	8000c1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800097e:	200f      	movs	r0, #15
 8000980:	f000 f808 	bl	8000994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000984:	f7ff fec8 	bl	8000718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40023c00 	.word	0x40023c00

08000994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <HAL_InitTick+0x54>)
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	4b12      	ldr	r3, [pc, #72]	; (80009ec <HAL_InitTick+0x58>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	4619      	mov	r1, r3
 80009a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 f967 	bl	8000c86 <HAL_SYSTICK_Config>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009be:	2301      	movs	r3, #1
 80009c0:	e00e      	b.n	80009e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2b0f      	cmp	r3, #15
 80009c6:	d80a      	bhi.n	80009de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c8:	2200      	movs	r2, #0
 80009ca:	6879      	ldr	r1, [r7, #4]
 80009cc:	f04f 30ff 	mov.w	r0, #4294967295
 80009d0:	f000 f92f 	bl	8000c32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d4:	4a06      	ldr	r2, [pc, #24]	; (80009f0 <HAL_InitTick+0x5c>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009da:	2300      	movs	r3, #0
 80009dc:	e000      	b.n	80009e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20000000 	.word	0x20000000
 80009ec:	20000008 	.word	0x20000008
 80009f0:	20000004 	.word	0x20000004

080009f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f8:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <HAL_IncTick+0x20>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	461a      	mov	r2, r3
 80009fe:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <HAL_IncTick+0x24>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4413      	add	r3, r2
 8000a04:	4a04      	ldr	r2, [pc, #16]	; (8000a18 <HAL_IncTick+0x24>)
 8000a06:	6013      	str	r3, [r2, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	20000008 	.word	0x20000008
 8000a18:	20000428 	.word	0x20000428

08000a1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a20:	4b03      	ldr	r3, [pc, #12]	; (8000a30 <HAL_GetTick+0x14>)
 8000a22:	681b      	ldr	r3, [r3, #0]
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	20000428 	.word	0x20000428

08000a34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a3c:	f7ff ffee 	bl	8000a1c <HAL_GetTick>
 8000a40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a4c:	d005      	beq.n	8000a5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a4e:	4b0a      	ldr	r3, [pc, #40]	; (8000a78 <HAL_Delay+0x44>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	461a      	mov	r2, r3
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	4413      	add	r3, r2
 8000a58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a5a:	bf00      	nop
 8000a5c:	f7ff ffde 	bl	8000a1c <HAL_GetTick>
 8000a60:	4602      	mov	r2, r0
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	68fa      	ldr	r2, [r7, #12]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d8f7      	bhi.n	8000a5c <HAL_Delay+0x28>
  {
  }
}
 8000a6c:	bf00      	nop
 8000a6e:	bf00      	nop
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000008 	.word	0x20000008

08000a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f003 0307 	and.w	r3, r3, #7
 8000a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a92:	68ba      	ldr	r2, [r7, #8]
 8000a94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000aa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000aa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aae:	4a04      	ldr	r2, [pc, #16]	; (8000ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	60d3      	str	r3, [r2, #12]
}
 8000ab4:	bf00      	nop
 8000ab6:	3714      	adds	r7, #20
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr
 8000ac0:	e000ed00 	.word	0xe000ed00

08000ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ac8:	4b04      	ldr	r3, [pc, #16]	; (8000adc <__NVIC_GetPriorityGrouping+0x18>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	0a1b      	lsrs	r3, r3, #8
 8000ace:	f003 0307 	and.w	r3, r3, #7
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000ed00 	.word	0xe000ed00

08000ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	db0b      	blt.n	8000b0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	f003 021f 	and.w	r2, r3, #31
 8000af8:	4907      	ldr	r1, [pc, #28]	; (8000b18 <__NVIC_EnableIRQ+0x38>)
 8000afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afe:	095b      	lsrs	r3, r3, #5
 8000b00:	2001      	movs	r0, #1
 8000b02:	fa00 f202 	lsl.w	r2, r0, r2
 8000b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b0a:	bf00      	nop
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000e100 	.word	0xe000e100

08000b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	6039      	str	r1, [r7, #0]
 8000b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	db0a      	blt.n	8000b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	b2da      	uxtb	r2, r3
 8000b34:	490c      	ldr	r1, [pc, #48]	; (8000b68 <__NVIC_SetPriority+0x4c>)
 8000b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3a:	0112      	lsls	r2, r2, #4
 8000b3c:	b2d2      	uxtb	r2, r2
 8000b3e:	440b      	add	r3, r1
 8000b40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b44:	e00a      	b.n	8000b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	b2da      	uxtb	r2, r3
 8000b4a:	4908      	ldr	r1, [pc, #32]	; (8000b6c <__NVIC_SetPriority+0x50>)
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	f003 030f 	and.w	r3, r3, #15
 8000b52:	3b04      	subs	r3, #4
 8000b54:	0112      	lsls	r2, r2, #4
 8000b56:	b2d2      	uxtb	r2, r2
 8000b58:	440b      	add	r3, r1
 8000b5a:	761a      	strb	r2, [r3, #24]
}
 8000b5c:	bf00      	nop
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr
 8000b68:	e000e100 	.word	0xe000e100
 8000b6c:	e000ed00 	.word	0xe000ed00

08000b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b089      	sub	sp, #36	; 0x24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	f003 0307 	and.w	r3, r3, #7
 8000b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	f1c3 0307 	rsb	r3, r3, #7
 8000b8a:	2b04      	cmp	r3, #4
 8000b8c:	bf28      	it	cs
 8000b8e:	2304      	movcs	r3, #4
 8000b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b92:	69fb      	ldr	r3, [r7, #28]
 8000b94:	3304      	adds	r3, #4
 8000b96:	2b06      	cmp	r3, #6
 8000b98:	d902      	bls.n	8000ba0 <NVIC_EncodePriority+0x30>
 8000b9a:	69fb      	ldr	r3, [r7, #28]
 8000b9c:	3b03      	subs	r3, #3
 8000b9e:	e000      	b.n	8000ba2 <NVIC_EncodePriority+0x32>
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ba8:	69bb      	ldr	r3, [r7, #24]
 8000baa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bae:	43da      	mvns	r2, r3
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	401a      	ands	r2, r3
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc2:	43d9      	mvns	r1, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc8:	4313      	orrs	r3, r2
         );
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3724      	adds	r7, #36	; 0x24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
	...

08000bd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	3b01      	subs	r3, #1
 8000be4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000be8:	d301      	bcc.n	8000bee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bea:	2301      	movs	r3, #1
 8000bec:	e00f      	b.n	8000c0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bee:	4a0a      	ldr	r2, [pc, #40]	; (8000c18 <SysTick_Config+0x40>)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	3b01      	subs	r3, #1
 8000bf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bf6:	210f      	movs	r1, #15
 8000bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bfc:	f7ff ff8e 	bl	8000b1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c00:	4b05      	ldr	r3, [pc, #20]	; (8000c18 <SysTick_Config+0x40>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c06:	4b04      	ldr	r3, [pc, #16]	; (8000c18 <SysTick_Config+0x40>)
 8000c08:	2207      	movs	r2, #7
 8000c0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c0c:	2300      	movs	r3, #0
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	e000e010 	.word	0xe000e010

08000c1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f7ff ff29 	bl	8000a7c <__NVIC_SetPriorityGrouping>
}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c32:	b580      	push	{r7, lr}
 8000c34:	b086      	sub	sp, #24
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	4603      	mov	r3, r0
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	607a      	str	r2, [r7, #4]
 8000c3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c44:	f7ff ff3e 	bl	8000ac4 <__NVIC_GetPriorityGrouping>
 8000c48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	68b9      	ldr	r1, [r7, #8]
 8000c4e:	6978      	ldr	r0, [r7, #20]
 8000c50:	f7ff ff8e 	bl	8000b70 <NVIC_EncodePriority>
 8000c54:	4602      	mov	r2, r0
 8000c56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c5a:	4611      	mov	r1, r2
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff ff5d 	bl	8000b1c <__NVIC_SetPriority>
}
 8000c62:	bf00      	nop
 8000c64:	3718      	adds	r7, #24
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b082      	sub	sp, #8
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	4603      	mov	r3, r0
 8000c72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff ff31 	bl	8000ae0 <__NVIC_EnableIRQ>
}
 8000c7e:	bf00      	nop
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b082      	sub	sp, #8
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f7ff ffa2 	bl	8000bd8 <SysTick_Config>
 8000c94:	4603      	mov	r3, r0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b084      	sub	sp, #16
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000caa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000cac:	f7ff feb6 	bl	8000a1c <HAL_GetTick>
 8000cb0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d008      	beq.n	8000cd0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2280      	movs	r2, #128	; 0x80
 8000cc2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	e052      	b.n	8000d76 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f022 0216 	bic.w	r2, r2, #22
 8000cde:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	695a      	ldr	r2, [r3, #20]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000cee:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d103      	bne.n	8000d00 <HAL_DMA_Abort+0x62>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d007      	beq.n	8000d10 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f022 0208 	bic.w	r2, r2, #8
 8000d0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f022 0201 	bic.w	r2, r2, #1
 8000d1e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000d20:	e013      	b.n	8000d4a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000d22:	f7ff fe7b 	bl	8000a1c <HAL_GetTick>
 8000d26:	4602      	mov	r2, r0
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	1ad3      	subs	r3, r2, r3
 8000d2c:	2b05      	cmp	r3, #5
 8000d2e:	d90c      	bls.n	8000d4a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2220      	movs	r2, #32
 8000d34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2203      	movs	r2, #3
 8000d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2200      	movs	r2, #0
 8000d42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000d46:	2303      	movs	r3, #3
 8000d48:	e015      	b.n	8000d76 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f003 0301 	and.w	r3, r3, #1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d1e4      	bne.n	8000d22 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d5c:	223f      	movs	r2, #63	; 0x3f
 8000d5e:	409a      	lsls	r2, r3
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2201      	movs	r2, #1
 8000d68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	b083      	sub	sp, #12
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	d004      	beq.n	8000d9c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2280      	movs	r2, #128	; 0x80
 8000d96:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	e00c      	b.n	8000db6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2205      	movs	r2, #5
 8000da0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f022 0201 	bic.w	r2, r2, #1
 8000db2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000db4:	2300      	movs	r3, #0
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
	...

08000dc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	; 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61fb      	str	r3, [r7, #28]
 8000dde:	e159      	b.n	8001094 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000de0:	2201      	movs	r2, #1
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	697a      	ldr	r2, [r7, #20]
 8000df0:	4013      	ands	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	f040 8148 	bne.w	800108e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f003 0303 	and.w	r3, r3, #3
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d005      	beq.n	8000e16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e12:	2b02      	cmp	r3, #2
 8000e14:	d130      	bne.n	8000e78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	689b      	ldr	r3, [r3, #8]
 8000e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	2203      	movs	r2, #3
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	43db      	mvns	r3, r3
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	68da      	ldr	r2, [r3, #12]
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	69ba      	ldr	r2, [r7, #24]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	69ba      	ldr	r2, [r7, #24]
 8000e44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	43db      	mvns	r3, r3
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	091b      	lsrs	r3, r3, #4
 8000e62:	f003 0201 	and.w	r2, r3, #1
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f003 0303 	and.w	r3, r3, #3
 8000e80:	2b03      	cmp	r3, #3
 8000e82:	d017      	beq.n	8000eb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	2203      	movs	r2, #3
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	43db      	mvns	r3, r3
 8000e96:	69ba      	ldr	r2, [r7, #24]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	689a      	ldr	r2, [r3, #8]
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f003 0303 	and.w	r3, r3, #3
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d123      	bne.n	8000f08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	08da      	lsrs	r2, r3, #3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3208      	adds	r2, #8
 8000ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	f003 0307 	and.w	r3, r3, #7
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	220f      	movs	r2, #15
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	43db      	mvns	r3, r3
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	691a      	ldr	r2, [r3, #16]
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	f003 0307 	and.w	r3, r3, #7
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	08da      	lsrs	r2, r3, #3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	3208      	adds	r2, #8
 8000f02:	69b9      	ldr	r1, [r7, #24]
 8000f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	2203      	movs	r2, #3
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f003 0203 	and.w	r2, r3, #3
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	f000 80a2 	beq.w	800108e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60fb      	str	r3, [r7, #12]
 8000f4e:	4b57      	ldr	r3, [pc, #348]	; (80010ac <HAL_GPIO_Init+0x2e8>)
 8000f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f52:	4a56      	ldr	r2, [pc, #344]	; (80010ac <HAL_GPIO_Init+0x2e8>)
 8000f54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f58:	6453      	str	r3, [r2, #68]	; 0x44
 8000f5a:	4b54      	ldr	r3, [pc, #336]	; (80010ac <HAL_GPIO_Init+0x2e8>)
 8000f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f66:	4a52      	ldr	r2, [pc, #328]	; (80010b0 <HAL_GPIO_Init+0x2ec>)
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	089b      	lsrs	r3, r3, #2
 8000f6c:	3302      	adds	r3, #2
 8000f6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	f003 0303 	and.w	r3, r3, #3
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	220f      	movs	r2, #15
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43db      	mvns	r3, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4013      	ands	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a49      	ldr	r2, [pc, #292]	; (80010b4 <HAL_GPIO_Init+0x2f0>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d019      	beq.n	8000fc6 <HAL_GPIO_Init+0x202>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a48      	ldr	r2, [pc, #288]	; (80010b8 <HAL_GPIO_Init+0x2f4>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d013      	beq.n	8000fc2 <HAL_GPIO_Init+0x1fe>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a47      	ldr	r2, [pc, #284]	; (80010bc <HAL_GPIO_Init+0x2f8>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d00d      	beq.n	8000fbe <HAL_GPIO_Init+0x1fa>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a46      	ldr	r2, [pc, #280]	; (80010c0 <HAL_GPIO_Init+0x2fc>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d007      	beq.n	8000fba <HAL_GPIO_Init+0x1f6>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a45      	ldr	r2, [pc, #276]	; (80010c4 <HAL_GPIO_Init+0x300>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d101      	bne.n	8000fb6 <HAL_GPIO_Init+0x1f2>
 8000fb2:	2304      	movs	r3, #4
 8000fb4:	e008      	b.n	8000fc8 <HAL_GPIO_Init+0x204>
 8000fb6:	2307      	movs	r3, #7
 8000fb8:	e006      	b.n	8000fc8 <HAL_GPIO_Init+0x204>
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e004      	b.n	8000fc8 <HAL_GPIO_Init+0x204>
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	e002      	b.n	8000fc8 <HAL_GPIO_Init+0x204>
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	e000      	b.n	8000fc8 <HAL_GPIO_Init+0x204>
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	69fa      	ldr	r2, [r7, #28]
 8000fca:	f002 0203 	and.w	r2, r2, #3
 8000fce:	0092      	lsls	r2, r2, #2
 8000fd0:	4093      	lsls	r3, r2
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fd8:	4935      	ldr	r1, [pc, #212]	; (80010b0 <HAL_GPIO_Init+0x2ec>)
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	089b      	lsrs	r3, r3, #2
 8000fde:	3302      	adds	r3, #2
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fe6:	4b38      	ldr	r3, [pc, #224]	; (80010c8 <HAL_GPIO_Init+0x304>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d003      	beq.n	800100a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	4313      	orrs	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800100a:	4a2f      	ldr	r2, [pc, #188]	; (80010c8 <HAL_GPIO_Init+0x304>)
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001010:	4b2d      	ldr	r3, [pc, #180]	; (80010c8 <HAL_GPIO_Init+0x304>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	43db      	mvns	r3, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4013      	ands	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	4313      	orrs	r3, r2
 8001032:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001034:	4a24      	ldr	r2, [pc, #144]	; (80010c8 <HAL_GPIO_Init+0x304>)
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800103a:	4b23      	ldr	r3, [pc, #140]	; (80010c8 <HAL_GPIO_Init+0x304>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	43db      	mvns	r3, r3
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	4013      	ands	r3, r2
 8001048:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	4313      	orrs	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800105e:	4a1a      	ldr	r2, [pc, #104]	; (80010c8 <HAL_GPIO_Init+0x304>)
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001064:	4b18      	ldr	r3, [pc, #96]	; (80010c8 <HAL_GPIO_Init+0x304>)
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	4313      	orrs	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001088:	4a0f      	ldr	r2, [pc, #60]	; (80010c8 <HAL_GPIO_Init+0x304>)
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	3301      	adds	r3, #1
 8001092:	61fb      	str	r3, [r7, #28]
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	2b0f      	cmp	r3, #15
 8001098:	f67f aea2 	bls.w	8000de0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800109c:	bf00      	nop
 800109e:	bf00      	nop
 80010a0:	3724      	adds	r7, #36	; 0x24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40013800 	.word	0x40013800
 80010b4:	40020000 	.word	0x40020000
 80010b8:	40020400 	.word	0x40020400
 80010bc:	40020800 	.word	0x40020800
 80010c0:	40020c00 	.word	0x40020c00
 80010c4:	40021000 	.word	0x40021000
 80010c8:	40013c00 	.word	0x40013c00

080010cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	807b      	strh	r3, [r7, #2]
 80010d8:	4613      	mov	r3, r2
 80010da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010dc:	787b      	ldrb	r3, [r7, #1]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d003      	beq.n	80010ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010e2:	887a      	ldrh	r2, [r7, #2]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010e8:	e003      	b.n	80010f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010ea:	887b      	ldrh	r3, [r7, #2]
 80010ec:	041a      	lsls	r2, r3, #16
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	619a      	str	r2, [r3, #24]
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80010fe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001100:	b08f      	sub	sp, #60	; 0x3c
 8001102:	af0a      	add	r7, sp, #40	; 0x28
 8001104:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d101      	bne.n	8001110 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	e10f      	b.n	8001330 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800111c:	b2db      	uxtb	r3, r3
 800111e:	2b00      	cmp	r3, #0
 8001120:	d106      	bne.n	8001130 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2200      	movs	r2, #0
 8001126:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f006 f842 	bl	80071b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2203      	movs	r2, #3
 8001134:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800113c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001140:	2b00      	cmp	r3, #0
 8001142:	d102      	bne.n	800114a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2200      	movs	r2, #0
 8001148:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4618      	mov	r0, r3
 8001150:	f002 fef1 	bl	8003f36 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	603b      	str	r3, [r7, #0]
 800115a:	687e      	ldr	r6, [r7, #4]
 800115c:	466d      	mov	r5, sp
 800115e:	f106 0410 	add.w	r4, r6, #16
 8001162:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001164:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001166:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001168:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800116a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800116e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001172:	1d33      	adds	r3, r6, #4
 8001174:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001176:	6838      	ldr	r0, [r7, #0]
 8001178:	f002 fdc8 	bl	8003d0c <USB_CoreInit>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d005      	beq.n	800118e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2202      	movs	r2, #2
 8001186:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e0d0      	b.n	8001330 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2100      	movs	r1, #0
 8001194:	4618      	mov	r0, r3
 8001196:	f002 fedf 	bl	8003f58 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800119a:	2300      	movs	r3, #0
 800119c:	73fb      	strb	r3, [r7, #15]
 800119e:	e04a      	b.n	8001236 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80011a0:	7bfa      	ldrb	r2, [r7, #15]
 80011a2:	6879      	ldr	r1, [r7, #4]
 80011a4:	4613      	mov	r3, r2
 80011a6:	00db      	lsls	r3, r3, #3
 80011a8:	1a9b      	subs	r3, r3, r2
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	440b      	add	r3, r1
 80011ae:	333d      	adds	r3, #61	; 0x3d
 80011b0:	2201      	movs	r2, #1
 80011b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80011b4:	7bfa      	ldrb	r2, [r7, #15]
 80011b6:	6879      	ldr	r1, [r7, #4]
 80011b8:	4613      	mov	r3, r2
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	1a9b      	subs	r3, r3, r2
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	440b      	add	r3, r1
 80011c2:	333c      	adds	r3, #60	; 0x3c
 80011c4:	7bfa      	ldrb	r2, [r7, #15]
 80011c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80011c8:	7bfa      	ldrb	r2, [r7, #15]
 80011ca:	7bfb      	ldrb	r3, [r7, #15]
 80011cc:	b298      	uxth	r0, r3
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	4613      	mov	r3, r2
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	1a9b      	subs	r3, r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	440b      	add	r3, r1
 80011da:	3342      	adds	r3, #66	; 0x42
 80011dc:	4602      	mov	r2, r0
 80011de:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80011e0:	7bfa      	ldrb	r2, [r7, #15]
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	4613      	mov	r3, r2
 80011e6:	00db      	lsls	r3, r3, #3
 80011e8:	1a9b      	subs	r3, r3, r2
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	440b      	add	r3, r1
 80011ee:	333f      	adds	r3, #63	; 0x3f
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80011f4:	7bfa      	ldrb	r2, [r7, #15]
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	4613      	mov	r3, r2
 80011fa:	00db      	lsls	r3, r3, #3
 80011fc:	1a9b      	subs	r3, r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	440b      	add	r3, r1
 8001202:	3344      	adds	r3, #68	; 0x44
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001208:	7bfa      	ldrb	r2, [r7, #15]
 800120a:	6879      	ldr	r1, [r7, #4]
 800120c:	4613      	mov	r3, r2
 800120e:	00db      	lsls	r3, r3, #3
 8001210:	1a9b      	subs	r3, r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	440b      	add	r3, r1
 8001216:	3348      	adds	r3, #72	; 0x48
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800121c:	7bfa      	ldrb	r2, [r7, #15]
 800121e:	6879      	ldr	r1, [r7, #4]
 8001220:	4613      	mov	r3, r2
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	1a9b      	subs	r3, r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	440b      	add	r3, r1
 800122a:	3350      	adds	r3, #80	; 0x50
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	3301      	adds	r3, #1
 8001234:	73fb      	strb	r3, [r7, #15]
 8001236:	7bfa      	ldrb	r2, [r7, #15]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	429a      	cmp	r2, r3
 800123e:	d3af      	bcc.n	80011a0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001240:	2300      	movs	r3, #0
 8001242:	73fb      	strb	r3, [r7, #15]
 8001244:	e044      	b.n	80012d0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001246:	7bfa      	ldrb	r2, [r7, #15]
 8001248:	6879      	ldr	r1, [r7, #4]
 800124a:	4613      	mov	r3, r2
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	1a9b      	subs	r3, r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	440b      	add	r3, r1
 8001254:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800125c:	7bfa      	ldrb	r2, [r7, #15]
 800125e:	6879      	ldr	r1, [r7, #4]
 8001260:	4613      	mov	r3, r2
 8001262:	00db      	lsls	r3, r3, #3
 8001264:	1a9b      	subs	r3, r3, r2
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	440b      	add	r3, r1
 800126a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800126e:	7bfa      	ldrb	r2, [r7, #15]
 8001270:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001272:	7bfa      	ldrb	r2, [r7, #15]
 8001274:	6879      	ldr	r1, [r7, #4]
 8001276:	4613      	mov	r3, r2
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	1a9b      	subs	r3, r3, r2
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	440b      	add	r3, r1
 8001280:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001284:	2200      	movs	r2, #0
 8001286:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001288:	7bfa      	ldrb	r2, [r7, #15]
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	4613      	mov	r3, r2
 800128e:	00db      	lsls	r3, r3, #3
 8001290:	1a9b      	subs	r3, r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	440b      	add	r3, r1
 8001296:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800129e:	7bfa      	ldrb	r2, [r7, #15]
 80012a0:	6879      	ldr	r1, [r7, #4]
 80012a2:	4613      	mov	r3, r2
 80012a4:	00db      	lsls	r3, r3, #3
 80012a6:	1a9b      	subs	r3, r3, r2
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	440b      	add	r3, r1
 80012ac:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012b4:	7bfa      	ldrb	r2, [r7, #15]
 80012b6:	6879      	ldr	r1, [r7, #4]
 80012b8:	4613      	mov	r3, r2
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	1a9b      	subs	r3, r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	440b      	add	r3, r1
 80012c2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	3301      	adds	r3, #1
 80012ce:	73fb      	strb	r3, [r7, #15]
 80012d0:	7bfa      	ldrb	r2, [r7, #15]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d3b5      	bcc.n	8001246 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	603b      	str	r3, [r7, #0]
 80012e0:	687e      	ldr	r6, [r7, #4]
 80012e2:	466d      	mov	r5, sp
 80012e4:	f106 0410 	add.w	r4, r6, #16
 80012e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012f0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80012f4:	e885 0003 	stmia.w	r5, {r0, r1}
 80012f8:	1d33      	adds	r3, r6, #4
 80012fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012fc:	6838      	ldr	r0, [r7, #0]
 80012fe:	f002 fe77 	bl	8003ff0 <USB_DevInit>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d005      	beq.n	8001314 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2202      	movs	r2, #2
 800130c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e00d      	b.n	8001330 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2200      	movs	r2, #0
 8001318:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2201      	movs	r2, #1
 8001320:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f003 fef3 	bl	8005114 <USB_DevDisconnect>

  return HAL_OK;
 800132e:	2300      	movs	r3, #0
}
 8001330:	4618      	mov	r0, r3
 8001332:	3714      	adds	r7, #20
 8001334:	46bd      	mov	sp, r7
 8001336:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001338 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800134c:	2b01      	cmp	r3, #1
 800134e:	d101      	bne.n	8001354 <HAL_PCD_Start+0x1c>
 8001350:	2302      	movs	r3, #2
 8001352:	e020      	b.n	8001396 <HAL_PCD_Start+0x5e>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2201      	movs	r2, #1
 8001358:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001360:	2b01      	cmp	r3, #1
 8001362:	d109      	bne.n	8001378 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001368:	2b01      	cmp	r3, #1
 800136a:	d005      	beq.n	8001378 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001370:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4618      	mov	r0, r3
 800137e:	f002 fdc9 	bl	8003f14 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4618      	mov	r0, r3
 8001388:	f003 fea3 	bl	80050d2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2200      	movs	r2, #0
 8001390:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800139e:	b590      	push	{r4, r7, lr}
 80013a0:	b08d      	sub	sp, #52	; 0x34
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80013ac:	6a3b      	ldr	r3, [r7, #32]
 80013ae:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f003 ff61 	bl	800527c <USB_GetMode>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f040 839d 	bne.w	8001afc <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f003 fec5 	bl	8005156 <USB_ReadInterrupts>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	f000 8393 	beq.w	8001afa <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f003 febc 	bl	8005156 <USB_ReadInterrupts>
 80013de:	4603      	mov	r3, r0
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d107      	bne.n	80013f8 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	695a      	ldr	r2, [r3, #20]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f002 0202 	and.w	r2, r2, #2
 80013f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f003 feaa 	bl	8005156 <USB_ReadInterrupts>
 8001402:	4603      	mov	r3, r0
 8001404:	f003 0310 	and.w	r3, r3, #16
 8001408:	2b10      	cmp	r3, #16
 800140a:	d161      	bne.n	80014d0 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	699a      	ldr	r2, [r3, #24]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f022 0210 	bic.w	r2, r2, #16
 800141a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800141c:	6a3b      	ldr	r3, [r7, #32]
 800141e:	6a1b      	ldr	r3, [r3, #32]
 8001420:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	f003 020f 	and.w	r2, r3, #15
 8001428:	4613      	mov	r3, r2
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	1a9b      	subs	r3, r3, r2
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	4413      	add	r3, r2
 8001438:	3304      	adds	r3, #4
 800143a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	0c5b      	lsrs	r3, r3, #17
 8001440:	f003 030f 	and.w	r3, r3, #15
 8001444:	2b02      	cmp	r3, #2
 8001446:	d124      	bne.n	8001492 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001448:	69ba      	ldr	r2, [r7, #24]
 800144a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800144e:	4013      	ands	r3, r2
 8001450:	2b00      	cmp	r3, #0
 8001452:	d035      	beq.n	80014c0 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	091b      	lsrs	r3, r3, #4
 800145c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800145e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001462:	b29b      	uxth	r3, r3
 8001464:	461a      	mov	r2, r3
 8001466:	6a38      	ldr	r0, [r7, #32]
 8001468:	f003 fce1 	bl	8004e2e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	68da      	ldr	r2, [r3, #12]
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	091b      	lsrs	r3, r3, #4
 8001474:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001478:	441a      	add	r2, r3
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	699a      	ldr	r2, [r3, #24]
 8001482:	69bb      	ldr	r3, [r7, #24]
 8001484:	091b      	lsrs	r3, r3, #4
 8001486:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800148a:	441a      	add	r2, r3
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	619a      	str	r2, [r3, #24]
 8001490:	e016      	b.n	80014c0 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001492:	69bb      	ldr	r3, [r7, #24]
 8001494:	0c5b      	lsrs	r3, r3, #17
 8001496:	f003 030f 	and.w	r3, r3, #15
 800149a:	2b06      	cmp	r3, #6
 800149c:	d110      	bne.n	80014c0 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80014a4:	2208      	movs	r2, #8
 80014a6:	4619      	mov	r1, r3
 80014a8:	6a38      	ldr	r0, [r7, #32]
 80014aa:	f003 fcc0 	bl	8004e2e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	699a      	ldr	r2, [r3, #24]
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	091b      	lsrs	r3, r3, #4
 80014b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014ba:	441a      	add	r2, r3
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	699a      	ldr	r2, [r3, #24]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f042 0210 	orr.w	r2, r2, #16
 80014ce:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f003 fe3e 	bl	8005156 <USB_ReadInterrupts>
 80014da:	4603      	mov	r3, r0
 80014dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80014e0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80014e4:	d16e      	bne.n	80015c4 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80014e6:	2300      	movs	r3, #0
 80014e8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f003 fe44 	bl	800517c <USB_ReadDevAllOutEpInterrupt>
 80014f4:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80014f6:	e062      	b.n	80015be <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80014f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d057      	beq.n	80015b2 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	4611      	mov	r1, r2
 800150c:	4618      	mov	r0, r3
 800150e:	f003 fe69 	bl	80051e4 <USB_ReadDevOutEPInterrupt>
 8001512:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	2b00      	cmp	r3, #0
 800151c:	d00c      	beq.n	8001538 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800151e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001520:	015a      	lsls	r2, r3, #5
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	4413      	add	r3, r2
 8001526:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800152a:	461a      	mov	r2, r3
 800152c:	2301      	movs	r3, #1
 800152e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001530:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f000 fdb0 	bl	8002098 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	2b00      	cmp	r3, #0
 8001540:	d00c      	beq.n	800155c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001544:	015a      	lsls	r2, r3, #5
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	4413      	add	r3, r2
 800154a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800154e:	461a      	mov	r2, r3
 8001550:	2308      	movs	r3, #8
 8001552:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001554:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f000 feaa 	bl	80022b0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	f003 0310 	and.w	r3, r3, #16
 8001562:	2b00      	cmp	r3, #0
 8001564:	d008      	beq.n	8001578 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001568:	015a      	lsls	r2, r3, #5
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	4413      	add	r3, r2
 800156e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001572:	461a      	mov	r2, r3
 8001574:	2310      	movs	r3, #16
 8001576:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	f003 0320 	and.w	r3, r3, #32
 800157e:	2b00      	cmp	r3, #0
 8001580:	d008      	beq.n	8001594 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001584:	015a      	lsls	r2, r3, #5
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	4413      	add	r3, r2
 800158a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800158e:	461a      	mov	r2, r3
 8001590:	2320      	movs	r3, #32
 8001592:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d009      	beq.n	80015b2 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a0:	015a      	lsls	r2, r3, #5
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	4413      	add	r3, r2
 80015a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80015aa:	461a      	mov	r2, r3
 80015ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80015b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b4:	3301      	adds	r3, #1
 80015b6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80015b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ba:	085b      	lsrs	r3, r3, #1
 80015bc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80015be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d199      	bne.n	80014f8 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f003 fdc4 	bl	8005156 <USB_ReadInterrupts>
 80015ce:	4603      	mov	r3, r0
 80015d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80015d8:	f040 80c0 	bne.w	800175c <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f003 fde5 	bl	80051b0 <USB_ReadDevAllInEpInterrupt>
 80015e6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80015e8:	2300      	movs	r3, #0
 80015ea:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80015ec:	e0b2      	b.n	8001754 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80015ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015f0:	f003 0301 	and.w	r3, r3, #1
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f000 80a7 	beq.w	8001748 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	4611      	mov	r1, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f003 fe0b 	bl	8005220 <USB_ReadDevInEPInterrupt>
 800160a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	2b00      	cmp	r3, #0
 8001614:	d057      	beq.n	80016c6 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001618:	f003 030f 	and.w	r3, r3, #15
 800161c:	2201      	movs	r2, #1
 800161e:	fa02 f303 	lsl.w	r3, r2, r3
 8001622:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800162a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	43db      	mvns	r3, r3
 8001630:	69f9      	ldr	r1, [r7, #28]
 8001632:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001636:	4013      	ands	r3, r2
 8001638:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800163a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163c:	015a      	lsls	r2, r3, #5
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	4413      	add	r3, r2
 8001642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001646:	461a      	mov	r2, r3
 8001648:	2301      	movs	r3, #1
 800164a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	2b01      	cmp	r3, #1
 8001652:	d132      	bne.n	80016ba <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001658:	4613      	mov	r3, r2
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	1a9b      	subs	r3, r3, r2
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	440b      	add	r3, r1
 8001662:	3348      	adds	r3, #72	; 0x48
 8001664:	6819      	ldr	r1, [r3, #0]
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800166a:	4613      	mov	r3, r2
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	1a9b      	subs	r3, r3, r2
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4403      	add	r3, r0
 8001674:	3344      	adds	r3, #68	; 0x44
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4419      	add	r1, r3
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800167e:	4613      	mov	r3, r2
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	1a9b      	subs	r3, r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4403      	add	r3, r0
 8001688:	3348      	adds	r3, #72	; 0x48
 800168a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800168c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168e:	2b00      	cmp	r3, #0
 8001690:	d113      	bne.n	80016ba <HAL_PCD_IRQHandler+0x31c>
 8001692:	6879      	ldr	r1, [r7, #4]
 8001694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001696:	4613      	mov	r3, r2
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	1a9b      	subs	r3, r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	440b      	add	r3, r1
 80016a0:	3350      	adds	r3, #80	; 0x50
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d108      	bne.n	80016ba <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6818      	ldr	r0, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80016b2:	461a      	mov	r2, r3
 80016b4:	2101      	movs	r1, #1
 80016b6:	f003 fe13 	bl	80052e0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80016ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	4619      	mov	r1, r3
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f005 fdf8 	bl	80072b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	f003 0308 	and.w	r3, r3, #8
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d008      	beq.n	80016e2 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80016d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d2:	015a      	lsls	r2, r3, #5
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	4413      	add	r3, r2
 80016d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80016dc:	461a      	mov	r2, r3
 80016de:	2308      	movs	r3, #8
 80016e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	f003 0310 	and.w	r3, r3, #16
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d008      	beq.n	80016fe <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80016ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ee:	015a      	lsls	r2, r3, #5
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	4413      	add	r3, r2
 80016f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80016f8:	461a      	mov	r2, r3
 80016fa:	2310      	movs	r3, #16
 80016fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001704:	2b00      	cmp	r3, #0
 8001706:	d008      	beq.n	800171a <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170a:	015a      	lsls	r2, r3, #5
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	4413      	add	r3, r2
 8001710:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001714:	461a      	mov	r2, r3
 8001716:	2340      	movs	r3, #64	; 0x40
 8001718:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	f003 0302 	and.w	r3, r3, #2
 8001720:	2b00      	cmp	r3, #0
 8001722:	d008      	beq.n	8001736 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001726:	015a      	lsls	r2, r3, #5
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	4413      	add	r3, r2
 800172c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001730:	461a      	mov	r2, r3
 8001732:	2302      	movs	r3, #2
 8001734:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800173c:	2b00      	cmp	r3, #0
 800173e:	d003      	beq.n	8001748 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001740:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 fc1b 	bl	8001f7e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174a:	3301      	adds	r3, #1
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800174e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001750:	085b      	lsrs	r3, r3, #1
 8001752:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001756:	2b00      	cmp	r3, #0
 8001758:	f47f af49 	bne.w	80015ee <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f003 fcf8 	bl	8005156 <USB_ReadInterrupts>
 8001766:	4603      	mov	r3, r0
 8001768:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800176c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001770:	d122      	bne.n	80017b8 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	69fa      	ldr	r2, [r7, #28]
 800177c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800178c:	2b01      	cmp	r3, #1
 800178e:	d108      	bne.n	80017a2 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001798:	2100      	movs	r1, #0
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f000 fe26 	bl	80023ec <HAL_PCDEx_LPM_Callback>
 80017a0:	e002      	b.n	80017a8 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f005 fdf4 	bl	8007390 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	695a      	ldr	r2, [r3, #20]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80017b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f003 fcca 	bl	8005156 <USB_ReadInterrupts>
 80017c2:	4603      	mov	r3, r0
 80017c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80017cc:	d112      	bne.n	80017f4 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d102      	bne.n	80017e4 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f005 fdb0 	bl	8007344 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	695a      	ldr	r2, [r3, #20]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80017f2:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f003 fcac 	bl	8005156 <USB_ReadInterrupts>
 80017fe:	4603      	mov	r3, r0
 8001800:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001804:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001808:	f040 80c7 	bne.w	800199a <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	69fa      	ldr	r2, [r7, #28]
 8001816:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800181a:	f023 0301 	bic.w	r3, r3, #1
 800181e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2110      	movs	r1, #16
 8001826:	4618      	mov	r0, r3
 8001828:	f002 fd46 	bl	80042b8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800182c:	2300      	movs	r3, #0
 800182e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001830:	e056      	b.n	80018e0 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001834:	015a      	lsls	r2, r3, #5
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	4413      	add	r3, r2
 800183a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800183e:	461a      	mov	r2, r3
 8001840:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001844:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001848:	015a      	lsls	r2, r3, #5
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	4413      	add	r3, r2
 800184e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001856:	0151      	lsls	r1, r2, #5
 8001858:	69fa      	ldr	r2, [r7, #28]
 800185a:	440a      	add	r2, r1
 800185c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001860:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001864:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001868:	015a      	lsls	r2, r3, #5
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	4413      	add	r3, r2
 800186e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001876:	0151      	lsls	r1, r2, #5
 8001878:	69fa      	ldr	r2, [r7, #28]
 800187a:	440a      	add	r2, r1
 800187c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001880:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001884:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001888:	015a      	lsls	r2, r3, #5
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	4413      	add	r3, r2
 800188e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001892:	461a      	mov	r2, r3
 8001894:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001898:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800189a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800189c:	015a      	lsls	r2, r3, #5
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	4413      	add	r3, r2
 80018a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018aa:	0151      	lsls	r1, r2, #5
 80018ac:	69fa      	ldr	r2, [r7, #28]
 80018ae:	440a      	add	r2, r1
 80018b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80018b4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80018b8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80018ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018bc:	015a      	lsls	r2, r3, #5
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	4413      	add	r3, r2
 80018c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018ca:	0151      	lsls	r1, r2, #5
 80018cc:	69fa      	ldr	r2, [r7, #28]
 80018ce:	440a      	add	r2, r1
 80018d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80018d4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80018d8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018dc:	3301      	adds	r3, #1
 80018de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d3a3      	bcc.n	8001832 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	69fa      	ldr	r2, [r7, #28]
 80018f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80018f8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80018fc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	2b00      	cmp	r3, #0
 8001904:	d016      	beq.n	8001934 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800190c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001910:	69fa      	ldr	r2, [r7, #28]
 8001912:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001916:	f043 030b 	orr.w	r3, r3, #11
 800191a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001926:	69fa      	ldr	r2, [r7, #28]
 8001928:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800192c:	f043 030b 	orr.w	r3, r3, #11
 8001930:	6453      	str	r3, [r2, #68]	; 0x44
 8001932:	e015      	b.n	8001960 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800193a:	695b      	ldr	r3, [r3, #20]
 800193c:	69fa      	ldr	r2, [r7, #28]
 800193e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001942:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001946:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800194a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	69fa      	ldr	r2, [r7, #28]
 8001956:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800195a:	f043 030b 	orr.w	r3, r3, #11
 800195e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	69fa      	ldr	r2, [r7, #28]
 800196a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800196e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001972:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6818      	ldr	r0, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001984:	461a      	mov	r2, r3
 8001986:	f003 fcab 	bl	80052e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	695a      	ldr	r2, [r3, #20]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001998:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f003 fbd9 	bl	8005156 <USB_ReadInterrupts>
 80019a4:	4603      	mov	r3, r0
 80019a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80019aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019ae:	d124      	bne.n	80019fa <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f003 fc6f 	bl	8005298 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f002 fcd7 	bl	8004372 <USB_GetDevSpeed>
 80019c4:	4603      	mov	r3, r0
 80019c6:	461a      	mov	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681c      	ldr	r4, [r3, #0]
 80019d0:	f001 f92c 	bl	8002c2c <HAL_RCC_GetHCLKFreq>
 80019d4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	461a      	mov	r2, r3
 80019de:	4620      	mov	r0, r4
 80019e0:	f002 f9f6 	bl	8003dd0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f005 fc8e 	bl	8007306 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	695a      	ldr	r2, [r3, #20]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80019f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f003 fba9 	bl	8005156 <USB_ReadInterrupts>
 8001a04:	4603      	mov	r3, r0
 8001a06:	f003 0308 	and.w	r3, r3, #8
 8001a0a:	2b08      	cmp	r3, #8
 8001a0c:	d10a      	bne.n	8001a24 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f005 fc6b 	bl	80072ea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	695a      	ldr	r2, [r3, #20]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f002 0208 	and.w	r2, r2, #8
 8001a22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f003 fb94 	bl	8005156 <USB_ReadInterrupts>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001a38:	d10f      	bne.n	8001a5a <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	4619      	mov	r1, r3
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f005 fcc3 	bl	80073d0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	695a      	ldr	r2, [r3, #20]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001a58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f003 fb79 	bl	8005156 <USB_ReadInterrupts>
 8001a64:	4603      	mov	r3, r0
 8001a66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a6e:	d10f      	bne.n	8001a90 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001a70:	2300      	movs	r3, #0
 8001a72:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	4619      	mov	r1, r3
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f005 fc96 	bl	80073ac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	695a      	ldr	r2, [r3, #20]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001a8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f003 fb5e 	bl	8005156 <USB_ReadInterrupts>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aa4:	d10a      	bne.n	8001abc <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f005 fca4 	bl	80073f4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	695a      	ldr	r2, [r3, #20]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001aba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f003 fb48 	bl	8005156 <USB_ReadInterrupts>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	f003 0304 	and.w	r3, r3, #4
 8001acc:	2b04      	cmp	r3, #4
 8001ace:	d115      	bne.n	8001afc <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	f003 0304 	and.w	r3, r3, #4
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d002      	beq.n	8001ae8 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f005 fc94 	bl	8007410 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	6859      	ldr	r1, [r3, #4]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	430a      	orrs	r2, r1
 8001af6:	605a      	str	r2, [r3, #4]
 8001af8:	e000      	b.n	8001afc <HAL_PCD_IRQHandler+0x75e>
      return;
 8001afa:	bf00      	nop
    }
  }
}
 8001afc:	3734      	adds	r7, #52	; 0x34
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd90      	pop	{r4, r7, pc}

08001b02 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d101      	bne.n	8001b1c <HAL_PCD_SetAddress+0x1a>
 8001b18:	2302      	movs	r3, #2
 8001b1a:	e013      	b.n	8001b44 <HAL_PCD_SetAddress+0x42>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	78fa      	ldrb	r2, [r7, #3]
 8001b28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	78fa      	ldrb	r2, [r7, #3]
 8001b32:	4611      	mov	r1, r2
 8001b34:	4618      	mov	r0, r3
 8001b36:	f003 faa6 	bl	8005086 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	4608      	mov	r0, r1
 8001b56:	4611      	mov	r1, r2
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	70fb      	strb	r3, [r7, #3]
 8001b5e:	460b      	mov	r3, r1
 8001b60:	803b      	strh	r3, [r7, #0]
 8001b62:	4613      	mov	r3, r2
 8001b64:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001b66:	2300      	movs	r3, #0
 8001b68:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	da0f      	bge.n	8001b92 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b72:	78fb      	ldrb	r3, [r7, #3]
 8001b74:	f003 020f 	and.w	r2, r3, #15
 8001b78:	4613      	mov	r3, r2
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	1a9b      	subs	r3, r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	3338      	adds	r3, #56	; 0x38
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	3304      	adds	r3, #4
 8001b88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	705a      	strb	r2, [r3, #1]
 8001b90:	e00f      	b.n	8001bb2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b92:	78fb      	ldrb	r3, [r7, #3]
 8001b94:	f003 020f 	and.w	r2, r3, #15
 8001b98:	4613      	mov	r3, r2
 8001b9a:	00db      	lsls	r3, r3, #3
 8001b9c:	1a9b      	subs	r3, r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	3304      	adds	r3, #4
 8001baa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001bb2:	78fb      	ldrb	r3, [r7, #3]
 8001bb4:	f003 030f 	and.w	r3, r3, #15
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001bbe:	883a      	ldrh	r2, [r7, #0]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	78ba      	ldrb	r2, [r7, #2]
 8001bc8:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	785b      	ldrb	r3, [r3, #1]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d004      	beq.n	8001bdc <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001bdc:	78bb      	ldrb	r3, [r7, #2]
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d102      	bne.n	8001be8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	2200      	movs	r2, #0
 8001be6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d101      	bne.n	8001bf6 <HAL_PCD_EP_Open+0xaa>
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	e00e      	b.n	8001c14 <HAL_PCD_EP_Open+0xc8>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	68f9      	ldr	r1, [r7, #12]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f002 fbd9 	bl	80043bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8001c12:	7afb      	ldrb	r3, [r7, #11]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	da0f      	bge.n	8001c50 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	f003 020f 	and.w	r2, r3, #15
 8001c36:	4613      	mov	r3, r2
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	1a9b      	subs	r3, r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	3338      	adds	r3, #56	; 0x38
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	4413      	add	r3, r2
 8001c44:	3304      	adds	r3, #4
 8001c46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	705a      	strb	r2, [r3, #1]
 8001c4e:	e00f      	b.n	8001c70 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	f003 020f 	and.w	r2, r3, #15
 8001c56:	4613      	mov	r3, r2
 8001c58:	00db      	lsls	r3, r3, #3
 8001c5a:	1a9b      	subs	r3, r3, r2
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	4413      	add	r3, r2
 8001c66:	3304      	adds	r3, #4
 8001c68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001c70:	78fb      	ldrb	r3, [r7, #3]
 8001c72:	f003 030f 	and.w	r3, r3, #15
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d101      	bne.n	8001c8a <HAL_PCD_EP_Close+0x6e>
 8001c86:	2302      	movs	r3, #2
 8001c88:	e00e      	b.n	8001ca8 <HAL_PCD_EP_Close+0x8c>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68f9      	ldr	r1, [r7, #12]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f002 fc17 	bl	80044cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	607a      	str	r2, [r7, #4]
 8001cba:	603b      	str	r3, [r7, #0]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001cc0:	7afb      	ldrb	r3, [r7, #11]
 8001cc2:	f003 020f 	and.w	r2, r3, #15
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	00db      	lsls	r3, r3, #3
 8001cca:	1a9b      	subs	r3, r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	3304      	adds	r3, #4
 8001cd8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cf2:	7afb      	ldrb	r3, [r7, #11]
 8001cf4:	f003 030f 	and.w	r3, r3, #15
 8001cf8:	b2da      	uxtb	r2, r3
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	691b      	ldr	r3, [r3, #16]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d102      	bne.n	8001d0c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d0c:	7afb      	ldrb	r3, [r7, #11]
 8001d0e:	f003 030f 	and.w	r3, r3, #15
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d109      	bne.n	8001d2a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6818      	ldr	r0, [r3, #0]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	461a      	mov	r2, r3
 8001d22:	6979      	ldr	r1, [r7, #20]
 8001d24:	f002 fef2 	bl	8004b0c <USB_EP0StartXfer>
 8001d28:	e008      	b.n	8001d3c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6818      	ldr	r0, [r3, #0]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	461a      	mov	r2, r3
 8001d36:	6979      	ldr	r1, [r7, #20]
 8001d38:	f002 fca4 	bl	8004684 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3718      	adds	r7, #24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
 8001d4e:	460b      	mov	r3, r1
 8001d50:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001d52:	78fb      	ldrb	r3, [r7, #3]
 8001d54:	f003 020f 	and.w	r2, r3, #15
 8001d58:	6879      	ldr	r1, [r7, #4]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	1a9b      	subs	r3, r3, r2
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	440b      	add	r3, r1
 8001d64:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001d68:	681b      	ldr	r3, [r3, #0]
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr

08001d76 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	b086      	sub	sp, #24
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	60f8      	str	r0, [r7, #12]
 8001d7e:	607a      	str	r2, [r7, #4]
 8001d80:	603b      	str	r3, [r7, #0]
 8001d82:	460b      	mov	r3, r1
 8001d84:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d86:	7afb      	ldrb	r3, [r7, #11]
 8001d88:	f003 020f 	and.w	r2, r3, #15
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	00db      	lsls	r3, r3, #3
 8001d90:	1a9b      	subs	r3, r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	3338      	adds	r3, #56	; 0x38
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	4413      	add	r3, r2
 8001d9a:	3304      	adds	r3, #4
 8001d9c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	2201      	movs	r2, #1
 8001db4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001db6:	7afb      	ldrb	r3, [r7, #11]
 8001db8:	f003 030f 	and.w	r3, r3, #15
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d102      	bne.n	8001dd0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001dd0:	7afb      	ldrb	r3, [r7, #11]
 8001dd2:	f003 030f 	and.w	r3, r3, #15
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d109      	bne.n	8001dee <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6818      	ldr	r0, [r3, #0]
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	461a      	mov	r2, r3
 8001de6:	6979      	ldr	r1, [r7, #20]
 8001de8:	f002 fe90 	bl	8004b0c <USB_EP0StartXfer>
 8001dec:	e008      	b.n	8001e00 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6818      	ldr	r0, [r3, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	461a      	mov	r2, r3
 8001dfa:	6979      	ldr	r1, [r7, #20]
 8001dfc:	f002 fc42 	bl	8004684 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b084      	sub	sp, #16
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
 8001e12:	460b      	mov	r3, r1
 8001e14:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001e16:	78fb      	ldrb	r3, [r7, #3]
 8001e18:	f003 020f 	and.w	r2, r3, #15
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d901      	bls.n	8001e28 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e050      	b.n	8001eca <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001e28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	da0f      	bge.n	8001e50 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e30:	78fb      	ldrb	r3, [r7, #3]
 8001e32:	f003 020f 	and.w	r2, r3, #15
 8001e36:	4613      	mov	r3, r2
 8001e38:	00db      	lsls	r3, r3, #3
 8001e3a:	1a9b      	subs	r3, r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	3338      	adds	r3, #56	; 0x38
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	4413      	add	r3, r2
 8001e44:	3304      	adds	r3, #4
 8001e46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	705a      	strb	r2, [r3, #1]
 8001e4e:	e00d      	b.n	8001e6c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001e50:	78fa      	ldrb	r2, [r7, #3]
 8001e52:	4613      	mov	r3, r2
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	1a9b      	subs	r3, r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	4413      	add	r3, r2
 8001e62:	3304      	adds	r3, #4
 8001e64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e72:	78fb      	ldrb	r3, [r7, #3]
 8001e74:	f003 030f 	and.w	r3, r3, #15
 8001e78:	b2da      	uxtb	r2, r3
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d101      	bne.n	8001e8c <HAL_PCD_EP_SetStall+0x82>
 8001e88:	2302      	movs	r3, #2
 8001e8a:	e01e      	b.n	8001eca <HAL_PCD_EP_SetStall+0xc0>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68f9      	ldr	r1, [r7, #12]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f003 f81f 	bl	8004ede <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001ea0:	78fb      	ldrb	r3, [r7, #3]
 8001ea2:	f003 030f 	and.w	r3, r3, #15
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d10a      	bne.n	8001ec0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6818      	ldr	r0, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	b2d9      	uxtb	r1, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001eba:	461a      	mov	r2, r3
 8001ebc:	f003 fa10 	bl	80052e0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b084      	sub	sp, #16
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
 8001eda:	460b      	mov	r3, r1
 8001edc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001ede:	78fb      	ldrb	r3, [r7, #3]
 8001ee0:	f003 020f 	and.w	r2, r3, #15
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d901      	bls.n	8001ef0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e042      	b.n	8001f76 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ef0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	da0f      	bge.n	8001f18 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ef8:	78fb      	ldrb	r3, [r7, #3]
 8001efa:	f003 020f 	and.w	r2, r3, #15
 8001efe:	4613      	mov	r3, r2
 8001f00:	00db      	lsls	r3, r3, #3
 8001f02:	1a9b      	subs	r3, r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	3338      	adds	r3, #56	; 0x38
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2201      	movs	r2, #1
 8001f14:	705a      	strb	r2, [r3, #1]
 8001f16:	e00f      	b.n	8001f38 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f18:	78fb      	ldrb	r3, [r7, #3]
 8001f1a:	f003 020f 	and.w	r2, r3, #15
 8001f1e:	4613      	mov	r3, r2
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	1a9b      	subs	r3, r3, r2
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3304      	adds	r3, #4
 8001f30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2200      	movs	r2, #0
 8001f36:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f3e:	78fb      	ldrb	r3, [r7, #3]
 8001f40:	f003 030f 	and.w	r3, r3, #15
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d101      	bne.n	8001f58 <HAL_PCD_EP_ClrStall+0x86>
 8001f54:	2302      	movs	r3, #2
 8001f56:	e00e      	b.n	8001f76 <HAL_PCD_EP_ClrStall+0xa4>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68f9      	ldr	r1, [r7, #12]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f003 f827 	bl	8004fba <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b08a      	sub	sp, #40	; 0x28
 8001f82:	af02      	add	r7, sp, #8
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	4613      	mov	r3, r2
 8001f96:	00db      	lsls	r3, r3, #3
 8001f98:	1a9b      	subs	r3, r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	3338      	adds	r3, #56	; 0x38
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3304      	adds	r3, #4
 8001fa4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	699a      	ldr	r2, [r3, #24]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d901      	bls.n	8001fb6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e06c      	b.n	8002090 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	695a      	ldr	r2, [r3, #20]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	69fa      	ldr	r2, [r7, #28]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d902      	bls.n	8001fd2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	3303      	adds	r3, #3
 8001fd6:	089b      	lsrs	r3, r3, #2
 8001fd8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001fda:	e02b      	b.n	8002034 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	695a      	ldr	r2, [r3, #20]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	69fa      	ldr	r2, [r7, #28]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d902      	bls.n	8001ff8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	3303      	adds	r3, #3
 8001ffc:	089b      	lsrs	r3, r3, #2
 8001ffe:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	68d9      	ldr	r1, [r3, #12]
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	b2da      	uxtb	r2, r3
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002010:	b2db      	uxtb	r3, r3
 8002012:	9300      	str	r3, [sp, #0]
 8002014:	4603      	mov	r3, r0
 8002016:	6978      	ldr	r0, [r7, #20]
 8002018:	f002 fecb 	bl	8004db2 <USB_WritePacket>

    ep->xfer_buff  += len;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	68da      	ldr	r2, [r3, #12]
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	441a      	add	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	699a      	ldr	r2, [r3, #24]
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	441a      	add	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	015a      	lsls	r2, r3, #5
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4413      	add	r3, r2
 800203c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	b29b      	uxth	r3, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	429a      	cmp	r2, r3
 8002048:	d809      	bhi.n	800205e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	699a      	ldr	r2, [r3, #24]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002052:	429a      	cmp	r2, r3
 8002054:	d203      	bcs.n	800205e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1be      	bne.n	8001fdc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	695a      	ldr	r2, [r3, #20]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	429a      	cmp	r2, r3
 8002068:	d811      	bhi.n	800208e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	f003 030f 	and.w	r3, r3, #15
 8002070:	2201      	movs	r2, #1
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800207e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	43db      	mvns	r3, r3
 8002084:	6939      	ldr	r1, [r7, #16]
 8002086:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800208a:	4013      	ands	r3, r2
 800208c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3720      	adds	r7, #32
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b086      	sub	sp, #24
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	333c      	adds	r3, #60	; 0x3c
 80020b0:	3304      	adds	r3, #4
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	015a      	lsls	r2, r3, #5
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	4413      	add	r3, r2
 80020be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	f040 80a0 	bne.w	8002210 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	f003 0308 	and.w	r3, r3, #8
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d015      	beq.n	8002106 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4a72      	ldr	r2, [pc, #456]	; (80022a8 <PCD_EP_OutXfrComplete_int+0x210>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	f240 80dd 	bls.w	800229e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 80d7 	beq.w	800229e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	015a      	lsls	r2, r3, #5
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	4413      	add	r3, r2
 80020f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80020fc:	461a      	mov	r2, r3
 80020fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002102:	6093      	str	r3, [r2, #8]
 8002104:	e0cb      	b.n	800229e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	f003 0320 	and.w	r3, r3, #32
 800210c:	2b00      	cmp	r3, #0
 800210e:	d009      	beq.n	8002124 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	015a      	lsls	r2, r3, #5
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4413      	add	r3, r2
 8002118:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800211c:	461a      	mov	r2, r3
 800211e:	2320      	movs	r3, #32
 8002120:	6093      	str	r3, [r2, #8]
 8002122:	e0bc      	b.n	800229e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800212a:	2b00      	cmp	r3, #0
 800212c:	f040 80b7 	bne.w	800229e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	4a5d      	ldr	r2, [pc, #372]	; (80022a8 <PCD_EP_OutXfrComplete_int+0x210>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d90f      	bls.n	8002158 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00a      	beq.n	8002158 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	015a      	lsls	r2, r3, #5
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	4413      	add	r3, r2
 800214a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800214e:	461a      	mov	r2, r3
 8002150:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002154:	6093      	str	r3, [r2, #8]
 8002156:	e0a2      	b.n	800229e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8002158:	6879      	ldr	r1, [r7, #4]
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	4613      	mov	r3, r2
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	1a9b      	subs	r3, r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800216a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	0159      	lsls	r1, r3, #5
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	440b      	add	r3, r1
 8002174:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800217e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	683a      	ldr	r2, [r7, #0]
 8002184:	4613      	mov	r3, r2
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	1a9b      	subs	r3, r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4403      	add	r3, r0
 800218e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002192:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	4613      	mov	r3, r2
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80021a6:	6819      	ldr	r1, [r3, #0]
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	4613      	mov	r3, r2
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	1a9b      	subs	r3, r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4403      	add	r3, r0
 80021b6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4419      	add	r1, r3
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	4613      	mov	r3, r2
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	1a9b      	subs	r3, r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4403      	add	r3, r0
 80021cc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80021d0:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d114      	bne.n	8002202 <PCD_EP_OutXfrComplete_int+0x16a>
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	683a      	ldr	r2, [r7, #0]
 80021dc:	4613      	mov	r3, r2
 80021de:	00db      	lsls	r3, r3, #3
 80021e0:	1a9b      	subs	r3, r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	440b      	add	r3, r1
 80021e6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d108      	bne.n	8002202 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6818      	ldr	r0, [r3, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80021fa:	461a      	mov	r2, r3
 80021fc:	2101      	movs	r1, #1
 80021fe:	f003 f86f 	bl	80052e0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	b2db      	uxtb	r3, r3
 8002206:	4619      	mov	r1, r3
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f005 f839 	bl	8007280 <HAL_PCD_DataOutStageCallback>
 800220e:	e046      	b.n	800229e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	4a26      	ldr	r2, [pc, #152]	; (80022ac <PCD_EP_OutXfrComplete_int+0x214>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d124      	bne.n	8002262 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00a      	beq.n	8002238 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	015a      	lsls	r2, r3, #5
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	4413      	add	r3, r2
 800222a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800222e:	461a      	mov	r2, r3
 8002230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002234:	6093      	str	r3, [r2, #8]
 8002236:	e032      	b.n	800229e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	f003 0320 	and.w	r3, r3, #32
 800223e:	2b00      	cmp	r3, #0
 8002240:	d008      	beq.n	8002254 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	015a      	lsls	r2, r3, #5
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	4413      	add	r3, r2
 800224a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800224e:	461a      	mov	r2, r3
 8002250:	2320      	movs	r3, #32
 8002252:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	b2db      	uxtb	r3, r3
 8002258:	4619      	mov	r1, r3
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f005 f810 	bl	8007280 <HAL_PCD_DataOutStageCallback>
 8002260:	e01d      	b.n	800229e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d114      	bne.n	8002292 <PCD_EP_OutXfrComplete_int+0x1fa>
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	4613      	mov	r3, r2
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	1a9b      	subs	r3, r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d108      	bne.n	8002292 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6818      	ldr	r0, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800228a:	461a      	mov	r2, r3
 800228c:	2100      	movs	r1, #0
 800228e:	f003 f827 	bl	80052e0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	b2db      	uxtb	r3, r3
 8002296:	4619      	mov	r1, r3
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f004 fff1 	bl	8007280 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3718      	adds	r7, #24
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	4f54300a 	.word	0x4f54300a
 80022ac:	4f54310a 	.word	0x4f54310a

080022b0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	333c      	adds	r3, #60	; 0x3c
 80022c8:	3304      	adds	r3, #4
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	015a      	lsls	r2, r3, #5
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	4413      	add	r3, r2
 80022d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	4a15      	ldr	r2, [pc, #84]	; (8002338 <PCD_EP_OutSetupPacket_int+0x88>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d90e      	bls.n	8002304 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d009      	beq.n	8002304 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	015a      	lsls	r2, r3, #5
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	4413      	add	r3, r2
 80022f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022fc:	461a      	mov	r2, r3
 80022fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002302:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f004 ffa9 	bl	800725c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <PCD_EP_OutSetupPacket_int+0x88>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d90c      	bls.n	800232c <PCD_EP_OutSetupPacket_int+0x7c>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d108      	bne.n	800232c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6818      	ldr	r0, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002324:	461a      	mov	r2, r3
 8002326:	2101      	movs	r1, #1
 8002328:	f002 ffda 	bl	80052e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800232c:	2300      	movs	r3, #0
}
 800232e:	4618      	mov	r0, r3
 8002330:	3718      	adds	r7, #24
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	4f54300a 	.word	0x4f54300a

0800233c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	460b      	mov	r3, r1
 8002346:	70fb      	strb	r3, [r7, #3]
 8002348:	4613      	mov	r3, r2
 800234a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002352:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002354:	78fb      	ldrb	r3, [r7, #3]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d107      	bne.n	800236a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800235a:	883b      	ldrh	r3, [r7, #0]
 800235c:	0419      	lsls	r1, r3, #16
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68ba      	ldr	r2, [r7, #8]
 8002364:	430a      	orrs	r2, r1
 8002366:	629a      	str	r2, [r3, #40]	; 0x28
 8002368:	e028      	b.n	80023bc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002370:	0c1b      	lsrs	r3, r3, #16
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	4413      	add	r3, r2
 8002376:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002378:	2300      	movs	r3, #0
 800237a:	73fb      	strb	r3, [r7, #15]
 800237c:	e00d      	b.n	800239a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	7bfb      	ldrb	r3, [r7, #15]
 8002384:	3340      	adds	r3, #64	; 0x40
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	4413      	add	r3, r2
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	0c1b      	lsrs	r3, r3, #16
 800238e:	68ba      	ldr	r2, [r7, #8]
 8002390:	4413      	add	r3, r2
 8002392:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002394:	7bfb      	ldrb	r3, [r7, #15]
 8002396:	3301      	adds	r3, #1
 8002398:	73fb      	strb	r3, [r7, #15]
 800239a:	7bfa      	ldrb	r2, [r7, #15]
 800239c:	78fb      	ldrb	r3, [r7, #3]
 800239e:	3b01      	subs	r3, #1
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d3ec      	bcc.n	800237e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80023a4:	883b      	ldrh	r3, [r7, #0]
 80023a6:	0418      	lsls	r0, r3, #16
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6819      	ldr	r1, [r3, #0]
 80023ac:	78fb      	ldrb	r3, [r7, #3]
 80023ae:	3b01      	subs	r3, #1
 80023b0:	68ba      	ldr	r2, [r7, #8]
 80023b2:	4302      	orrs	r2, r0
 80023b4:	3340      	adds	r3, #64	; 0x40
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	460b      	mov	r3, r1
 80023d4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	887a      	ldrh	r2, [r7, #2]
 80023dc:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	460b      	mov	r3, r1
 80023f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80023f8:	bf00      	nop
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e264      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b00      	cmp	r3, #0
 8002420:	d075      	beq.n	800250e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002422:	4ba3      	ldr	r3, [pc, #652]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f003 030c 	and.w	r3, r3, #12
 800242a:	2b04      	cmp	r3, #4
 800242c:	d00c      	beq.n	8002448 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800242e:	4ba0      	ldr	r3, [pc, #640]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002436:	2b08      	cmp	r3, #8
 8002438:	d112      	bne.n	8002460 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800243a:	4b9d      	ldr	r3, [pc, #628]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002442:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002446:	d10b      	bne.n	8002460 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002448:	4b99      	ldr	r3, [pc, #612]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d05b      	beq.n	800250c <HAL_RCC_OscConfig+0x108>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d157      	bne.n	800250c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e23f      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002468:	d106      	bne.n	8002478 <HAL_RCC_OscConfig+0x74>
 800246a:	4b91      	ldr	r3, [pc, #580]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a90      	ldr	r2, [pc, #576]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002474:	6013      	str	r3, [r2, #0]
 8002476:	e01d      	b.n	80024b4 <HAL_RCC_OscConfig+0xb0>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002480:	d10c      	bne.n	800249c <HAL_RCC_OscConfig+0x98>
 8002482:	4b8b      	ldr	r3, [pc, #556]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a8a      	ldr	r2, [pc, #552]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800248c:	6013      	str	r3, [r2, #0]
 800248e:	4b88      	ldr	r3, [pc, #544]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a87      	ldr	r2, [pc, #540]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	e00b      	b.n	80024b4 <HAL_RCC_OscConfig+0xb0>
 800249c:	4b84      	ldr	r3, [pc, #528]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a83      	ldr	r2, [pc, #524]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 80024a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024a6:	6013      	str	r3, [r2, #0]
 80024a8:	4b81      	ldr	r3, [pc, #516]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a80      	ldr	r2, [pc, #512]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 80024ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d013      	beq.n	80024e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024bc:	f7fe faae 	bl	8000a1c <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c2:	e008      	b.n	80024d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c4:	f7fe faaa 	bl	8000a1c <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b64      	cmp	r3, #100	; 0x64
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e204      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d6:	4b76      	ldr	r3, [pc, #472]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d0f0      	beq.n	80024c4 <HAL_RCC_OscConfig+0xc0>
 80024e2:	e014      	b.n	800250e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e4:	f7fe fa9a 	bl	8000a1c <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024ec:	f7fe fa96 	bl	8000a1c <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b64      	cmp	r3, #100	; 0x64
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e1f0      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024fe:	4b6c      	ldr	r3, [pc, #432]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_OscConfig+0xe8>
 800250a:	e000      	b.n	800250e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800250c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d063      	beq.n	80025e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800251a:	4b65      	ldr	r3, [pc, #404]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f003 030c 	and.w	r3, r3, #12
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00b      	beq.n	800253e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002526:	4b62      	ldr	r3, [pc, #392]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800252e:	2b08      	cmp	r3, #8
 8002530:	d11c      	bne.n	800256c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002532:	4b5f      	ldr	r3, [pc, #380]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d116      	bne.n	800256c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800253e:	4b5c      	ldr	r3, [pc, #368]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d005      	beq.n	8002556 <HAL_RCC_OscConfig+0x152>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d001      	beq.n	8002556 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e1c4      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002556:	4b56      	ldr	r3, [pc, #344]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	00db      	lsls	r3, r3, #3
 8002564:	4952      	ldr	r1, [pc, #328]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002566:	4313      	orrs	r3, r2
 8002568:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800256a:	e03a      	b.n	80025e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d020      	beq.n	80025b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002574:	4b4f      	ldr	r3, [pc, #316]	; (80026b4 <HAL_RCC_OscConfig+0x2b0>)
 8002576:	2201      	movs	r2, #1
 8002578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800257a:	f7fe fa4f 	bl	8000a1c <HAL_GetTick>
 800257e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002580:	e008      	b.n	8002594 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002582:	f7fe fa4b 	bl	8000a1c <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	2b02      	cmp	r3, #2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e1a5      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002594:	4b46      	ldr	r3, [pc, #280]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0f0      	beq.n	8002582 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a0:	4b43      	ldr	r3, [pc, #268]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	4940      	ldr	r1, [pc, #256]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	600b      	str	r3, [r1, #0]
 80025b4:	e015      	b.n	80025e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025b6:	4b3f      	ldr	r3, [pc, #252]	; (80026b4 <HAL_RCC_OscConfig+0x2b0>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025bc:	f7fe fa2e 	bl	8000a1c <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025c4:	f7fe fa2a 	bl	8000a1c <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e184      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025d6:	4b36      	ldr	r3, [pc, #216]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d030      	beq.n	8002650 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d016      	beq.n	8002624 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025f6:	4b30      	ldr	r3, [pc, #192]	; (80026b8 <HAL_RCC_OscConfig+0x2b4>)
 80025f8:	2201      	movs	r2, #1
 80025fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fc:	f7fe fa0e 	bl	8000a1c <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002604:	f7fe fa0a 	bl	8000a1c <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e164      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002616:	4b26      	ldr	r3, [pc, #152]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d0f0      	beq.n	8002604 <HAL_RCC_OscConfig+0x200>
 8002622:	e015      	b.n	8002650 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002624:	4b24      	ldr	r3, [pc, #144]	; (80026b8 <HAL_RCC_OscConfig+0x2b4>)
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800262a:	f7fe f9f7 	bl	8000a1c <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002630:	e008      	b.n	8002644 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002632:	f7fe f9f3 	bl	8000a1c <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d901      	bls.n	8002644 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e14d      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002644:	4b1a      	ldr	r3, [pc, #104]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1f0      	bne.n	8002632 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0304 	and.w	r3, r3, #4
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 80a0 	beq.w	800279e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800265e:	2300      	movs	r3, #0
 8002660:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002662:	4b13      	ldr	r3, [pc, #76]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10f      	bne.n	800268e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	4b0f      	ldr	r3, [pc, #60]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	4a0e      	ldr	r2, [pc, #56]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002678:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800267c:	6413      	str	r3, [r2, #64]	; 0x40
 800267e:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <HAL_RCC_OscConfig+0x2ac>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800268a:	2301      	movs	r3, #1
 800268c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800268e:	4b0b      	ldr	r3, [pc, #44]	; (80026bc <HAL_RCC_OscConfig+0x2b8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002696:	2b00      	cmp	r3, #0
 8002698:	d121      	bne.n	80026de <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800269a:	4b08      	ldr	r3, [pc, #32]	; (80026bc <HAL_RCC_OscConfig+0x2b8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a07      	ldr	r2, [pc, #28]	; (80026bc <HAL_RCC_OscConfig+0x2b8>)
 80026a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026a6:	f7fe f9b9 	bl	8000a1c <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ac:	e011      	b.n	80026d2 <HAL_RCC_OscConfig+0x2ce>
 80026ae:	bf00      	nop
 80026b0:	40023800 	.word	0x40023800
 80026b4:	42470000 	.word	0x42470000
 80026b8:	42470e80 	.word	0x42470e80
 80026bc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026c0:	f7fe f9ac 	bl	8000a1c <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e106      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d2:	4b85      	ldr	r3, [pc, #532]	; (80028e8 <HAL_RCC_OscConfig+0x4e4>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0f0      	beq.n	80026c0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d106      	bne.n	80026f4 <HAL_RCC_OscConfig+0x2f0>
 80026e6:	4b81      	ldr	r3, [pc, #516]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 80026e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ea:	4a80      	ldr	r2, [pc, #512]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	6713      	str	r3, [r2, #112]	; 0x70
 80026f2:	e01c      	b.n	800272e <HAL_RCC_OscConfig+0x32a>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	2b05      	cmp	r3, #5
 80026fa:	d10c      	bne.n	8002716 <HAL_RCC_OscConfig+0x312>
 80026fc:	4b7b      	ldr	r3, [pc, #492]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 80026fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002700:	4a7a      	ldr	r2, [pc, #488]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002702:	f043 0304 	orr.w	r3, r3, #4
 8002706:	6713      	str	r3, [r2, #112]	; 0x70
 8002708:	4b78      	ldr	r3, [pc, #480]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 800270a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800270c:	4a77      	ldr	r2, [pc, #476]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 800270e:	f043 0301 	orr.w	r3, r3, #1
 8002712:	6713      	str	r3, [r2, #112]	; 0x70
 8002714:	e00b      	b.n	800272e <HAL_RCC_OscConfig+0x32a>
 8002716:	4b75      	ldr	r3, [pc, #468]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800271a:	4a74      	ldr	r2, [pc, #464]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 800271c:	f023 0301 	bic.w	r3, r3, #1
 8002720:	6713      	str	r3, [r2, #112]	; 0x70
 8002722:	4b72      	ldr	r3, [pc, #456]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002726:	4a71      	ldr	r2, [pc, #452]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002728:	f023 0304 	bic.w	r3, r3, #4
 800272c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d015      	beq.n	8002762 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002736:	f7fe f971 	bl	8000a1c <HAL_GetTick>
 800273a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800273c:	e00a      	b.n	8002754 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800273e:	f7fe f96d 	bl	8000a1c <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	f241 3288 	movw	r2, #5000	; 0x1388
 800274c:	4293      	cmp	r3, r2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e0c5      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002754:	4b65      	ldr	r3, [pc, #404]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0ee      	beq.n	800273e <HAL_RCC_OscConfig+0x33a>
 8002760:	e014      	b.n	800278c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002762:	f7fe f95b 	bl	8000a1c <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002768:	e00a      	b.n	8002780 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800276a:	f7fe f957 	bl	8000a1c <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	f241 3288 	movw	r2, #5000	; 0x1388
 8002778:	4293      	cmp	r3, r2
 800277a:	d901      	bls.n	8002780 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e0af      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002780:	4b5a      	ldr	r3, [pc, #360]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002784:	f003 0302 	and.w	r3, r3, #2
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1ee      	bne.n	800276a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800278c:	7dfb      	ldrb	r3, [r7, #23]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d105      	bne.n	800279e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002792:	4b56      	ldr	r3, [pc, #344]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002796:	4a55      	ldr	r2, [pc, #340]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002798:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800279c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 809b 	beq.w	80028de <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027a8:	4b50      	ldr	r3, [pc, #320]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 030c 	and.w	r3, r3, #12
 80027b0:	2b08      	cmp	r3, #8
 80027b2:	d05c      	beq.n	800286e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d141      	bne.n	8002840 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027bc:	4b4c      	ldr	r3, [pc, #304]	; (80028f0 <HAL_RCC_OscConfig+0x4ec>)
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c2:	f7fe f92b 	bl	8000a1c <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027ca:	f7fe f927 	bl	8000a1c <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e081      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027dc:	4b43      	ldr	r3, [pc, #268]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d1f0      	bne.n	80027ca <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	69da      	ldr	r2, [r3, #28]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a1b      	ldr	r3, [r3, #32]
 80027f0:	431a      	orrs	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	019b      	lsls	r3, r3, #6
 80027f8:	431a      	orrs	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027fe:	085b      	lsrs	r3, r3, #1
 8002800:	3b01      	subs	r3, #1
 8002802:	041b      	lsls	r3, r3, #16
 8002804:	431a      	orrs	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280a:	061b      	lsls	r3, r3, #24
 800280c:	4937      	ldr	r1, [pc, #220]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 800280e:	4313      	orrs	r3, r2
 8002810:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002812:	4b37      	ldr	r3, [pc, #220]	; (80028f0 <HAL_RCC_OscConfig+0x4ec>)
 8002814:	2201      	movs	r2, #1
 8002816:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002818:	f7fe f900 	bl	8000a1c <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002820:	f7fe f8fc 	bl	8000a1c <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e056      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002832:	4b2e      	ldr	r3, [pc, #184]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCC_OscConfig+0x41c>
 800283e:	e04e      	b.n	80028de <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002840:	4b2b      	ldr	r3, [pc, #172]	; (80028f0 <HAL_RCC_OscConfig+0x4ec>)
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002846:	f7fe f8e9 	bl	8000a1c <HAL_GetTick>
 800284a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800284c:	e008      	b.n	8002860 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800284e:	f7fe f8e5 	bl	8000a1c <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d901      	bls.n	8002860 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e03f      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002860:	4b22      	ldr	r3, [pc, #136]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1f0      	bne.n	800284e <HAL_RCC_OscConfig+0x44a>
 800286c:	e037      	b.n	80028de <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d101      	bne.n	800287a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e032      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800287a:	4b1c      	ldr	r3, [pc, #112]	; (80028ec <HAL_RCC_OscConfig+0x4e8>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d028      	beq.n	80028da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002892:	429a      	cmp	r2, r3
 8002894:	d121      	bne.n	80028da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d11a      	bne.n	80028da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028a4:	68fa      	ldr	r2, [r7, #12]
 80028a6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028aa:	4013      	ands	r3, r2
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028b0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d111      	bne.n	80028da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c0:	085b      	lsrs	r3, r3, #1
 80028c2:	3b01      	subs	r3, #1
 80028c4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d107      	bne.n	80028da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d001      	beq.n	80028de <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40007000 	.word	0x40007000
 80028ec:	40023800 	.word	0x40023800
 80028f0:	42470060 	.word	0x42470060

080028f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0cc      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002908:	4b68      	ldr	r3, [pc, #416]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0307 	and.w	r3, r3, #7
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d90c      	bls.n	8002930 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002916:	4b65      	ldr	r3, [pc, #404]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b63      	ldr	r3, [pc, #396]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0b8      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d020      	beq.n	800297e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002948:	4b59      	ldr	r3, [pc, #356]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	4a58      	ldr	r2, [pc, #352]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800294e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002952:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0308 	and.w	r3, r3, #8
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002960:	4b53      	ldr	r3, [pc, #332]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	4a52      	ldr	r2, [pc, #328]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002966:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800296a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800296c:	4b50      	ldr	r3, [pc, #320]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	494d      	ldr	r1, [pc, #308]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800297a:	4313      	orrs	r3, r2
 800297c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d044      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d107      	bne.n	80029a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002992:	4b47      	ldr	r3, [pc, #284]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d119      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e07f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d003      	beq.n	80029b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ae:	2b03      	cmp	r3, #3
 80029b0:	d107      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029b2:	4b3f      	ldr	r3, [pc, #252]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d109      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e06f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c2:	4b3b      	ldr	r3, [pc, #236]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e067      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029d2:	4b37      	ldr	r3, [pc, #220]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f023 0203 	bic.w	r2, r3, #3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	4934      	ldr	r1, [pc, #208]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029e4:	f7fe f81a 	bl	8000a1c <HAL_GetTick>
 80029e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ea:	e00a      	b.n	8002a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ec:	f7fe f816 	bl	8000a1c <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e04f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a02:	4b2b      	ldr	r3, [pc, #172]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 020c 	and.w	r2, r3, #12
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d1eb      	bne.n	80029ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a14:	4b25      	ldr	r3, [pc, #148]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d20c      	bcs.n	8002a3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a22:	4b22      	ldr	r3, [pc, #136]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	b2d2      	uxtb	r2, r2
 8002a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2a:	4b20      	ldr	r3, [pc, #128]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d001      	beq.n	8002a3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e032      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d008      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a48:	4b19      	ldr	r3, [pc, #100]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4916      	ldr	r1, [pc, #88]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d009      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a66:	4b12      	ldr	r3, [pc, #72]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	490e      	ldr	r1, [pc, #56]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a7a:	f000 f821 	bl	8002ac0 <HAL_RCC_GetSysClockFreq>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	091b      	lsrs	r3, r3, #4
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	490a      	ldr	r1, [pc, #40]	; (8002ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a8c:	5ccb      	ldrb	r3, [r1, r3]
 8002a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a92:	4a09      	ldr	r2, [pc, #36]	; (8002ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a96:	4b09      	ldr	r3, [pc, #36]	; (8002abc <HAL_RCC_ClockConfig+0x1c8>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fd ff7a 	bl	8000994 <HAL_InitTick>

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40023c00 	.word	0x40023c00
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	08007880 	.word	0x08007880
 8002ab8:	20000000 	.word	0x20000000
 8002abc:	20000004 	.word	0x20000004

08002ac0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ac0:	b5b0      	push	{r4, r5, r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	6079      	str	r1, [r7, #4]
 8002aca:	2100      	movs	r1, #0
 8002acc:	60f9      	str	r1, [r7, #12]
 8002ace:	2100      	movs	r1, #0
 8002ad0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ad6:	4952      	ldr	r1, [pc, #328]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8002ad8:	6889      	ldr	r1, [r1, #8]
 8002ada:	f001 010c 	and.w	r1, r1, #12
 8002ade:	2908      	cmp	r1, #8
 8002ae0:	d00d      	beq.n	8002afe <HAL_RCC_GetSysClockFreq+0x3e>
 8002ae2:	2908      	cmp	r1, #8
 8002ae4:	f200 8094 	bhi.w	8002c10 <HAL_RCC_GetSysClockFreq+0x150>
 8002ae8:	2900      	cmp	r1, #0
 8002aea:	d002      	beq.n	8002af2 <HAL_RCC_GetSysClockFreq+0x32>
 8002aec:	2904      	cmp	r1, #4
 8002aee:	d003      	beq.n	8002af8 <HAL_RCC_GetSysClockFreq+0x38>
 8002af0:	e08e      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002af2:	4b4c      	ldr	r3, [pc, #304]	; (8002c24 <HAL_RCC_GetSysClockFreq+0x164>)
 8002af4:	60bb      	str	r3, [r7, #8]
       break;
 8002af6:	e08e      	b.n	8002c16 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002af8:	4b4b      	ldr	r3, [pc, #300]	; (8002c28 <HAL_RCC_GetSysClockFreq+0x168>)
 8002afa:	60bb      	str	r3, [r7, #8]
      break;
 8002afc:	e08b      	b.n	8002c16 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002afe:	4948      	ldr	r1, [pc, #288]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b00:	6849      	ldr	r1, [r1, #4]
 8002b02:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002b06:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b08:	4945      	ldr	r1, [pc, #276]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b0a:	6849      	ldr	r1, [r1, #4]
 8002b0c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002b10:	2900      	cmp	r1, #0
 8002b12:	d024      	beq.n	8002b5e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b14:	4942      	ldr	r1, [pc, #264]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b16:	6849      	ldr	r1, [r1, #4]
 8002b18:	0989      	lsrs	r1, r1, #6
 8002b1a:	4608      	mov	r0, r1
 8002b1c:	f04f 0100 	mov.w	r1, #0
 8002b20:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002b24:	f04f 0500 	mov.w	r5, #0
 8002b28:	ea00 0204 	and.w	r2, r0, r4
 8002b2c:	ea01 0305 	and.w	r3, r1, r5
 8002b30:	493d      	ldr	r1, [pc, #244]	; (8002c28 <HAL_RCC_GetSysClockFreq+0x168>)
 8002b32:	fb01 f003 	mul.w	r0, r1, r3
 8002b36:	2100      	movs	r1, #0
 8002b38:	fb01 f102 	mul.w	r1, r1, r2
 8002b3c:	1844      	adds	r4, r0, r1
 8002b3e:	493a      	ldr	r1, [pc, #232]	; (8002c28 <HAL_RCC_GetSysClockFreq+0x168>)
 8002b40:	fba2 0101 	umull	r0, r1, r2, r1
 8002b44:	1863      	adds	r3, r4, r1
 8002b46:	4619      	mov	r1, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	f04f 0300 	mov.w	r3, #0
 8002b50:	f7fd fb42 	bl	80001d8 <__aeabi_uldivmod>
 8002b54:	4602      	mov	r2, r0
 8002b56:	460b      	mov	r3, r1
 8002b58:	4613      	mov	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	e04a      	b.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b5e:	4b30      	ldr	r3, [pc, #192]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	099b      	lsrs	r3, r3, #6
 8002b64:	461a      	mov	r2, r3
 8002b66:	f04f 0300 	mov.w	r3, #0
 8002b6a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002b6e:	f04f 0100 	mov.w	r1, #0
 8002b72:	ea02 0400 	and.w	r4, r2, r0
 8002b76:	ea03 0501 	and.w	r5, r3, r1
 8002b7a:	4620      	mov	r0, r4
 8002b7c:	4629      	mov	r1, r5
 8002b7e:	f04f 0200 	mov.w	r2, #0
 8002b82:	f04f 0300 	mov.w	r3, #0
 8002b86:	014b      	lsls	r3, r1, #5
 8002b88:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002b8c:	0142      	lsls	r2, r0, #5
 8002b8e:	4610      	mov	r0, r2
 8002b90:	4619      	mov	r1, r3
 8002b92:	1b00      	subs	r0, r0, r4
 8002b94:	eb61 0105 	sbc.w	r1, r1, r5
 8002b98:	f04f 0200 	mov.w	r2, #0
 8002b9c:	f04f 0300 	mov.w	r3, #0
 8002ba0:	018b      	lsls	r3, r1, #6
 8002ba2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002ba6:	0182      	lsls	r2, r0, #6
 8002ba8:	1a12      	subs	r2, r2, r0
 8002baa:	eb63 0301 	sbc.w	r3, r3, r1
 8002bae:	f04f 0000 	mov.w	r0, #0
 8002bb2:	f04f 0100 	mov.w	r1, #0
 8002bb6:	00d9      	lsls	r1, r3, #3
 8002bb8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002bbc:	00d0      	lsls	r0, r2, #3
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	1912      	adds	r2, r2, r4
 8002bc4:	eb45 0303 	adc.w	r3, r5, r3
 8002bc8:	f04f 0000 	mov.w	r0, #0
 8002bcc:	f04f 0100 	mov.w	r1, #0
 8002bd0:	0299      	lsls	r1, r3, #10
 8002bd2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002bd6:	0290      	lsls	r0, r2, #10
 8002bd8:	4602      	mov	r2, r0
 8002bda:	460b      	mov	r3, r1
 8002bdc:	4610      	mov	r0, r2
 8002bde:	4619      	mov	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	461a      	mov	r2, r3
 8002be4:	f04f 0300 	mov.w	r3, #0
 8002be8:	f7fd faf6 	bl	80001d8 <__aeabi_uldivmod>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bf4:	4b0a      	ldr	r3, [pc, #40]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x160>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	0c1b      	lsrs	r3, r3, #16
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	3301      	adds	r3, #1
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0c:	60bb      	str	r3, [r7, #8]
      break;
 8002c0e:	e002      	b.n	8002c16 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c10:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <HAL_RCC_GetSysClockFreq+0x164>)
 8002c12:	60bb      	str	r3, [r7, #8]
      break;
 8002c14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c16:	68bb      	ldr	r3, [r7, #8]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3710      	adds	r7, #16
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c20:	40023800 	.word	0x40023800
 8002c24:	00f42400 	.word	0x00f42400
 8002c28:	017d7840 	.word	0x017d7840

08002c2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c30:	4b03      	ldr	r3, [pc, #12]	; (8002c40 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c32:	681b      	ldr	r3, [r3, #0]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	20000000 	.word	0x20000000

08002c44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c48:	f7ff fff0 	bl	8002c2c <HAL_RCC_GetHCLKFreq>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	4b05      	ldr	r3, [pc, #20]	; (8002c64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	0a9b      	lsrs	r3, r3, #10
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	4903      	ldr	r1, [pc, #12]	; (8002c68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c5a:	5ccb      	ldrb	r3, [r1, r3]
 8002c5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40023800 	.word	0x40023800
 8002c68:	08007890 	.word	0x08007890

08002c6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c70:	f7ff ffdc 	bl	8002c2c <HAL_RCC_GetHCLKFreq>
 8002c74:	4602      	mov	r2, r0
 8002c76:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	0b5b      	lsrs	r3, r3, #13
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	4903      	ldr	r1, [pc, #12]	; (8002c90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c82:	5ccb      	ldrb	r3, [r1, r3]
 8002c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	08007890 	.word	0x08007890

08002c94 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d105      	bne.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d038      	beq.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002cbc:	4b68      	ldr	r3, [pc, #416]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002cc2:	f7fd feab 	bl	8000a1c <HAL_GetTick>
 8002cc6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002cc8:	e008      	b.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002cca:	f7fd fea7 	bl	8000a1c <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e0bd      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002cdc:	4b61      	ldr	r3, [pc, #388]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1f0      	bne.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	019b      	lsls	r3, r3, #6
 8002cf2:	431a      	orrs	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	071b      	lsls	r3, r3, #28
 8002cfa:	495a      	ldr	r1, [pc, #360]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002d02:	4b57      	ldr	r3, [pc, #348]	; (8002e60 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d08:	f7fd fe88 	bl	8000a1c <HAL_GetTick>
 8002d0c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002d10:	f7fd fe84 	bl	8000a1c <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e09a      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d22:	4b50      	ldr	r3, [pc, #320]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d0f0      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 8083 	beq.w	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	4b48      	ldr	r3, [pc, #288]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d44:	4a47      	ldr	r2, [pc, #284]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d4a:	6413      	str	r3, [r2, #64]	; 0x40
 8002d4c:	4b45      	ldr	r3, [pc, #276]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002d58:	4b43      	ldr	r3, [pc, #268]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a42      	ldr	r2, [pc, #264]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002d5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d62:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d64:	f7fd fe5a 	bl	8000a1c <HAL_GetTick>
 8002d68:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002d6c:	f7fd fe56 	bl	8000a1c <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d901      	bls.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e06c      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002d7e:	4b3a      	ldr	r3, [pc, #232]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0f0      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d8a:	4b36      	ldr	r3, [pc, #216]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d92:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d02f      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002da2:	693a      	ldr	r2, [r7, #16]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d028      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002da8:	4b2e      	ldr	r3, [pc, #184]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002db0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002db2:	4b2e      	ldr	r3, [pc, #184]	; (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002db4:	2201      	movs	r2, #1
 8002db6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002db8:	4b2c      	ldr	r3, [pc, #176]	; (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002dbe:	4a29      	ldr	r2, [pc, #164]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002dc4:	4b27      	ldr	r3, [pc, #156]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d114      	bne.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002dd0:	f7fd fe24 	bl	8000a1c <HAL_GetTick>
 8002dd4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd6:	e00a      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dd8:	f7fd fe20 	bl	8000a1c <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d901      	bls.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e034      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dee:	4b1d      	ldr	r3, [pc, #116]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d0ee      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002e06:	d10d      	bne.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8002e08:	4b16      	ldr	r3, [pc, #88]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002e18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e1c:	4911      	ldr	r1, [pc, #68]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	608b      	str	r3, [r1, #8]
 8002e22:	e005      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8002e24:	4b0f      	ldr	r3, [pc, #60]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	4a0e      	ldr	r2, [pc, #56]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e2a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002e2e:	6093      	str	r3, [r2, #8]
 8002e30:	4b0c      	ldr	r3, [pc, #48]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e32:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e3c:	4909      	ldr	r1, [pc, #36]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d003      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	7d1a      	ldrb	r2, [r3, #20]
 8002e52:	4b07      	ldr	r3, [pc, #28]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002e54:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3718      	adds	r7, #24
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	42470068 	.word	0x42470068
 8002e64:	40023800 	.word	0x40023800
 8002e68:	40007000 	.word	0x40007000
 8002e6c:	42470e40 	.word	0x42470e40
 8002e70:	424711e0 	.word	0x424711e0

08002e74 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e083      	b.n	8002f8e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	7f5b      	ldrb	r3, [r3, #29]
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d105      	bne.n	8002e9c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f7fd fc12 	bl	80006c0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	22ca      	movs	r2, #202	; 0xca
 8002ea8:	625a      	str	r2, [r3, #36]	; 0x24
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2253      	movs	r2, #83	; 0x53
 8002eb0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 f897 	bl	8002fe6 <RTC_EnterInitMode>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d008      	beq.n	8002ed0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	22ff      	movs	r2, #255	; 0xff
 8002ec4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2204      	movs	r2, #4
 8002eca:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e05e      	b.n	8002f8e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6812      	ldr	r2, [r2, #0]
 8002eda:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002ede:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ee2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6899      	ldr	r1, [r3, #8]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	431a      	orrs	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	695b      	ldr	r3, [r3, #20]
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	430a      	orrs	r2, r1
 8002f00:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	68d2      	ldr	r2, [r2, #12]
 8002f0a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6919      	ldr	r1, [r3, #16]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	041a      	lsls	r2, r3, #16
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68da      	ldr	r2, [r3, #12]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f2e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f003 0320 	and.w	r3, r3, #32
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10e      	bne.n	8002f5c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f829 	bl	8002f96 <HAL_RTC_WaitForSynchro>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d008      	beq.n	8002f5c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	22ff      	movs	r2, #255	; 0xff
 8002f50:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2204      	movs	r2, #4
 8002f56:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e018      	b.n	8002f8e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f6a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	699a      	ldr	r2, [r3, #24]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	22ff      	movs	r2, #255	; 0xff
 8002f84:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
  }
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b084      	sub	sp, #16
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68da      	ldr	r2, [r3, #12]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002fb0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002fb2:	f7fd fd33 	bl	8000a1c <HAL_GetTick>
 8002fb6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002fb8:	e009      	b.n	8002fce <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002fba:	f7fd fd2f 	bl	8000a1c <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fc8:	d901      	bls.n	8002fce <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e007      	b.n	8002fde <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f003 0320 	and.w	r3, r3, #32
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0ee      	beq.n	8002fba <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b084      	sub	sp, #16
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d119      	bne.n	8003034 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f04f 32ff 	mov.w	r2, #4294967295
 8003008:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800300a:	f7fd fd07 	bl	8000a1c <HAL_GetTick>
 800300e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003010:	e009      	b.n	8003026 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003012:	f7fd fd03 	bl	8000a1c <HAL_GetTick>
 8003016:	4602      	mov	r2, r0
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003020:	d901      	bls.n	8003026 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e007      	b.n	8003036 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0ee      	beq.n	8003012 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b082      	sub	sp, #8
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d101      	bne.n	8003050 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e03f      	b.n	80030d0 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b00      	cmp	r3, #0
 800305a:	d106      	bne.n	800306a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f7fd fbf9 	bl	800085c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2224      	movs	r2, #36	; 0x24
 800306e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68da      	ldr	r2, [r3, #12]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003080:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 fc7a 	bl	800397c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	691a      	ldr	r2, [r3, #16]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003096:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	695a      	ldr	r2, [r3, #20]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80030a6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68da      	ldr	r2, [r3, #12]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030b6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2220      	movs	r2, #32
 80030c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2220      	movs	r2, #32
 80030ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3708      	adds	r7, #8
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b0ba      	sub	sp, #232	; 0xe8
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80030fe:	2300      	movs	r3, #0
 8003100:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003104:	2300      	movs	r3, #0
 8003106:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800310a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003116:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800311a:	2b00      	cmp	r3, #0
 800311c:	d10f      	bne.n	800313e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800311e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003122:	f003 0320 	and.w	r3, r3, #32
 8003126:	2b00      	cmp	r3, #0
 8003128:	d009      	beq.n	800313e <HAL_UART_IRQHandler+0x66>
 800312a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800312e:	f003 0320 	and.w	r3, r3, #32
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 fb65 	bl	8003806 <UART_Receive_IT>
      return;
 800313c:	e256      	b.n	80035ec <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800313e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003142:	2b00      	cmp	r3, #0
 8003144:	f000 80de 	beq.w	8003304 <HAL_UART_IRQHandler+0x22c>
 8003148:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b00      	cmp	r3, #0
 8003152:	d106      	bne.n	8003162 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003158:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 80d1 	beq.w	8003304 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003162:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00b      	beq.n	8003186 <HAL_UART_IRQHandler+0xae>
 800316e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003172:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003176:	2b00      	cmp	r3, #0
 8003178:	d005      	beq.n	8003186 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317e:	f043 0201 	orr.w	r2, r3, #1
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00b      	beq.n	80031aa <HAL_UART_IRQHandler+0xd2>
 8003192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d005      	beq.n	80031aa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	f043 0202 	orr.w	r2, r3, #2
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00b      	beq.n	80031ce <HAL_UART_IRQHandler+0xf6>
 80031b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d005      	beq.n	80031ce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	f043 0204 	orr.w	r2, r3, #4
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80031ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d011      	beq.n	80031fe <HAL_UART_IRQHandler+0x126>
 80031da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031de:	f003 0320 	and.w	r3, r3, #32
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d105      	bne.n	80031f2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80031e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d005      	beq.n	80031fe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	f043 0208 	orr.w	r2, r3, #8
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	2b00      	cmp	r3, #0
 8003204:	f000 81ed 	beq.w	80035e2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800320c:	f003 0320 	and.w	r3, r3, #32
 8003210:	2b00      	cmp	r3, #0
 8003212:	d008      	beq.n	8003226 <HAL_UART_IRQHandler+0x14e>
 8003214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003218:	f003 0320 	and.w	r3, r3, #32
 800321c:	2b00      	cmp	r3, #0
 800321e:	d002      	beq.n	8003226 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 faf0 	bl	8003806 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003230:	2b40      	cmp	r3, #64	; 0x40
 8003232:	bf0c      	ite	eq
 8003234:	2301      	moveq	r3, #1
 8003236:	2300      	movne	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	f003 0308 	and.w	r3, r3, #8
 8003246:	2b00      	cmp	r3, #0
 8003248:	d103      	bne.n	8003252 <HAL_UART_IRQHandler+0x17a>
 800324a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800324e:	2b00      	cmp	r3, #0
 8003250:	d04f      	beq.n	80032f2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f9f8 	bl	8003648 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003262:	2b40      	cmp	r3, #64	; 0x40
 8003264:	d141      	bne.n	80032ea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	3314      	adds	r3, #20
 800326c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003270:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003274:	e853 3f00 	ldrex	r3, [r3]
 8003278:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800327c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003280:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003284:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	3314      	adds	r3, #20
 800328e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003292:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003296:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800329a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800329e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80032a2:	e841 2300 	strex	r3, r2, [r1]
 80032a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80032aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1d9      	bne.n	8003266 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d013      	beq.n	80032e2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032be:	4a7d      	ldr	r2, [pc, #500]	; (80034b4 <HAL_UART_IRQHandler+0x3dc>)
 80032c0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fd fd59 	bl	8000d7e <HAL_DMA_Abort_IT>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d016      	beq.n	8003300 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80032dc:	4610      	mov	r0, r2
 80032de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e0:	e00e      	b.n	8003300 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f99a 	bl	800361c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e8:	e00a      	b.n	8003300 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f996 	bl	800361c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032f0:	e006      	b.n	8003300 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f992 	bl	800361c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80032fe:	e170      	b.n	80035e2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003300:	bf00      	nop
    return;
 8003302:	e16e      	b.n	80035e2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003308:	2b01      	cmp	r3, #1
 800330a:	f040 814a 	bne.w	80035a2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800330e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003312:	f003 0310 	and.w	r3, r3, #16
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 8143 	beq.w	80035a2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800331c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003320:	f003 0310 	and.w	r3, r3, #16
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 813c 	beq.w	80035a2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800332a:	2300      	movs	r3, #0
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	60bb      	str	r3, [r7, #8]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	60bb      	str	r3, [r7, #8]
 800333e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800334a:	2b40      	cmp	r3, #64	; 0x40
 800334c:	f040 80b4 	bne.w	80034b8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800335c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003360:	2b00      	cmp	r3, #0
 8003362:	f000 8140 	beq.w	80035e6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800336a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800336e:	429a      	cmp	r2, r3
 8003370:	f080 8139 	bcs.w	80035e6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800337a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003386:	f000 8088 	beq.w	800349a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	330c      	adds	r3, #12
 8003390:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003394:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003398:	e853 3f00 	ldrex	r3, [r3]
 800339c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80033a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	330c      	adds	r3, #12
 80033b2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80033b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80033ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033be:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80033c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80033c6:	e841 2300 	strex	r3, r2, [r1]
 80033ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80033ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1d9      	bne.n	800338a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	3314      	adds	r3, #20
 80033dc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033e0:	e853 3f00 	ldrex	r3, [r3]
 80033e4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80033e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033e8:	f023 0301 	bic.w	r3, r3, #1
 80033ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	3314      	adds	r3, #20
 80033f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80033fa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80033fe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003400:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003402:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003406:	e841 2300 	strex	r3, r2, [r1]
 800340a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800340c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1e1      	bne.n	80033d6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	3314      	adds	r3, #20
 8003418:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800341a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800341c:	e853 3f00 	ldrex	r3, [r3]
 8003420:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003422:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003424:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003428:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	3314      	adds	r3, #20
 8003432:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003436:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003438:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800343a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800343c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800343e:	e841 2300 	strex	r3, r2, [r1]
 8003442:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003444:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1e3      	bne.n	8003412 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2220      	movs	r2, #32
 800344e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	330c      	adds	r3, #12
 800345e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003460:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003462:	e853 3f00 	ldrex	r3, [r3]
 8003466:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003468:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800346a:	f023 0310 	bic.w	r3, r3, #16
 800346e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	330c      	adds	r3, #12
 8003478:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800347c:	65ba      	str	r2, [r7, #88]	; 0x58
 800347e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003480:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003482:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003484:	e841 2300 	strex	r3, r2, [r1]
 8003488:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800348a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800348c:	2b00      	cmp	r3, #0
 800348e:	d1e3      	bne.n	8003458 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003494:	4618      	mov	r0, r3
 8003496:	f7fd fc02 	bl	8000c9e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	4619      	mov	r1, r3
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f8c0 	bl	8003630 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80034b0:	e099      	b.n	80035e6 <HAL_UART_IRQHandler+0x50e>
 80034b2:	bf00      	nop
 80034b4:	0800370f 	.word	0x0800370f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f000 808b 	beq.w	80035ea <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80034d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f000 8086 	beq.w	80035ea <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	330c      	adds	r3, #12
 80034e4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034e8:	e853 3f00 	ldrex	r3, [r3]
 80034ec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80034ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80034f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	330c      	adds	r3, #12
 80034fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003502:	647a      	str	r2, [r7, #68]	; 0x44
 8003504:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003506:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003508:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800350a:	e841 2300 	strex	r3, r2, [r1]
 800350e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003510:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1e3      	bne.n	80034de <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	3314      	adds	r3, #20
 800351c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800351e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003520:	e853 3f00 	ldrex	r3, [r3]
 8003524:	623b      	str	r3, [r7, #32]
   return(result);
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	f023 0301 	bic.w	r3, r3, #1
 800352c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	3314      	adds	r3, #20
 8003536:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800353a:	633a      	str	r2, [r7, #48]	; 0x30
 800353c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800353e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003540:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003542:	e841 2300 	strex	r3, r2, [r1]
 8003546:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1e3      	bne.n	8003516 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2220      	movs	r2, #32
 8003552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	330c      	adds	r3, #12
 8003562:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	e853 3f00 	ldrex	r3, [r3]
 800356a:	60fb      	str	r3, [r7, #12]
   return(result);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f023 0310 	bic.w	r3, r3, #16
 8003572:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	330c      	adds	r3, #12
 800357c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003580:	61fa      	str	r2, [r7, #28]
 8003582:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003584:	69b9      	ldr	r1, [r7, #24]
 8003586:	69fa      	ldr	r2, [r7, #28]
 8003588:	e841 2300 	strex	r3, r2, [r1]
 800358c:	617b      	str	r3, [r7, #20]
   return(result);
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1e3      	bne.n	800355c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003594:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003598:	4619      	mov	r1, r3
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 f848 	bl	8003630 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80035a0:	e023      	b.n	80035ea <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d009      	beq.n	80035c2 <HAL_UART_IRQHandler+0x4ea>
 80035ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f8bb 	bl	8003736 <UART_Transmit_IT>
    return;
 80035c0:	e014      	b.n	80035ec <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00e      	beq.n	80035ec <HAL_UART_IRQHandler+0x514>
 80035ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d008      	beq.n	80035ec <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f8fb 	bl	80037d6 <UART_EndTransmit_IT>
    return;
 80035e0:	e004      	b.n	80035ec <HAL_UART_IRQHandler+0x514>
    return;
 80035e2:	bf00      	nop
 80035e4:	e002      	b.n	80035ec <HAL_UART_IRQHandler+0x514>
      return;
 80035e6:	bf00      	nop
 80035e8:	e000      	b.n	80035ec <HAL_UART_IRQHandler+0x514>
      return;
 80035ea:	bf00      	nop
  }
}
 80035ec:	37e8      	adds	r7, #232	; 0xe8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop

080035f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80035fc:	bf00      	nop
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr

08003608 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003624:	bf00      	nop
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003648:	b480      	push	{r7}
 800364a:	b095      	sub	sp, #84	; 0x54
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	330c      	adds	r3, #12
 8003656:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800365a:	e853 3f00 	ldrex	r3, [r3]
 800365e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003662:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003666:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	330c      	adds	r3, #12
 800366e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003670:	643a      	str	r2, [r7, #64]	; 0x40
 8003672:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003674:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003676:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003678:	e841 2300 	strex	r3, r2, [r1]
 800367c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800367e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003680:	2b00      	cmp	r3, #0
 8003682:	d1e5      	bne.n	8003650 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	3314      	adds	r3, #20
 800368a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368c:	6a3b      	ldr	r3, [r7, #32]
 800368e:	e853 3f00 	ldrex	r3, [r3]
 8003692:	61fb      	str	r3, [r7, #28]
   return(result);
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	f023 0301 	bic.w	r3, r3, #1
 800369a:	64bb      	str	r3, [r7, #72]	; 0x48
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	3314      	adds	r3, #20
 80036a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80036a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036ac:	e841 2300 	strex	r3, r2, [r1]
 80036b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80036b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1e5      	bne.n	8003684 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d119      	bne.n	80036f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	330c      	adds	r3, #12
 80036c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	e853 3f00 	ldrex	r3, [r3]
 80036ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	f023 0310 	bic.w	r3, r3, #16
 80036d6:	647b      	str	r3, [r7, #68]	; 0x44
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	330c      	adds	r3, #12
 80036de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80036e0:	61ba      	str	r2, [r7, #24]
 80036e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e4:	6979      	ldr	r1, [r7, #20]
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	e841 2300 	strex	r3, r2, [r1]
 80036ec:	613b      	str	r3, [r7, #16]
   return(result);
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1e5      	bne.n	80036c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2220      	movs	r2, #32
 80036f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003702:	bf00      	nop
 8003704:	3754      	adds	r7, #84	; 0x54
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr

0800370e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b084      	sub	sp, #16
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f7ff ff77 	bl	800361c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800372e:	bf00      	nop
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003736:	b480      	push	{r7}
 8003738:	b085      	sub	sp, #20
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b21      	cmp	r3, #33	; 0x21
 8003748:	d13e      	bne.n	80037c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003752:	d114      	bne.n	800377e <UART_Transmit_IT+0x48>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d110      	bne.n	800377e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a1b      	ldr	r3, [r3, #32]
 8003760:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	881b      	ldrh	r3, [r3, #0]
 8003766:	461a      	mov	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003770:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	1c9a      	adds	r2, r3, #2
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	621a      	str	r2, [r3, #32]
 800377c:	e008      	b.n	8003790 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	1c59      	adds	r1, r3, #1
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	6211      	str	r1, [r2, #32]
 8003788:	781a      	ldrb	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003794:	b29b      	uxth	r3, r3
 8003796:	3b01      	subs	r3, #1
 8003798:	b29b      	uxth	r3, r3
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	4619      	mov	r1, r3
 800379e:	84d1      	strh	r1, [r2, #38]	; 0x26
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10f      	bne.n	80037c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68da      	ldr	r2, [r3, #12]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	e000      	b.n	80037ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80037c8:	2302      	movs	r3, #2
  }
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3714      	adds	r7, #20
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr

080037d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b082      	sub	sp, #8
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68da      	ldr	r2, [r3, #12]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7ff fefc 	bl	80035f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b08c      	sub	sp, #48	; 0x30
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b22      	cmp	r3, #34	; 0x22
 8003818:	f040 80ab 	bne.w	8003972 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003824:	d117      	bne.n	8003856 <UART_Receive_IT+0x50>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d113      	bne.n	8003856 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800382e:	2300      	movs	r3, #0
 8003830:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003836:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	b29b      	uxth	r3, r3
 8003840:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003844:	b29a      	uxth	r2, r3
 8003846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003848:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800384e:	1c9a      	adds	r2, r3, #2
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	629a      	str	r2, [r3, #40]	; 0x28
 8003854:	e026      	b.n	80038a4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800385c:	2300      	movs	r3, #0
 800385e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003868:	d007      	beq.n	800387a <UART_Receive_IT+0x74>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10a      	bne.n	8003888 <UART_Receive_IT+0x82>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d106      	bne.n	8003888 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	b2da      	uxtb	r2, r3
 8003882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003884:	701a      	strb	r2, [r3, #0]
 8003886:	e008      	b.n	800389a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	b2db      	uxtb	r3, r3
 8003890:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003894:	b2da      	uxtb	r2, r3
 8003896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003898:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800389e:	1c5a      	adds	r2, r3, #1
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	3b01      	subs	r3, #1
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	4619      	mov	r1, r3
 80038b2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d15a      	bne.n	800396e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 0220 	bic.w	r2, r2, #32
 80038c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68da      	ldr	r2, [r3, #12]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695a      	ldr	r2, [r3, #20]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f022 0201 	bic.w	r2, r2, #1
 80038e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d135      	bne.n	8003964 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	330c      	adds	r3, #12
 8003904:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	e853 3f00 	ldrex	r3, [r3]
 800390c:	613b      	str	r3, [r7, #16]
   return(result);
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	f023 0310 	bic.w	r3, r3, #16
 8003914:	627b      	str	r3, [r7, #36]	; 0x24
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	330c      	adds	r3, #12
 800391c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800391e:	623a      	str	r2, [r7, #32]
 8003920:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003922:	69f9      	ldr	r1, [r7, #28]
 8003924:	6a3a      	ldr	r2, [r7, #32]
 8003926:	e841 2300 	strex	r3, r2, [r1]
 800392a:	61bb      	str	r3, [r7, #24]
   return(result);
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1e5      	bne.n	80038fe <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0310 	and.w	r3, r3, #16
 800393c:	2b10      	cmp	r3, #16
 800393e:	d10a      	bne.n	8003956 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003940:	2300      	movs	r3, #0
 8003942:	60fb      	str	r3, [r7, #12]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	60fb      	str	r3, [r7, #12]
 8003954:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800395a:	4619      	mov	r1, r3
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7ff fe67 	bl	8003630 <HAL_UARTEx_RxEventCallback>
 8003962:	e002      	b.n	800396a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f7ff fe4f 	bl	8003608 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800396a:	2300      	movs	r3, #0
 800396c:	e002      	b.n	8003974 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800396e:	2300      	movs	r3, #0
 8003970:	e000      	b.n	8003974 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003972:	2302      	movs	r3, #2
  }
}
 8003974:	4618      	mov	r0, r3
 8003976:	3730      	adds	r7, #48	; 0x30
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}

0800397c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800397c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003980:	b09f      	sub	sp, #124	; 0x7c
 8003982:	af00      	add	r7, sp, #0
 8003984:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003992:	68d9      	ldr	r1, [r3, #12]
 8003994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	ea40 0301 	orr.w	r3, r0, r1
 800399c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800399e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039a0:	689a      	ldr	r2, [r3, #8]
 80039a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	431a      	orrs	r2, r3
 80039a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	431a      	orrs	r2, r3
 80039ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039b0:	69db      	ldr	r3, [r3, #28]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80039b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80039c0:	f021 010c 	bic.w	r1, r1, #12
 80039c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80039ca:	430b      	orrs	r3, r1
 80039cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80039d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039da:	6999      	ldr	r1, [r3, #24]
 80039dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	ea40 0301 	orr.w	r3, r0, r1
 80039e4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80039e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	4bc5      	ldr	r3, [pc, #788]	; (8003d00 <UART_SetConfig+0x384>)
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d004      	beq.n	80039fa <UART_SetConfig+0x7e>
 80039f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	4bc3      	ldr	r3, [pc, #780]	; (8003d04 <UART_SetConfig+0x388>)
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d103      	bne.n	8003a02 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80039fa:	f7ff f937 	bl	8002c6c <HAL_RCC_GetPCLK2Freq>
 80039fe:	6778      	str	r0, [r7, #116]	; 0x74
 8003a00:	e002      	b.n	8003a08 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a02:	f7ff f91f 	bl	8002c44 <HAL_RCC_GetPCLK1Freq>
 8003a06:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a0a:	69db      	ldr	r3, [r3, #28]
 8003a0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a10:	f040 80b6 	bne.w	8003b80 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a16:	461c      	mov	r4, r3
 8003a18:	f04f 0500 	mov.w	r5, #0
 8003a1c:	4622      	mov	r2, r4
 8003a1e:	462b      	mov	r3, r5
 8003a20:	1891      	adds	r1, r2, r2
 8003a22:	6439      	str	r1, [r7, #64]	; 0x40
 8003a24:	415b      	adcs	r3, r3
 8003a26:	647b      	str	r3, [r7, #68]	; 0x44
 8003a28:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a2c:	1912      	adds	r2, r2, r4
 8003a2e:	eb45 0303 	adc.w	r3, r5, r3
 8003a32:	f04f 0000 	mov.w	r0, #0
 8003a36:	f04f 0100 	mov.w	r1, #0
 8003a3a:	00d9      	lsls	r1, r3, #3
 8003a3c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a40:	00d0      	lsls	r0, r2, #3
 8003a42:	4602      	mov	r2, r0
 8003a44:	460b      	mov	r3, r1
 8003a46:	1911      	adds	r1, r2, r4
 8003a48:	6639      	str	r1, [r7, #96]	; 0x60
 8003a4a:	416b      	adcs	r3, r5
 8003a4c:	667b      	str	r3, [r7, #100]	; 0x64
 8003a4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	461a      	mov	r2, r3
 8003a54:	f04f 0300 	mov.w	r3, #0
 8003a58:	1891      	adds	r1, r2, r2
 8003a5a:	63b9      	str	r1, [r7, #56]	; 0x38
 8003a5c:	415b      	adcs	r3, r3
 8003a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003a64:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003a68:	f7fc fbb6 	bl	80001d8 <__aeabi_uldivmod>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	4ba5      	ldr	r3, [pc, #660]	; (8003d08 <UART_SetConfig+0x38c>)
 8003a72:	fba3 2302 	umull	r2, r3, r3, r2
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	011e      	lsls	r6, r3, #4
 8003a7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a7c:	461c      	mov	r4, r3
 8003a7e:	f04f 0500 	mov.w	r5, #0
 8003a82:	4622      	mov	r2, r4
 8003a84:	462b      	mov	r3, r5
 8003a86:	1891      	adds	r1, r2, r2
 8003a88:	6339      	str	r1, [r7, #48]	; 0x30
 8003a8a:	415b      	adcs	r3, r3
 8003a8c:	637b      	str	r3, [r7, #52]	; 0x34
 8003a8e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003a92:	1912      	adds	r2, r2, r4
 8003a94:	eb45 0303 	adc.w	r3, r5, r3
 8003a98:	f04f 0000 	mov.w	r0, #0
 8003a9c:	f04f 0100 	mov.w	r1, #0
 8003aa0:	00d9      	lsls	r1, r3, #3
 8003aa2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003aa6:	00d0      	lsls	r0, r2, #3
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	460b      	mov	r3, r1
 8003aac:	1911      	adds	r1, r2, r4
 8003aae:	65b9      	str	r1, [r7, #88]	; 0x58
 8003ab0:	416b      	adcs	r3, r5
 8003ab2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ab4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	461a      	mov	r2, r3
 8003aba:	f04f 0300 	mov.w	r3, #0
 8003abe:	1891      	adds	r1, r2, r2
 8003ac0:	62b9      	str	r1, [r7, #40]	; 0x28
 8003ac2:	415b      	adcs	r3, r3
 8003ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ac6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003aca:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003ace:	f7fc fb83 	bl	80001d8 <__aeabi_uldivmod>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	4b8c      	ldr	r3, [pc, #560]	; (8003d08 <UART_SetConfig+0x38c>)
 8003ad8:	fba3 1302 	umull	r1, r3, r3, r2
 8003adc:	095b      	lsrs	r3, r3, #5
 8003ade:	2164      	movs	r1, #100	; 0x64
 8003ae0:	fb01 f303 	mul.w	r3, r1, r3
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	3332      	adds	r3, #50	; 0x32
 8003aea:	4a87      	ldr	r2, [pc, #540]	; (8003d08 <UART_SetConfig+0x38c>)
 8003aec:	fba2 2303 	umull	r2, r3, r2, r3
 8003af0:	095b      	lsrs	r3, r3, #5
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003af8:	441e      	add	r6, r3
 8003afa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003afc:	4618      	mov	r0, r3
 8003afe:	f04f 0100 	mov.w	r1, #0
 8003b02:	4602      	mov	r2, r0
 8003b04:	460b      	mov	r3, r1
 8003b06:	1894      	adds	r4, r2, r2
 8003b08:	623c      	str	r4, [r7, #32]
 8003b0a:	415b      	adcs	r3, r3
 8003b0c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b12:	1812      	adds	r2, r2, r0
 8003b14:	eb41 0303 	adc.w	r3, r1, r3
 8003b18:	f04f 0400 	mov.w	r4, #0
 8003b1c:	f04f 0500 	mov.w	r5, #0
 8003b20:	00dd      	lsls	r5, r3, #3
 8003b22:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003b26:	00d4      	lsls	r4, r2, #3
 8003b28:	4622      	mov	r2, r4
 8003b2a:	462b      	mov	r3, r5
 8003b2c:	1814      	adds	r4, r2, r0
 8003b2e:	653c      	str	r4, [r7, #80]	; 0x50
 8003b30:	414b      	adcs	r3, r1
 8003b32:	657b      	str	r3, [r7, #84]	; 0x54
 8003b34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	f04f 0300 	mov.w	r3, #0
 8003b3e:	1891      	adds	r1, r2, r2
 8003b40:	61b9      	str	r1, [r7, #24]
 8003b42:	415b      	adcs	r3, r3
 8003b44:	61fb      	str	r3, [r7, #28]
 8003b46:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b4a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003b4e:	f7fc fb43 	bl	80001d8 <__aeabi_uldivmod>
 8003b52:	4602      	mov	r2, r0
 8003b54:	460b      	mov	r3, r1
 8003b56:	4b6c      	ldr	r3, [pc, #432]	; (8003d08 <UART_SetConfig+0x38c>)
 8003b58:	fba3 1302 	umull	r1, r3, r3, r2
 8003b5c:	095b      	lsrs	r3, r3, #5
 8003b5e:	2164      	movs	r1, #100	; 0x64
 8003b60:	fb01 f303 	mul.w	r3, r1, r3
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	3332      	adds	r3, #50	; 0x32
 8003b6a:	4a67      	ldr	r2, [pc, #412]	; (8003d08 <UART_SetConfig+0x38c>)
 8003b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b70:	095b      	lsrs	r3, r3, #5
 8003b72:	f003 0207 	and.w	r2, r3, #7
 8003b76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4432      	add	r2, r6
 8003b7c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b7e:	e0b9      	b.n	8003cf4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b82:	461c      	mov	r4, r3
 8003b84:	f04f 0500 	mov.w	r5, #0
 8003b88:	4622      	mov	r2, r4
 8003b8a:	462b      	mov	r3, r5
 8003b8c:	1891      	adds	r1, r2, r2
 8003b8e:	6139      	str	r1, [r7, #16]
 8003b90:	415b      	adcs	r3, r3
 8003b92:	617b      	str	r3, [r7, #20]
 8003b94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003b98:	1912      	adds	r2, r2, r4
 8003b9a:	eb45 0303 	adc.w	r3, r5, r3
 8003b9e:	f04f 0000 	mov.w	r0, #0
 8003ba2:	f04f 0100 	mov.w	r1, #0
 8003ba6:	00d9      	lsls	r1, r3, #3
 8003ba8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003bac:	00d0      	lsls	r0, r2, #3
 8003bae:	4602      	mov	r2, r0
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	eb12 0804 	adds.w	r8, r2, r4
 8003bb6:	eb43 0905 	adc.w	r9, r3, r5
 8003bba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f04f 0100 	mov.w	r1, #0
 8003bc4:	f04f 0200 	mov.w	r2, #0
 8003bc8:	f04f 0300 	mov.w	r3, #0
 8003bcc:	008b      	lsls	r3, r1, #2
 8003bce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003bd2:	0082      	lsls	r2, r0, #2
 8003bd4:	4640      	mov	r0, r8
 8003bd6:	4649      	mov	r1, r9
 8003bd8:	f7fc fafe 	bl	80001d8 <__aeabi_uldivmod>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	4b49      	ldr	r3, [pc, #292]	; (8003d08 <UART_SetConfig+0x38c>)
 8003be2:	fba3 2302 	umull	r2, r3, r3, r2
 8003be6:	095b      	lsrs	r3, r3, #5
 8003be8:	011e      	lsls	r6, r3, #4
 8003bea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bec:	4618      	mov	r0, r3
 8003bee:	f04f 0100 	mov.w	r1, #0
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	1894      	adds	r4, r2, r2
 8003bf8:	60bc      	str	r4, [r7, #8]
 8003bfa:	415b      	adcs	r3, r3
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c02:	1812      	adds	r2, r2, r0
 8003c04:	eb41 0303 	adc.w	r3, r1, r3
 8003c08:	f04f 0400 	mov.w	r4, #0
 8003c0c:	f04f 0500 	mov.w	r5, #0
 8003c10:	00dd      	lsls	r5, r3, #3
 8003c12:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003c16:	00d4      	lsls	r4, r2, #3
 8003c18:	4622      	mov	r2, r4
 8003c1a:	462b      	mov	r3, r5
 8003c1c:	1814      	adds	r4, r2, r0
 8003c1e:	64bc      	str	r4, [r7, #72]	; 0x48
 8003c20:	414b      	adcs	r3, r1
 8003c22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f04f 0100 	mov.w	r1, #0
 8003c2e:	f04f 0200 	mov.w	r2, #0
 8003c32:	f04f 0300 	mov.w	r3, #0
 8003c36:	008b      	lsls	r3, r1, #2
 8003c38:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003c3c:	0082      	lsls	r2, r0, #2
 8003c3e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003c42:	f7fc fac9 	bl	80001d8 <__aeabi_uldivmod>
 8003c46:	4602      	mov	r2, r0
 8003c48:	460b      	mov	r3, r1
 8003c4a:	4b2f      	ldr	r3, [pc, #188]	; (8003d08 <UART_SetConfig+0x38c>)
 8003c4c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c50:	095b      	lsrs	r3, r3, #5
 8003c52:	2164      	movs	r1, #100	; 0x64
 8003c54:	fb01 f303 	mul.w	r3, r1, r3
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	3332      	adds	r3, #50	; 0x32
 8003c5e:	4a2a      	ldr	r2, [pc, #168]	; (8003d08 <UART_SetConfig+0x38c>)
 8003c60:	fba2 2303 	umull	r2, r3, r2, r3
 8003c64:	095b      	lsrs	r3, r3, #5
 8003c66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c6a:	441e      	add	r6, r3
 8003c6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f04f 0100 	mov.w	r1, #0
 8003c74:	4602      	mov	r2, r0
 8003c76:	460b      	mov	r3, r1
 8003c78:	1894      	adds	r4, r2, r2
 8003c7a:	603c      	str	r4, [r7, #0]
 8003c7c:	415b      	adcs	r3, r3
 8003c7e:	607b      	str	r3, [r7, #4]
 8003c80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c84:	1812      	adds	r2, r2, r0
 8003c86:	eb41 0303 	adc.w	r3, r1, r3
 8003c8a:	f04f 0400 	mov.w	r4, #0
 8003c8e:	f04f 0500 	mov.w	r5, #0
 8003c92:	00dd      	lsls	r5, r3, #3
 8003c94:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003c98:	00d4      	lsls	r4, r2, #3
 8003c9a:	4622      	mov	r2, r4
 8003c9c:	462b      	mov	r3, r5
 8003c9e:	eb12 0a00 	adds.w	sl, r2, r0
 8003ca2:	eb43 0b01 	adc.w	fp, r3, r1
 8003ca6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f04f 0100 	mov.w	r1, #0
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	f04f 0300 	mov.w	r3, #0
 8003cb8:	008b      	lsls	r3, r1, #2
 8003cba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003cbe:	0082      	lsls	r2, r0, #2
 8003cc0:	4650      	mov	r0, sl
 8003cc2:	4659      	mov	r1, fp
 8003cc4:	f7fc fa88 	bl	80001d8 <__aeabi_uldivmod>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	460b      	mov	r3, r1
 8003ccc:	4b0e      	ldr	r3, [pc, #56]	; (8003d08 <UART_SetConfig+0x38c>)
 8003cce:	fba3 1302 	umull	r1, r3, r3, r2
 8003cd2:	095b      	lsrs	r3, r3, #5
 8003cd4:	2164      	movs	r1, #100	; 0x64
 8003cd6:	fb01 f303 	mul.w	r3, r1, r3
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	3332      	adds	r3, #50	; 0x32
 8003ce0:	4a09      	ldr	r2, [pc, #36]	; (8003d08 <UART_SetConfig+0x38c>)
 8003ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce6:	095b      	lsrs	r3, r3, #5
 8003ce8:	f003 020f 	and.w	r2, r3, #15
 8003cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4432      	add	r2, r6
 8003cf2:	609a      	str	r2, [r3, #8]
}
 8003cf4:	bf00      	nop
 8003cf6:	377c      	adds	r7, #124	; 0x7c
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cfe:	bf00      	nop
 8003d00:	40011000 	.word	0x40011000
 8003d04:	40011400 	.word	0x40011400
 8003d08:	51eb851f 	.word	0x51eb851f

08003d0c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d0c:	b084      	sub	sp, #16
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b084      	sub	sp, #16
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
 8003d16:	f107 001c 	add.w	r0, r7, #28
 8003d1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d122      	bne.n	8003d6a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d28:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003d38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003d4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d105      	bne.n	8003d5e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f001 fb1c 	bl	800539c <USB_CoreReset>
 8003d64:	4603      	mov	r3, r0
 8003d66:	73fb      	strb	r3, [r7, #15]
 8003d68:	e01a      	b.n	8003da0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f001 fb10 	bl	800539c <USB_CoreReset>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003d80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	639a      	str	r2, [r3, #56]	; 0x38
 8003d92:	e005      	b.n	8003da0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d98:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d10b      	bne.n	8003dbe <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f043 0206 	orr.w	r2, r3, #6
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f043 0220 	orr.w	r2, r3, #32
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003dca:	b004      	add	sp, #16
 8003dcc:	4770      	bx	lr
	...

08003dd0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b087      	sub	sp, #28
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003dde:	79fb      	ldrb	r3, [r7, #7]
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d165      	bne.n	8003eb0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	4a41      	ldr	r2, [pc, #260]	; (8003eec <USB_SetTurnaroundTime+0x11c>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d906      	bls.n	8003dfa <USB_SetTurnaroundTime+0x2a>
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	4a40      	ldr	r2, [pc, #256]	; (8003ef0 <USB_SetTurnaroundTime+0x120>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d202      	bcs.n	8003dfa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003df4:	230f      	movs	r3, #15
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	e062      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	4a3c      	ldr	r2, [pc, #240]	; (8003ef0 <USB_SetTurnaroundTime+0x120>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d306      	bcc.n	8003e10 <USB_SetTurnaroundTime+0x40>
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	4a3b      	ldr	r2, [pc, #236]	; (8003ef4 <USB_SetTurnaroundTime+0x124>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d202      	bcs.n	8003e10 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003e0a:	230e      	movs	r3, #14
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	e057      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	4a38      	ldr	r2, [pc, #224]	; (8003ef4 <USB_SetTurnaroundTime+0x124>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d306      	bcc.n	8003e26 <USB_SetTurnaroundTime+0x56>
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	4a37      	ldr	r2, [pc, #220]	; (8003ef8 <USB_SetTurnaroundTime+0x128>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d202      	bcs.n	8003e26 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003e20:	230d      	movs	r3, #13
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	e04c      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	4a33      	ldr	r2, [pc, #204]	; (8003ef8 <USB_SetTurnaroundTime+0x128>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d306      	bcc.n	8003e3c <USB_SetTurnaroundTime+0x6c>
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	4a32      	ldr	r2, [pc, #200]	; (8003efc <USB_SetTurnaroundTime+0x12c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d802      	bhi.n	8003e3c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003e36:	230c      	movs	r3, #12
 8003e38:	617b      	str	r3, [r7, #20]
 8003e3a:	e041      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	4a2f      	ldr	r2, [pc, #188]	; (8003efc <USB_SetTurnaroundTime+0x12c>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d906      	bls.n	8003e52 <USB_SetTurnaroundTime+0x82>
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	4a2e      	ldr	r2, [pc, #184]	; (8003f00 <USB_SetTurnaroundTime+0x130>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d802      	bhi.n	8003e52 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003e4c:	230b      	movs	r3, #11
 8003e4e:	617b      	str	r3, [r7, #20]
 8003e50:	e036      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	4a2a      	ldr	r2, [pc, #168]	; (8003f00 <USB_SetTurnaroundTime+0x130>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d906      	bls.n	8003e68 <USB_SetTurnaroundTime+0x98>
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	4a29      	ldr	r2, [pc, #164]	; (8003f04 <USB_SetTurnaroundTime+0x134>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d802      	bhi.n	8003e68 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003e62:	230a      	movs	r3, #10
 8003e64:	617b      	str	r3, [r7, #20]
 8003e66:	e02b      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	4a26      	ldr	r2, [pc, #152]	; (8003f04 <USB_SetTurnaroundTime+0x134>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d906      	bls.n	8003e7e <USB_SetTurnaroundTime+0xae>
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	4a25      	ldr	r2, [pc, #148]	; (8003f08 <USB_SetTurnaroundTime+0x138>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d202      	bcs.n	8003e7e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003e78:	2309      	movs	r3, #9
 8003e7a:	617b      	str	r3, [r7, #20]
 8003e7c:	e020      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	4a21      	ldr	r2, [pc, #132]	; (8003f08 <USB_SetTurnaroundTime+0x138>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d306      	bcc.n	8003e94 <USB_SetTurnaroundTime+0xc4>
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	4a20      	ldr	r2, [pc, #128]	; (8003f0c <USB_SetTurnaroundTime+0x13c>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d802      	bhi.n	8003e94 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003e8e:	2308      	movs	r3, #8
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	e015      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	4a1d      	ldr	r2, [pc, #116]	; (8003f0c <USB_SetTurnaroundTime+0x13c>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d906      	bls.n	8003eaa <USB_SetTurnaroundTime+0xda>
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	4a1c      	ldr	r2, [pc, #112]	; (8003f10 <USB_SetTurnaroundTime+0x140>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d202      	bcs.n	8003eaa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003ea4:	2307      	movs	r3, #7
 8003ea6:	617b      	str	r3, [r7, #20]
 8003ea8:	e00a      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003eaa:	2306      	movs	r3, #6
 8003eac:	617b      	str	r3, [r7, #20]
 8003eae:	e007      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003eb6:	2309      	movs	r3, #9
 8003eb8:	617b      	str	r3, [r7, #20]
 8003eba:	e001      	b.n	8003ec0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003ebc:	2309      	movs	r3, #9
 8003ebe:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	68da      	ldr	r2, [r3, #12]
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	029b      	lsls	r3, r3, #10
 8003ed4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	371c      	adds	r7, #28
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr
 8003eec:	00d8acbf 	.word	0x00d8acbf
 8003ef0:	00e4e1c0 	.word	0x00e4e1c0
 8003ef4:	00f42400 	.word	0x00f42400
 8003ef8:	01067380 	.word	0x01067380
 8003efc:	011a499f 	.word	0x011a499f
 8003f00:	01312cff 	.word	0x01312cff
 8003f04:	014ca43f 	.word	0x014ca43f
 8003f08:	016e3600 	.word	0x016e3600
 8003f0c:	01a6ab1f 	.word	0x01a6ab1f
 8003f10:	01e84800 	.word	0x01e84800

08003f14 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f043 0201 	orr.w	r2, r3, #1
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr

08003f36 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b083      	sub	sp, #12
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f023 0201 	bic.w	r2, r3, #1
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	460b      	mov	r3, r1
 8003f62:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003f74:	78fb      	ldrb	r3, [r7, #3]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d115      	bne.n	8003fa6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003f86:	2001      	movs	r0, #1
 8003f88:	f7fc fd54 	bl	8000a34 <HAL_Delay>
      ms++;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f001 f972 	bl	800527c <USB_GetMode>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d01e      	beq.n	8003fdc <USB_SetCurrentMode+0x84>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2b31      	cmp	r3, #49	; 0x31
 8003fa2:	d9f0      	bls.n	8003f86 <USB_SetCurrentMode+0x2e>
 8003fa4:	e01a      	b.n	8003fdc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003fa6:	78fb      	ldrb	r3, [r7, #3]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d115      	bne.n	8003fd8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003fb8:	2001      	movs	r0, #1
 8003fba:	f7fc fd3b 	bl	8000a34 <HAL_Delay>
      ms++;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f001 f959 	bl	800527c <USB_GetMode>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d005      	beq.n	8003fdc <USB_SetCurrentMode+0x84>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b31      	cmp	r3, #49	; 0x31
 8003fd4:	d9f0      	bls.n	8003fb8 <USB_SetCurrentMode+0x60>
 8003fd6:	e001      	b.n	8003fdc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e005      	b.n	8003fe8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2b32      	cmp	r3, #50	; 0x32
 8003fe0:	d101      	bne.n	8003fe6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e000      	b.n	8003fe8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003ff0:	b084      	sub	sp, #16
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b086      	sub	sp, #24
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
 8003ffa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003ffe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004002:	2300      	movs	r3, #0
 8004004:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800400a:	2300      	movs	r3, #0
 800400c:	613b      	str	r3, [r7, #16]
 800400e:	e009      	b.n	8004024 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	3340      	adds	r3, #64	; 0x40
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	4413      	add	r3, r2
 800401a:	2200      	movs	r2, #0
 800401c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	3301      	adds	r3, #1
 8004022:	613b      	str	r3, [r7, #16]
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	2b0e      	cmp	r3, #14
 8004028:	d9f2      	bls.n	8004010 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800402a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800402c:	2b00      	cmp	r3, #0
 800402e:	d11c      	bne.n	800406a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	68fa      	ldr	r2, [r7, #12]
 800403a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800403e:	f043 0302 	orr.w	r3, r3, #2
 8004042:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004048:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004054:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004060:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	639a      	str	r2, [r3, #56]	; 0x38
 8004068:	e00b      	b.n	8004082 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800406e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800407a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004088:	461a      	mov	r2, r3
 800408a:	2300      	movs	r3, #0
 800408c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004094:	4619      	mov	r1, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800409c:	461a      	mov	r2, r3
 800409e:	680b      	ldr	r3, [r1, #0]
 80040a0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80040a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d10c      	bne.n	80040c2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80040a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d104      	bne.n	80040b8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80040ae:	2100      	movs	r1, #0
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 f945 	bl	8004340 <USB_SetDevSpeed>
 80040b6:	e008      	b.n	80040ca <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80040b8:	2101      	movs	r1, #1
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f940 	bl	8004340 <USB_SetDevSpeed>
 80040c0:	e003      	b.n	80040ca <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80040c2:	2103      	movs	r1, #3
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 f93b 	bl	8004340 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80040ca:	2110      	movs	r1, #16
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f8f3 	bl	80042b8 <USB_FlushTxFifo>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d001      	beq.n	80040dc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 f90f 	bl	8004300 <USB_FlushRxFifo>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040f2:	461a      	mov	r2, r3
 80040f4:	2300      	movs	r3, #0
 80040f6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040fe:	461a      	mov	r2, r3
 8004100:	2300      	movs	r3, #0
 8004102:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800410a:	461a      	mov	r2, r3
 800410c:	2300      	movs	r3, #0
 800410e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004110:	2300      	movs	r3, #0
 8004112:	613b      	str	r3, [r7, #16]
 8004114:	e043      	b.n	800419e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	015a      	lsls	r2, r3, #5
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	4413      	add	r3, r2
 800411e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004128:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800412c:	d118      	bne.n	8004160 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d10a      	bne.n	800414a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	015a      	lsls	r2, r3, #5
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	4413      	add	r3, r2
 800413c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004140:	461a      	mov	r2, r3
 8004142:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004146:	6013      	str	r3, [r2, #0]
 8004148:	e013      	b.n	8004172 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	015a      	lsls	r2, r3, #5
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	4413      	add	r3, r2
 8004152:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004156:	461a      	mov	r2, r3
 8004158:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800415c:	6013      	str	r3, [r2, #0]
 800415e:	e008      	b.n	8004172 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	015a      	lsls	r2, r3, #5
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4413      	add	r3, r2
 8004168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800416c:	461a      	mov	r2, r3
 800416e:	2300      	movs	r3, #0
 8004170:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	015a      	lsls	r2, r3, #5
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	4413      	add	r3, r2
 800417a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800417e:	461a      	mov	r2, r3
 8004180:	2300      	movs	r3, #0
 8004182:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	015a      	lsls	r2, r3, #5
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4413      	add	r3, r2
 800418c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004190:	461a      	mov	r2, r3
 8004192:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004196:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	3301      	adds	r3, #1
 800419c:	613b      	str	r3, [r7, #16]
 800419e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a0:	693a      	ldr	r2, [r7, #16]
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d3b7      	bcc.n	8004116 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041a6:	2300      	movs	r3, #0
 80041a8:	613b      	str	r3, [r7, #16]
 80041aa:	e043      	b.n	8004234 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	015a      	lsls	r2, r3, #5
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4413      	add	r3, r2
 80041b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80041be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041c2:	d118      	bne.n	80041f6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10a      	bne.n	80041e0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	015a      	lsls	r2, r3, #5
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	4413      	add	r3, r2
 80041d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041d6:	461a      	mov	r2, r3
 80041d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80041dc:	6013      	str	r3, [r2, #0]
 80041de:	e013      	b.n	8004208 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	015a      	lsls	r2, r3, #5
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4413      	add	r3, r2
 80041e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041ec:	461a      	mov	r2, r3
 80041ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80041f2:	6013      	str	r3, [r2, #0]
 80041f4:	e008      	b.n	8004208 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	015a      	lsls	r2, r3, #5
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	4413      	add	r3, r2
 80041fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004202:	461a      	mov	r2, r3
 8004204:	2300      	movs	r3, #0
 8004206:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	015a      	lsls	r2, r3, #5
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4413      	add	r3, r2
 8004210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004214:	461a      	mov	r2, r3
 8004216:	2300      	movs	r3, #0
 8004218:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	015a      	lsls	r2, r3, #5
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	4413      	add	r3, r2
 8004222:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004226:	461a      	mov	r2, r3
 8004228:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800422c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	3301      	adds	r3, #1
 8004232:	613b      	str	r3, [r7, #16]
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	429a      	cmp	r2, r3
 800423a:	d3b7      	bcc.n	80041ac <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800424a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800424e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800425c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800425e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004260:	2b00      	cmp	r3, #0
 8004262:	d105      	bne.n	8004270 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	f043 0210 	orr.w	r2, r3, #16
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	699a      	ldr	r2, [r3, #24]
 8004274:	4b0f      	ldr	r3, [pc, #60]	; (80042b4 <USB_DevInit+0x2c4>)
 8004276:	4313      	orrs	r3, r2
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800427c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800427e:	2b00      	cmp	r3, #0
 8004280:	d005      	beq.n	800428e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	f043 0208 	orr.w	r2, r3, #8
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800428e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004290:	2b01      	cmp	r3, #1
 8004292:	d107      	bne.n	80042a4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	699b      	ldr	r3, [r3, #24]
 8004298:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800429c:	f043 0304 	orr.w	r3, r3, #4
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80042a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3718      	adds	r7, #24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80042b0:	b004      	add	sp, #16
 80042b2:	4770      	bx	lr
 80042b4:	803c3800 	.word	0x803c3800

080042b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	019b      	lsls	r3, r3, #6
 80042ca:	f043 0220 	orr.w	r2, r3, #32
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	3301      	adds	r3, #1
 80042d6:	60fb      	str	r3, [r7, #12]
 80042d8:	4a08      	ldr	r2, [pc, #32]	; (80042fc <USB_FlushTxFifo+0x44>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d901      	bls.n	80042e2 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e006      	b.n	80042f0 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b20      	cmp	r3, #32
 80042ec:	d0f1      	beq.n	80042d2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3714      	adds	r7, #20
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	00030d40 	.word	0x00030d40

08004300 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004308:	2300      	movs	r3, #0
 800430a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2210      	movs	r2, #16
 8004310:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	3301      	adds	r3, #1
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	4a08      	ldr	r2, [pc, #32]	; (800433c <USB_FlushRxFifo+0x3c>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d901      	bls.n	8004322 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e006      	b.n	8004330 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	f003 0310 	and.w	r3, r3, #16
 800432a:	2b10      	cmp	r3, #16
 800432c:	d0f1      	beq.n	8004312 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3714      	adds	r7, #20
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	00030d40 	.word	0x00030d40

08004340 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	78fb      	ldrb	r3, [r7, #3]
 800435a:	68f9      	ldr	r1, [r7, #12]
 800435c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004360:	4313      	orrs	r3, r2
 8004362:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3714      	adds	r7, #20
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr

08004372 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004372:	b480      	push	{r7}
 8004374:	b087      	sub	sp, #28
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f003 0306 	and.w	r3, r3, #6
 800438a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d102      	bne.n	8004398 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004392:	2300      	movs	r3, #0
 8004394:	75fb      	strb	r3, [r7, #23]
 8004396:	e00a      	b.n	80043ae <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2b02      	cmp	r3, #2
 800439c:	d002      	beq.n	80043a4 <USB_GetDevSpeed+0x32>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2b06      	cmp	r3, #6
 80043a2:	d102      	bne.n	80043aa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80043a4:	2302      	movs	r3, #2
 80043a6:	75fb      	strb	r3, [r7, #23]
 80043a8:	e001      	b.n	80043ae <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80043aa:	230f      	movs	r3, #15
 80043ac:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80043ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	371c      	adds	r7, #28
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	785b      	ldrb	r3, [r3, #1]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d13a      	bne.n	800444e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043de:	69da      	ldr	r2, [r3, #28]
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	2101      	movs	r1, #1
 80043ea:	fa01 f303 	lsl.w	r3, r1, r3
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	68f9      	ldr	r1, [r7, #12]
 80043f2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80043f6:	4313      	orrs	r3, r2
 80043f8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	015a      	lsls	r2, r3, #5
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4413      	add	r3, r2
 8004402:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d155      	bne.n	80044bc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	015a      	lsls	r2, r3, #5
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4413      	add	r3, r2
 8004418:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	78db      	ldrb	r3, [r3, #3]
 800442a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800442c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	059b      	lsls	r3, r3, #22
 8004432:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004434:	4313      	orrs	r3, r2
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	0151      	lsls	r1, r2, #5
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	440a      	add	r2, r1
 800443e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004446:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800444a:	6013      	str	r3, [r2, #0]
 800444c:	e036      	b.n	80044bc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004454:	69da      	ldr	r2, [r3, #28]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	f003 030f 	and.w	r3, r3, #15
 800445e:	2101      	movs	r1, #1
 8004460:	fa01 f303 	lsl.w	r3, r1, r3
 8004464:	041b      	lsls	r3, r3, #16
 8004466:	68f9      	ldr	r1, [r7, #12]
 8004468:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800446c:	4313      	orrs	r3, r2
 800446e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	015a      	lsls	r2, r3, #5
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	4413      	add	r3, r2
 8004478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d11a      	bne.n	80044bc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	015a      	lsls	r2, r3, #5
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	4413      	add	r3, r2
 800448e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	78db      	ldrb	r3, [r3, #3]
 80044a0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80044a2:	430b      	orrs	r3, r1
 80044a4:	4313      	orrs	r3, r2
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	0151      	lsls	r1, r2, #5
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	440a      	add	r2, r1
 80044ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80044b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044ba:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3714      	adds	r7, #20
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	785b      	ldrb	r3, [r3, #1]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d161      	bne.n	80045ac <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	015a      	lsls	r2, r3, #5
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4413      	add	r3, r2
 80044f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80044fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044fe:	d11f      	bne.n	8004540 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	015a      	lsls	r2, r3, #5
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4413      	add	r3, r2
 8004508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68ba      	ldr	r2, [r7, #8]
 8004510:	0151      	lsls	r1, r2, #5
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	440a      	add	r2, r1
 8004516:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800451a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800451e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	015a      	lsls	r2, r3, #5
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4413      	add	r3, r2
 8004528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	0151      	lsls	r1, r2, #5
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	440a      	add	r2, r1
 8004536:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800453a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800453e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004546:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	f003 030f 	and.w	r3, r3, #15
 8004550:	2101      	movs	r1, #1
 8004552:	fa01 f303 	lsl.w	r3, r1, r3
 8004556:	b29b      	uxth	r3, r3
 8004558:	43db      	mvns	r3, r3
 800455a:	68f9      	ldr	r1, [r7, #12]
 800455c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004560:	4013      	ands	r3, r2
 8004562:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800456a:	69da      	ldr	r2, [r3, #28]
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	f003 030f 	and.w	r3, r3, #15
 8004574:	2101      	movs	r1, #1
 8004576:	fa01 f303 	lsl.w	r3, r1, r3
 800457a:	b29b      	uxth	r3, r3
 800457c:	43db      	mvns	r3, r3
 800457e:	68f9      	ldr	r1, [r7, #12]
 8004580:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004584:	4013      	ands	r3, r2
 8004586:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	015a      	lsls	r2, r3, #5
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4413      	add	r3, r2
 8004590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	0159      	lsls	r1, r3, #5
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	440b      	add	r3, r1
 800459e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045a2:	4619      	mov	r1, r3
 80045a4:	4b35      	ldr	r3, [pc, #212]	; (800467c <USB_DeactivateEndpoint+0x1b0>)
 80045a6:	4013      	ands	r3, r2
 80045a8:	600b      	str	r3, [r1, #0]
 80045aa:	e060      	b.n	800466e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	015a      	lsls	r2, r3, #5
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4413      	add	r3, r2
 80045b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80045be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80045c2:	d11f      	bne.n	8004604 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	015a      	lsls	r2, r3, #5
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	4413      	add	r3, r2
 80045cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	0151      	lsls	r1, r2, #5
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	440a      	add	r2, r1
 80045da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80045de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80045e2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	0151      	lsls	r1, r2, #5
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	440a      	add	r2, r1
 80045fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80045fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004602:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800460a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	f003 030f 	and.w	r3, r3, #15
 8004614:	2101      	movs	r1, #1
 8004616:	fa01 f303 	lsl.w	r3, r1, r3
 800461a:	041b      	lsls	r3, r3, #16
 800461c:	43db      	mvns	r3, r3
 800461e:	68f9      	ldr	r1, [r7, #12]
 8004620:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004624:	4013      	ands	r3, r2
 8004626:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800462e:	69da      	ldr	r2, [r3, #28]
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	f003 030f 	and.w	r3, r3, #15
 8004638:	2101      	movs	r1, #1
 800463a:	fa01 f303 	lsl.w	r3, r1, r3
 800463e:	041b      	lsls	r3, r3, #16
 8004640:	43db      	mvns	r3, r3
 8004642:	68f9      	ldr	r1, [r7, #12]
 8004644:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004648:	4013      	ands	r3, r2
 800464a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	015a      	lsls	r2, r3, #5
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4413      	add	r3, r2
 8004654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	0159      	lsls	r1, r3, #5
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	440b      	add	r3, r1
 8004662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004666:	4619      	mov	r1, r3
 8004668:	4b05      	ldr	r3, [pc, #20]	; (8004680 <USB_DeactivateEndpoint+0x1b4>)
 800466a:	4013      	ands	r3, r2
 800466c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800466e:	2300      	movs	r3, #0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3714      	adds	r7, #20
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr
 800467c:	ec337800 	.word	0xec337800
 8004680:	eff37800 	.word	0xeff37800

08004684 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b08a      	sub	sp, #40	; 0x28
 8004688:	af02      	add	r7, sp, #8
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	4613      	mov	r3, r2
 8004690:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	781b      	ldrb	r3, [r3, #0]
 800469a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	785b      	ldrb	r3, [r3, #1]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	f040 815c 	bne.w	800495e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	695b      	ldr	r3, [r3, #20]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d132      	bne.n	8004714 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	015a      	lsls	r2, r3, #5
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	4413      	add	r3, r2
 80046b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	0151      	lsls	r1, r2, #5
 80046c0:	69fa      	ldr	r2, [r7, #28]
 80046c2:	440a      	add	r2, r1
 80046c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046c8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80046cc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80046d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	015a      	lsls	r2, r3, #5
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	4413      	add	r3, r2
 80046da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	0151      	lsls	r1, r2, #5
 80046e4:	69fa      	ldr	r2, [r7, #28]
 80046e6:	440a      	add	r2, r1
 80046e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80046f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	015a      	lsls	r2, r3, #5
 80046f6:	69fb      	ldr	r3, [r7, #28]
 80046f8:	4413      	add	r3, r2
 80046fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	0151      	lsls	r1, r2, #5
 8004704:	69fa      	ldr	r2, [r7, #28]
 8004706:	440a      	add	r2, r1
 8004708:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800470c:	0cdb      	lsrs	r3, r3, #19
 800470e:	04db      	lsls	r3, r3, #19
 8004710:	6113      	str	r3, [r2, #16]
 8004712:	e074      	b.n	80047fe <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	4413      	add	r3, r2
 800471c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	69ba      	ldr	r2, [r7, #24]
 8004724:	0151      	lsls	r1, r2, #5
 8004726:	69fa      	ldr	r2, [r7, #28]
 8004728:	440a      	add	r2, r1
 800472a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800472e:	0cdb      	lsrs	r3, r3, #19
 8004730:	04db      	lsls	r3, r3, #19
 8004732:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	015a      	lsls	r2, r3, #5
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	4413      	add	r3, r2
 800473c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	69ba      	ldr	r2, [r7, #24]
 8004744:	0151      	lsls	r1, r2, #5
 8004746:	69fa      	ldr	r2, [r7, #28]
 8004748:	440a      	add	r2, r1
 800474a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800474e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004752:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004756:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	015a      	lsls	r2, r3, #5
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	4413      	add	r3, r2
 8004760:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004764:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	6959      	ldr	r1, [r3, #20]
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	440b      	add	r3, r1
 8004770:	1e59      	subs	r1, r3, #1
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	fbb1 f3f3 	udiv	r3, r1, r3
 800477a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800477c:	4b9d      	ldr	r3, [pc, #628]	; (80049f4 <USB_EPStartXfer+0x370>)
 800477e:	400b      	ands	r3, r1
 8004780:	69b9      	ldr	r1, [r7, #24]
 8004782:	0148      	lsls	r0, r1, #5
 8004784:	69f9      	ldr	r1, [r7, #28]
 8004786:	4401      	add	r1, r0
 8004788:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800478c:	4313      	orrs	r3, r2
 800478e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	015a      	lsls	r2, r3, #5
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	4413      	add	r3, r2
 8004798:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800479c:	691a      	ldr	r2, [r3, #16]
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047a6:	69b9      	ldr	r1, [r7, #24]
 80047a8:	0148      	lsls	r0, r1, #5
 80047aa:	69f9      	ldr	r1, [r7, #28]
 80047ac:	4401      	add	r1, r0
 80047ae:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80047b2:	4313      	orrs	r3, r2
 80047b4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	78db      	ldrb	r3, [r3, #3]
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d11f      	bne.n	80047fe <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	015a      	lsls	r2, r3, #5
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	4413      	add	r3, r2
 80047c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	0151      	lsls	r1, r2, #5
 80047d0:	69fa      	ldr	r2, [r7, #28]
 80047d2:	440a      	add	r2, r1
 80047d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80047d8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80047dc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	015a      	lsls	r2, r3, #5
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	4413      	add	r3, r2
 80047e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	69ba      	ldr	r2, [r7, #24]
 80047ee:	0151      	lsls	r1, r2, #5
 80047f0:	69fa      	ldr	r2, [r7, #28]
 80047f2:	440a      	add	r2, r1
 80047f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80047f8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80047fc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80047fe:	79fb      	ldrb	r3, [r7, #7]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d14b      	bne.n	800489c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d009      	beq.n	8004820 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	015a      	lsls	r2, r3, #5
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	4413      	add	r3, r2
 8004814:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004818:	461a      	mov	r2, r3
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	78db      	ldrb	r3, [r3, #3]
 8004824:	2b01      	cmp	r3, #1
 8004826:	d128      	bne.n	800487a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004834:	2b00      	cmp	r3, #0
 8004836:	d110      	bne.n	800485a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	015a      	lsls	r2, r3, #5
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	4413      	add	r3, r2
 8004840:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	0151      	lsls	r1, r2, #5
 800484a:	69fa      	ldr	r2, [r7, #28]
 800484c:	440a      	add	r2, r1
 800484e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004852:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004856:	6013      	str	r3, [r2, #0]
 8004858:	e00f      	b.n	800487a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	015a      	lsls	r2, r3, #5
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	4413      	add	r3, r2
 8004862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	69ba      	ldr	r2, [r7, #24]
 800486a:	0151      	lsls	r1, r2, #5
 800486c:	69fa      	ldr	r2, [r7, #28]
 800486e:	440a      	add	r2, r1
 8004870:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004878:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	015a      	lsls	r2, r3, #5
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	4413      	add	r3, r2
 8004882:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	0151      	lsls	r1, r2, #5
 800488c:	69fa      	ldr	r2, [r7, #28]
 800488e:	440a      	add	r2, r1
 8004890:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004894:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004898:	6013      	str	r3, [r2, #0]
 800489a:	e12f      	b.n	8004afc <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	015a      	lsls	r2, r3, #5
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	4413      	add	r3, r2
 80048a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	69ba      	ldr	r2, [r7, #24]
 80048ac:	0151      	lsls	r1, r2, #5
 80048ae:	69fa      	ldr	r2, [r7, #28]
 80048b0:	440a      	add	r2, r1
 80048b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80048ba:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	78db      	ldrb	r3, [r3, #3]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d015      	beq.n	80048f0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	f000 8117 	beq.w	8004afc <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	f003 030f 	and.w	r3, r3, #15
 80048de:	2101      	movs	r1, #1
 80048e0:	fa01 f303 	lsl.w	r3, r1, r3
 80048e4:	69f9      	ldr	r1, [r7, #28]
 80048e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048ea:	4313      	orrs	r3, r2
 80048ec:	634b      	str	r3, [r1, #52]	; 0x34
 80048ee:	e105      	b.n	8004afc <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d110      	bne.n	8004922 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	015a      	lsls	r2, r3, #5
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	4413      	add	r3, r2
 8004908:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	0151      	lsls	r1, r2, #5
 8004912:	69fa      	ldr	r2, [r7, #28]
 8004914:	440a      	add	r2, r1
 8004916:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800491a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800491e:	6013      	str	r3, [r2, #0]
 8004920:	e00f      	b.n	8004942 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	015a      	lsls	r2, r3, #5
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	4413      	add	r3, r2
 800492a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	0151      	lsls	r1, r2, #5
 8004934:	69fa      	ldr	r2, [r7, #28]
 8004936:	440a      	add	r2, r1
 8004938:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800493c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004940:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	68d9      	ldr	r1, [r3, #12]
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	781a      	ldrb	r2, [r3, #0]
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	b298      	uxth	r0, r3
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	4603      	mov	r3, r0
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f000 fa2b 	bl	8004db2 <USB_WritePacket>
 800495c:	e0ce      	b.n	8004afc <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	015a      	lsls	r2, r3, #5
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	4413      	add	r3, r2
 8004966:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800496a:	691b      	ldr	r3, [r3, #16]
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	0151      	lsls	r1, r2, #5
 8004970:	69fa      	ldr	r2, [r7, #28]
 8004972:	440a      	add	r2, r1
 8004974:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004978:	0cdb      	lsrs	r3, r3, #19
 800497a:	04db      	lsls	r3, r3, #19
 800497c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	015a      	lsls	r2, r3, #5
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	4413      	add	r3, r2
 8004986:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	0151      	lsls	r1, r2, #5
 8004990:	69fa      	ldr	r2, [r7, #28]
 8004992:	440a      	add	r2, r1
 8004994:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004998:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800499c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80049a0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d126      	bne.n	80049f8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	015a      	lsls	r2, r3, #5
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	4413      	add	r3, r2
 80049b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049b6:	691a      	ldr	r2, [r3, #16]
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049c0:	69b9      	ldr	r1, [r7, #24]
 80049c2:	0148      	lsls	r0, r1, #5
 80049c4:	69f9      	ldr	r1, [r7, #28]
 80049c6:	4401      	add	r1, r0
 80049c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80049cc:	4313      	orrs	r3, r2
 80049ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	015a      	lsls	r2, r3, #5
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	0151      	lsls	r1, r2, #5
 80049e2:	69fa      	ldr	r2, [r7, #28]
 80049e4:	440a      	add	r2, r1
 80049e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80049ee:	6113      	str	r3, [r2, #16]
 80049f0:	e036      	b.n	8004a60 <USB_EPStartXfer+0x3dc>
 80049f2:	bf00      	nop
 80049f4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	695a      	ldr	r2, [r3, #20]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	4413      	add	r3, r2
 8004a02:	1e5a      	subs	r2, r3, #1
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a0c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	015a      	lsls	r2, r3, #5
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	4413      	add	r3, r2
 8004a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	8afb      	ldrh	r3, [r7, #22]
 8004a1e:	04d9      	lsls	r1, r3, #19
 8004a20:	4b39      	ldr	r3, [pc, #228]	; (8004b08 <USB_EPStartXfer+0x484>)
 8004a22:	400b      	ands	r3, r1
 8004a24:	69b9      	ldr	r1, [r7, #24]
 8004a26:	0148      	lsls	r0, r1, #5
 8004a28:	69f9      	ldr	r1, [r7, #28]
 8004a2a:	4401      	add	r1, r0
 8004a2c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004a30:	4313      	orrs	r3, r2
 8004a32:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a40:	691a      	ldr	r2, [r3, #16]
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	8af9      	ldrh	r1, [r7, #22]
 8004a48:	fb01 f303 	mul.w	r3, r1, r3
 8004a4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a50:	69b9      	ldr	r1, [r7, #24]
 8004a52:	0148      	lsls	r0, r1, #5
 8004a54:	69f9      	ldr	r1, [r7, #28]
 8004a56:	4401      	add	r1, r0
 8004a58:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004a60:	79fb      	ldrb	r3, [r7, #7]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d10d      	bne.n	8004a82 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d009      	beq.n	8004a82 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	68d9      	ldr	r1, [r3, #12]
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	015a      	lsls	r2, r3, #5
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	4413      	add	r3, r2
 8004a7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a7e:	460a      	mov	r2, r1
 8004a80:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	78db      	ldrb	r3, [r3, #3]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d128      	bne.n	8004adc <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d110      	bne.n	8004abc <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	015a      	lsls	r2, r3, #5
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	0151      	lsls	r1, r2, #5
 8004aac:	69fa      	ldr	r2, [r7, #28]
 8004aae:	440a      	add	r2, r1
 8004ab0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ab4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004ab8:	6013      	str	r3, [r2, #0]
 8004aba:	e00f      	b.n	8004adc <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	015a      	lsls	r2, r3, #5
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	69ba      	ldr	r2, [r7, #24]
 8004acc:	0151      	lsls	r1, r2, #5
 8004ace:	69fa      	ldr	r2, [r7, #28]
 8004ad0:	440a      	add	r2, r1
 8004ad2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ad6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ada:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	015a      	lsls	r2, r3, #5
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	69ba      	ldr	r2, [r7, #24]
 8004aec:	0151      	lsls	r1, r2, #5
 8004aee:	69fa      	ldr	r2, [r7, #28]
 8004af0:	440a      	add	r2, r1
 8004af2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004af6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004afa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004afc:	2300      	movs	r3, #0
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3720      	adds	r7, #32
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	1ff80000 	.word	0x1ff80000

08004b0c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	4613      	mov	r3, r2
 8004b18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	785b      	ldrb	r3, [r3, #1]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	f040 80cd 	bne.w	8004cc8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d132      	bne.n	8004b9c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	015a      	lsls	r2, r3, #5
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	0151      	lsls	r1, r2, #5
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	440a      	add	r2, r1
 8004b4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004b58:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	015a      	lsls	r2, r3, #5
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	4413      	add	r3, r2
 8004b62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b66:	691b      	ldr	r3, [r3, #16]
 8004b68:	693a      	ldr	r2, [r7, #16]
 8004b6a:	0151      	lsls	r1, r2, #5
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	440a      	add	r2, r1
 8004b70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b78:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	015a      	lsls	r2, r3, #5
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	4413      	add	r3, r2
 8004b82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	0151      	lsls	r1, r2, #5
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	440a      	add	r2, r1
 8004b90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b94:	0cdb      	lsrs	r3, r3, #19
 8004b96:	04db      	lsls	r3, r3, #19
 8004b98:	6113      	str	r3, [r2, #16]
 8004b9a:	e04e      	b.n	8004c3a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	015a      	lsls	r2, r3, #5
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	0151      	lsls	r1, r2, #5
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	440a      	add	r2, r1
 8004bb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bb6:	0cdb      	lsrs	r3, r3, #19
 8004bb8:	04db      	lsls	r3, r3, #19
 8004bba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	015a      	lsls	r2, r3, #5
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	0151      	lsls	r1, r2, #5
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	440a      	add	r2, r1
 8004bd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bd6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004bda:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004bde:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	695a      	ldr	r2, [r3, #20]
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d903      	bls.n	8004bf4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	015a      	lsls	r2, r3, #5
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	0151      	lsls	r1, r2, #5
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	440a      	add	r2, r1
 8004c0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c0e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004c12:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	015a      	lsls	r2, r3, #5
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c20:	691a      	ldr	r2, [r3, #16]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c2a:	6939      	ldr	r1, [r7, #16]
 8004c2c:	0148      	lsls	r0, r1, #5
 8004c2e:	6979      	ldr	r1, [r7, #20]
 8004c30:	4401      	add	r1, r0
 8004c32:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004c36:	4313      	orrs	r3, r2
 8004c38:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d11e      	bne.n	8004c7e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d009      	beq.n	8004c5c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	015a      	lsls	r2, r3, #5
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	4413      	add	r3, r2
 8004c50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c54:	461a      	mov	r2, r3
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	015a      	lsls	r2, r3, #5
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	4413      	add	r3, r2
 8004c64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	0151      	lsls	r1, r2, #5
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	440a      	add	r2, r1
 8004c72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c76:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c7a:	6013      	str	r3, [r2, #0]
 8004c7c:	e092      	b.n	8004da4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	015a      	lsls	r2, r3, #5
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	4413      	add	r3, r2
 8004c86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	0151      	lsls	r1, r2, #5
 8004c90:	697a      	ldr	r2, [r7, #20]
 8004c92:	440a      	add	r2, r1
 8004c94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c98:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c9c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d07e      	beq.n	8004da4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	f003 030f 	and.w	r3, r3, #15
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8004cbc:	6979      	ldr	r1, [r7, #20]
 8004cbe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	634b      	str	r3, [r1, #52]	; 0x34
 8004cc6:	e06d      	b.n	8004da4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	015a      	lsls	r2, r3, #5
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	4413      	add	r3, r2
 8004cd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	0151      	lsls	r1, r2, #5
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	440a      	add	r2, r1
 8004cde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ce2:	0cdb      	lsrs	r3, r3, #19
 8004ce4:	04db      	lsls	r3, r3, #19
 8004ce6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	015a      	lsls	r2, r3, #5
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	4413      	add	r3, r2
 8004cf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	0151      	lsls	r1, r2, #5
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	440a      	add	r2, r1
 8004cfe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d02:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004d06:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004d0a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	689a      	ldr	r2, [r3, #8]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	015a      	lsls	r2, r3, #5
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	4413      	add	r3, r2
 8004d24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	0151      	lsls	r1, r2, #5
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	440a      	add	r2, r1
 8004d32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d36:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d3a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	015a      	lsls	r2, r3, #5
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	4413      	add	r3, r2
 8004d44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d48:	691a      	ldr	r2, [r3, #16]
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d52:	6939      	ldr	r1, [r7, #16]
 8004d54:	0148      	lsls	r0, r1, #5
 8004d56:	6979      	ldr	r1, [r7, #20]
 8004d58:	4401      	add	r1, r0
 8004d5a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8004d62:	79fb      	ldrb	r3, [r7, #7]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d10d      	bne.n	8004d84 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d009      	beq.n	8004d84 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	68d9      	ldr	r1, [r3, #12]
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	015a      	lsls	r2, r3, #5
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d80:	460a      	mov	r2, r1
 8004d82:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	015a      	lsls	r2, r3, #5
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	0151      	lsls	r1, r2, #5
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	440a      	add	r2, r1
 8004d9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d9e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004da2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	371c      	adds	r7, #28
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b089      	sub	sp, #36	; 0x24
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	4611      	mov	r1, r2
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	71fb      	strb	r3, [r7, #7]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004dcc:	68bb      	ldr	r3, [r7, #8]
 8004dce:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004dd0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d123      	bne.n	8004e20 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004dd8:	88bb      	ldrh	r3, [r7, #4]
 8004dda:	3303      	adds	r3, #3
 8004ddc:	089b      	lsrs	r3, r3, #2
 8004dde:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004de0:	2300      	movs	r3, #0
 8004de2:	61bb      	str	r3, [r7, #24]
 8004de4:	e018      	b.n	8004e18 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004de6:	79fb      	ldrb	r3, [r7, #7]
 8004de8:	031a      	lsls	r2, r3, #12
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	4413      	add	r3, r2
 8004dee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004df2:	461a      	mov	r2, r3
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	3301      	adds	r3, #1
 8004e04:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	3301      	adds	r3, #1
 8004e0a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	3301      	adds	r3, #1
 8004e16:	61bb      	str	r3, [r7, #24]
 8004e18:	69ba      	ldr	r2, [r7, #24]
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d3e2      	bcc.n	8004de6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3724      	adds	r7, #36	; 0x24
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b08b      	sub	sp, #44	; 0x2c
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	60f8      	str	r0, [r7, #12]
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004e44:	88fb      	ldrh	r3, [r7, #6]
 8004e46:	089b      	lsrs	r3, r3, #2
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004e4c:	88fb      	ldrh	r3, [r7, #6]
 8004e4e:	f003 0303 	and.w	r3, r3, #3
 8004e52:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004e54:	2300      	movs	r3, #0
 8004e56:	623b      	str	r3, [r7, #32]
 8004e58:	e014      	b.n	8004e84 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e64:	601a      	str	r2, [r3, #0]
    pDest++;
 8004e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e68:	3301      	adds	r3, #1
 8004e6a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6e:	3301      	adds	r3, #1
 8004e70:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e74:	3301      	adds	r3, #1
 8004e76:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004e7e:	6a3b      	ldr	r3, [r7, #32]
 8004e80:	3301      	adds	r3, #1
 8004e82:	623b      	str	r3, [r7, #32]
 8004e84:	6a3a      	ldr	r2, [r7, #32]
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d3e6      	bcc.n	8004e5a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004e8c:	8bfb      	ldrh	r3, [r7, #30]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d01e      	beq.n	8004ed0 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	f107 0310 	add.w	r3, r7, #16
 8004ea2:	6812      	ldr	r2, [r2, #0]
 8004ea4:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	6a3b      	ldr	r3, [r7, #32]
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	00db      	lsls	r3, r3, #3
 8004eae:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb2:	b2da      	uxtb	r2, r3
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb6:	701a      	strb	r2, [r3, #0]
      i++;
 8004eb8:	6a3b      	ldr	r3, [r7, #32]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	623b      	str	r3, [r7, #32]
      pDest++;
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004ec4:	8bfb      	ldrh	r3, [r7, #30]
 8004ec6:	3b01      	subs	r3, #1
 8004ec8:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004eca:	8bfb      	ldrh	r3, [r7, #30]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d1ea      	bne.n	8004ea6 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	372c      	adds	r7, #44	; 0x2c
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b085      	sub	sp, #20
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
 8004ee6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	785b      	ldrb	r3, [r3, #1]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d12c      	bne.n	8004f54 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	db12      	blt.n	8004f32 <USB_EPSetStall+0x54>
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00f      	beq.n	8004f32 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	015a      	lsls	r2, r3, #5
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	4413      	add	r3, r2
 8004f1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	0151      	lsls	r1, r2, #5
 8004f24:	68fa      	ldr	r2, [r7, #12]
 8004f26:	440a      	add	r2, r1
 8004f28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f2c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004f30:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	015a      	lsls	r2, r3, #5
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	4413      	add	r3, r2
 8004f3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	0151      	lsls	r1, r2, #5
 8004f44:	68fa      	ldr	r2, [r7, #12]
 8004f46:	440a      	add	r2, r1
 8004f48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004f50:	6013      	str	r3, [r2, #0]
 8004f52:	e02b      	b.n	8004fac <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	015a      	lsls	r2, r3, #5
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4413      	add	r3, r2
 8004f5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	db12      	blt.n	8004f8c <USB_EPSetStall+0xae>
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00f      	beq.n	8004f8c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	015a      	lsls	r2, r3, #5
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	4413      	add	r3, r2
 8004f74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68ba      	ldr	r2, [r7, #8]
 8004f7c:	0151      	lsls	r1, r2, #5
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	440a      	add	r2, r1
 8004f82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f86:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004f8a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	015a      	lsls	r2, r3, #5
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	0151      	lsls	r1, r2, #5
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	440a      	add	r2, r1
 8004fa2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004fa6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004faa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3714      	adds	r7, #20
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b085      	sub	sp, #20
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
 8004fc2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	785b      	ldrb	r3, [r3, #1]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d128      	bne.n	8005028 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68ba      	ldr	r2, [r7, #8]
 8004fe6:	0151      	lsls	r1, r2, #5
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	440a      	add	r2, r1
 8004fec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ff0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004ff4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	78db      	ldrb	r3, [r3, #3]
 8004ffa:	2b03      	cmp	r3, #3
 8004ffc:	d003      	beq.n	8005006 <USB_EPClearStall+0x4c>
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	78db      	ldrb	r3, [r3, #3]
 8005002:	2b02      	cmp	r3, #2
 8005004:	d138      	bne.n	8005078 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	015a      	lsls	r2, r3, #5
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	4413      	add	r3, r2
 800500e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	68ba      	ldr	r2, [r7, #8]
 8005016:	0151      	lsls	r1, r2, #5
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	440a      	add	r2, r1
 800501c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005020:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005024:	6013      	str	r3, [r2, #0]
 8005026:	e027      	b.n	8005078 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	015a      	lsls	r2, r3, #5
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	4413      	add	r3, r2
 8005030:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68ba      	ldr	r2, [r7, #8]
 8005038:	0151      	lsls	r1, r2, #5
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	440a      	add	r2, r1
 800503e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005042:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005046:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	78db      	ldrb	r3, [r3, #3]
 800504c:	2b03      	cmp	r3, #3
 800504e:	d003      	beq.n	8005058 <USB_EPClearStall+0x9e>
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	78db      	ldrb	r3, [r3, #3]
 8005054:	2b02      	cmp	r3, #2
 8005056:	d10f      	bne.n	8005078 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	015a      	lsls	r2, r3, #5
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4413      	add	r3, r2
 8005060:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68ba      	ldr	r2, [r7, #8]
 8005068:	0151      	lsls	r1, r2, #5
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	440a      	add	r2, r1
 800506e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005072:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005076:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr

08005086 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005086:	b480      	push	{r7}
 8005088:	b085      	sub	sp, #20
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
 800508e:	460b      	mov	r3, r1
 8005090:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050a4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80050a8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	78fb      	ldrb	r3, [r7, #3]
 80050b4:	011b      	lsls	r3, r3, #4
 80050b6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80050ba:	68f9      	ldr	r1, [r7, #12]
 80050bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80050c0:	4313      	orrs	r3, r2
 80050c2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3714      	adds	r7, #20
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b085      	sub	sp, #20
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80050ec:	f023 0303 	bic.w	r3, r3, #3
 80050f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005100:	f023 0302 	bic.w	r3, r3, #2
 8005104:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3714      	adds	r7, #20
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800512e:	f023 0303 	bic.w	r3, r3, #3
 8005132:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005142:	f043 0302 	orr.w	r3, r3, #2
 8005146:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr

08005156 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005156:	b480      	push	{r7}
 8005158:	b085      	sub	sp, #20
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	4013      	ands	r3, r2
 800516c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800516e:	68fb      	ldr	r3, [r7, #12]
}
 8005170:	4618      	mov	r0, r3
 8005172:	3714      	adds	r7, #20
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800517c:	b480      	push	{r7}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005198:	69db      	ldr	r3, [r3, #28]
 800519a:	68ba      	ldr	r2, [r7, #8]
 800519c:	4013      	ands	r3, r2
 800519e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	0c1b      	lsrs	r3, r3, #16
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3714      	adds	r7, #20
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051cc:	69db      	ldr	r3, [r3, #28]
 80051ce:	68ba      	ldr	r2, [r7, #8]
 80051d0:	4013      	ands	r3, r2
 80051d2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	b29b      	uxth	r3, r3
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3714      	adds	r7, #20
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	460b      	mov	r3, r1
 80051ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80051f4:	78fb      	ldrb	r3, [r7, #3]
 80051f6:	015a      	lsls	r2, r3, #5
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4413      	add	r3, r2
 80051fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	4013      	ands	r3, r2
 8005210:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005212:	68bb      	ldr	r3, [r7, #8]
}
 8005214:	4618      	mov	r0, r3
 8005216:	3714      	adds	r7, #20
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	460b      	mov	r3, r1
 800522a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005236:	691b      	ldr	r3, [r3, #16]
 8005238:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005242:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005244:	78fb      	ldrb	r3, [r7, #3]
 8005246:	f003 030f 	and.w	r3, r3, #15
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	fa22 f303 	lsr.w	r3, r2, r3
 8005250:	01db      	lsls	r3, r3, #7
 8005252:	b2db      	uxtb	r3, r3
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	4313      	orrs	r3, r2
 8005258:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800525a:	78fb      	ldrb	r3, [r7, #3]
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	4013      	ands	r3, r2
 800526c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800526e:	68bb      	ldr	r3, [r7, #8]
}
 8005270:	4618      	mov	r0, r3
 8005272:	371c      	adds	r7, #28
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	695b      	ldr	r3, [r3, #20]
 8005288:	f003 0301 	and.w	r3, r3, #1
}
 800528c:	4618      	mov	r0, r3
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052b2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80052b6:	f023 0307 	bic.w	r3, r3, #7
 80052ba:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052ce:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3714      	adds	r7, #20
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
	...

080052e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b087      	sub	sp, #28
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	460b      	mov	r3, r1
 80052ea:	607a      	str	r2, [r7, #4]
 80052ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	333c      	adds	r3, #60	; 0x3c
 80052f6:	3304      	adds	r3, #4
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	4a26      	ldr	r2, [pc, #152]	; (8005398 <USB_EP0_OutStart+0xb8>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d90a      	bls.n	800531a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005310:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005314:	d101      	bne.n	800531a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005316:	2300      	movs	r3, #0
 8005318:	e037      	b.n	800538a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005320:	461a      	mov	r2, r3
 8005322:	2300      	movs	r3, #0
 8005324:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	697a      	ldr	r2, [r7, #20]
 8005330:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005334:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005338:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	697a      	ldr	r2, [r7, #20]
 8005344:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005348:	f043 0318 	orr.w	r3, r3, #24
 800534c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800535c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005360:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005362:	7afb      	ldrb	r3, [r7, #11]
 8005364:	2b01      	cmp	r3, #1
 8005366:	d10f      	bne.n	8005388 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800536e:	461a      	mov	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005382:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005386:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	371c      	adds	r7, #28
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	4f54300a 	.word	0x4f54300a

0800539c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800539c:	b480      	push	{r7}
 800539e:	b085      	sub	sp, #20
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80053a4:	2300      	movs	r3, #0
 80053a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	3301      	adds	r3, #1
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	4a13      	ldr	r2, [pc, #76]	; (80053fc <USB_CoreReset+0x60>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d901      	bls.n	80053b8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e01a      	b.n	80053ee <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	daf3      	bge.n	80053a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80053c0:	2300      	movs	r3, #0
 80053c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	f043 0201 	orr.w	r2, r3, #1
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	3301      	adds	r3, #1
 80053d4:	60fb      	str	r3, [r7, #12]
 80053d6:	4a09      	ldr	r2, [pc, #36]	; (80053fc <USB_CoreReset+0x60>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d901      	bls.n	80053e0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e006      	b.n	80053ee <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d0f1      	beq.n	80053d0 <USB_CoreReset+0x34>

  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	00030d40 	.word	0x00030d40

08005400 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	460b      	mov	r3, r1
 800540a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800540c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005410:	f002 f996 	bl	8007740 <USBD_static_malloc>
 8005414:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d105      	bne.n	8005428 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8005424:	2302      	movs	r3, #2
 8005426:	e066      	b.n	80054f6 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	7c1b      	ldrb	r3, [r3, #16]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d119      	bne.n	800546c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005438:	f44f 7300 	mov.w	r3, #512	; 0x200
 800543c:	2202      	movs	r2, #2
 800543e:	2181      	movs	r1, #129	; 0x81
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f002 f85a 	bl	80074fa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2201      	movs	r2, #1
 800544a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800544c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005450:	2202      	movs	r2, #2
 8005452:	2101      	movs	r1, #1
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f002 f850 	bl	80074fa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2210      	movs	r2, #16
 8005466:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800546a:	e016      	b.n	800549a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800546c:	2340      	movs	r3, #64	; 0x40
 800546e:	2202      	movs	r2, #2
 8005470:	2181      	movs	r1, #129	; 0x81
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f002 f841 	bl	80074fa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800547e:	2340      	movs	r3, #64	; 0x40
 8005480:	2202      	movs	r2, #2
 8005482:	2101      	movs	r1, #1
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f002 f838 	bl	80074fa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2201      	movs	r2, #1
 800548e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2210      	movs	r2, #16
 8005496:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800549a:	2308      	movs	r3, #8
 800549c:	2203      	movs	r2, #3
 800549e:	2182      	movs	r1, #130	; 0x82
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f002 f82a 	bl	80074fa <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	7c1b      	ldrb	r3, [r3, #16]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d109      	bne.n	80054e4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80054d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054da:	2101      	movs	r1, #1
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f002 f8fb 	bl	80076d8 <USBD_LL_PrepareReceive>
 80054e2:	e007      	b.n	80054f4 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80054ea:	2340      	movs	r3, #64	; 0x40
 80054ec:	2101      	movs	r1, #1
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f002 f8f2 	bl	80076d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3710      	adds	r7, #16
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80054fe:	b580      	push	{r7, lr}
 8005500:	b082      	sub	sp, #8
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
 8005506:	460b      	mov	r3, r1
 8005508:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800550a:	2181      	movs	r1, #129	; 0x81
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f002 f81a 	bl	8007546 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005518:	2101      	movs	r1, #1
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f002 f813 	bl	8007546 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005528:	2182      	movs	r1, #130	; 0x82
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f002 f80b 	bl	8007546 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00e      	beq.n	8005568 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800555a:	4618      	mov	r0, r3
 800555c:	f002 f8fe 	bl	800775c <USBD_static_free>
    pdev->pClassData = NULL;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3708      	adds	r7, #8
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
	...

08005574 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b086      	sub	sp, #24
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005584:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005586:	2300      	movs	r3, #0
 8005588:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800558e:	2300      	movs	r3, #0
 8005590:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8005598:	2303      	movs	r3, #3
 800559a:	e0af      	b.n	80056fc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d03f      	beq.n	8005628 <USBD_CDC_Setup+0xb4>
 80055a8:	2b20      	cmp	r3, #32
 80055aa:	f040 809f 	bne.w	80056ec <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	88db      	ldrh	r3, [r3, #6]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d02e      	beq.n	8005614 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	b25b      	sxtb	r3, r3
 80055bc:	2b00      	cmp	r3, #0
 80055be:	da16      	bge.n	80055ee <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	683a      	ldr	r2, [r7, #0]
 80055ca:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80055cc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80055ce:	683a      	ldr	r2, [r7, #0]
 80055d0:	88d2      	ldrh	r2, [r2, #6]
 80055d2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	88db      	ldrh	r3, [r3, #6]
 80055d8:	2b07      	cmp	r3, #7
 80055da:	bf28      	it	cs
 80055dc:	2307      	movcs	r3, #7
 80055de:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	89fa      	ldrh	r2, [r7, #14]
 80055e4:	4619      	mov	r1, r3
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f001 fae9 	bl	8006bbe <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80055ec:	e085      	b.n	80056fa <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	785a      	ldrb	r2, [r3, #1]
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	88db      	ldrh	r3, [r3, #6]
 80055fc:	b2da      	uxtb	r2, r3
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005604:	6939      	ldr	r1, [r7, #16]
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	88db      	ldrh	r3, [r3, #6]
 800560a:	461a      	mov	r2, r3
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f001 fb02 	bl	8006c16 <USBD_CtlPrepareRx>
      break;
 8005612:	e072      	b.n	80056fa <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	683a      	ldr	r2, [r7, #0]
 800561e:	7850      	ldrb	r0, [r2, #1]
 8005620:	2200      	movs	r2, #0
 8005622:	6839      	ldr	r1, [r7, #0]
 8005624:	4798      	blx	r3
      break;
 8005626:	e068      	b.n	80056fa <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	785b      	ldrb	r3, [r3, #1]
 800562c:	2b0b      	cmp	r3, #11
 800562e:	d852      	bhi.n	80056d6 <USBD_CDC_Setup+0x162>
 8005630:	a201      	add	r2, pc, #4	; (adr r2, 8005638 <USBD_CDC_Setup+0xc4>)
 8005632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005636:	bf00      	nop
 8005638:	08005669 	.word	0x08005669
 800563c:	080056e5 	.word	0x080056e5
 8005640:	080056d7 	.word	0x080056d7
 8005644:	080056d7 	.word	0x080056d7
 8005648:	080056d7 	.word	0x080056d7
 800564c:	080056d7 	.word	0x080056d7
 8005650:	080056d7 	.word	0x080056d7
 8005654:	080056d7 	.word	0x080056d7
 8005658:	080056d7 	.word	0x080056d7
 800565c:	080056d7 	.word	0x080056d7
 8005660:	08005693 	.word	0x08005693
 8005664:	080056bd 	.word	0x080056bd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b03      	cmp	r3, #3
 8005672:	d107      	bne.n	8005684 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005674:	f107 030a 	add.w	r3, r7, #10
 8005678:	2202      	movs	r2, #2
 800567a:	4619      	mov	r1, r3
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f001 fa9e 	bl	8006bbe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005682:	e032      	b.n	80056ea <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005684:	6839      	ldr	r1, [r7, #0]
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f001 fa28 	bl	8006adc <USBD_CtlError>
            ret = USBD_FAIL;
 800568c:	2303      	movs	r3, #3
 800568e:	75fb      	strb	r3, [r7, #23]
          break;
 8005690:	e02b      	b.n	80056ea <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005698:	b2db      	uxtb	r3, r3
 800569a:	2b03      	cmp	r3, #3
 800569c:	d107      	bne.n	80056ae <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800569e:	f107 030d 	add.w	r3, r7, #13
 80056a2:	2201      	movs	r2, #1
 80056a4:	4619      	mov	r1, r3
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f001 fa89 	bl	8006bbe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80056ac:	e01d      	b.n	80056ea <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80056ae:	6839      	ldr	r1, [r7, #0]
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f001 fa13 	bl	8006adc <USBD_CtlError>
            ret = USBD_FAIL;
 80056b6:	2303      	movs	r3, #3
 80056b8:	75fb      	strb	r3, [r7, #23]
          break;
 80056ba:	e016      	b.n	80056ea <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b03      	cmp	r3, #3
 80056c6:	d00f      	beq.n	80056e8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80056c8:	6839      	ldr	r1, [r7, #0]
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f001 fa06 	bl	8006adc <USBD_CtlError>
            ret = USBD_FAIL;
 80056d0:	2303      	movs	r3, #3
 80056d2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80056d4:	e008      	b.n	80056e8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80056d6:	6839      	ldr	r1, [r7, #0]
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f001 f9ff 	bl	8006adc <USBD_CtlError>
          ret = USBD_FAIL;
 80056de:	2303      	movs	r3, #3
 80056e0:	75fb      	strb	r3, [r7, #23]
          break;
 80056e2:	e002      	b.n	80056ea <USBD_CDC_Setup+0x176>
          break;
 80056e4:	bf00      	nop
 80056e6:	e008      	b.n	80056fa <USBD_CDC_Setup+0x186>
          break;
 80056e8:	bf00      	nop
      }
      break;
 80056ea:	e006      	b.n	80056fa <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80056ec:	6839      	ldr	r1, [r7, #0]
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f001 f9f4 	bl	8006adc <USBD_CtlError>
      ret = USBD_FAIL;
 80056f4:	2303      	movs	r3, #3
 80056f6:	75fb      	strb	r3, [r7, #23]
      break;
 80056f8:	bf00      	nop
  }

  return (uint8_t)ret;
 80056fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3718      	adds	r7, #24
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	460b      	mov	r3, r1
 800570e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8005716:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005722:	2303      	movs	r3, #3
 8005724:	e04f      	b.n	80057c6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800572c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800572e:	78fa      	ldrb	r2, [r7, #3]
 8005730:	6879      	ldr	r1, [r7, #4]
 8005732:	4613      	mov	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	440b      	add	r3, r1
 800573c:	3318      	adds	r3, #24
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d029      	beq.n	8005798 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005744:	78fa      	ldrb	r2, [r7, #3]
 8005746:	6879      	ldr	r1, [r7, #4]
 8005748:	4613      	mov	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	4413      	add	r3, r2
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	440b      	add	r3, r1
 8005752:	3318      	adds	r3, #24
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	78f9      	ldrb	r1, [r7, #3]
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	460b      	mov	r3, r1
 800575c:	00db      	lsls	r3, r3, #3
 800575e:	1a5b      	subs	r3, r3, r1
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4403      	add	r3, r0
 8005764:	3344      	adds	r3, #68	; 0x44
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	fbb2 f1f3 	udiv	r1, r2, r3
 800576c:	fb03 f301 	mul.w	r3, r3, r1
 8005770:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005772:	2b00      	cmp	r3, #0
 8005774:	d110      	bne.n	8005798 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8005776:	78fa      	ldrb	r2, [r7, #3]
 8005778:	6879      	ldr	r1, [r7, #4]
 800577a:	4613      	mov	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4413      	add	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	440b      	add	r3, r1
 8005784:	3318      	adds	r3, #24
 8005786:	2200      	movs	r2, #0
 8005788:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800578a:	78f9      	ldrb	r1, [r7, #3]
 800578c:	2300      	movs	r3, #0
 800578e:	2200      	movs	r2, #0
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f001 ff80 	bl	8007696 <USBD_LL_Transmit>
 8005796:	e015      	b.n	80057c4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	2200      	movs	r2, #0
 800579c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d00b      	beq.n	80057c4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	68ba      	ldr	r2, [r7, #8]
 80057b6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80057ba:	68ba      	ldr	r2, [r7, #8]
 80057bc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80057c0:	78fa      	ldrb	r2, [r7, #3]
 80057c2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b084      	sub	sp, #16
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
 80057d6:	460b      	mov	r3, r1
 80057d8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80057e0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d101      	bne.n	80057f0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e015      	b.n	800581c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80057f0:	78fb      	ldrb	r3, [r7, #3]
 80057f2:	4619      	mov	r1, r3
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f001 ff90 	bl	800771a <USBD_LL_GetRxDataSize>
 80057fa:	4602      	mov	r2, r0
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005816:	4611      	mov	r1, r2
 8005818:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005832:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d101      	bne.n	800583e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800583a:	2303      	movs	r3, #3
 800583c:	e01b      	b.n	8005876 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005844:	2b00      	cmp	r3, #0
 8005846:	d015      	beq.n	8005874 <USBD_CDC_EP0_RxReady+0x50>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800584e:	2bff      	cmp	r3, #255	; 0xff
 8005850:	d010      	beq.n	8005874 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8005860:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005862:	68fa      	ldr	r2, [r7, #12]
 8005864:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005868:	b292      	uxth	r2, r2
 800586a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	22ff      	movs	r2, #255	; 0xff
 8005870:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	3710      	adds	r7, #16
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
	...

08005880 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2243      	movs	r2, #67	; 0x43
 800588c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800588e:	4b03      	ldr	r3, [pc, #12]	; (800589c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005890:	4618      	mov	r0, r3
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr
 800589c:	20000094 	.word	0x20000094

080058a0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2243      	movs	r2, #67	; 0x43
 80058ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80058ae:	4b03      	ldr	r3, [pc, #12]	; (80058bc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr
 80058bc:	20000050 	.word	0x20000050

080058c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2243      	movs	r2, #67	; 0x43
 80058cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80058ce:	4b03      	ldr	r3, [pc, #12]	; (80058dc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr
 80058dc:	200000d8 	.word	0x200000d8

080058e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	220a      	movs	r2, #10
 80058ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80058ee:	4b03      	ldr	r3, [pc, #12]	; (80058fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	370c      	adds	r7, #12
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr
 80058fc:	2000000c 	.word	0x2000000c

08005900 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005910:	2303      	movs	r3, #3
 8005912:	e004      	b.n	800591e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	683a      	ldr	r2, [r7, #0]
 8005918:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr

0800592a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800592a:	b480      	push	{r7}
 800592c:	b087      	sub	sp, #28
 800592e:	af00      	add	r7, sp, #0
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800593c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005944:	2303      	movs	r3, #3
 8005946:	e008      	b.n	800595a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	371c      	adds	r7, #28
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr

08005966 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005966:	b480      	push	{r7}
 8005968:	b085      	sub	sp, #20
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
 800596e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005976:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800597e:	2303      	movs	r3, #3
 8005980:	e004      	b.n	800598c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	683a      	ldr	r2, [r7, #0]
 8005986:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3714      	adds	r7, #20
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80059a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e016      	b.n	80059e4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	7c1b      	ldrb	r3, [r3, #16]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d109      	bne.n	80059d2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80059c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80059c8:	2101      	movs	r1, #1
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f001 fe84 	bl	80076d8 <USBD_LL_PrepareReceive>
 80059d0:	e007      	b.n	80059e2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80059d8:	2340      	movs	r3, #64	; 0x40
 80059da:	2101      	movs	r1, #1
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f001 fe7b 	bl	80076d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3710      	adds	r7, #16
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	4613      	mov	r3, r2
 80059f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d101      	bne.n	8005a04 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005a00:	2303      	movs	r3, #3
 8005a02:	e01f      	b.n	8005a44 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	68ba      	ldr	r2, [r7, #8]
 8005a26:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	79fa      	ldrb	r2, [r7, #7]
 8005a36:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f001 fcf7 	bl	800742c <USBD_LL_Init>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005a42:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3718      	adds	r7, #24
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d101      	bne.n	8005a64 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e016      	b.n	8005a92 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	683a      	ldr	r2, [r7, #0]
 8005a68:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00b      	beq.n	8005a90 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a80:	f107 020e 	add.w	r2, r7, #14
 8005a84:	4610      	mov	r0, r2
 8005a86:	4798      	blx	r3
 8005a88:	4602      	mov	r2, r0
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b082      	sub	sp, #8
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f001 fd0e 	bl	80074c4 <USBD_LL_Start>
 8005aa8:	4603      	mov	r3, r0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005ab2:	b480      	push	{r7}
 8005ab4:	b083      	sub	sp, #12
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d009      	beq.n	8005af6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	78fa      	ldrb	r2, [r7, #3]
 8005aec:	4611      	mov	r1, r2
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	4798      	blx	r3
 8005af2:	4603      	mov	r3, r0
 8005af4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	460b      	mov	r3, r1
 8005b0a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d007      	beq.n	8005b26 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	78fa      	ldrb	r2, [r7, #3]
 8005b20:	4611      	mov	r1, r2
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	4798      	blx	r3
  }

  return USBD_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3708      	adds	r7, #8
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005b40:	6839      	ldr	r1, [r7, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f000 ff90 	bl	8006a68 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8005b56:	461a      	mov	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005b64:	f003 031f 	and.w	r3, r3, #31
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d01a      	beq.n	8005ba2 <USBD_LL_SetupStage+0x72>
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d822      	bhi.n	8005bb6 <USBD_LL_SetupStage+0x86>
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <USBD_LL_SetupStage+0x4a>
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d00a      	beq.n	8005b8e <USBD_LL_SetupStage+0x5e>
 8005b78:	e01d      	b.n	8005bb6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005b80:	4619      	mov	r1, r3
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 fa62 	bl	800604c <USBD_StdDevReq>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	73fb      	strb	r3, [r7, #15]
      break;
 8005b8c:	e020      	b.n	8005bd0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005b94:	4619      	mov	r1, r3
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 fac6 	bl	8006128 <USBD_StdItfReq>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005ba0:	e016      	b.n	8005bd0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005ba8:	4619      	mov	r1, r3
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 fb05 	bl	80061ba <USBD_StdEPReq>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8005bb4:	e00c      	b.n	8005bd0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005bbc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f001 fcdd 	bl	8007584 <USBD_LL_StallEP>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	73fb      	strb	r3, [r7, #15]
      break;
 8005bce:	bf00      	nop
  }

  return ret;
 8005bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b086      	sub	sp, #24
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	60f8      	str	r0, [r7, #12]
 8005be2:	460b      	mov	r3, r1
 8005be4:	607a      	str	r2, [r7, #4]
 8005be6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005be8:	7afb      	ldrb	r3, [r7, #11]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d138      	bne.n	8005c60 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005bf4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005bfc:	2b03      	cmp	r3, #3
 8005bfe:	d14a      	bne.n	8005c96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d913      	bls.n	8005c34 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	689a      	ldr	r2, [r3, #8]
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	1ad2      	subs	r2, r2, r3
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	68da      	ldr	r2, [r3, #12]
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	4293      	cmp	r3, r2
 8005c24:	bf28      	it	cs
 8005c26:	4613      	movcs	r3, r2
 8005c28:	461a      	mov	r2, r3
 8005c2a:	6879      	ldr	r1, [r7, #4]
 8005c2c:	68f8      	ldr	r0, [r7, #12]
 8005c2e:	f001 f80f 	bl	8006c50 <USBD_CtlContinueRx>
 8005c32:	e030      	b.n	8005c96 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	2b03      	cmp	r3, #3
 8005c3e:	d10b      	bne.n	8005c58 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d005      	beq.n	8005c58 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005c52:	691b      	ldr	r3, [r3, #16]
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f001 f80a 	bl	8006c72 <USBD_CtlSendStatus>
 8005c5e:	e01a      	b.n	8005c96 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b03      	cmp	r3, #3
 8005c6a:	d114      	bne.n	8005c96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00e      	beq.n	8005c96 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	7afa      	ldrb	r2, [r7, #11]
 8005c82:	4611      	mov	r1, r2
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	4798      	blx	r3
 8005c88:	4603      	mov	r3, r0
 8005c8a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005c8c:	7dfb      	ldrb	r3, [r7, #23]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d001      	beq.n	8005c96 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8005c92:	7dfb      	ldrb	r3, [r7, #23]
 8005c94:	e000      	b.n	8005c98 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8005c96:	2300      	movs	r3, #0
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3718      	adds	r7, #24
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	460b      	mov	r3, r1
 8005caa:	607a      	str	r2, [r7, #4]
 8005cac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005cae:	7afb      	ldrb	r3, [r7, #11]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d16b      	bne.n	8005d8c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	3314      	adds	r3, #20
 8005cb8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	d156      	bne.n	8005d72 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	689a      	ldr	r2, [r3, #8]
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d914      	bls.n	8005cfa <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	689a      	ldr	r2, [r3, #8]
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	1ad2      	subs	r2, r2, r3
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	6879      	ldr	r1, [r7, #4]
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f000 ff84 	bl	8006bf4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005cec:	2300      	movs	r3, #0
 8005cee:	2200      	movs	r2, #0
 8005cf0:	2100      	movs	r1, #0
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f001 fcf0 	bl	80076d8 <USBD_LL_PrepareReceive>
 8005cf8:	e03b      	b.n	8005d72 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	68da      	ldr	r2, [r3, #12]
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d11c      	bne.n	8005d40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	685a      	ldr	r2, [r3, #4]
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d316      	bcc.n	8005d40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d20f      	bcs.n	8005d40 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005d20:	2200      	movs	r2, #0
 8005d22:	2100      	movs	r1, #0
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f000 ff65 	bl	8006bf4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005d32:	2300      	movs	r3, #0
 8005d34:	2200      	movs	r2, #0
 8005d36:	2100      	movs	r1, #0
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f001 fccd 	bl	80076d8 <USBD_LL_PrepareReceive>
 8005d3e:	e018      	b.n	8005d72 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b03      	cmp	r3, #3
 8005d4a:	d10b      	bne.n	8005d64 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d005      	beq.n	8005d64 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005d64:	2180      	movs	r1, #128	; 0x80
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f001 fc0c 	bl	8007584 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005d6c:	68f8      	ldr	r0, [r7, #12]
 8005d6e:	f000 ff93 	bl	8006c98 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d122      	bne.n	8005dc2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8005d7c:	68f8      	ldr	r0, [r7, #12]
 8005d7e:	f7ff fe98 	bl	8005ab2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005d8a:	e01a      	b.n	8005dc2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	d114      	bne.n	8005dc2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d9e:	695b      	ldr	r3, [r3, #20]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00e      	beq.n	8005dc2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005daa:	695b      	ldr	r3, [r3, #20]
 8005dac:	7afa      	ldrb	r2, [r7, #11]
 8005dae:	4611      	mov	r1, r2
 8005db0:	68f8      	ldr	r0, [r7, #12]
 8005db2:	4798      	blx	r3
 8005db4:	4603      	mov	r3, r0
 8005db6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005db8:	7dfb      	ldrb	r3, [r7, #23]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d001      	beq.n	8005dc2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8005dbe:	7dfb      	ldrb	r3, [r7, #23]
 8005dc0:	e000      	b.n	8005dc4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3718      	adds	r7, #24
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b082      	sub	sp, #8
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d101      	bne.n	8005e00 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e02f      	b.n	8005e60 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d00f      	beq.n	8005e2a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d009      	beq.n	8005e2a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	6852      	ldr	r2, [r2, #4]
 8005e22:	b2d2      	uxtb	r2, r2
 8005e24:	4611      	mov	r1, r2
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005e2a:	2340      	movs	r3, #64	; 0x40
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	2100      	movs	r1, #0
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f001 fb62 	bl	80074fa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2240      	movs	r2, #64	; 0x40
 8005e42:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005e46:	2340      	movs	r3, #64	; 0x40
 8005e48:	2200      	movs	r2, #0
 8005e4a:	2180      	movs	r1, #128	; 0x80
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f001 fb54 	bl	80074fa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2240      	movs	r2, #64	; 0x40
 8005e5c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3708      	adds	r7, #8
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	460b      	mov	r3, r1
 8005e72:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	78fa      	ldrb	r2, [r7, #3]
 8005e78:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005e7a:	2300      	movs	r3, #0
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e96:	b2da      	uxtb	r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2204      	movs	r2, #4
 8005ea2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	2b04      	cmp	r3, #4
 8005ec6:	d106      	bne.n	8005ed6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b082      	sub	sp, #8
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	e012      	b.n	8005f20 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b03      	cmp	r3, #3
 8005f04:	d10b      	bne.n	8005f1e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f0c:	69db      	ldr	r3, [r3, #28]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d005      	beq.n	8005f1e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f18:	69db      	ldr	r3, [r3, #28]
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3708      	adds	r7, #8
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b082      	sub	sp, #8
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	460b      	mov	r3, r1
 8005f32:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e014      	b.n	8005f6c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b03      	cmp	r3, #3
 8005f4c:	d10d      	bne.n	8005f6a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d007      	beq.n	8005f6a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	78fa      	ldrb	r2, [r7, #3]
 8005f64:	4611      	mov	r1, r2
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3708      	adds	r7, #8
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d101      	bne.n	8005f8e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e014      	b.n	8005fb8 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b03      	cmp	r3, #3
 8005f98:	d10d      	bne.n	8005fb6 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d007      	beq.n	8005fb6 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fae:	78fa      	ldrb	r2, [r7, #3]
 8005fb0:	4611      	mov	r1, r2
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3708      	adds	r7, #8
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	370c      	adds	r7, #12
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr

08005fd6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005fd6:	b580      	push	{r7, lr}
 8005fd8:	b082      	sub	sp, #8
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d009      	beq.n	8006004 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	6852      	ldr	r2, [r2, #4]
 8005ffc:	b2d2      	uxtb	r2, r2
 8005ffe:	4611      	mov	r1, r2
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	4798      	blx	r3
  }

  return USBD_OK;
 8006004:	2300      	movs	r3, #0
}
 8006006:	4618      	mov	r0, r3
 8006008:	3708      	adds	r7, #8
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}

0800600e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800600e:	b480      	push	{r7}
 8006010:	b087      	sub	sp, #28
 8006012:	af00      	add	r7, sp, #0
 8006014:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	3301      	adds	r3, #1
 8006024:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800602c:	8a3b      	ldrh	r3, [r7, #16]
 800602e:	021b      	lsls	r3, r3, #8
 8006030:	b21a      	sxth	r2, r3
 8006032:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006036:	4313      	orrs	r3, r2
 8006038:	b21b      	sxth	r3, r3
 800603a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800603c:	89fb      	ldrh	r3, [r7, #14]
}
 800603e:	4618      	mov	r0, r3
 8006040:	371c      	adds	r7, #28
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
	...

0800604c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006056:	2300      	movs	r3, #0
 8006058:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006062:	2b40      	cmp	r3, #64	; 0x40
 8006064:	d005      	beq.n	8006072 <USBD_StdDevReq+0x26>
 8006066:	2b40      	cmp	r3, #64	; 0x40
 8006068:	d853      	bhi.n	8006112 <USBD_StdDevReq+0xc6>
 800606a:	2b00      	cmp	r3, #0
 800606c:	d00b      	beq.n	8006086 <USBD_StdDevReq+0x3a>
 800606e:	2b20      	cmp	r3, #32
 8006070:	d14f      	bne.n	8006112 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	6839      	ldr	r1, [r7, #0]
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	4798      	blx	r3
 8006080:	4603      	mov	r3, r0
 8006082:	73fb      	strb	r3, [r7, #15]
      break;
 8006084:	e04a      	b.n	800611c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	785b      	ldrb	r3, [r3, #1]
 800608a:	2b09      	cmp	r3, #9
 800608c:	d83b      	bhi.n	8006106 <USBD_StdDevReq+0xba>
 800608e:	a201      	add	r2, pc, #4	; (adr r2, 8006094 <USBD_StdDevReq+0x48>)
 8006090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006094:	080060e9 	.word	0x080060e9
 8006098:	080060fd 	.word	0x080060fd
 800609c:	08006107 	.word	0x08006107
 80060a0:	080060f3 	.word	0x080060f3
 80060a4:	08006107 	.word	0x08006107
 80060a8:	080060c7 	.word	0x080060c7
 80060ac:	080060bd 	.word	0x080060bd
 80060b0:	08006107 	.word	0x08006107
 80060b4:	080060df 	.word	0x080060df
 80060b8:	080060d1 	.word	0x080060d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80060bc:	6839      	ldr	r1, [r7, #0]
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 f9de 	bl	8006480 <USBD_GetDescriptor>
          break;
 80060c4:	e024      	b.n	8006110 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80060c6:	6839      	ldr	r1, [r7, #0]
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 fb43 	bl	8006754 <USBD_SetAddress>
          break;
 80060ce:	e01f      	b.n	8006110 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80060d0:	6839      	ldr	r1, [r7, #0]
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 fb82 	bl	80067dc <USBD_SetConfig>
 80060d8:	4603      	mov	r3, r0
 80060da:	73fb      	strb	r3, [r7, #15]
          break;
 80060dc:	e018      	b.n	8006110 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80060de:	6839      	ldr	r1, [r7, #0]
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 fc21 	bl	8006928 <USBD_GetConfig>
          break;
 80060e6:	e013      	b.n	8006110 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80060e8:	6839      	ldr	r1, [r7, #0]
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 fc52 	bl	8006994 <USBD_GetStatus>
          break;
 80060f0:	e00e      	b.n	8006110 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80060f2:	6839      	ldr	r1, [r7, #0]
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 fc81 	bl	80069fc <USBD_SetFeature>
          break;
 80060fa:	e009      	b.n	8006110 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80060fc:	6839      	ldr	r1, [r7, #0]
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 fc90 	bl	8006a24 <USBD_ClrFeature>
          break;
 8006104:	e004      	b.n	8006110 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8006106:	6839      	ldr	r1, [r7, #0]
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f000 fce7 	bl	8006adc <USBD_CtlError>
          break;
 800610e:	bf00      	nop
      }
      break;
 8006110:	e004      	b.n	800611c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8006112:	6839      	ldr	r1, [r7, #0]
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 fce1 	bl	8006adc <USBD_CtlError>
      break;
 800611a:	bf00      	nop
  }

  return ret;
 800611c:	7bfb      	ldrb	r3, [r7, #15]
}
 800611e:	4618      	mov	r0, r3
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop

08006128 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
 8006130:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006132:	2300      	movs	r3, #0
 8006134:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800613e:	2b40      	cmp	r3, #64	; 0x40
 8006140:	d005      	beq.n	800614e <USBD_StdItfReq+0x26>
 8006142:	2b40      	cmp	r3, #64	; 0x40
 8006144:	d82f      	bhi.n	80061a6 <USBD_StdItfReq+0x7e>
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <USBD_StdItfReq+0x26>
 800614a:	2b20      	cmp	r3, #32
 800614c:	d12b      	bne.n	80061a6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006154:	b2db      	uxtb	r3, r3
 8006156:	3b01      	subs	r3, #1
 8006158:	2b02      	cmp	r3, #2
 800615a:	d81d      	bhi.n	8006198 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	889b      	ldrh	r3, [r3, #4]
 8006160:	b2db      	uxtb	r3, r3
 8006162:	2b01      	cmp	r3, #1
 8006164:	d813      	bhi.n	800618e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	6839      	ldr	r1, [r7, #0]
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	4798      	blx	r3
 8006174:	4603      	mov	r3, r0
 8006176:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	88db      	ldrh	r3, [r3, #6]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d110      	bne.n	80061a2 <USBD_StdItfReq+0x7a>
 8006180:	7bfb      	ldrb	r3, [r7, #15]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d10d      	bne.n	80061a2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 fd73 	bl	8006c72 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800618c:	e009      	b.n	80061a2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800618e:	6839      	ldr	r1, [r7, #0]
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 fca3 	bl	8006adc <USBD_CtlError>
          break;
 8006196:	e004      	b.n	80061a2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006198:	6839      	ldr	r1, [r7, #0]
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 fc9e 	bl	8006adc <USBD_CtlError>
          break;
 80061a0:	e000      	b.n	80061a4 <USBD_StdItfReq+0x7c>
          break;
 80061a2:	bf00      	nop
      }
      break;
 80061a4:	e004      	b.n	80061b0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80061a6:	6839      	ldr	r1, [r7, #0]
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f000 fc97 	bl	8006adc <USBD_CtlError>
      break;
 80061ae:	bf00      	nop
  }

  return ret;
 80061b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}

080061ba <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80061ba:	b580      	push	{r7, lr}
 80061bc:	b084      	sub	sp, #16
 80061be:	af00      	add	r7, sp, #0
 80061c0:	6078      	str	r0, [r7, #4]
 80061c2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80061c4:	2300      	movs	r3, #0
 80061c6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	889b      	ldrh	r3, [r3, #4]
 80061cc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80061d6:	2b40      	cmp	r3, #64	; 0x40
 80061d8:	d007      	beq.n	80061ea <USBD_StdEPReq+0x30>
 80061da:	2b40      	cmp	r3, #64	; 0x40
 80061dc:	f200 8145 	bhi.w	800646a <USBD_StdEPReq+0x2b0>
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00c      	beq.n	80061fe <USBD_StdEPReq+0x44>
 80061e4:	2b20      	cmp	r3, #32
 80061e6:	f040 8140 	bne.w	800646a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	6839      	ldr	r1, [r7, #0]
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	4798      	blx	r3
 80061f8:	4603      	mov	r3, r0
 80061fa:	73fb      	strb	r3, [r7, #15]
      break;
 80061fc:	e13a      	b.n	8006474 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	785b      	ldrb	r3, [r3, #1]
 8006202:	2b03      	cmp	r3, #3
 8006204:	d007      	beq.n	8006216 <USBD_StdEPReq+0x5c>
 8006206:	2b03      	cmp	r3, #3
 8006208:	f300 8129 	bgt.w	800645e <USBD_StdEPReq+0x2a4>
 800620c:	2b00      	cmp	r3, #0
 800620e:	d07f      	beq.n	8006310 <USBD_StdEPReq+0x156>
 8006210:	2b01      	cmp	r3, #1
 8006212:	d03c      	beq.n	800628e <USBD_StdEPReq+0xd4>
 8006214:	e123      	b.n	800645e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800621c:	b2db      	uxtb	r3, r3
 800621e:	2b02      	cmp	r3, #2
 8006220:	d002      	beq.n	8006228 <USBD_StdEPReq+0x6e>
 8006222:	2b03      	cmp	r3, #3
 8006224:	d016      	beq.n	8006254 <USBD_StdEPReq+0x9a>
 8006226:	e02c      	b.n	8006282 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006228:	7bbb      	ldrb	r3, [r7, #14]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00d      	beq.n	800624a <USBD_StdEPReq+0x90>
 800622e:	7bbb      	ldrb	r3, [r7, #14]
 8006230:	2b80      	cmp	r3, #128	; 0x80
 8006232:	d00a      	beq.n	800624a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006234:	7bbb      	ldrb	r3, [r7, #14]
 8006236:	4619      	mov	r1, r3
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f001 f9a3 	bl	8007584 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800623e:	2180      	movs	r1, #128	; 0x80
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f001 f99f 	bl	8007584 <USBD_LL_StallEP>
 8006246:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006248:	e020      	b.n	800628c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800624a:	6839      	ldr	r1, [r7, #0]
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 fc45 	bl	8006adc <USBD_CtlError>
              break;
 8006252:	e01b      	b.n	800628c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	885b      	ldrh	r3, [r3, #2]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d10e      	bne.n	800627a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800625c:	7bbb      	ldrb	r3, [r7, #14]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00b      	beq.n	800627a <USBD_StdEPReq+0xc0>
 8006262:	7bbb      	ldrb	r3, [r7, #14]
 8006264:	2b80      	cmp	r3, #128	; 0x80
 8006266:	d008      	beq.n	800627a <USBD_StdEPReq+0xc0>
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	88db      	ldrh	r3, [r3, #6]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d104      	bne.n	800627a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006270:	7bbb      	ldrb	r3, [r7, #14]
 8006272:	4619      	mov	r1, r3
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f001 f985 	bl	8007584 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fcf9 	bl	8006c72 <USBD_CtlSendStatus>

              break;
 8006280:	e004      	b.n	800628c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006282:	6839      	ldr	r1, [r7, #0]
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fc29 	bl	8006adc <USBD_CtlError>
              break;
 800628a:	bf00      	nop
          }
          break;
 800628c:	e0ec      	b.n	8006468 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b02      	cmp	r3, #2
 8006298:	d002      	beq.n	80062a0 <USBD_StdEPReq+0xe6>
 800629a:	2b03      	cmp	r3, #3
 800629c:	d016      	beq.n	80062cc <USBD_StdEPReq+0x112>
 800629e:	e030      	b.n	8006302 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80062a0:	7bbb      	ldrb	r3, [r7, #14]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00d      	beq.n	80062c2 <USBD_StdEPReq+0x108>
 80062a6:	7bbb      	ldrb	r3, [r7, #14]
 80062a8:	2b80      	cmp	r3, #128	; 0x80
 80062aa:	d00a      	beq.n	80062c2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80062ac:	7bbb      	ldrb	r3, [r7, #14]
 80062ae:	4619      	mov	r1, r3
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f001 f967 	bl	8007584 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80062b6:	2180      	movs	r1, #128	; 0x80
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f001 f963 	bl	8007584 <USBD_LL_StallEP>
 80062be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80062c0:	e025      	b.n	800630e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80062c2:	6839      	ldr	r1, [r7, #0]
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f000 fc09 	bl	8006adc <USBD_CtlError>
              break;
 80062ca:	e020      	b.n	800630e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	885b      	ldrh	r3, [r3, #2]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d11b      	bne.n	800630c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80062d4:	7bbb      	ldrb	r3, [r7, #14]
 80062d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d004      	beq.n	80062e8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80062de:	7bbb      	ldrb	r3, [r7, #14]
 80062e0:	4619      	mov	r1, r3
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f001 f96d 	bl	80075c2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 fcc2 	bl	8006c72 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	6839      	ldr	r1, [r7, #0]
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	4798      	blx	r3
 80062fc:	4603      	mov	r3, r0
 80062fe:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8006300:	e004      	b.n	800630c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8006302:	6839      	ldr	r1, [r7, #0]
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f000 fbe9 	bl	8006adc <USBD_CtlError>
              break;
 800630a:	e000      	b.n	800630e <USBD_StdEPReq+0x154>
              break;
 800630c:	bf00      	nop
          }
          break;
 800630e:	e0ab      	b.n	8006468 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006316:	b2db      	uxtb	r3, r3
 8006318:	2b02      	cmp	r3, #2
 800631a:	d002      	beq.n	8006322 <USBD_StdEPReq+0x168>
 800631c:	2b03      	cmp	r3, #3
 800631e:	d032      	beq.n	8006386 <USBD_StdEPReq+0x1cc>
 8006320:	e097      	b.n	8006452 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006322:	7bbb      	ldrb	r3, [r7, #14]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d007      	beq.n	8006338 <USBD_StdEPReq+0x17e>
 8006328:	7bbb      	ldrb	r3, [r7, #14]
 800632a:	2b80      	cmp	r3, #128	; 0x80
 800632c:	d004      	beq.n	8006338 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800632e:	6839      	ldr	r1, [r7, #0]
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 fbd3 	bl	8006adc <USBD_CtlError>
                break;
 8006336:	e091      	b.n	800645c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006338:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800633c:	2b00      	cmp	r3, #0
 800633e:	da0b      	bge.n	8006358 <USBD_StdEPReq+0x19e>
 8006340:	7bbb      	ldrb	r3, [r7, #14]
 8006342:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006346:	4613      	mov	r3, r2
 8006348:	009b      	lsls	r3, r3, #2
 800634a:	4413      	add	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	3310      	adds	r3, #16
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	4413      	add	r3, r2
 8006354:	3304      	adds	r3, #4
 8006356:	e00b      	b.n	8006370 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006358:	7bbb      	ldrb	r3, [r7, #14]
 800635a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800635e:	4613      	mov	r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	4413      	add	r3, r2
 8006364:	009b      	lsls	r3, r3, #2
 8006366:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800636a:	687a      	ldr	r2, [r7, #4]
 800636c:	4413      	add	r3, r2
 800636e:	3304      	adds	r3, #4
 8006370:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	2200      	movs	r2, #0
 8006376:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	2202      	movs	r2, #2
 800637c:	4619      	mov	r1, r3
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fc1d 	bl	8006bbe <USBD_CtlSendData>
              break;
 8006384:	e06a      	b.n	800645c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006386:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800638a:	2b00      	cmp	r3, #0
 800638c:	da11      	bge.n	80063b2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800638e:	7bbb      	ldrb	r3, [r7, #14]
 8006390:	f003 020f 	and.w	r2, r3, #15
 8006394:	6879      	ldr	r1, [r7, #4]
 8006396:	4613      	mov	r3, r2
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	4413      	add	r3, r2
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	440b      	add	r3, r1
 80063a0:	3324      	adds	r3, #36	; 0x24
 80063a2:	881b      	ldrh	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d117      	bne.n	80063d8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80063a8:	6839      	ldr	r1, [r7, #0]
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fb96 	bl	8006adc <USBD_CtlError>
                  break;
 80063b0:	e054      	b.n	800645c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80063b2:	7bbb      	ldrb	r3, [r7, #14]
 80063b4:	f003 020f 	and.w	r2, r3, #15
 80063b8:	6879      	ldr	r1, [r7, #4]
 80063ba:	4613      	mov	r3, r2
 80063bc:	009b      	lsls	r3, r3, #2
 80063be:	4413      	add	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	440b      	add	r3, r1
 80063c4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80063c8:	881b      	ldrh	r3, [r3, #0]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d104      	bne.n	80063d8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80063ce:	6839      	ldr	r1, [r7, #0]
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 fb83 	bl	8006adc <USBD_CtlError>
                  break;
 80063d6:	e041      	b.n	800645c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	da0b      	bge.n	80063f8 <USBD_StdEPReq+0x23e>
 80063e0:	7bbb      	ldrb	r3, [r7, #14]
 80063e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80063e6:	4613      	mov	r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	4413      	add	r3, r2
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	3310      	adds	r3, #16
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	4413      	add	r3, r2
 80063f4:	3304      	adds	r3, #4
 80063f6:	e00b      	b.n	8006410 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80063f8:	7bbb      	ldrb	r3, [r7, #14]
 80063fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063fe:	4613      	mov	r3, r2
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	4413      	add	r3, r2
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	4413      	add	r3, r2
 800640e:	3304      	adds	r3, #4
 8006410:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006412:	7bbb      	ldrb	r3, [r7, #14]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d002      	beq.n	800641e <USBD_StdEPReq+0x264>
 8006418:	7bbb      	ldrb	r3, [r7, #14]
 800641a:	2b80      	cmp	r3, #128	; 0x80
 800641c:	d103      	bne.n	8006426 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	2200      	movs	r2, #0
 8006422:	601a      	str	r2, [r3, #0]
 8006424:	e00e      	b.n	8006444 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006426:	7bbb      	ldrb	r3, [r7, #14]
 8006428:	4619      	mov	r1, r3
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f001 f8e8 	bl	8007600 <USBD_LL_IsStallEP>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d003      	beq.n	800643e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	2201      	movs	r2, #1
 800643a:	601a      	str	r2, [r3, #0]
 800643c:	e002      	b.n	8006444 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	2200      	movs	r2, #0
 8006442:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	2202      	movs	r2, #2
 8006448:	4619      	mov	r1, r3
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 fbb7 	bl	8006bbe <USBD_CtlSendData>
              break;
 8006450:	e004      	b.n	800645c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8006452:	6839      	ldr	r1, [r7, #0]
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 fb41 	bl	8006adc <USBD_CtlError>
              break;
 800645a:	bf00      	nop
          }
          break;
 800645c:	e004      	b.n	8006468 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800645e:	6839      	ldr	r1, [r7, #0]
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 fb3b 	bl	8006adc <USBD_CtlError>
          break;
 8006466:	bf00      	nop
      }
      break;
 8006468:	e004      	b.n	8006474 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800646a:	6839      	ldr	r1, [r7, #0]
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 fb35 	bl	8006adc <USBD_CtlError>
      break;
 8006472:	bf00      	nop
  }

  return ret;
 8006474:	7bfb      	ldrb	r3, [r7, #15]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
	...

08006480 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800648a:	2300      	movs	r3, #0
 800648c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800648e:	2300      	movs	r3, #0
 8006490:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	885b      	ldrh	r3, [r3, #2]
 800649a:	0a1b      	lsrs	r3, r3, #8
 800649c:	b29b      	uxth	r3, r3
 800649e:	3b01      	subs	r3, #1
 80064a0:	2b06      	cmp	r3, #6
 80064a2:	f200 8128 	bhi.w	80066f6 <USBD_GetDescriptor+0x276>
 80064a6:	a201      	add	r2, pc, #4	; (adr r2, 80064ac <USBD_GetDescriptor+0x2c>)
 80064a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ac:	080064c9 	.word	0x080064c9
 80064b0:	080064e1 	.word	0x080064e1
 80064b4:	08006521 	.word	0x08006521
 80064b8:	080066f7 	.word	0x080066f7
 80064bc:	080066f7 	.word	0x080066f7
 80064c0:	08006697 	.word	0x08006697
 80064c4:	080066c3 	.word	0x080066c3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	7c12      	ldrb	r2, [r2, #16]
 80064d4:	f107 0108 	add.w	r1, r7, #8
 80064d8:	4610      	mov	r0, r2
 80064da:	4798      	blx	r3
 80064dc:	60f8      	str	r0, [r7, #12]
      break;
 80064de:	e112      	b.n	8006706 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	7c1b      	ldrb	r3, [r3, #16]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10d      	bne.n	8006504 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f0:	f107 0208 	add.w	r2, r7, #8
 80064f4:	4610      	mov	r0, r2
 80064f6:	4798      	blx	r3
 80064f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	3301      	adds	r3, #1
 80064fe:	2202      	movs	r2, #2
 8006500:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006502:	e100      	b.n	8006706 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800650a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800650c:	f107 0208 	add.w	r2, r7, #8
 8006510:	4610      	mov	r0, r2
 8006512:	4798      	blx	r3
 8006514:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	3301      	adds	r3, #1
 800651a:	2202      	movs	r2, #2
 800651c:	701a      	strb	r2, [r3, #0]
      break;
 800651e:	e0f2      	b.n	8006706 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	885b      	ldrh	r3, [r3, #2]
 8006524:	b2db      	uxtb	r3, r3
 8006526:	2b05      	cmp	r3, #5
 8006528:	f200 80ac 	bhi.w	8006684 <USBD_GetDescriptor+0x204>
 800652c:	a201      	add	r2, pc, #4	; (adr r2, 8006534 <USBD_GetDescriptor+0xb4>)
 800652e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006532:	bf00      	nop
 8006534:	0800654d 	.word	0x0800654d
 8006538:	08006581 	.word	0x08006581
 800653c:	080065b5 	.word	0x080065b5
 8006540:	080065e9 	.word	0x080065e9
 8006544:	0800661d 	.word	0x0800661d
 8006548:	08006651 	.word	0x08006651
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00b      	beq.n	8006570 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	7c12      	ldrb	r2, [r2, #16]
 8006564:	f107 0108 	add.w	r1, r7, #8
 8006568:	4610      	mov	r0, r2
 800656a:	4798      	blx	r3
 800656c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800656e:	e091      	b.n	8006694 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006570:	6839      	ldr	r1, [r7, #0]
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fab2 	bl	8006adc <USBD_CtlError>
            err++;
 8006578:	7afb      	ldrb	r3, [r7, #11]
 800657a:	3301      	adds	r3, #1
 800657c:	72fb      	strb	r3, [r7, #11]
          break;
 800657e:	e089      	b.n	8006694 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00b      	beq.n	80065a4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	7c12      	ldrb	r2, [r2, #16]
 8006598:	f107 0108 	add.w	r1, r7, #8
 800659c:	4610      	mov	r0, r2
 800659e:	4798      	blx	r3
 80065a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065a2:	e077      	b.n	8006694 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80065a4:	6839      	ldr	r1, [r7, #0]
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 fa98 	bl	8006adc <USBD_CtlError>
            err++;
 80065ac:	7afb      	ldrb	r3, [r7, #11]
 80065ae:	3301      	adds	r3, #1
 80065b0:	72fb      	strb	r3, [r7, #11]
          break;
 80065b2:	e06f      	b.n	8006694 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00b      	beq.n	80065d8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	7c12      	ldrb	r2, [r2, #16]
 80065cc:	f107 0108 	add.w	r1, r7, #8
 80065d0:	4610      	mov	r0, r2
 80065d2:	4798      	blx	r3
 80065d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065d6:	e05d      	b.n	8006694 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80065d8:	6839      	ldr	r1, [r7, #0]
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 fa7e 	bl	8006adc <USBD_CtlError>
            err++;
 80065e0:	7afb      	ldrb	r3, [r7, #11]
 80065e2:	3301      	adds	r3, #1
 80065e4:	72fb      	strb	r3, [r7, #11]
          break;
 80065e6:	e055      	b.n	8006694 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d00b      	beq.n	800660c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	7c12      	ldrb	r2, [r2, #16]
 8006600:	f107 0108 	add.w	r1, r7, #8
 8006604:	4610      	mov	r0, r2
 8006606:	4798      	blx	r3
 8006608:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800660a:	e043      	b.n	8006694 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800660c:	6839      	ldr	r1, [r7, #0]
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 fa64 	bl	8006adc <USBD_CtlError>
            err++;
 8006614:	7afb      	ldrb	r3, [r7, #11]
 8006616:	3301      	adds	r3, #1
 8006618:	72fb      	strb	r3, [r7, #11]
          break;
 800661a:	e03b      	b.n	8006694 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006622:	695b      	ldr	r3, [r3, #20]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00b      	beq.n	8006640 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	7c12      	ldrb	r2, [r2, #16]
 8006634:	f107 0108 	add.w	r1, r7, #8
 8006638:	4610      	mov	r0, r2
 800663a:	4798      	blx	r3
 800663c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800663e:	e029      	b.n	8006694 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006640:	6839      	ldr	r1, [r7, #0]
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 fa4a 	bl	8006adc <USBD_CtlError>
            err++;
 8006648:	7afb      	ldrb	r3, [r7, #11]
 800664a:	3301      	adds	r3, #1
 800664c:	72fb      	strb	r3, [r7, #11]
          break;
 800664e:	e021      	b.n	8006694 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00b      	beq.n	8006674 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	7c12      	ldrb	r2, [r2, #16]
 8006668:	f107 0108 	add.w	r1, r7, #8
 800666c:	4610      	mov	r0, r2
 800666e:	4798      	blx	r3
 8006670:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006672:	e00f      	b.n	8006694 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006674:	6839      	ldr	r1, [r7, #0]
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fa30 	bl	8006adc <USBD_CtlError>
            err++;
 800667c:	7afb      	ldrb	r3, [r7, #11]
 800667e:	3301      	adds	r3, #1
 8006680:	72fb      	strb	r3, [r7, #11]
          break;
 8006682:	e007      	b.n	8006694 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006684:	6839      	ldr	r1, [r7, #0]
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 fa28 	bl	8006adc <USBD_CtlError>
          err++;
 800668c:	7afb      	ldrb	r3, [r7, #11]
 800668e:	3301      	adds	r3, #1
 8006690:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8006692:	bf00      	nop
      }
      break;
 8006694:	e037      	b.n	8006706 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	7c1b      	ldrb	r3, [r3, #16]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d109      	bne.n	80066b2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066a6:	f107 0208 	add.w	r2, r7, #8
 80066aa:	4610      	mov	r0, r2
 80066ac:	4798      	blx	r3
 80066ae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80066b0:	e029      	b.n	8006706 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80066b2:	6839      	ldr	r1, [r7, #0]
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f000 fa11 	bl	8006adc <USBD_CtlError>
        err++;
 80066ba:	7afb      	ldrb	r3, [r7, #11]
 80066bc:	3301      	adds	r3, #1
 80066be:	72fb      	strb	r3, [r7, #11]
      break;
 80066c0:	e021      	b.n	8006706 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	7c1b      	ldrb	r3, [r3, #16]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10d      	bne.n	80066e6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d2:	f107 0208 	add.w	r2, r7, #8
 80066d6:	4610      	mov	r0, r2
 80066d8:	4798      	blx	r3
 80066da:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	3301      	adds	r3, #1
 80066e0:	2207      	movs	r2, #7
 80066e2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80066e4:	e00f      	b.n	8006706 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80066e6:	6839      	ldr	r1, [r7, #0]
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 f9f7 	bl	8006adc <USBD_CtlError>
        err++;
 80066ee:	7afb      	ldrb	r3, [r7, #11]
 80066f0:	3301      	adds	r3, #1
 80066f2:	72fb      	strb	r3, [r7, #11]
      break;
 80066f4:	e007      	b.n	8006706 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80066f6:	6839      	ldr	r1, [r7, #0]
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 f9ef 	bl	8006adc <USBD_CtlError>
      err++;
 80066fe:	7afb      	ldrb	r3, [r7, #11]
 8006700:	3301      	adds	r3, #1
 8006702:	72fb      	strb	r3, [r7, #11]
      break;
 8006704:	bf00      	nop
  }

  if (err != 0U)
 8006706:	7afb      	ldrb	r3, [r7, #11]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d11e      	bne.n	800674a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	88db      	ldrh	r3, [r3, #6]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d016      	beq.n	8006742 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006714:	893b      	ldrh	r3, [r7, #8]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00e      	beq.n	8006738 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	88da      	ldrh	r2, [r3, #6]
 800671e:	893b      	ldrh	r3, [r7, #8]
 8006720:	4293      	cmp	r3, r2
 8006722:	bf28      	it	cs
 8006724:	4613      	movcs	r3, r2
 8006726:	b29b      	uxth	r3, r3
 8006728:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800672a:	893b      	ldrh	r3, [r7, #8]
 800672c:	461a      	mov	r2, r3
 800672e:	68f9      	ldr	r1, [r7, #12]
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 fa44 	bl	8006bbe <USBD_CtlSendData>
 8006736:	e009      	b.n	800674c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006738:	6839      	ldr	r1, [r7, #0]
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f9ce 	bl	8006adc <USBD_CtlError>
 8006740:	e004      	b.n	800674c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 fa95 	bl	8006c72 <USBD_CtlSendStatus>
 8006748:	e000      	b.n	800674c <USBD_GetDescriptor+0x2cc>
    return;
 800674a:	bf00      	nop
  }
}
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop

08006754 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	889b      	ldrh	r3, [r3, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d131      	bne.n	80067ca <USBD_SetAddress+0x76>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	88db      	ldrh	r3, [r3, #6]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d12d      	bne.n	80067ca <USBD_SetAddress+0x76>
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	885b      	ldrh	r3, [r3, #2]
 8006772:	2b7f      	cmp	r3, #127	; 0x7f
 8006774:	d829      	bhi.n	80067ca <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	885b      	ldrh	r3, [r3, #2]
 800677a:	b2db      	uxtb	r3, r3
 800677c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006780:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006788:	b2db      	uxtb	r3, r3
 800678a:	2b03      	cmp	r3, #3
 800678c:	d104      	bne.n	8006798 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800678e:	6839      	ldr	r1, [r7, #0]
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 f9a3 	bl	8006adc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006796:	e01d      	b.n	80067d4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	7bfa      	ldrb	r2, [r7, #15]
 800679c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80067a0:	7bfb      	ldrb	r3, [r7, #15]
 80067a2:	4619      	mov	r1, r3
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f000 ff57 	bl	8007658 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 fa61 	bl	8006c72 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80067b0:	7bfb      	ldrb	r3, [r7, #15]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d004      	beq.n	80067c0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2202      	movs	r2, #2
 80067ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067be:	e009      	b.n	80067d4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067c8:	e004      	b.n	80067d4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80067ca:	6839      	ldr	r1, [r7, #0]
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 f985 	bl	8006adc <USBD_CtlError>
  }
}
 80067d2:	bf00      	nop
 80067d4:	bf00      	nop
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b084      	sub	sp, #16
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80067e6:	2300      	movs	r3, #0
 80067e8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	885b      	ldrh	r3, [r3, #2]
 80067ee:	b2da      	uxtb	r2, r3
 80067f0:	4b4c      	ldr	r3, [pc, #304]	; (8006924 <USBD_SetConfig+0x148>)
 80067f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80067f4:	4b4b      	ldr	r3, [pc, #300]	; (8006924 <USBD_SetConfig+0x148>)
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d905      	bls.n	8006808 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80067fc:	6839      	ldr	r1, [r7, #0]
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f000 f96c 	bl	8006adc <USBD_CtlError>
    return USBD_FAIL;
 8006804:	2303      	movs	r3, #3
 8006806:	e088      	b.n	800691a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800680e:	b2db      	uxtb	r3, r3
 8006810:	2b02      	cmp	r3, #2
 8006812:	d002      	beq.n	800681a <USBD_SetConfig+0x3e>
 8006814:	2b03      	cmp	r3, #3
 8006816:	d025      	beq.n	8006864 <USBD_SetConfig+0x88>
 8006818:	e071      	b.n	80068fe <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800681a:	4b42      	ldr	r3, [pc, #264]	; (8006924 <USBD_SetConfig+0x148>)
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d01c      	beq.n	800685c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8006822:	4b40      	ldr	r3, [pc, #256]	; (8006924 <USBD_SetConfig+0x148>)
 8006824:	781b      	ldrb	r3, [r3, #0]
 8006826:	461a      	mov	r2, r3
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800682c:	4b3d      	ldr	r3, [pc, #244]	; (8006924 <USBD_SetConfig+0x148>)
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	4619      	mov	r1, r3
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f7ff f948 	bl	8005ac8 <USBD_SetClassConfig>
 8006838:	4603      	mov	r3, r0
 800683a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800683c:	7bfb      	ldrb	r3, [r7, #15]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d004      	beq.n	800684c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8006842:	6839      	ldr	r1, [r7, #0]
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 f949 	bl	8006adc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800684a:	e065      	b.n	8006918 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 fa10 	bl	8006c72 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2203      	movs	r2, #3
 8006856:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800685a:	e05d      	b.n	8006918 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 fa08 	bl	8006c72 <USBD_CtlSendStatus>
      break;
 8006862:	e059      	b.n	8006918 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006864:	4b2f      	ldr	r3, [pc, #188]	; (8006924 <USBD_SetConfig+0x148>)
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d112      	bne.n	8006892 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8006874:	4b2b      	ldr	r3, [pc, #172]	; (8006924 <USBD_SetConfig+0x148>)
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	461a      	mov	r2, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800687e:	4b29      	ldr	r3, [pc, #164]	; (8006924 <USBD_SetConfig+0x148>)
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	4619      	mov	r1, r3
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f7ff f93b 	bl	8005b00 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f000 f9f1 	bl	8006c72 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006890:	e042      	b.n	8006918 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8006892:	4b24      	ldr	r3, [pc, #144]	; (8006924 <USBD_SetConfig+0x148>)
 8006894:	781b      	ldrb	r3, [r3, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	429a      	cmp	r2, r3
 800689e:	d02a      	beq.n	80068f6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	4619      	mov	r1, r3
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f7ff f929 	bl	8005b00 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80068ae:	4b1d      	ldr	r3, [pc, #116]	; (8006924 <USBD_SetConfig+0x148>)
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	461a      	mov	r2, r3
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80068b8:	4b1a      	ldr	r3, [pc, #104]	; (8006924 <USBD_SetConfig+0x148>)
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	4619      	mov	r1, r3
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f7ff f902 	bl	8005ac8 <USBD_SetClassConfig>
 80068c4:	4603      	mov	r3, r0
 80068c6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80068c8:	7bfb      	ldrb	r3, [r7, #15]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00f      	beq.n	80068ee <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80068ce:	6839      	ldr	r1, [r7, #0]
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 f903 	bl	8006adc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	4619      	mov	r1, r3
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f7ff f90e 	bl	8005b00 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2202      	movs	r2, #2
 80068e8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80068ec:	e014      	b.n	8006918 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 f9bf 	bl	8006c72 <USBD_CtlSendStatus>
      break;
 80068f4:	e010      	b.n	8006918 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f9bb 	bl	8006c72 <USBD_CtlSendStatus>
      break;
 80068fc:	e00c      	b.n	8006918 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80068fe:	6839      	ldr	r1, [r7, #0]
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 f8eb 	bl	8006adc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006906:	4b07      	ldr	r3, [pc, #28]	; (8006924 <USBD_SetConfig+0x148>)
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	4619      	mov	r1, r3
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f7ff f8f7 	bl	8005b00 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006912:	2303      	movs	r3, #3
 8006914:	73fb      	strb	r3, [r7, #15]
      break;
 8006916:	bf00      	nop
  }

  return ret;
 8006918:	7bfb      	ldrb	r3, [r7, #15]
}
 800691a:	4618      	mov	r0, r3
 800691c:	3710      	adds	r7, #16
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop
 8006924:	200001a0 	.word	0x200001a0

08006928 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b082      	sub	sp, #8
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	88db      	ldrh	r3, [r3, #6]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d004      	beq.n	8006944 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800693a:	6839      	ldr	r1, [r7, #0]
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 f8cd 	bl	8006adc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006942:	e023      	b.n	800698c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800694a:	b2db      	uxtb	r3, r3
 800694c:	2b02      	cmp	r3, #2
 800694e:	dc02      	bgt.n	8006956 <USBD_GetConfig+0x2e>
 8006950:	2b00      	cmp	r3, #0
 8006952:	dc03      	bgt.n	800695c <USBD_GetConfig+0x34>
 8006954:	e015      	b.n	8006982 <USBD_GetConfig+0x5a>
 8006956:	2b03      	cmp	r3, #3
 8006958:	d00b      	beq.n	8006972 <USBD_GetConfig+0x4a>
 800695a:	e012      	b.n	8006982 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	3308      	adds	r3, #8
 8006966:	2201      	movs	r2, #1
 8006968:	4619      	mov	r1, r3
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 f927 	bl	8006bbe <USBD_CtlSendData>
        break;
 8006970:	e00c      	b.n	800698c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	3304      	adds	r3, #4
 8006976:	2201      	movs	r2, #1
 8006978:	4619      	mov	r1, r3
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 f91f 	bl	8006bbe <USBD_CtlSendData>
        break;
 8006980:	e004      	b.n	800698c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006982:	6839      	ldr	r1, [r7, #0]
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 f8a9 	bl	8006adc <USBD_CtlError>
        break;
 800698a:	bf00      	nop
}
 800698c:	bf00      	nop
 800698e:	3708      	adds	r7, #8
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}

08006994 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	3b01      	subs	r3, #1
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d81e      	bhi.n	80069ea <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	88db      	ldrh	r3, [r3, #6]
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d004      	beq.n	80069be <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80069b4:	6839      	ldr	r1, [r7, #0]
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f890 	bl	8006adc <USBD_CtlError>
        break;
 80069bc:	e01a      	b.n	80069f4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2201      	movs	r2, #1
 80069c2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d005      	beq.n	80069da <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	68db      	ldr	r3, [r3, #12]
 80069d2:	f043 0202 	orr.w	r2, r3, #2
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	330c      	adds	r3, #12
 80069de:	2202      	movs	r2, #2
 80069e0:	4619      	mov	r1, r3
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f8eb 	bl	8006bbe <USBD_CtlSendData>
      break;
 80069e8:	e004      	b.n	80069f4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80069ea:	6839      	ldr	r1, [r7, #0]
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f000 f875 	bl	8006adc <USBD_CtlError>
      break;
 80069f2:	bf00      	nop
  }
}
 80069f4:	bf00      	nop
 80069f6:	3708      	adds	r7, #8
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b082      	sub	sp, #8
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	885b      	ldrh	r3, [r3, #2]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d106      	bne.n	8006a1c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 f92b 	bl	8006c72 <USBD_CtlSendStatus>
  }
}
 8006a1c:	bf00      	nop
 8006a1e:	3708      	adds	r7, #8
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}

08006a24 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b082      	sub	sp, #8
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	3b01      	subs	r3, #1
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d80b      	bhi.n	8006a54 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	885b      	ldrh	r3, [r3, #2]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d10c      	bne.n	8006a5e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f000 f910 	bl	8006c72 <USBD_CtlSendStatus>
      }
      break;
 8006a52:	e004      	b.n	8006a5e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006a54:	6839      	ldr	r1, [r7, #0]
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 f840 	bl	8006adc <USBD_CtlError>
      break;
 8006a5c:	e000      	b.n	8006a60 <USBD_ClrFeature+0x3c>
      break;
 8006a5e:	bf00      	nop
  }
}
 8006a60:	bf00      	nop
 8006a62:	3708      	adds	r7, #8
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	781a      	ldrb	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	3301      	adds	r3, #1
 8006a82:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	781a      	ldrb	r2, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	3301      	adds	r3, #1
 8006a90:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f7ff fabb 	bl	800600e <SWAPBYTE>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f7ff faae 	bl	800600e <SWAPBYTE>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	3301      	adds	r3, #1
 8006abe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f7ff faa1 	bl	800600e <SWAPBYTE>
 8006acc:	4603      	mov	r3, r0
 8006ace:	461a      	mov	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	80da      	strh	r2, [r3, #6]
}
 8006ad4:	bf00      	nop
 8006ad6:	3710      	adds	r7, #16
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006ae6:	2180      	movs	r1, #128	; 0x80
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f000 fd4b 	bl	8007584 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006aee:	2100      	movs	r1, #0
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 fd47 	bl	8007584 <USBD_LL_StallEP>
}
 8006af6:	bf00      	nop
 8006af8:	3708      	adds	r7, #8
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b086      	sub	sp, #24
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	60f8      	str	r0, [r7, #12]
 8006b06:	60b9      	str	r1, [r7, #8]
 8006b08:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d036      	beq.n	8006b82 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006b18:	6938      	ldr	r0, [r7, #16]
 8006b1a:	f000 f836 	bl	8006b8a <USBD_GetLen>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	3301      	adds	r3, #1
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	005b      	lsls	r3, r3, #1
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006b2c:	7dfb      	ldrb	r3, [r7, #23]
 8006b2e:	68ba      	ldr	r2, [r7, #8]
 8006b30:	4413      	add	r3, r2
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	7812      	ldrb	r2, [r2, #0]
 8006b36:	701a      	strb	r2, [r3, #0]
  idx++;
 8006b38:	7dfb      	ldrb	r3, [r7, #23]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006b3e:	7dfb      	ldrb	r3, [r7, #23]
 8006b40:	68ba      	ldr	r2, [r7, #8]
 8006b42:	4413      	add	r3, r2
 8006b44:	2203      	movs	r2, #3
 8006b46:	701a      	strb	r2, [r3, #0]
  idx++;
 8006b48:	7dfb      	ldrb	r3, [r7, #23]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006b4e:	e013      	b.n	8006b78 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006b50:	7dfb      	ldrb	r3, [r7, #23]
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	4413      	add	r3, r2
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	7812      	ldrb	r2, [r2, #0]
 8006b5a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	3301      	adds	r3, #1
 8006b60:	613b      	str	r3, [r7, #16]
    idx++;
 8006b62:	7dfb      	ldrb	r3, [r7, #23]
 8006b64:	3301      	adds	r3, #1
 8006b66:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006b68:	7dfb      	ldrb	r3, [r7, #23]
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	4413      	add	r3, r2
 8006b6e:	2200      	movs	r2, #0
 8006b70:	701a      	strb	r2, [r3, #0]
    idx++;
 8006b72:	7dfb      	ldrb	r3, [r7, #23]
 8006b74:	3301      	adds	r3, #1
 8006b76:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d1e7      	bne.n	8006b50 <USBD_GetString+0x52>
 8006b80:	e000      	b.n	8006b84 <USBD_GetString+0x86>
    return;
 8006b82:	bf00      	nop
  }
}
 8006b84:	3718      	adds	r7, #24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}

08006b8a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006b8a:	b480      	push	{r7}
 8006b8c:	b085      	sub	sp, #20
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006b92:	2300      	movs	r3, #0
 8006b94:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006b9a:	e005      	b.n	8006ba8 <USBD_GetLen+0x1e>
  {
    len++;
 8006b9c:	7bfb      	ldrb	r3, [r7, #15]
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1f5      	bne.n	8006b9c <USBD_GetLen+0x12>
  }

  return len;
 8006bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3714      	adds	r7, #20
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbc:	4770      	bx	lr

08006bbe <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006bbe:	b580      	push	{r7, lr}
 8006bc0:	b084      	sub	sp, #16
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	60f8      	str	r0, [r7, #12]
 8006bc6:	60b9      	str	r1, [r7, #8]
 8006bc8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2202      	movs	r2, #2
 8006bce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	687a      	ldr	r2, [r7, #4]
 8006bd6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	2100      	movs	r1, #0
 8006be4:	68f8      	ldr	r0, [r7, #12]
 8006be6:	f000 fd56 	bl	8007696 <USBD_LL_Transmit>

  return USBD_OK;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b084      	sub	sp, #16
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	68ba      	ldr	r2, [r7, #8]
 8006c04:	2100      	movs	r1, #0
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	f000 fd45 	bl	8007696 <USBD_LL_Transmit>

  return USBD_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3710      	adds	r7, #16
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}

08006c16 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006c16:	b580      	push	{r7, lr}
 8006c18:	b084      	sub	sp, #16
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	60f8      	str	r0, [r7, #12]
 8006c1e:	60b9      	str	r1, [r7, #8]
 8006c20:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2203      	movs	r2, #3
 8006c26:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	2100      	movs	r1, #0
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 fd49 	bl	80076d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006c46:	2300      	movs	r3, #0
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3710      	adds	r7, #16
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	68ba      	ldr	r2, [r7, #8]
 8006c60:	2100      	movs	r1, #0
 8006c62:	68f8      	ldr	r0, [r7, #12]
 8006c64:	f000 fd38 	bl	80076d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}

08006c72 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006c72:	b580      	push	{r7, lr}
 8006c74:	b082      	sub	sp, #8
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2204      	movs	r2, #4
 8006c7e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006c82:	2300      	movs	r3, #0
 8006c84:	2200      	movs	r2, #0
 8006c86:	2100      	movs	r1, #0
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 fd04 	bl	8007696 <USBD_LL_Transmit>

  return USBD_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3708      	adds	r7, #8
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}

08006c98 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2205      	movs	r2, #5
 8006ca4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006ca8:	2300      	movs	r3, #0
 8006caa:	2200      	movs	r2, #0
 8006cac:	2100      	movs	r1, #0
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f000 fd12 	bl	80076d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
	...

08006cc0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	4912      	ldr	r1, [pc, #72]	; (8006d10 <MX_USB_DEVICE_Init+0x50>)
 8006cc8:	4812      	ldr	r0, [pc, #72]	; (8006d14 <MX_USB_DEVICE_Init+0x54>)
 8006cca:	f7fe fe8f 	bl	80059ec <USBD_Init>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d001      	beq.n	8006cd8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006cd4:	f7f9 fcc8 	bl	8000668 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006cd8:	490f      	ldr	r1, [pc, #60]	; (8006d18 <MX_USB_DEVICE_Init+0x58>)
 8006cda:	480e      	ldr	r0, [pc, #56]	; (8006d14 <MX_USB_DEVICE_Init+0x54>)
 8006cdc:	f7fe feb6 	bl	8005a4c <USBD_RegisterClass>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d001      	beq.n	8006cea <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006ce6:	f7f9 fcbf 	bl	8000668 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006cea:	490c      	ldr	r1, [pc, #48]	; (8006d1c <MX_USB_DEVICE_Init+0x5c>)
 8006cec:	4809      	ldr	r0, [pc, #36]	; (8006d14 <MX_USB_DEVICE_Init+0x54>)
 8006cee:	f7fe fe07 	bl	8005900 <USBD_CDC_RegisterInterface>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d001      	beq.n	8006cfc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006cf8:	f7f9 fcb6 	bl	8000668 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006cfc:	4805      	ldr	r0, [pc, #20]	; (8006d14 <MX_USB_DEVICE_Init+0x54>)
 8006cfe:	f7fe fecc 	bl	8005a9a <USBD_Start>
 8006d02:	4603      	mov	r3, r0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d001      	beq.n	8006d0c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006d08:	f7f9 fcae 	bl	8000668 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006d0c:	bf00      	nop
 8006d0e:	bd80      	pop	{r7, pc}
 8006d10:	20000134 	.word	0x20000134
 8006d14:	2000042c 	.word	0x2000042c
 8006d18:	20000018 	.word	0x20000018
 8006d1c:	20000120 	.word	0x20000120

08006d20 <cdcDataIn>:
	}
	return ret;
}

void cdcDataIn(uint8_t rx_data)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	4603      	mov	r3, r0
 8006d28:	71fb      	strb	r3, [r7, #7]
	uint32_t next_rx_in;
	next_rx_in = (rx_in + 1) % rx_len;
 8006d2a:	4b0f      	ldr	r3, [pc, #60]	; (8006d68 <cdcDataIn+0x48>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3301      	adds	r3, #1
 8006d30:	4a0e      	ldr	r2, [pc, #56]	; (8006d6c <cdcDataIn+0x4c>)
 8006d32:	6812      	ldr	r2, [r2, #0]
 8006d34:	fbb3 f1f2 	udiv	r1, r3, r2
 8006d38:	fb02 f201 	mul.w	r2, r2, r1
 8006d3c:	1a9b      	subs	r3, r3, r2
 8006d3e:	60fb      	str	r3, [r7, #12]
	rx_buf[rx_in] = rx_data;
 8006d40:	4b09      	ldr	r3, [pc, #36]	; (8006d68 <cdcDataIn+0x48>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	490a      	ldr	r1, [pc, #40]	; (8006d70 <cdcDataIn+0x50>)
 8006d46:	79fa      	ldrb	r2, [r7, #7]
 8006d48:	54ca      	strb	r2, [r1, r3]
	if(next_rx_in != rx_out)
 8006d4a:	4b0a      	ldr	r3, [pc, #40]	; (8006d74 <cdcDataIn+0x54>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d002      	beq.n	8006d5a <cdcDataIn+0x3a>
	{
		rx_in = next_rx_in;
 8006d54:	4a04      	ldr	r2, [pc, #16]	; (8006d68 <cdcDataIn+0x48>)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6013      	str	r3, [r2, #0]
	}
}
 8006d5a:	bf00      	nop
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr
 8006d66:	bf00      	nop
 8006d68:	20001108 	.word	0x20001108
 8006d6c:	2000011c 	.word	0x2000011c
 8006d70:	20000f08 	.word	0x20000f08
 8006d74:	200006fc 	.word	0x200006fc

08006d78 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	4905      	ldr	r1, [pc, #20]	; (8006d94 <CDC_Init_FS+0x1c>)
 8006d80:	4805      	ldr	r0, [pc, #20]	; (8006d98 <CDC_Init_FS+0x20>)
 8006d82:	f7fe fdd2 	bl	800592a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006d86:	4905      	ldr	r1, [pc, #20]	; (8006d9c <CDC_Init_FS+0x24>)
 8006d88:	4803      	ldr	r0, [pc, #12]	; (8006d98 <CDC_Init_FS+0x20>)
 8006d8a:	f7fe fdec 	bl	8005966 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006d8e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	20000b08 	.word	0x20000b08
 8006d98:	2000042c 	.word	0x2000042c
 8006d9c:	20000700 	.word	0x20000700

08006da0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006da0:	b480      	push	{r7}
 8006da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006da4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	4603      	mov	r3, r0
 8006db8:	6039      	str	r1, [r7, #0]
 8006dba:	71fb      	strb	r3, [r7, #7]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006dc0:	79fb      	ldrb	r3, [r7, #7]
 8006dc2:	2b23      	cmp	r3, #35	; 0x23
 8006dc4:	f200 80a3 	bhi.w	8006f0e <CDC_Control_FS+0x15e>
 8006dc8:	a201      	add	r2, pc, #4	; (adr r2, 8006dd0 <CDC_Control_FS+0x20>)
 8006dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dce:	bf00      	nop
 8006dd0:	08006f0f 	.word	0x08006f0f
 8006dd4:	08006f0f 	.word	0x08006f0f
 8006dd8:	08006f0f 	.word	0x08006f0f
 8006ddc:	08006f0f 	.word	0x08006f0f
 8006de0:	08006f0f 	.word	0x08006f0f
 8006de4:	08006f0f 	.word	0x08006f0f
 8006de8:	08006f0f 	.word	0x08006f0f
 8006dec:	08006f0f 	.word	0x08006f0f
 8006df0:	08006f0f 	.word	0x08006f0f
 8006df4:	08006f0f 	.word	0x08006f0f
 8006df8:	08006f0f 	.word	0x08006f0f
 8006dfc:	08006f0f 	.word	0x08006f0f
 8006e00:	08006f0f 	.word	0x08006f0f
 8006e04:	08006f0f 	.word	0x08006f0f
 8006e08:	08006f0f 	.word	0x08006f0f
 8006e0c:	08006f0f 	.word	0x08006f0f
 8006e10:	08006f0f 	.word	0x08006f0f
 8006e14:	08006f0f 	.word	0x08006f0f
 8006e18:	08006f0f 	.word	0x08006f0f
 8006e1c:	08006f0f 	.word	0x08006f0f
 8006e20:	08006f0f 	.word	0x08006f0f
 8006e24:	08006f0f 	.word	0x08006f0f
 8006e28:	08006f0f 	.word	0x08006f0f
 8006e2c:	08006f0f 	.word	0x08006f0f
 8006e30:	08006f0f 	.word	0x08006f0f
 8006e34:	08006f0f 	.word	0x08006f0f
 8006e38:	08006f0f 	.word	0x08006f0f
 8006e3c:	08006f0f 	.word	0x08006f0f
 8006e40:	08006f0f 	.word	0x08006f0f
 8006e44:	08006f0f 	.word	0x08006f0f
 8006e48:	08006f0f 	.word	0x08006f0f
 8006e4c:	08006f0f 	.word	0x08006f0f
 8006e50:	08006e61 	.word	0x08006e61
 8006e54:	08006ebb 	.word	0x08006ebb
 8006e58:	08006f0f 	.word	0x08006f0f
 8006e5c:	08006f0f 	.word	0x08006f0f
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING: // MCU?? ????? set
    	LineCoding.bitrate 		 = (uint32_t)(pbuf[0]);
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	461a      	mov	r2, r3
 8006e66:	4b2e      	ldr	r3, [pc, #184]	; (8006f20 <CDC_Control_FS+0x170>)
 8006e68:	601a      	str	r2, [r3, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[1]) << 8;
 8006e6a:	4b2d      	ldr	r3, [pc, #180]	; (8006f20 <CDC_Control_FS+0x170>)
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	3301      	adds	r3, #1
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	021b      	lsls	r3, r3, #8
 8006e76:	4313      	orrs	r3, r2
 8006e78:	4a29      	ldr	r2, [pc, #164]	; (8006f20 <CDC_Control_FS+0x170>)
 8006e7a:	6013      	str	r3, [r2, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[2]) << 16;
 8006e7c:	4b28      	ldr	r3, [pc, #160]	; (8006f20 <CDC_Control_FS+0x170>)
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	3302      	adds	r3, #2
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	041b      	lsls	r3, r3, #16
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	4a25      	ldr	r2, [pc, #148]	; (8006f20 <CDC_Control_FS+0x170>)
 8006e8c:	6013      	str	r3, [r2, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[3]) << 24;
 8006e8e:	4b24      	ldr	r3, [pc, #144]	; (8006f20 <CDC_Control_FS+0x170>)
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	3303      	adds	r3, #3
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	061b      	lsls	r3, r3, #24
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	4a20      	ldr	r2, [pc, #128]	; (8006f20 <CDC_Control_FS+0x170>)
 8006e9e:	6013      	str	r3, [r2, #0]
    	LineCoding.format 		 = pbuf[4];
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	791a      	ldrb	r2, [r3, #4]
 8006ea4:	4b1e      	ldr	r3, [pc, #120]	; (8006f20 <CDC_Control_FS+0x170>)
 8006ea6:	711a      	strb	r2, [r3, #4]
    	LineCoding.paritytype  = pbuf[5];
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	795a      	ldrb	r2, [r3, #5]
 8006eac:	4b1c      	ldr	r3, [pc, #112]	; (8006f20 <CDC_Control_FS+0x170>)
 8006eae:	715a      	strb	r2, [r3, #5]
    	LineCoding.datatype 	 = pbuf[6];
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	799a      	ldrb	r2, [r3, #6]
 8006eb4:	4b1a      	ldr	r3, [pc, #104]	; (8006f20 <CDC_Control_FS+0x170>)
 8006eb6:	719a      	strb	r2, [r3, #6]
    break;
 8006eb8:	e02a      	b.n	8006f10 <CDC_Control_FS+0x160>

    case CDC_GET_LINE_CODING: // PC?? ????? ????
    	pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8006eba:	4b19      	ldr	r3, [pc, #100]	; (8006f20 <CDC_Control_FS+0x170>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	b2da      	uxtb	r2, r3
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	701a      	strb	r2, [r3, #0]
    	pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8006ec4:	4b16      	ldr	r3, [pc, #88]	; (8006f20 <CDC_Control_FS+0x170>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	0a1a      	lsrs	r2, r3, #8
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	3301      	adds	r3, #1
 8006ece:	b2d2      	uxtb	r2, r2
 8006ed0:	701a      	strb	r2, [r3, #0]
    	pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8006ed2:	4b13      	ldr	r3, [pc, #76]	; (8006f20 <CDC_Control_FS+0x170>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	0c1a      	lsrs	r2, r3, #16
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	3302      	adds	r3, #2
 8006edc:	b2d2      	uxtb	r2, r2
 8006ede:	701a      	strb	r2, [r3, #0]
    	pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8006ee0:	4b0f      	ldr	r3, [pc, #60]	; (8006f20 <CDC_Control_FS+0x170>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	0e1a      	lsrs	r2, r3, #24
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	3303      	adds	r3, #3
 8006eea:	b2d2      	uxtb	r2, r2
 8006eec:	701a      	strb	r2, [r3, #0]
    	pbuf[4] = LineCoding.format;
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	3304      	adds	r3, #4
 8006ef2:	4a0b      	ldr	r2, [pc, #44]	; (8006f20 <CDC_Control_FS+0x170>)
 8006ef4:	7912      	ldrb	r2, [r2, #4]
 8006ef6:	701a      	strb	r2, [r3, #0]
    	pbuf[5] = LineCoding.paritytype;
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	3305      	adds	r3, #5
 8006efc:	4a08      	ldr	r2, [pc, #32]	; (8006f20 <CDC_Control_FS+0x170>)
 8006efe:	7952      	ldrb	r2, [r2, #5]
 8006f00:	701a      	strb	r2, [r3, #0]
    	pbuf[6] = LineCoding.datatype;
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	3306      	adds	r3, #6
 8006f06:	4a06      	ldr	r2, [pc, #24]	; (8006f20 <CDC_Control_FS+0x170>)
 8006f08:	7992      	ldrb	r2, [r2, #6]
 8006f0a:	701a      	strb	r2, [r3, #0]
    break;
 8006f0c:	e000      	b.n	8006f10 <CDC_Control_FS+0x160>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006f0e:	bf00      	nop
  }

  return (USBD_OK);
 8006f10:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	370c      	adds	r7, #12
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	20000b00 	.word	0x20000b00

08006f24 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006f2e:	6879      	ldr	r1, [r7, #4]
 8006f30:	480e      	ldr	r0, [pc, #56]	; (8006f6c <CDC_Receive_FS+0x48>)
 8006f32:	f7fe fd18 	bl	8005966 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006f36:	480d      	ldr	r0, [pc, #52]	; (8006f6c <CDC_Receive_FS+0x48>)
 8006f38:	f7fe fd2e 	bl	8005998 <USBD_CDC_ReceivePacket>

  for(int i = 0 ; i < *Len ; i++)
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60fb      	str	r3, [r7, #12]
 8006f40:	e009      	b.n	8006f56 <CDC_Receive_FS+0x32>
  {
  	cdcDataIn(Buf[i]);// ???? ? data in
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	4413      	add	r3, r2
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7ff fee8 	bl	8006d20 <cdcDataIn>
  for(int i = 0 ; i < *Len ; i++)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	3301      	adds	r3, #1
 8006f54:	60fb      	str	r3, [r7, #12]
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d8f0      	bhi.n	8006f42 <CDC_Receive_FS+0x1e>
  }
  return (USBD_OK);
 8006f60:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	2000042c 	.word	0x2000042c

08006f70 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b087      	sub	sp, #28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8006f82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	371c      	adds	r7, #28
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
	...

08006f94 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	6039      	str	r1, [r7, #0]
 8006f9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2212      	movs	r2, #18
 8006fa4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8006fa6:	4b03      	ldr	r3, [pc, #12]	; (8006fb4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr
 8006fb4:	20000150 	.word	0x20000150

08006fb8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	6039      	str	r1, [r7, #0]
 8006fc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	2204      	movs	r2, #4
 8006fc8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006fca:	4b03      	ldr	r3, [pc, #12]	; (8006fd8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr
 8006fd8:	20000164 	.word	0x20000164

08006fdc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	6039      	str	r1, [r7, #0]
 8006fe6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006fe8:	79fb      	ldrb	r3, [r7, #7]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d105      	bne.n	8006ffa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006fee:	683a      	ldr	r2, [r7, #0]
 8006ff0:	4907      	ldr	r1, [pc, #28]	; (8007010 <USBD_FS_ProductStrDescriptor+0x34>)
 8006ff2:	4808      	ldr	r0, [pc, #32]	; (8007014 <USBD_FS_ProductStrDescriptor+0x38>)
 8006ff4:	f7ff fd83 	bl	8006afe <USBD_GetString>
 8006ff8:	e004      	b.n	8007004 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006ffa:	683a      	ldr	r2, [r7, #0]
 8006ffc:	4904      	ldr	r1, [pc, #16]	; (8007010 <USBD_FS_ProductStrDescriptor+0x34>)
 8006ffe:	4805      	ldr	r0, [pc, #20]	; (8007014 <USBD_FS_ProductStrDescriptor+0x38>)
 8007000:	f7ff fd7d 	bl	8006afe <USBD_GetString>
  }
  return USBD_StrDesc;
 8007004:	4b02      	ldr	r3, [pc, #8]	; (8007010 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007006:	4618      	mov	r0, r3
 8007008:	3708      	adds	r7, #8
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	2000110c 	.word	0x2000110c
 8007014:	08007838 	.word	0x08007838

08007018 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b082      	sub	sp, #8
 800701c:	af00      	add	r7, sp, #0
 800701e:	4603      	mov	r3, r0
 8007020:	6039      	str	r1, [r7, #0]
 8007022:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007024:	683a      	ldr	r2, [r7, #0]
 8007026:	4904      	ldr	r1, [pc, #16]	; (8007038 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007028:	4804      	ldr	r0, [pc, #16]	; (800703c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800702a:	f7ff fd68 	bl	8006afe <USBD_GetString>
  return USBD_StrDesc;
 800702e:	4b02      	ldr	r3, [pc, #8]	; (8007038 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007030:	4618      	mov	r0, r3
 8007032:	3708      	adds	r7, #8
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	2000110c 	.word	0x2000110c
 800703c:	08007850 	.word	0x08007850

08007040 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	4603      	mov	r3, r0
 8007048:	6039      	str	r1, [r7, #0]
 800704a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	221a      	movs	r2, #26
 8007050:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007052:	f000 f843 	bl	80070dc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007056:	4b02      	ldr	r3, [pc, #8]	; (8007060 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007058:	4618      	mov	r0, r3
 800705a:	3708      	adds	r7, #8
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}
 8007060:	20000168 	.word	0x20000168

08007064 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b082      	sub	sp, #8
 8007068:	af00      	add	r7, sp, #0
 800706a:	4603      	mov	r3, r0
 800706c:	6039      	str	r1, [r7, #0]
 800706e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007070:	79fb      	ldrb	r3, [r7, #7]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d105      	bne.n	8007082 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	4907      	ldr	r1, [pc, #28]	; (8007098 <USBD_FS_ConfigStrDescriptor+0x34>)
 800707a:	4808      	ldr	r0, [pc, #32]	; (800709c <USBD_FS_ConfigStrDescriptor+0x38>)
 800707c:	f7ff fd3f 	bl	8006afe <USBD_GetString>
 8007080:	e004      	b.n	800708c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007082:	683a      	ldr	r2, [r7, #0]
 8007084:	4904      	ldr	r1, [pc, #16]	; (8007098 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007086:	4805      	ldr	r0, [pc, #20]	; (800709c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007088:	f7ff fd39 	bl	8006afe <USBD_GetString>
  }
  return USBD_StrDesc;
 800708c:	4b02      	ldr	r3, [pc, #8]	; (8007098 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800708e:	4618      	mov	r0, r3
 8007090:	3708      	adds	r7, #8
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	2000110c 	.word	0x2000110c
 800709c:	08007864 	.word	0x08007864

080070a0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	4603      	mov	r3, r0
 80070a8:	6039      	str	r1, [r7, #0]
 80070aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80070ac:	79fb      	ldrb	r3, [r7, #7]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d105      	bne.n	80070be <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	4907      	ldr	r1, [pc, #28]	; (80070d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80070b6:	4808      	ldr	r0, [pc, #32]	; (80070d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80070b8:	f7ff fd21 	bl	8006afe <USBD_GetString>
 80070bc:	e004      	b.n	80070c8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	4904      	ldr	r1, [pc, #16]	; (80070d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80070c2:	4805      	ldr	r0, [pc, #20]	; (80070d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80070c4:	f7ff fd1b 	bl	8006afe <USBD_GetString>
  }
  return USBD_StrDesc;
 80070c8:	4b02      	ldr	r3, [pc, #8]	; (80070d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3708      	adds	r7, #8
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	2000110c 	.word	0x2000110c
 80070d8:	08007870 	.word	0x08007870

080070dc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80070e2:	4b0f      	ldr	r3, [pc, #60]	; (8007120 <Get_SerialNum+0x44>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80070e8:	4b0e      	ldr	r3, [pc, #56]	; (8007124 <Get_SerialNum+0x48>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80070ee:	4b0e      	ldr	r3, [pc, #56]	; (8007128 <Get_SerialNum+0x4c>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4413      	add	r3, r2
 80070fa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d009      	beq.n	8007116 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007102:	2208      	movs	r2, #8
 8007104:	4909      	ldr	r1, [pc, #36]	; (800712c <Get_SerialNum+0x50>)
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f000 f814 	bl	8007134 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800710c:	2204      	movs	r2, #4
 800710e:	4908      	ldr	r1, [pc, #32]	; (8007130 <Get_SerialNum+0x54>)
 8007110:	68b8      	ldr	r0, [r7, #8]
 8007112:	f000 f80f 	bl	8007134 <IntToUnicode>
  }
}
 8007116:	bf00      	nop
 8007118:	3710      	adds	r7, #16
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	1fff7a10 	.word	0x1fff7a10
 8007124:	1fff7a14 	.word	0x1fff7a14
 8007128:	1fff7a18 	.word	0x1fff7a18
 800712c:	2000016a 	.word	0x2000016a
 8007130:	2000017a 	.word	0x2000017a

08007134 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007134:	b480      	push	{r7}
 8007136:	b087      	sub	sp, #28
 8007138:	af00      	add	r7, sp, #0
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	60b9      	str	r1, [r7, #8]
 800713e:	4613      	mov	r3, r2
 8007140:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007142:	2300      	movs	r3, #0
 8007144:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007146:	2300      	movs	r3, #0
 8007148:	75fb      	strb	r3, [r7, #23]
 800714a:	e027      	b.n	800719c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	0f1b      	lsrs	r3, r3, #28
 8007150:	2b09      	cmp	r3, #9
 8007152:	d80b      	bhi.n	800716c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	0f1b      	lsrs	r3, r3, #28
 8007158:	b2da      	uxtb	r2, r3
 800715a:	7dfb      	ldrb	r3, [r7, #23]
 800715c:	005b      	lsls	r3, r3, #1
 800715e:	4619      	mov	r1, r3
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	440b      	add	r3, r1
 8007164:	3230      	adds	r2, #48	; 0x30
 8007166:	b2d2      	uxtb	r2, r2
 8007168:	701a      	strb	r2, [r3, #0]
 800716a:	e00a      	b.n	8007182 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	0f1b      	lsrs	r3, r3, #28
 8007170:	b2da      	uxtb	r2, r3
 8007172:	7dfb      	ldrb	r3, [r7, #23]
 8007174:	005b      	lsls	r3, r3, #1
 8007176:	4619      	mov	r1, r3
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	440b      	add	r3, r1
 800717c:	3237      	adds	r2, #55	; 0x37
 800717e:	b2d2      	uxtb	r2, r2
 8007180:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	011b      	lsls	r3, r3, #4
 8007186:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007188:	7dfb      	ldrb	r3, [r7, #23]
 800718a:	005b      	lsls	r3, r3, #1
 800718c:	3301      	adds	r3, #1
 800718e:	68ba      	ldr	r2, [r7, #8]
 8007190:	4413      	add	r3, r2
 8007192:	2200      	movs	r2, #0
 8007194:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007196:	7dfb      	ldrb	r3, [r7, #23]
 8007198:	3301      	adds	r3, #1
 800719a:	75fb      	strb	r3, [r7, #23]
 800719c:	7dfa      	ldrb	r2, [r7, #23]
 800719e:	79fb      	ldrb	r3, [r7, #7]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d3d3      	bcc.n	800714c <IntToUnicode+0x18>
  }
}
 80071a4:	bf00      	nop
 80071a6:	bf00      	nop
 80071a8:	371c      	adds	r7, #28
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr
	...

080071b4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b08a      	sub	sp, #40	; 0x28
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071bc:	f107 0314 	add.w	r3, r7, #20
 80071c0:	2200      	movs	r2, #0
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	605a      	str	r2, [r3, #4]
 80071c6:	609a      	str	r2, [r3, #8]
 80071c8:	60da      	str	r2, [r3, #12]
 80071ca:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80071d4:	d13a      	bne.n	800724c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80071d6:	2300      	movs	r3, #0
 80071d8:	613b      	str	r3, [r7, #16]
 80071da:	4b1e      	ldr	r3, [pc, #120]	; (8007254 <HAL_PCD_MspInit+0xa0>)
 80071dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071de:	4a1d      	ldr	r2, [pc, #116]	; (8007254 <HAL_PCD_MspInit+0xa0>)
 80071e0:	f043 0301 	orr.w	r3, r3, #1
 80071e4:	6313      	str	r3, [r2, #48]	; 0x30
 80071e6:	4b1b      	ldr	r3, [pc, #108]	; (8007254 <HAL_PCD_MspInit+0xa0>)
 80071e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ea:	f003 0301 	and.w	r3, r3, #1
 80071ee:	613b      	str	r3, [r7, #16]
 80071f0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80071f2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80071f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071f8:	2302      	movs	r3, #2
 80071fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071fc:	2300      	movs	r3, #0
 80071fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007200:	2303      	movs	r3, #3
 8007202:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007204:	230a      	movs	r3, #10
 8007206:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007208:	f107 0314 	add.w	r3, r7, #20
 800720c:	4619      	mov	r1, r3
 800720e:	4812      	ldr	r0, [pc, #72]	; (8007258 <HAL_PCD_MspInit+0xa4>)
 8007210:	f7f9 fdd8 	bl	8000dc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007214:	4b0f      	ldr	r3, [pc, #60]	; (8007254 <HAL_PCD_MspInit+0xa0>)
 8007216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007218:	4a0e      	ldr	r2, [pc, #56]	; (8007254 <HAL_PCD_MspInit+0xa0>)
 800721a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800721e:	6353      	str	r3, [r2, #52]	; 0x34
 8007220:	2300      	movs	r3, #0
 8007222:	60fb      	str	r3, [r7, #12]
 8007224:	4b0b      	ldr	r3, [pc, #44]	; (8007254 <HAL_PCD_MspInit+0xa0>)
 8007226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007228:	4a0a      	ldr	r2, [pc, #40]	; (8007254 <HAL_PCD_MspInit+0xa0>)
 800722a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800722e:	6453      	str	r3, [r2, #68]	; 0x44
 8007230:	4b08      	ldr	r3, [pc, #32]	; (8007254 <HAL_PCD_MspInit+0xa0>)
 8007232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007234:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007238:	60fb      	str	r3, [r7, #12]
 800723a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800723c:	2200      	movs	r2, #0
 800723e:	2100      	movs	r1, #0
 8007240:	2043      	movs	r0, #67	; 0x43
 8007242:	f7f9 fcf6 	bl	8000c32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007246:	2043      	movs	r0, #67	; 0x43
 8007248:	f7f9 fd0f 	bl	8000c6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800724c:	bf00      	nop
 800724e:	3728      	adds	r7, #40	; 0x28
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	40023800 	.word	0x40023800
 8007258:	40020000 	.word	0x40020000

0800725c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b082      	sub	sp, #8
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007270:	4619      	mov	r1, r3
 8007272:	4610      	mov	r0, r2
 8007274:	f7fe fc5c 	bl	8005b30 <USBD_LL_SetupStage>
}
 8007278:	bf00      	nop
 800727a:	3708      	adds	r7, #8
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b082      	sub	sp, #8
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	460b      	mov	r3, r1
 800728a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007292:	78fa      	ldrb	r2, [r7, #3]
 8007294:	6879      	ldr	r1, [r7, #4]
 8007296:	4613      	mov	r3, r2
 8007298:	00db      	lsls	r3, r3, #3
 800729a:	1a9b      	subs	r3, r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	440b      	add	r3, r1
 80072a0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	78fb      	ldrb	r3, [r7, #3]
 80072a8:	4619      	mov	r1, r3
 80072aa:	f7fe fc96 	bl	8005bda <USBD_LL_DataOutStage>
}
 80072ae:	bf00      	nop
 80072b0:	3708      	adds	r7, #8
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}

080072b6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072b6:	b580      	push	{r7, lr}
 80072b8:	b082      	sub	sp, #8
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
 80072be:	460b      	mov	r3, r1
 80072c0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80072c8:	78fa      	ldrb	r2, [r7, #3]
 80072ca:	6879      	ldr	r1, [r7, #4]
 80072cc:	4613      	mov	r3, r2
 80072ce:	00db      	lsls	r3, r3, #3
 80072d0:	1a9b      	subs	r3, r3, r2
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	440b      	add	r3, r1
 80072d6:	3348      	adds	r3, #72	; 0x48
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	78fb      	ldrb	r3, [r7, #3]
 80072dc:	4619      	mov	r1, r3
 80072de:	f7fe fcdf 	bl	8005ca0 <USBD_LL_DataInStage>
}
 80072e2:	bf00      	nop
 80072e4:	3708      	adds	r7, #8
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}

080072ea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072ea:	b580      	push	{r7, lr}
 80072ec:	b082      	sub	sp, #8
 80072ee:	af00      	add	r7, sp, #0
 80072f0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80072f8:	4618      	mov	r0, r3
 80072fa:	f7fe fdf3 	bl	8005ee4 <USBD_LL_SOF>
}
 80072fe:	bf00      	nop
 8007300:	3708      	adds	r7, #8
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b084      	sub	sp, #16
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800730e:	2301      	movs	r3, #1
 8007310:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	2b02      	cmp	r3, #2
 8007318:	d001      	beq.n	800731e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800731a:	f7f9 f9a5 	bl	8000668 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007324:	7bfa      	ldrb	r2, [r7, #15]
 8007326:	4611      	mov	r1, r2
 8007328:	4618      	mov	r0, r3
 800732a:	f7fe fd9d 	bl	8005e68 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007334:	4618      	mov	r0, r3
 8007336:	f7fe fd49 	bl	8005dcc <USBD_LL_Reset>
}
 800733a:	bf00      	nop
 800733c:	3710      	adds	r7, #16
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
	...

08007344 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007352:	4618      	mov	r0, r3
 8007354:	f7fe fd98 	bl	8005e88 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	6812      	ldr	r2, [r2, #0]
 8007366:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800736a:	f043 0301 	orr.w	r3, r3, #1
 800736e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a1b      	ldr	r3, [r3, #32]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d005      	beq.n	8007384 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007378:	4b04      	ldr	r3, [pc, #16]	; (800738c <HAL_PCD_SuspendCallback+0x48>)
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	4a03      	ldr	r2, [pc, #12]	; (800738c <HAL_PCD_SuspendCallback+0x48>)
 800737e:	f043 0306 	orr.w	r3, r3, #6
 8007382:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007384:	bf00      	nop
 8007386:	3708      	adds	r7, #8
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	e000ed00 	.word	0xe000ed00

08007390 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800739e:	4618      	mov	r0, r3
 80073a0:	f7fe fd88 	bl	8005eb4 <USBD_LL_Resume>
}
 80073a4:	bf00      	nop
 80073a6:	3708      	adds	r7, #8
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}

080073ac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80073be:	78fa      	ldrb	r2, [r7, #3]
 80073c0:	4611      	mov	r1, r2
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7fe fdd6 	bl	8005f74 <USBD_LL_IsoOUTIncomplete>
}
 80073c8:	bf00      	nop
 80073ca:	3708      	adds	r7, #8
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}

080073d0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	460b      	mov	r3, r1
 80073da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80073e2:	78fa      	ldrb	r2, [r7, #3]
 80073e4:	4611      	mov	r1, r2
 80073e6:	4618      	mov	r0, r3
 80073e8:	f7fe fd9e 	bl	8005f28 <USBD_LL_IsoINIncomplete>
}
 80073ec:	bf00      	nop
 80073ee:	3708      	adds	r7, #8
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b082      	sub	sp, #8
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007402:	4618      	mov	r0, r3
 8007404:	f7fe fddc 	bl	8005fc0 <USBD_LL_DevConnected>
}
 8007408:	bf00      	nop
 800740a:	3708      	adds	r7, #8
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800741e:	4618      	mov	r0, r3
 8007420:	f7fe fdd9 	bl	8005fd6 <USBD_LL_DevDisconnected>
}
 8007424:	bf00      	nop
 8007426:	3708      	adds	r7, #8
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b082      	sub	sp, #8
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	781b      	ldrb	r3, [r3, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d13c      	bne.n	80074b6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800743c:	4a20      	ldr	r2, [pc, #128]	; (80074c0 <USBD_LL_Init+0x94>)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4a1e      	ldr	r2, [pc, #120]	; (80074c0 <USBD_LL_Init+0x94>)
 8007448:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800744c:	4b1c      	ldr	r3, [pc, #112]	; (80074c0 <USBD_LL_Init+0x94>)
 800744e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007452:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007454:	4b1a      	ldr	r3, [pc, #104]	; (80074c0 <USBD_LL_Init+0x94>)
 8007456:	2204      	movs	r2, #4
 8007458:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800745a:	4b19      	ldr	r3, [pc, #100]	; (80074c0 <USBD_LL_Init+0x94>)
 800745c:	2202      	movs	r2, #2
 800745e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007460:	4b17      	ldr	r3, [pc, #92]	; (80074c0 <USBD_LL_Init+0x94>)
 8007462:	2200      	movs	r2, #0
 8007464:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007466:	4b16      	ldr	r3, [pc, #88]	; (80074c0 <USBD_LL_Init+0x94>)
 8007468:	2202      	movs	r2, #2
 800746a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800746c:	4b14      	ldr	r3, [pc, #80]	; (80074c0 <USBD_LL_Init+0x94>)
 800746e:	2200      	movs	r2, #0
 8007470:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007472:	4b13      	ldr	r3, [pc, #76]	; (80074c0 <USBD_LL_Init+0x94>)
 8007474:	2200      	movs	r2, #0
 8007476:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007478:	4b11      	ldr	r3, [pc, #68]	; (80074c0 <USBD_LL_Init+0x94>)
 800747a:	2200      	movs	r2, #0
 800747c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800747e:	4b10      	ldr	r3, [pc, #64]	; (80074c0 <USBD_LL_Init+0x94>)
 8007480:	2200      	movs	r2, #0
 8007482:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007484:	4b0e      	ldr	r3, [pc, #56]	; (80074c0 <USBD_LL_Init+0x94>)
 8007486:	2200      	movs	r2, #0
 8007488:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800748a:	480d      	ldr	r0, [pc, #52]	; (80074c0 <USBD_LL_Init+0x94>)
 800748c:	f7f9 fe37 	bl	80010fe <HAL_PCD_Init>
 8007490:	4603      	mov	r3, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d001      	beq.n	800749a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007496:	f7f9 f8e7 	bl	8000668 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800749a:	2180      	movs	r1, #128	; 0x80
 800749c:	4808      	ldr	r0, [pc, #32]	; (80074c0 <USBD_LL_Init+0x94>)
 800749e:	f7fa ff94 	bl	80023ca <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80074a2:	2240      	movs	r2, #64	; 0x40
 80074a4:	2100      	movs	r1, #0
 80074a6:	4806      	ldr	r0, [pc, #24]	; (80074c0 <USBD_LL_Init+0x94>)
 80074a8:	f7fa ff48 	bl	800233c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80074ac:	2280      	movs	r2, #128	; 0x80
 80074ae:	2101      	movs	r1, #1
 80074b0:	4803      	ldr	r0, [pc, #12]	; (80074c0 <USBD_LL_Init+0x94>)
 80074b2:	f7fa ff43 	bl	800233c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80074b6:	2300      	movs	r3, #0
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3708      	adds	r7, #8
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}
 80074c0:	2000130c 	.word	0x2000130c

080074c4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80074cc:	2300      	movs	r3, #0
 80074ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80074d0:	2300      	movs	r3, #0
 80074d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80074da:	4618      	mov	r0, r3
 80074dc:	f7f9 ff2c 	bl	8001338 <HAL_PCD_Start>
 80074e0:	4603      	mov	r3, r0
 80074e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80074e4:	7bfb      	ldrb	r3, [r7, #15]
 80074e6:	4618      	mov	r0, r3
 80074e8:	f000 f942 	bl	8007770 <USBD_Get_USB_Status>
 80074ec:	4603      	mov	r3, r0
 80074ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80074f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}

080074fa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80074fa:	b580      	push	{r7, lr}
 80074fc:	b084      	sub	sp, #16
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
 8007502:	4608      	mov	r0, r1
 8007504:	4611      	mov	r1, r2
 8007506:	461a      	mov	r2, r3
 8007508:	4603      	mov	r3, r0
 800750a:	70fb      	strb	r3, [r7, #3]
 800750c:	460b      	mov	r3, r1
 800750e:	70bb      	strb	r3, [r7, #2]
 8007510:	4613      	mov	r3, r2
 8007512:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007514:	2300      	movs	r3, #0
 8007516:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007518:	2300      	movs	r3, #0
 800751a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007522:	78bb      	ldrb	r3, [r7, #2]
 8007524:	883a      	ldrh	r2, [r7, #0]
 8007526:	78f9      	ldrb	r1, [r7, #3]
 8007528:	f7fa fb10 	bl	8001b4c <HAL_PCD_EP_Open>
 800752c:	4603      	mov	r3, r0
 800752e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007530:	7bfb      	ldrb	r3, [r7, #15]
 8007532:	4618      	mov	r0, r3
 8007534:	f000 f91c 	bl	8007770 <USBD_Get_USB_Status>
 8007538:	4603      	mov	r3, r0
 800753a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800753c:	7bbb      	ldrb	r3, [r7, #14]
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}

08007546 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007546:	b580      	push	{r7, lr}
 8007548:	b084      	sub	sp, #16
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
 800754e:	460b      	mov	r3, r1
 8007550:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007552:	2300      	movs	r3, #0
 8007554:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007556:	2300      	movs	r3, #0
 8007558:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007560:	78fa      	ldrb	r2, [r7, #3]
 8007562:	4611      	mov	r1, r2
 8007564:	4618      	mov	r0, r3
 8007566:	f7fa fb59 	bl	8001c1c <HAL_PCD_EP_Close>
 800756a:	4603      	mov	r3, r0
 800756c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800756e:	7bfb      	ldrb	r3, [r7, #15]
 8007570:	4618      	mov	r0, r3
 8007572:	f000 f8fd 	bl	8007770 <USBD_Get_USB_Status>
 8007576:	4603      	mov	r3, r0
 8007578:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800757a:	7bbb      	ldrb	r3, [r7, #14]
}
 800757c:	4618      	mov	r0, r3
 800757e:	3710      	adds	r7, #16
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	460b      	mov	r3, r1
 800758e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007590:	2300      	movs	r3, #0
 8007592:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007594:	2300      	movs	r3, #0
 8007596:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800759e:	78fa      	ldrb	r2, [r7, #3]
 80075a0:	4611      	mov	r1, r2
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7fa fc31 	bl	8001e0a <HAL_PCD_EP_SetStall>
 80075a8:	4603      	mov	r3, r0
 80075aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80075ac:	7bfb      	ldrb	r3, [r7, #15]
 80075ae:	4618      	mov	r0, r3
 80075b0:	f000 f8de 	bl	8007770 <USBD_Get_USB_Status>
 80075b4:	4603      	mov	r3, r0
 80075b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}

080075c2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b084      	sub	sp, #16
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
 80075ca:	460b      	mov	r3, r1
 80075cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075ce:	2300      	movs	r3, #0
 80075d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075d2:	2300      	movs	r3, #0
 80075d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80075dc:	78fa      	ldrb	r2, [r7, #3]
 80075de:	4611      	mov	r1, r2
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7fa fc76 	bl	8001ed2 <HAL_PCD_EP_ClrStall>
 80075e6:	4603      	mov	r3, r0
 80075e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80075ea:	7bfb      	ldrb	r3, [r7, #15]
 80075ec:	4618      	mov	r0, r3
 80075ee:	f000 f8bf 	bl	8007770 <USBD_Get_USB_Status>
 80075f2:	4603      	mov	r3, r0
 80075f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3710      	adds	r7, #16
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007600:	b480      	push	{r7}
 8007602:	b085      	sub	sp, #20
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	460b      	mov	r3, r1
 800760a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007612:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007614:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007618:	2b00      	cmp	r3, #0
 800761a:	da0b      	bge.n	8007634 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800761c:	78fb      	ldrb	r3, [r7, #3]
 800761e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007622:	68f9      	ldr	r1, [r7, #12]
 8007624:	4613      	mov	r3, r2
 8007626:	00db      	lsls	r3, r3, #3
 8007628:	1a9b      	subs	r3, r3, r2
 800762a:	009b      	lsls	r3, r3, #2
 800762c:	440b      	add	r3, r1
 800762e:	333e      	adds	r3, #62	; 0x3e
 8007630:	781b      	ldrb	r3, [r3, #0]
 8007632:	e00b      	b.n	800764c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007634:	78fb      	ldrb	r3, [r7, #3]
 8007636:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800763a:	68f9      	ldr	r1, [r7, #12]
 800763c:	4613      	mov	r3, r2
 800763e:	00db      	lsls	r3, r3, #3
 8007640:	1a9b      	subs	r3, r3, r2
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	440b      	add	r3, r1
 8007646:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800764a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800764c:	4618      	mov	r0, r3
 800764e:	3714      	adds	r7, #20
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	460b      	mov	r3, r1
 8007662:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007664:	2300      	movs	r3, #0
 8007666:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007668:	2300      	movs	r3, #0
 800766a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007672:	78fa      	ldrb	r2, [r7, #3]
 8007674:	4611      	mov	r1, r2
 8007676:	4618      	mov	r0, r3
 8007678:	f7fa fa43 	bl	8001b02 <HAL_PCD_SetAddress>
 800767c:	4603      	mov	r3, r0
 800767e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007680:	7bfb      	ldrb	r3, [r7, #15]
 8007682:	4618      	mov	r0, r3
 8007684:	f000 f874 	bl	8007770 <USBD_Get_USB_Status>
 8007688:	4603      	mov	r3, r0
 800768a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800768c:	7bbb      	ldrb	r3, [r7, #14]
}
 800768e:	4618      	mov	r0, r3
 8007690:	3710      	adds	r7, #16
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}

08007696 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007696:	b580      	push	{r7, lr}
 8007698:	b086      	sub	sp, #24
 800769a:	af00      	add	r7, sp, #0
 800769c:	60f8      	str	r0, [r7, #12]
 800769e:	607a      	str	r2, [r7, #4]
 80076a0:	603b      	str	r3, [r7, #0]
 80076a2:	460b      	mov	r3, r1
 80076a4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076aa:	2300      	movs	r3, #0
 80076ac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80076b4:	7af9      	ldrb	r1, [r7, #11]
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	687a      	ldr	r2, [r7, #4]
 80076ba:	f7fa fb5c 	bl	8001d76 <HAL_PCD_EP_Transmit>
 80076be:	4603      	mov	r3, r0
 80076c0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80076c2:	7dfb      	ldrb	r3, [r7, #23]
 80076c4:	4618      	mov	r0, r3
 80076c6:	f000 f853 	bl	8007770 <USBD_Get_USB_Status>
 80076ca:	4603      	mov	r3, r0
 80076cc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80076ce:	7dbb      	ldrb	r3, [r7, #22]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3718      	adds	r7, #24
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	607a      	str	r2, [r7, #4]
 80076e2:	603b      	str	r3, [r7, #0]
 80076e4:	460b      	mov	r3, r1
 80076e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076e8:	2300      	movs	r3, #0
 80076ea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076ec:	2300      	movs	r3, #0
 80076ee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80076f6:	7af9      	ldrb	r1, [r7, #11]
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	687a      	ldr	r2, [r7, #4]
 80076fc:	f7fa fad8 	bl	8001cb0 <HAL_PCD_EP_Receive>
 8007700:	4603      	mov	r3, r0
 8007702:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007704:	7dfb      	ldrb	r3, [r7, #23]
 8007706:	4618      	mov	r0, r3
 8007708:	f000 f832 	bl	8007770 <USBD_Get_USB_Status>
 800770c:	4603      	mov	r3, r0
 800770e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007710:	7dbb      	ldrb	r3, [r7, #22]
}
 8007712:	4618      	mov	r0, r3
 8007714:	3718      	adds	r7, #24
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b082      	sub	sp, #8
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
 8007722:	460b      	mov	r3, r1
 8007724:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800772c:	78fa      	ldrb	r2, [r7, #3]
 800772e:	4611      	mov	r1, r2
 8007730:	4618      	mov	r0, r3
 8007732:	f7fa fb08 	bl	8001d46 <HAL_PCD_EP_GetRxCount>
 8007736:	4603      	mov	r3, r0
}
 8007738:	4618      	mov	r0, r3
 800773a:	3708      	adds	r7, #8
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007748:	4b03      	ldr	r3, [pc, #12]	; (8007758 <USBD_static_malloc+0x18>)
}
 800774a:	4618      	mov	r0, r3
 800774c:	370c      	adds	r7, #12
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	200001a4 	.word	0x200001a4

0800775c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]

}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007770:	b480      	push	{r7}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	4603      	mov	r3, r0
 8007778:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800777a:	2300      	movs	r3, #0
 800777c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800777e:	79fb      	ldrb	r3, [r7, #7]
 8007780:	2b03      	cmp	r3, #3
 8007782:	d817      	bhi.n	80077b4 <USBD_Get_USB_Status+0x44>
 8007784:	a201      	add	r2, pc, #4	; (adr r2, 800778c <USBD_Get_USB_Status+0x1c>)
 8007786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800778a:	bf00      	nop
 800778c:	0800779d 	.word	0x0800779d
 8007790:	080077a3 	.word	0x080077a3
 8007794:	080077a9 	.word	0x080077a9
 8007798:	080077af 	.word	0x080077af
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800779c:	2300      	movs	r3, #0
 800779e:	73fb      	strb	r3, [r7, #15]
    break;
 80077a0:	e00b      	b.n	80077ba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80077a2:	2303      	movs	r3, #3
 80077a4:	73fb      	strb	r3, [r7, #15]
    break;
 80077a6:	e008      	b.n	80077ba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80077a8:	2301      	movs	r3, #1
 80077aa:	73fb      	strb	r3, [r7, #15]
    break;
 80077ac:	e005      	b.n	80077ba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80077ae:	2303      	movs	r3, #3
 80077b0:	73fb      	strb	r3, [r7, #15]
    break;
 80077b2:	e002      	b.n	80077ba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80077b4:	2303      	movs	r3, #3
 80077b6:	73fb      	strb	r3, [r7, #15]
    break;
 80077b8:	bf00      	nop
  }
  return usb_status;
 80077ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3714      	adds	r7, #20
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <__libc_init_array>:
 80077c8:	b570      	push	{r4, r5, r6, lr}
 80077ca:	4d0d      	ldr	r5, [pc, #52]	; (8007800 <__libc_init_array+0x38>)
 80077cc:	4c0d      	ldr	r4, [pc, #52]	; (8007804 <__libc_init_array+0x3c>)
 80077ce:	1b64      	subs	r4, r4, r5
 80077d0:	10a4      	asrs	r4, r4, #2
 80077d2:	2600      	movs	r6, #0
 80077d4:	42a6      	cmp	r6, r4
 80077d6:	d109      	bne.n	80077ec <__libc_init_array+0x24>
 80077d8:	4d0b      	ldr	r5, [pc, #44]	; (8007808 <__libc_init_array+0x40>)
 80077da:	4c0c      	ldr	r4, [pc, #48]	; (800780c <__libc_init_array+0x44>)
 80077dc:	f000 f820 	bl	8007820 <_init>
 80077e0:	1b64      	subs	r4, r4, r5
 80077e2:	10a4      	asrs	r4, r4, #2
 80077e4:	2600      	movs	r6, #0
 80077e6:	42a6      	cmp	r6, r4
 80077e8:	d105      	bne.n	80077f6 <__libc_init_array+0x2e>
 80077ea:	bd70      	pop	{r4, r5, r6, pc}
 80077ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80077f0:	4798      	blx	r3
 80077f2:	3601      	adds	r6, #1
 80077f4:	e7ee      	b.n	80077d4 <__libc_init_array+0xc>
 80077f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80077fa:	4798      	blx	r3
 80077fc:	3601      	adds	r6, #1
 80077fe:	e7f2      	b.n	80077e6 <__libc_init_array+0x1e>
 8007800:	080078a0 	.word	0x080078a0
 8007804:	080078a0 	.word	0x080078a0
 8007808:	080078a0 	.word	0x080078a0
 800780c:	080078a4 	.word	0x080078a4

08007810 <memset>:
 8007810:	4402      	add	r2, r0
 8007812:	4603      	mov	r3, r0
 8007814:	4293      	cmp	r3, r2
 8007816:	d100      	bne.n	800781a <memset+0xa>
 8007818:	4770      	bx	lr
 800781a:	f803 1b01 	strb.w	r1, [r3], #1
 800781e:	e7f9      	b.n	8007814 <memset+0x4>

08007820 <_init>:
 8007820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007822:	bf00      	nop
 8007824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007826:	bc08      	pop	{r3}
 8007828:	469e      	mov	lr, r3
 800782a:	4770      	bx	lr

0800782c <_fini>:
 800782c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800782e:	bf00      	nop
 8007830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007832:	bc08      	pop	{r3}
 8007834:	469e      	mov	lr, r3
 8007836:	4770      	bx	lr
