$date
	Wed Oct 16 19:42:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clearit $end
$var reg 1 # clk $end
$var reg 1 $ count $end
$var reg 1 % reset $end
$var integer 32 & cc [31:0] $end
$var integer 32 ' i [31:0] $end
$scope module fsm $end
$var wire 1 " clear_i $end
$var wire 1 # clk_i $end
$var wire 1 $ count_i $end
$var wire 1 % reset_i $end
$var wire 8 ( time_o [7:0] $end
$var reg 1 ) _sv2v_0 $end
$var reg 1 * state_n $end
$var reg 1 + state_p $end
$var reg 8 , time_n [7:0] $end
$var reg 8 - time_p [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b0 ,
0+
0*
0)
b0 (
b0 '
b1 &
1%
0$
1#
0"
b0 !
$end
#1
0%
0#
b1 '
#2
1#
b10 &
b10 '
#3
1*
0#
b11 '
1$
#4
b1 ,
1+
1#
b11 &
b100 '
#5
0#
b101 '
#6
b10 ,
b1 !
b1 (
b1 -
1#
b100 &
b110 '
#7
0#
b111 '
#8
b11 ,
b10 !
b10 (
b10 -
1#
b101 &
b1000 '
#9
0#
b1001 '
#10
b100 ,
b11 !
b11 (
b11 -
1#
b110 &
b1010 '
#11
0#
b1011 '
#12
b101 ,
b100 !
b100 (
b100 -
1#
b111 &
b1100 '
#13
0*
b0 ,
0#
b1101 '
1"
#14
1*
b0 !
b0 (
b0 -
0+
1#
b1000 &
b1110 '
#15
1*
0#
b1111 '
0"
#16
b1 ,
1+
1#
b1001 &
b10000 '
#17
0#
b10001 '
#18
b10 ,
b1 !
b1 (
b1 -
1#
b1010 &
b10010 '
#19
0#
b10011 '
#20
b11 ,
b10 !
b10 (
b10 -
1#
b1011 &
b10100 '
#21
0#
b10101 '
#22
b100 ,
b11 !
b11 (
b11 -
1#
b1100 &
b10110 '
#23
0#
b10111 '
#24
b101 ,
b100 !
b100 (
b100 -
1#
b1101 &
b11000 '
#25
0#
b11001 '
#26
b110 ,
b101 !
b101 (
b101 -
1#
b1110 &
b11010 '
#27
0#
b11011 '
#28
b111 ,
b110 !
b110 (
b110 -
1#
b1111 &
b11100 '
#29
0#
b11101 '
#30
b1000 ,
b111 !
b111 (
b111 -
1#
b10000 &
b11110 '
#31
0#
b11111 '
#32
b1001 ,
b1000 !
b1000 (
b1000 -
1#
b10001 &
b100000 '
#33
0#
b100001 '
#34
b1010 ,
b1001 !
b1001 (
b1001 -
1#
b10010 &
b100010 '
#35
0#
b100011 '
#36
b1011 ,
b1010 !
b1010 (
b1010 -
1#
b10011 &
b100100 '
#37
0#
b100101 '
#38
b1100 ,
b1011 !
b1011 (
b1011 -
1#
b10100 &
b100110 '
#39
0#
b100111 '
#40
b101000 '
