

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Mon Sep 19 22:17:49 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |                 |              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |read_test_U0     |read_test     |       80|       80|   1.600 us|  1.600 us|   80|   80|       no|
        |run_test_U0      |run_test      |        4|       28|  80.000 ns|  0.560 us|    4|   28|       no|
        |writeOutcome_U0  |writeOutcome  |       70|       70|   1.400 us|  1.400 us|    2|    2|      yes|
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_406_2  |        ?|        ?|  158 ~ 182|          -|          -|     ?|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|     297|    204|    -|
|Instance         |       30|    -|    2762|   4364|    -|
|Memory           |        8|    -|    2048|    768|    0|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       38|    0|    5122|   5500|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       13|    0|       4|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+----+-----+------+-----+
    |      Instance     |      Module     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------+-----------------+---------+----+-----+------+-----+
    |control_r_s_axi_U  |control_r_s_axi  |        0|   0|  323|   554|    0|
    |gmem_m_axi_U       |gmem_m_axi       |       30|   0|  881|  1052|    0|
    |read_test_U0       |read_test        |        0|   0|  662|   433|    0|
    |run_test_U0        |run_test         |        0|   0|  368|  1013|    0|
    |writeOutcome_U0    |writeOutcome     |        0|   0|  528|  1312|    0|
    +-------------------+-----------------+---------+----+-----+------+-----+
    |Total              |                 |       30|   0| 2762|  4364|    0|
    +-------------------+-----------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |data_0_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_1_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_2_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_3_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_4_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_5_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_6_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    |data_7_U  |data_0_RAM_AUTO_1R1W  |        1|  256|  96|    0|   128|   32|     1|         4096|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                      |        8| 2048| 768|    0|  1024|  256|     8|        32768|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |contr_taskId_V_U          |        0|  99|   0|    -|     2|   16|       32|
    |contr_taskId_V_channel_U  |        0|  99|   0|    -|     3|   16|       48|
    |error_U                   |        0|  99|   0|    -|     2|    1|        2|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        0| 297|   0|    0|     7|   33|       82|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_contr_taskId_V                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_contr_taskId_V_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_0                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_1                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_2                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_3                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_4                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_5                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_6                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data_7                        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                 |       and|   0|  0|   2|           1|           1|
    |read_test_U0_ap_continue                      |       and|   0|  0|   2|           1|           1|
    |read_test_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |run_test_U0_ap_start                          |       and|   0|  0|   2|           1|           1|
    |writeOutcome_U0_ap_start                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_taskId_V          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_contr_taskId_V_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_0                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_1                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_2                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_3                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_4                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_5                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_6                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_7                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_test_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_writeOutcome_U0_ap_ready              |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|  56|          28|          28|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_contr_taskId_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_contr_taskId_V_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_0                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_1                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_2                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_3                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_4                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_5                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_6                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_7                  |   9|          2|    1|          2|
    |ap_sync_reg_read_test_U0_ap_ready                 |   9|          2|    1|          2|
    |ap_sync_reg_writeOutcome_U0_ap_ready              |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 108|         24|   12|         24|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                      |  1|   0|    1|          0|
    |ap_rst_reg_1                                      |  1|   0|    1|          0|
    |ap_rst_reg_2                                      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_taskId_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_contr_taskId_V_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_0                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_1                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_2                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_3                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_4                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_5                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_6                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_7                  |  1|   0|    1|          0|
    |ap_sync_reg_read_test_U0_ap_ready                 |  1|   0|    1|          0|
    |ap_sync_reg_writeOutcome_U0_ap_ready              |  1|   0|    1|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 15|   0|   15|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+---------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-------------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|          s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|          s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|          s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|          s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|          s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|          s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|          s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|          s_axi|     control_r|        scalar|
|ap_local_block           |  out|    1|  ap_ctrl_chain|           run|  return value|
|ap_clk                   |   in|    1|  ap_ctrl_chain|           run|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_chain|           run|  return value|
|interrupt                |  out|    1|  ap_ctrl_chain|           run|  return value|
|m_axi_gmem_AWVALID       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|          m_axi|          gmem|       pointer|
|control_TDATA            |   in|   32|           axis|       control|       pointer|
|control_TVALID           |   in|    1|           axis|       control|       pointer|
|control_TREADY           |  out|    1|           axis|       control|       pointer|
|toScheduler_TDATA        |  out|    8|           axis|   toScheduler|       pointer|
|toScheduler_TVALID       |  out|    1|           axis|   toScheduler|       pointer|
|toScheduler_TREADY       |   in|    1|           axis|   toScheduler|       pointer|
+-------------------------+-----+-----+---------------+--------------+--------------+

