m255
K3
13
cModel Technology
Z0 dC:\Users\naqas\Desktop\Github\RISC-V\verilog\riscV\simulation\modelsim
valu
!i10b 1
!s100 ?e^^g0dGT?RNRdBn@VJ=a2
I2dCknnL30W^4R^kQ1G@8h1
VhbYQOc`iA7SOAbD@@AeOJ1
Z1 dC:\Users\naqas\Desktop\Github\RISC-V\verilog\riscV\simulation\modelsim
w1571670505
8C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v
FC:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v
L0 1
Z2 OV;L;10.1d;51
r1
!s85 0
31
!s108 1571676593.249000
!s107 C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV|C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/alu.v|
!s101 -O0
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV -O0
vcontrolUnit
I@?[cVel^AZJ]24VZOR65W1
VlC2<60@?7>S_ZBj0E4ZLc3
R1
w1570708129
8C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/controlUnit.v
FC:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/controlUnit.v
L0 1
R2
r1
31
R3
R4
ncontrol@unit
!i10b 1
!s100 nULm`QVb@K>JLzfdhO1UW1
!s85 0
!s108 1571676592.933000
!s107 C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/controlUnit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV|C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/controlUnit.v|
!s101 -O0
vimmGen
Ii4bNl3:n5Lh:WBCeFGG6C0
VOamSMb9>B]BLAS;ZBE>jY1
R1
w1571674375
8C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/immGen.v
FC:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/immGen.v
L0 1
R2
r1
31
R3
R4
nimm@gen
!i10b 1
!s100 lG`MiIF4lo0L8KCQN<AoY2
!s85 0
!s108 1571676593.088000
!s107 C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/immGen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV|C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/immGen.v|
!s101 -O0
vpc
I6C_RVSlSYB5AB33=gma=d3
V_Wb?o8;YbA?3nNkBfgUXj2
R1
w1571675313
8C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/pc.v
FC:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/pc.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 Dl_CV9@d8m@^45QY0`BKZ1
!s85 0
!s108 1571676592.492000
!s107 C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/pc.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV|C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/pc.v|
!s101 -O0
vregFile
IH0Ao`N17jU2i7L<V_kz1P1
VYVL`7YZoRBL^3H<=CHO^Y2
R1
Z5 w1571675783
Z6 8C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/regFile.v
Z7 FC:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/regFile.v
L0 1
R2
r1
31
Z8 !s108 1571676592.697000
Z9 !s107 C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/regFile.v|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV|C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/regFile.v|
R3
R4
nreg@file
!i10b 1
!s100 NW0eB=<Y`MddZ^ii2Q_EV1
!s85 0
!s101 -O0
vregister
IifF@QYn^k0K>WcAhC8Xb20
VEk;o04]hz1z@35>Z>T0T`3
R1
R5
R6
R7
L0 36
R2
r1
31
R8
R9
R10
R3
R4
!i10b 1
!s100 ^[=`1TPR=9c6;c<7:I3R>1
!s85 0
!s101 -O0
vriscv
IaiGaZP0X31Og632zdf5VR2
VkzfEVY;1QQBFl27>zcSL13
R1
Z11 w1571675780
Z12 8C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v
Z13 FC:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v
L0 1
R2
r1
31
Z14 !s108 1571676592.280000
Z15 !s107 C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v|
Z16 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV|C:/Users/naqas/Desktop/Github/RISC-V/verilog/riscV/riscv.v|
R3
R4
!i10b 1
!s100 zHa=9f`PT=i64FQiRe:Pi3
!s85 0
!s101 -O0
vsingle_port_ram
If<_?48;7@Q7YkalIBU7=X2
Vj9a<1I2AY4;a4Z=DFP0`_0
R1
R11
R12
R13
L0 99
R2
r1
31
R14
R15
R16
R3
R4
!i10b 1
!s100 z?<6amMN:ajKYKzMjc6IP1
!s85 0
!s101 -O0
