{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 18:19:57 2019 " "Info: Processing started: Tue Oct 08 18:19:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c ProjetoHardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHardware -c ProjetoHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcA " "Info: Found entity 1: ALUSrcA" {  } { { "ALUSrcA.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcB " "Info: Found entity 1: ALUSrcB" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disregentry.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file disregentry.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisRegEntry " "Info: Found entity 1: DisRegEntry" {  } { { "DisRegEntry.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegEntry.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disregshamt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file disregshamt.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisRegShamt " "Info: Found entity 1: DisRegShamt" {  } { { "DisRegShamt.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/DisRegShamt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemToReg " "Info: Found entity 1: MemToReg" {  } { { "MemToReg.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/MemToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSource " "Info: Found entity 1: PCSource" {  } { { "PCSource.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/PCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 RegDst.v(7) " "Warning (10229): Verilog HDL Expression warning at RegDst.v(7): truncated literal to match 4 bits" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 RegDst.v(8) " "Warning (10229): Verilog HDL Expression warning at RegDst.v(8): truncated literal to match 4 bits" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDst " "Info: Found entity 1: RegDst" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcaddressmem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file srcaddressmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SrcAddressMem " "Info: Found entity 1: SrcAddressMem" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srchi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file srchi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SrcHi " "Info: Found entity 1: SrcHi" {  } { { "SrcHi.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcHi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srclo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file srclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SrcLo " "Info: Found entity 1: SrcLo" {  } { { "SrcLo.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcLo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCOut CPU.v(91) " "Warning (10236): Verilog HDL Implicit Net warning at CPU.v(91): created implicit net for \"PCOut\"" {  } { { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(91) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(91): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(92) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(92): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(93) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(93): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(94) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(94): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(95) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(95): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(96) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(96): instance has no name" {  } { { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Func CPU.v(45) " "Warning (10036): Verilog HDL or VHDL warning at CPU.v(45): object \"Func\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "CPU.v" "PC" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALU " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALU\"" {  } { { "CPU.v" "ALU" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:Bank " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:Bank\"" {  } { { "CPU.v" "Bank" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "CPU.v" "IR" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memory " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memory\"" {  } { { "CPU.v" "Memory" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memory\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 144 0 0 } } { "CPU.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 86 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memory\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/lssa/Desktop/ProjetoHardware/instrucoes.mif " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/lssa/Desktop/ProjetoHardware/instrucoes.mif -- setting all initial values to 0" {  } { { "Memoria.vhd" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/Memoria.vhd" 144 0 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SrcAddressMem SrcAddressMem:comb_228 " "Info: Elaborating entity \"SrcAddressMem\" for hierarchy \"SrcAddressMem:comb_228\"" {  } { { "CPU.v" "comb_228" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SrcAddressMem.v(15) " "Warning (10270): Verilog HDL Case Statement warning at SrcAddressMem.v(15): incomplete case statement has no default case item" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out SrcAddressMem.v(13) " "Warning (10240): Verilog HDL Always Construct warning at SrcAddressMem.v(13): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[0\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[1\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[2\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[3\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[4\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[5\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[6\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[7\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[8\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[9\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[10\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[11\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[12\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[13\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[14\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[15\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[16\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[17\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[18\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[19\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[20\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[21\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[22\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[23\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[24\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[25\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[26\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[27\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[28\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[29\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[30\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] SrcAddressMem.v(13) " "Info (10041): Inferred latch for \"out\[31\]\" at SrcAddressMem.v(13)" {  } { { "SrcAddressMem.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/SrcAddressMem.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDst RegDst:comb_229 " "Info: Elaborating entity \"RegDst\" for hierarchy \"RegDst:comb_229\"" {  } { { "CPU.v" "comb_229" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RegDst.v(23) " "Warning (10270): Verilog HDL Case Statement warning at RegDst.v(23): incomplete case statement has no default case item" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out RegDst.v(17) " "Warning (10240): Verilog HDL Always Construct warning at RegDst.v(17): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[0\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[1\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[2\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[3\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[4\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[5\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[6\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[7\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[8\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[9\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[10\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[11\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[12\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[13\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[14\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[15\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[16\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[17\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[18\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[19\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[20\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[21\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[22\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[23\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[24\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[25\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[26\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[27\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[28\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[29\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[30\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] RegDst.v(17) " "Info (10041): Inferred latch for \"out\[31\]\" at RegDst.v(17)" {  } { { "RegDst.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/RegDst.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSrcA ALUSrcA:comb_230 " "Info: Elaborating entity \"ALUSrcA\" for hierarchy \"ALUSrcA:comb_230\"" {  } { { "CPU.v" "comb_230" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSrcB ALUSrcB:comb_231 " "Info: Elaborating entity \"ALUSrcB\" for hierarchy \"ALUSrcB:comb_231\"" {  } { { "CPU.v" "comb_231" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUSrcB.v(28) " "Warning (10270): Verilog HDL Case Statement warning at ALUSrcB.v(28): incomplete case statement has no default case item" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALUSrcB.v(20) " "Warning (10240): Verilog HDL Always Construct warning at ALUSrcB.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[0\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[1\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[2\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[3\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[4\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[5\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[6\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[7\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[8\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[9\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[10\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[11\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[12\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[13\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[14\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[15\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[16\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[17\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[18\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[19\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[20\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[21\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[22\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[23\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[24\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[25\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[26\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[27\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[28\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[29\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[30\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ALUSrcB.v(20) " "Info (10041): Inferred latch for \"out\[31\]\" at ALUSrcB.v(20)" {  } { { "ALUSrcB.v" "" { Text "C:/Users/lssa/Desktop/ProjetoHardware/ALUSrcB.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSource PCSource:comb_232 " "Info: Elaborating entity \"PCSource\" for hierarchy \"PCSource:comb_232\"" {  } { { "CPU.v" "comb_232" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemToReg MemToReg:comb_233 " "Info: Elaborating entity \"MemToReg\" for hierarchy \"MemToReg:comb_233\"" {  } { { "CPU.v" "comb_233" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "A Rgistrador " "Error: Node instance \"A\" instantiates undefined entity \"Rgistrador\"" {  } { { "CPU.v" "A" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 77 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "B Rgistrador " "Error: Node instance \"B\" instantiates undefined entity \"Rgistrador\"" {  } { { "CPU.v" "B" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 78 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ALUOut Rgistrador " "Error: Node instance \"ALUOut\" instantiates undefined entity \"Rgistrador\"" {  } { { "CPU.v" "ALUOut" { Text "C:/Users/lssa/Desktop/ProjetoHardware/CPU.v" 79 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 18 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4493 " "Error: Peak virtual memory: 4493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 08 18:20:04 2019 " "Error: Processing ended: Tue Oct 08 18:20:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Error: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 18 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
