{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 12:13:20 2017 " "Info: Processing started: Thu May 11 12:13:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialRxTx -c SerialRxTx " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SerialRxTx -c SerialRxTx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialrx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serialrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialRx " "Info: Found entity 1: SerialRx" {  } { { "SerialRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialtx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serialtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialTx " "Info: Found entity 1: SerialTx" {  } { { "SerialTx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialtxrx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serialtxrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialTxRx " "Info: Found entity 1: SerialTxRx" {  } { { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialtx2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serialtx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialTx2 " "Info: Found entity 1: SerialTx2" {  } { { "SerialTx2.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialtx3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serialtx3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialTx3 " "Info: Found entity 1: SerialTx3" {  } { { "SerialTx3.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx3.v" 67 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialrx4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serialrx4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialRx4 " "Info: Found entity 1: SerialRx4" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerialTxRx " "Info: Elaborating entity \"SerialTxRx\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialTx3 SerialTx3:Tx " "Info: Elaborating entity \"SerialTx3\" for hierarchy \"SerialTx3:Tx\"" {  } { { "SerialTxRx.v" "Tx" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count SerialTx3.v(84) " "Warning (10235): Verilog HDL Always Construct warning at SerialTx3.v(84): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SerialTx3.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx3.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialRx4 SerialRx4:Rx " "Info: Elaborating entity \"SerialRx4\" for hierarchy \"SerialRx4:Rx\"" {  } { { "SerialTxRx.v" "Rx" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PDout\[0\] SerialRx4.v(58) " "Info (10041): Inferred latch for \"PDout\[0\]\" at SerialRx4.v(58)" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PDout\[1\] SerialRx4.v(58) " "Info (10041): Inferred latch for \"PDout\[1\]\" at SerialRx4.v(58)" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PDout\[2\] SerialRx4.v(58) " "Info (10041): Inferred latch for \"PDout\[2\]\" at SerialRx4.v(58)" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PDout\[3\] SerialRx4.v(58) " "Info (10041): Inferred latch for \"PDout\[3\]\" at SerialRx4.v(58)" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PDout\[4\] SerialRx4.v(58) " "Info (10041): Inferred latch for \"PDout\[4\]\" at SerialRx4.v(58)" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PDout\[5\] SerialRx4.v(58) " "Info (10041): Inferred latch for \"PDout\[5\]\" at SerialRx4.v(58)" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PDout\[6\] SerialRx4.v(58) " "Info (10041): Inferred latch for \"PDout\[6\]\" at SerialRx4.v(58)" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PDout\[7\] SerialRx4.v(58) " "Info (10041): Inferred latch for \"PDout\[7\]\" at SerialRx4.v(58)" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SerialRxTx " "Warning: Ignored assignments for entity \"SerialRxTx\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity SerialRxTx -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity SerialRxTx -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SerialRxTx -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity SerialRxTx -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Info: Implemented 49 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 12:13:22 2017 " "Info: Processing ended: Thu May 11 12:13:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
