
selfDriving_RCcar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa08  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  0800aba8  0800aba8  0000bba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800acd4  0800acd4  0000c06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800acd4  0800acd4  0000bcd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800acdc  0800acdc  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800acdc  0800acdc  0000bcdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ace0  0800ace0  0000bce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800ace4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005044  2000006c  0800ad50  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200050b0  0800ad50  0000c0b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b815  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004037  00000000  00000000  000278b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a0  00000000  00000000  0002b8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001175  00000000  00000000  0002cf88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001abaf  00000000  00000000  0002e0fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b7e8  00000000  00000000  00048cac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b59f  00000000  00000000  00064494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ffa33  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006610  00000000  00000000  000ffa78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00106088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ab90 	.word	0x0800ab90

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	0800ab90 	.word	0x0800ab90

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b96a 	b.w	8000de8 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	460c      	mov	r4, r1
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d14e      	bne.n	8000bd6 <__udivmoddi4+0xaa>
 8000b38:	4694      	mov	ip, r2
 8000b3a:	458c      	cmp	ip, r1
 8000b3c:	4686      	mov	lr, r0
 8000b3e:	fab2 f282 	clz	r2, r2
 8000b42:	d962      	bls.n	8000c0a <__udivmoddi4+0xde>
 8000b44:	b14a      	cbz	r2, 8000b5a <__udivmoddi4+0x2e>
 8000b46:	f1c2 0320 	rsb	r3, r2, #32
 8000b4a:	4091      	lsls	r1, r2
 8000b4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b54:	4319      	orrs	r1, r3
 8000b56:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b5a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b5e:	fa1f f68c 	uxth.w	r6, ip
 8000b62:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b66:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b6a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b72:	fb04 f106 	mul.w	r1, r4, r6
 8000b76:	4299      	cmp	r1, r3
 8000b78:	d90a      	bls.n	8000b90 <__udivmoddi4+0x64>
 8000b7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b7e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b82:	f080 8112 	bcs.w	8000daa <__udivmoddi4+0x27e>
 8000b86:	4299      	cmp	r1, r3
 8000b88:	f240 810f 	bls.w	8000daa <__udivmoddi4+0x27e>
 8000b8c:	3c02      	subs	r4, #2
 8000b8e:	4463      	add	r3, ip
 8000b90:	1a59      	subs	r1, r3, r1
 8000b92:	fa1f f38e 	uxth.w	r3, lr
 8000b96:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b9a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ba2:	fb00 f606 	mul.w	r6, r0, r6
 8000ba6:	429e      	cmp	r6, r3
 8000ba8:	d90a      	bls.n	8000bc0 <__udivmoddi4+0x94>
 8000baa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bae:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bb2:	f080 80fc 	bcs.w	8000dae <__udivmoddi4+0x282>
 8000bb6:	429e      	cmp	r6, r3
 8000bb8:	f240 80f9 	bls.w	8000dae <__udivmoddi4+0x282>
 8000bbc:	4463      	add	r3, ip
 8000bbe:	3802      	subs	r0, #2
 8000bc0:	1b9b      	subs	r3, r3, r6
 8000bc2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	b11d      	cbz	r5, 8000bd2 <__udivmoddi4+0xa6>
 8000bca:	40d3      	lsrs	r3, r2
 8000bcc:	2200      	movs	r2, #0
 8000bce:	e9c5 3200 	strd	r3, r2, [r5]
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d905      	bls.n	8000be6 <__udivmoddi4+0xba>
 8000bda:	b10d      	cbz	r5, 8000be0 <__udivmoddi4+0xb4>
 8000bdc:	e9c5 0100 	strd	r0, r1, [r5]
 8000be0:	2100      	movs	r1, #0
 8000be2:	4608      	mov	r0, r1
 8000be4:	e7f5      	b.n	8000bd2 <__udivmoddi4+0xa6>
 8000be6:	fab3 f183 	clz	r1, r3
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d146      	bne.n	8000c7c <__udivmoddi4+0x150>
 8000bee:	42a3      	cmp	r3, r4
 8000bf0:	d302      	bcc.n	8000bf8 <__udivmoddi4+0xcc>
 8000bf2:	4290      	cmp	r0, r2
 8000bf4:	f0c0 80f0 	bcc.w	8000dd8 <__udivmoddi4+0x2ac>
 8000bf8:	1a86      	subs	r6, r0, r2
 8000bfa:	eb64 0303 	sbc.w	r3, r4, r3
 8000bfe:	2001      	movs	r0, #1
 8000c00:	2d00      	cmp	r5, #0
 8000c02:	d0e6      	beq.n	8000bd2 <__udivmoddi4+0xa6>
 8000c04:	e9c5 6300 	strd	r6, r3, [r5]
 8000c08:	e7e3      	b.n	8000bd2 <__udivmoddi4+0xa6>
 8000c0a:	2a00      	cmp	r2, #0
 8000c0c:	f040 8090 	bne.w	8000d30 <__udivmoddi4+0x204>
 8000c10:	eba1 040c 	sub.w	r4, r1, ip
 8000c14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c18:	fa1f f78c 	uxth.w	r7, ip
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb08 4416 	mls	r4, r8, r6, r4
 8000c2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c2e:	fb07 f006 	mul.w	r0, r7, r6
 8000c32:	4298      	cmp	r0, r3
 8000c34:	d908      	bls.n	8000c48 <__udivmoddi4+0x11c>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c3e:	d202      	bcs.n	8000c46 <__udivmoddi4+0x11a>
 8000c40:	4298      	cmp	r0, r3
 8000c42:	f200 80cd 	bhi.w	8000de0 <__udivmoddi4+0x2b4>
 8000c46:	4626      	mov	r6, r4
 8000c48:	1a1c      	subs	r4, r3, r0
 8000c4a:	fa1f f38e 	uxth.w	r3, lr
 8000c4e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c52:	fb08 4410 	mls	r4, r8, r0, r4
 8000c56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c5a:	fb00 f707 	mul.w	r7, r0, r7
 8000c5e:	429f      	cmp	r7, r3
 8000c60:	d908      	bls.n	8000c74 <__udivmoddi4+0x148>
 8000c62:	eb1c 0303 	adds.w	r3, ip, r3
 8000c66:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c6a:	d202      	bcs.n	8000c72 <__udivmoddi4+0x146>
 8000c6c:	429f      	cmp	r7, r3
 8000c6e:	f200 80b0 	bhi.w	8000dd2 <__udivmoddi4+0x2a6>
 8000c72:	4620      	mov	r0, r4
 8000c74:	1bdb      	subs	r3, r3, r7
 8000c76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7a:	e7a5      	b.n	8000bc8 <__udivmoddi4+0x9c>
 8000c7c:	f1c1 0620 	rsb	r6, r1, #32
 8000c80:	408b      	lsls	r3, r1
 8000c82:	fa22 f706 	lsr.w	r7, r2, r6
 8000c86:	431f      	orrs	r7, r3
 8000c88:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c8c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c90:	ea43 030c 	orr.w	r3, r3, ip
 8000c94:	40f4      	lsrs	r4, r6
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	0c38      	lsrs	r0, r7, #16
 8000c9c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ca0:	fbb4 fef0 	udiv	lr, r4, r0
 8000ca4:	fa1f fc87 	uxth.w	ip, r7
 8000ca8:	fb00 441e 	mls	r4, r0, lr, r4
 8000cac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cb0:	fb0e f90c 	mul.w	r9, lr, ip
 8000cb4:	45a1      	cmp	r9, r4
 8000cb6:	fa02 f201 	lsl.w	r2, r2, r1
 8000cba:	d90a      	bls.n	8000cd2 <__udivmoddi4+0x1a6>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000cc2:	f080 8084 	bcs.w	8000dce <__udivmoddi4+0x2a2>
 8000cc6:	45a1      	cmp	r9, r4
 8000cc8:	f240 8081 	bls.w	8000dce <__udivmoddi4+0x2a2>
 8000ccc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cd0:	443c      	add	r4, r7
 8000cd2:	eba4 0409 	sub.w	r4, r4, r9
 8000cd6:	fa1f f983 	uxth.w	r9, r3
 8000cda:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cde:	fb00 4413 	mls	r4, r0, r3, r4
 8000ce2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ce6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cea:	45a4      	cmp	ip, r4
 8000cec:	d907      	bls.n	8000cfe <__udivmoddi4+0x1d2>
 8000cee:	193c      	adds	r4, r7, r4
 8000cf0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cf4:	d267      	bcs.n	8000dc6 <__udivmoddi4+0x29a>
 8000cf6:	45a4      	cmp	ip, r4
 8000cf8:	d965      	bls.n	8000dc6 <__udivmoddi4+0x29a>
 8000cfa:	3b02      	subs	r3, #2
 8000cfc:	443c      	add	r4, r7
 8000cfe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d02:	fba0 9302 	umull	r9, r3, r0, r2
 8000d06:	eba4 040c 	sub.w	r4, r4, ip
 8000d0a:	429c      	cmp	r4, r3
 8000d0c:	46ce      	mov	lr, r9
 8000d0e:	469c      	mov	ip, r3
 8000d10:	d351      	bcc.n	8000db6 <__udivmoddi4+0x28a>
 8000d12:	d04e      	beq.n	8000db2 <__udivmoddi4+0x286>
 8000d14:	b155      	cbz	r5, 8000d2c <__udivmoddi4+0x200>
 8000d16:	ebb8 030e 	subs.w	r3, r8, lr
 8000d1a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d22:	40cb      	lsrs	r3, r1
 8000d24:	431e      	orrs	r6, r3
 8000d26:	40cc      	lsrs	r4, r1
 8000d28:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e750      	b.n	8000bd2 <__udivmoddi4+0xa6>
 8000d30:	f1c2 0320 	rsb	r3, r2, #32
 8000d34:	fa20 f103 	lsr.w	r1, r0, r3
 8000d38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d3c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d40:	4094      	lsls	r4, r2
 8000d42:	430c      	orrs	r4, r1
 8000d44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d48:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d4c:	fa1f f78c 	uxth.w	r7, ip
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3110 	mls	r1, r8, r0, r3
 8000d58:	0c23      	lsrs	r3, r4, #16
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb00 f107 	mul.w	r1, r0, r7
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x24c>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d6e:	d22c      	bcs.n	8000dca <__udivmoddi4+0x29e>
 8000d70:	4299      	cmp	r1, r3
 8000d72:	d92a      	bls.n	8000dca <__udivmoddi4+0x29e>
 8000d74:	3802      	subs	r0, #2
 8000d76:	4463      	add	r3, ip
 8000d78:	1a5b      	subs	r3, r3, r1
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d80:	fb08 3311 	mls	r3, r8, r1, r3
 8000d84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d88:	fb01 f307 	mul.w	r3, r1, r7
 8000d8c:	42a3      	cmp	r3, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x276>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d98:	d213      	bcs.n	8000dc2 <__udivmoddi4+0x296>
 8000d9a:	42a3      	cmp	r3, r4
 8000d9c:	d911      	bls.n	8000dc2 <__udivmoddi4+0x296>
 8000d9e:	3902      	subs	r1, #2
 8000da0:	4464      	add	r4, ip
 8000da2:	1ae4      	subs	r4, r4, r3
 8000da4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000da8:	e739      	b.n	8000c1e <__udivmoddi4+0xf2>
 8000daa:	4604      	mov	r4, r0
 8000dac:	e6f0      	b.n	8000b90 <__udivmoddi4+0x64>
 8000dae:	4608      	mov	r0, r1
 8000db0:	e706      	b.n	8000bc0 <__udivmoddi4+0x94>
 8000db2:	45c8      	cmp	r8, r9
 8000db4:	d2ae      	bcs.n	8000d14 <__udivmoddi4+0x1e8>
 8000db6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000dba:	eb63 0c07 	sbc.w	ip, r3, r7
 8000dbe:	3801      	subs	r0, #1
 8000dc0:	e7a8      	b.n	8000d14 <__udivmoddi4+0x1e8>
 8000dc2:	4631      	mov	r1, r6
 8000dc4:	e7ed      	b.n	8000da2 <__udivmoddi4+0x276>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	e799      	b.n	8000cfe <__udivmoddi4+0x1d2>
 8000dca:	4630      	mov	r0, r6
 8000dcc:	e7d4      	b.n	8000d78 <__udivmoddi4+0x24c>
 8000dce:	46d6      	mov	lr, sl
 8000dd0:	e77f      	b.n	8000cd2 <__udivmoddi4+0x1a6>
 8000dd2:	4463      	add	r3, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	e74d      	b.n	8000c74 <__udivmoddi4+0x148>
 8000dd8:	4606      	mov	r6, r0
 8000dda:	4623      	mov	r3, r4
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e70f      	b.n	8000c00 <__udivmoddi4+0xd4>
 8000de0:	3e02      	subs	r6, #2
 8000de2:	4463      	add	r3, ip
 8000de4:	e730      	b.n	8000c48 <__udivmoddi4+0x11c>
 8000de6:	bf00      	nop

08000de8 <__aeabi_idiv0>:
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	607b      	str	r3, [r7, #4]
 8000df6:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea4 <MX_DMA_Init+0xb8>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	4a2a      	ldr	r2, [pc, #168]	@ (8000ea4 <MX_DMA_Init+0xb8>)
 8000dfc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e02:	4b28      	ldr	r3, [pc, #160]	@ (8000ea4 <MX_DMA_Init+0xb8>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	603b      	str	r3, [r7, #0]
 8000e12:	4b24      	ldr	r3, [pc, #144]	@ (8000ea4 <MX_DMA_Init+0xb8>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	4a23      	ldr	r2, [pc, #140]	@ (8000ea4 <MX_DMA_Init+0xb8>)
 8000e18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1e:	4b21      	ldr	r3, [pc, #132]	@ (8000ea4 <MX_DMA_Init+0xb8>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e26:	603b      	str	r3, [r7, #0]
 8000e28:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2105      	movs	r1, #5
 8000e2e:	200b      	movs	r0, #11
 8000e30:	f001 fffe 	bl	8002e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e34:	200b      	movs	r0, #11
 8000e36:	f002 f817 	bl	8002e68 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2105      	movs	r1, #5
 8000e3e:	200d      	movs	r0, #13
 8000e40:	f001 fff6 	bl	8002e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000e44:	200d      	movs	r0, #13
 8000e46:	f002 f80f 	bl	8002e68 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2105      	movs	r1, #5
 8000e4e:	200e      	movs	r0, #14
 8000e50:	f001 ffee 	bl	8002e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000e54:	200e      	movs	r0, #14
 8000e56:	f002 f807 	bl	8002e68 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2105      	movs	r1, #5
 8000e5e:	200f      	movs	r0, #15
 8000e60:	f001 ffe6 	bl	8002e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000e64:	200f      	movs	r0, #15
 8000e66:	f001 ffff 	bl	8002e68 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2105      	movs	r1, #5
 8000e6e:	2010      	movs	r0, #16
 8000e70:	f001 ffde 	bl	8002e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000e74:	2010      	movs	r0, #16
 8000e76:	f001 fff7 	bl	8002e68 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2105      	movs	r1, #5
 8000e7e:	202f      	movs	r0, #47	@ 0x2f
 8000e80:	f001 ffd6 	bl	8002e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000e84:	202f      	movs	r0, #47	@ 0x2f
 8000e86:	f001 ffef 	bl	8002e68 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2105      	movs	r1, #5
 8000e8e:	203a      	movs	r0, #58	@ 0x3a
 8000e90:	f001 ffce 	bl	8002e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000e94:	203a      	movs	r0, #58	@ 0x3a
 8000e96:	f001 ffe7 	bl	8002e68 <HAL_NVIC_EnableIRQ>

}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40023800 	.word	0x40023800

08000ea8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of auto_drive_task */
  auto_drive_taskHandle = osThreadNew(StartTask_auto_drive, NULL, &auto_drive_task_attributes);
 8000eac:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee0 <MX_FREERTOS_Init+0x38>)
 8000eae:	2100      	movs	r1, #0
 8000eb0:	480c      	ldr	r0, [pc, #48]	@ (8000ee4 <MX_FREERTOS_Init+0x3c>)
 8000eb2:	f006 f975 	bl	80071a0 <osThreadNew>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ee8 <MX_FREERTOS_Init+0x40>)
 8000eba:	6013      	str	r3, [r2, #0]

  /* creation of get_echo_time */
  get_echo_timeHandle = osThreadNew(StartTask_get_echo_time, NULL, &get_echo_time_attributes);
 8000ebc:	4a0b      	ldr	r2, [pc, #44]	@ (8000eec <MX_FREERTOS_Init+0x44>)
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	480b      	ldr	r0, [pc, #44]	@ (8000ef0 <MX_FREERTOS_Init+0x48>)
 8000ec2:	f006 f96d 	bl	80071a0 <osThreadNew>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef4 <MX_FREERTOS_Init+0x4c>)
 8000eca:	6013      	str	r3, [r2, #0]

  /* creation of print_sensor_va */
  print_sensor_vaHandle = osThreadNew(StartTask_print_sensor_value, NULL, &print_sensor_va_attributes);
 8000ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef8 <MX_FREERTOS_Init+0x50>)
 8000ece:	2100      	movs	r1, #0
 8000ed0:	480a      	ldr	r0, [pc, #40]	@ (8000efc <MX_FREERTOS_Init+0x54>)
 8000ed2:	f006 f965 	bl	80071a0 <osThreadNew>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a09      	ldr	r2, [pc, #36]	@ (8000f00 <MX_FREERTOS_Init+0x58>)
 8000eda:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	0800ac14 	.word	0x0800ac14
 8000ee4:	08000f09 	.word	0x08000f09
 8000ee8:	20000088 	.word	0x20000088
 8000eec:	0800ac38 	.word	0x0800ac38
 8000ef0:	080012e5 	.word	0x080012e5
 8000ef4:	2000008c 	.word	0x2000008c
 8000ef8:	0800ac5c 	.word	0x0800ac5c
 8000efc:	0800136d 	.word	0x0800136d
 8000f00:	20000090 	.word	0x20000090
 8000f04:	00000000 	.word	0x00000000

08000f08 <StartTask_auto_drive>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_auto_drive */
void StartTask_auto_drive(void *argument)
{
 8000f08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f0c:	b086      	sub	sp, #24
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_auto_drive */
  /* Infinite loop */
  for(;;)
  {

	float k_straight = (echo_center_time_us - DIRECTION_THRESHOLD) * STRAIGHT_SENSITIVITY;
 8000f12:	4bc1      	ldr	r3, [pc, #772]	@ (8001218 <StartTask_auto_drive+0x310>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fb04 	bl	8000524 <__aeabi_i2d>
 8000f1c:	a3ba      	add	r3, pc, #744	@ (adr r3, 8001208 <StartTask_auto_drive+0x300>)
 8000f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f22:	f7ff f9b1 	bl	8000288 <__aeabi_dsub>
 8000f26:	4602      	mov	r2, r0
 8000f28:	460b      	mov	r3, r1
 8000f2a:	4610      	mov	r0, r2
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	a3b8      	add	r3, pc, #736	@ (adr r3, 8001210 <StartTask_auto_drive+0x308>)
 8000f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f34:	f7ff fb60 	bl	80005f8 <__aeabi_dmul>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	460b      	mov	r3, r1
 8000f3c:	4610      	mov	r0, r2
 8000f3e:	4619      	mov	r1, r3
 8000f40:	f7ff fd8c 	bl	8000a5c <__aeabi_d2f>
 8000f44:	4603      	mov	r3, r0
 8000f46:	617b      	str	r3, [r7, #20]
	if (k_straight > 100.0) k_straight = 100.0;
 8000f48:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f4c:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 800121c <StartTask_auto_drive+0x314>
 8000f50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f58:	dd01      	ble.n	8000f5e <StartTask_auto_drive+0x56>
 8000f5a:	4bb1      	ldr	r3, [pc, #708]	@ (8001220 <StartTask_auto_drive+0x318>)
 8000f5c:	617b      	str	r3, [r7, #20]

	float k_curve = (echo_left_time_us - echo_right_time_us) * TURN_SENSITIVITY;
 8000f5e:	4bb1      	ldr	r3, [pc, #708]	@ (8001224 <StartTask_auto_drive+0x31c>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	4bb1      	ldr	r3, [pc, #708]	@ (8001228 <StartTask_auto_drive+0x320>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fadb 	bl	8000524 <__aeabi_i2d>
 8000f6e:	f04f 0200 	mov.w	r2, #0
 8000f72:	4bae      	ldr	r3, [pc, #696]	@ (800122c <StartTask_auto_drive+0x324>)
 8000f74:	f7ff fb40 	bl	80005f8 <__aeabi_dmul>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	4610      	mov	r0, r2
 8000f7e:	4619      	mov	r1, r3
 8000f80:	f7ff fd6c 	bl	8000a5c <__aeabi_d2f>
 8000f84:	4603      	mov	r3, r0
 8000f86:	613b      	str	r3, [r7, #16]
	if (k_curve > 100.0) k_curve = 100.0;
 8000f88:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f8c:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 800121c <StartTask_auto_drive+0x314>
 8000f90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f98:	dd02      	ble.n	8000fa0 <StartTask_auto_drive+0x98>
 8000f9a:	4ba1      	ldr	r3, [pc, #644]	@ (8001220 <StartTask_auto_drive+0x318>)
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	e00a      	b.n	8000fb6 <StartTask_auto_drive+0xae>
	else if (k_curve < -100.0) k_curve = -100.0;
 8000fa0:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fa4:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8001230 <StartTask_auto_drive+0x328>
 8000fa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb0:	d501      	bpl.n	8000fb6 <StartTask_auto_drive+0xae>
 8000fb2:	4ba0      	ldr	r3, [pc, #640]	@ (8001234 <StartTask_auto_drive+0x32c>)
 8000fb4:	613b      	str	r3, [r7, #16]

	float k_curve_factor;
	if (k_curve >= 0) k_curve_factor = k_curve;
 8000fb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc2:	db02      	blt.n	8000fca <StartTask_auto_drive+0xc2>
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	e005      	b.n	8000fd6 <StartTask_auto_drive+0xce>
	else k_curve_factor = -1 * k_curve;
 8000fca:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fce:	eef1 7a67 	vneg.f32	s15, s15
 8000fd2:	edc7 7a03 	vstr	s15, [r7, #12]

	left_motor_duty_float = k_straight + ((100.0 - k_curve_factor) / 100.0 * k_curve);
 8000fd6:	6978      	ldr	r0, [r7, #20]
 8000fd8:	f7ff fab6 	bl	8000548 <__aeabi_f2d>
 8000fdc:	4604      	mov	r4, r0
 8000fde:	460d      	mov	r5, r1
 8000fe0:	68f8      	ldr	r0, [r7, #12]
 8000fe2:	f7ff fab1 	bl	8000548 <__aeabi_f2d>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	f04f 0000 	mov.w	r0, #0
 8000fee:	4992      	ldr	r1, [pc, #584]	@ (8001238 <StartTask_auto_drive+0x330>)
 8000ff0:	f7ff f94a 	bl	8000288 <__aeabi_dsub>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	4b8d      	ldr	r3, [pc, #564]	@ (8001238 <StartTask_auto_drive+0x330>)
 8001002:	f7ff fc23 	bl	800084c <__aeabi_ddiv>
 8001006:	4602      	mov	r2, r0
 8001008:	460b      	mov	r3, r1
 800100a:	4690      	mov	r8, r2
 800100c:	4699      	mov	r9, r3
 800100e:	6938      	ldr	r0, [r7, #16]
 8001010:	f7ff fa9a 	bl	8000548 <__aeabi_f2d>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	4640      	mov	r0, r8
 800101a:	4649      	mov	r1, r9
 800101c:	f7ff faec 	bl	80005f8 <__aeabi_dmul>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4620      	mov	r0, r4
 8001026:	4629      	mov	r1, r5
 8001028:	f7ff f930 	bl	800028c <__adddf3>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4610      	mov	r0, r2
 8001032:	4619      	mov	r1, r3
 8001034:	f7ff fd12 	bl	8000a5c <__aeabi_d2f>
 8001038:	4603      	mov	r3, r0
 800103a:	4a80      	ldr	r2, [pc, #512]	@ (800123c <StartTask_auto_drive+0x334>)
 800103c:	6013      	str	r3, [r2, #0]
	right_motor_duty_float = k_straight - ((100.0 - k_curve_factor) / 100.0 * k_curve);
 800103e:	6978      	ldr	r0, [r7, #20]
 8001040:	f7ff fa82 	bl	8000548 <__aeabi_f2d>
 8001044:	4604      	mov	r4, r0
 8001046:	460d      	mov	r5, r1
 8001048:	68f8      	ldr	r0, [r7, #12]
 800104a:	f7ff fa7d 	bl	8000548 <__aeabi_f2d>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	f04f 0000 	mov.w	r0, #0
 8001056:	4978      	ldr	r1, [pc, #480]	@ (8001238 <StartTask_auto_drive+0x330>)
 8001058:	f7ff f916 	bl	8000288 <__aeabi_dsub>
 800105c:	4602      	mov	r2, r0
 800105e:	460b      	mov	r3, r1
 8001060:	4610      	mov	r0, r2
 8001062:	4619      	mov	r1, r3
 8001064:	f04f 0200 	mov.w	r2, #0
 8001068:	4b73      	ldr	r3, [pc, #460]	@ (8001238 <StartTask_auto_drive+0x330>)
 800106a:	f7ff fbef 	bl	800084c <__aeabi_ddiv>
 800106e:	4602      	mov	r2, r0
 8001070:	460b      	mov	r3, r1
 8001072:	4690      	mov	r8, r2
 8001074:	4699      	mov	r9, r3
 8001076:	6938      	ldr	r0, [r7, #16]
 8001078:	f7ff fa66 	bl	8000548 <__aeabi_f2d>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4640      	mov	r0, r8
 8001082:	4649      	mov	r1, r9
 8001084:	f7ff fab8 	bl	80005f8 <__aeabi_dmul>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4620      	mov	r0, r4
 800108e:	4629      	mov	r1, r5
 8001090:	f7ff f8fa 	bl	8000288 <__aeabi_dsub>
 8001094:	4602      	mov	r2, r0
 8001096:	460b      	mov	r3, r1
 8001098:	4610      	mov	r0, r2
 800109a:	4619      	mov	r1, r3
 800109c:	f7ff fcde 	bl	8000a5c <__aeabi_d2f>
 80010a0:	4603      	mov	r3, r0
 80010a2:	4a67      	ldr	r2, [pc, #412]	@ (8001240 <StartTask_auto_drive+0x338>)
 80010a4:	6013      	str	r3, [r2, #0]

	left_motor_duty_int_raw = (int) left_motor_duty_float;
 80010a6:	4b65      	ldr	r3, [pc, #404]	@ (800123c <StartTask_auto_drive+0x334>)
 80010a8:	edd3 7a00 	vldr	s15, [r3]
 80010ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010b0:	ee17 2a90 	vmov	r2, s15
 80010b4:	4b63      	ldr	r3, [pc, #396]	@ (8001244 <StartTask_auto_drive+0x33c>)
 80010b6:	601a      	str	r2, [r3, #0]
	right_motor_duty_int_raw = (int) right_motor_duty_float;
 80010b8:	4b61      	ldr	r3, [pc, #388]	@ (8001240 <StartTask_auto_drive+0x338>)
 80010ba:	edd3 7a00 	vldr	s15, [r3]
 80010be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010c2:	ee17 2a90 	vmov	r2, s15
 80010c6:	4b60      	ldr	r3, [pc, #384]	@ (8001248 <StartTask_auto_drive+0x340>)
 80010c8:	601a      	str	r2, [r3, #0]

	// left motor correction
	if (left_motor_duty_float > 100) left_motor_duty_int = 100;
 80010ca:	4b5c      	ldr	r3, [pc, #368]	@ (800123c <StartTask_auto_drive+0x334>)
 80010cc:	edd3 7a00 	vldr	s15, [r3]
 80010d0:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 800121c <StartTask_auto_drive+0x314>
 80010d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010dc:	dd03      	ble.n	80010e6 <StartTask_auto_drive+0x1de>
 80010de:	4b5b      	ldr	r3, [pc, #364]	@ (800124c <StartTask_auto_drive+0x344>)
 80010e0:	2264      	movs	r2, #100	@ 0x64
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	e044      	b.n	8001170 <StartTask_auto_drive+0x268>
	else if (left_motor_duty_float < -100) left_motor_duty_int = -100;
 80010e6:	4b55      	ldr	r3, [pc, #340]	@ (800123c <StartTask_auto_drive+0x334>)
 80010e8:	edd3 7a00 	vldr	s15, [r3]
 80010ec:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001230 <StartTask_auto_drive+0x328>
 80010f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f8:	d504      	bpl.n	8001104 <StartTask_auto_drive+0x1fc>
 80010fa:	4b54      	ldr	r3, [pc, #336]	@ (800124c <StartTask_auto_drive+0x344>)
 80010fc:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	e035      	b.n	8001170 <StartTask_auto_drive+0x268>
	else if (left_motor_duty_float < 40 && left_motor_duty_float >= 0) left_motor_duty_int = 40;
 8001104:	4b4d      	ldr	r3, [pc, #308]	@ (800123c <StartTask_auto_drive+0x334>)
 8001106:	edd3 7a00 	vldr	s15, [r3]
 800110a:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001250 <StartTask_auto_drive+0x348>
 800110e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001116:	d50b      	bpl.n	8001130 <StartTask_auto_drive+0x228>
 8001118:	4b48      	ldr	r3, [pc, #288]	@ (800123c <StartTask_auto_drive+0x334>)
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001126:	db03      	blt.n	8001130 <StartTask_auto_drive+0x228>
 8001128:	4b48      	ldr	r3, [pc, #288]	@ (800124c <StartTask_auto_drive+0x344>)
 800112a:	2228      	movs	r2, #40	@ 0x28
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	e01f      	b.n	8001170 <StartTask_auto_drive+0x268>
	else if (left_motor_duty_float > -40 && left_motor_duty_float < 0) left_motor_duty_int = -40;
 8001130:	4b42      	ldr	r3, [pc, #264]	@ (800123c <StartTask_auto_drive+0x334>)
 8001132:	edd3 7a00 	vldr	s15, [r3]
 8001136:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001254 <StartTask_auto_drive+0x34c>
 800113a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800113e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001142:	dd0c      	ble.n	800115e <StartTask_auto_drive+0x256>
 8001144:	4b3d      	ldr	r3, [pc, #244]	@ (800123c <StartTask_auto_drive+0x334>)
 8001146:	edd3 7a00 	vldr	s15, [r3]
 800114a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800114e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001152:	d504      	bpl.n	800115e <StartTask_auto_drive+0x256>
 8001154:	4b3d      	ldr	r3, [pc, #244]	@ (800124c <StartTask_auto_drive+0x344>)
 8001156:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	e008      	b.n	8001170 <StartTask_auto_drive+0x268>
	else left_motor_duty_int = (int) left_motor_duty_float;
 800115e:	4b37      	ldr	r3, [pc, #220]	@ (800123c <StartTask_auto_drive+0x334>)
 8001160:	edd3 7a00 	vldr	s15, [r3]
 8001164:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001168:	ee17 2a90 	vmov	r2, s15
 800116c:	4b37      	ldr	r3, [pc, #220]	@ (800124c <StartTask_auto_drive+0x344>)
 800116e:	601a      	str	r2, [r3, #0]

	// right motor correction
	if (right_motor_duty_float > 100) right_motor_duty_int = 100;
 8001170:	4b33      	ldr	r3, [pc, #204]	@ (8001240 <StartTask_auto_drive+0x338>)
 8001172:	edd3 7a00 	vldr	s15, [r3]
 8001176:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800121c <StartTask_auto_drive+0x314>
 800117a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800117e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001182:	dd03      	ble.n	800118c <StartTask_auto_drive+0x284>
 8001184:	4b34      	ldr	r3, [pc, #208]	@ (8001258 <StartTask_auto_drive+0x350>)
 8001186:	2264      	movs	r2, #100	@ 0x64
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	e070      	b.n	800126e <StartTask_auto_drive+0x366>
	else if (right_motor_duty_float < -100) right_motor_duty_int = -100;
 800118c:	4b2c      	ldr	r3, [pc, #176]	@ (8001240 <StartTask_auto_drive+0x338>)
 800118e:	edd3 7a00 	vldr	s15, [r3]
 8001192:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001230 <StartTask_auto_drive+0x328>
 8001196:	eef4 7ac7 	vcmpe.f32	s15, s14
 800119a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119e:	d504      	bpl.n	80011aa <StartTask_auto_drive+0x2a2>
 80011a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001258 <StartTask_auto_drive+0x350>)
 80011a2:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	e061      	b.n	800126e <StartTask_auto_drive+0x366>
	else if (right_motor_duty_float < 40 && right_motor_duty_float >= 0) right_motor_duty_int = 40;
 80011aa:	4b25      	ldr	r3, [pc, #148]	@ (8001240 <StartTask_auto_drive+0x338>)
 80011ac:	edd3 7a00 	vldr	s15, [r3]
 80011b0:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001250 <StartTask_auto_drive+0x348>
 80011b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011bc:	d50b      	bpl.n	80011d6 <StartTask_auto_drive+0x2ce>
 80011be:	4b20      	ldr	r3, [pc, #128]	@ (8001240 <StartTask_auto_drive+0x338>)
 80011c0:	edd3 7a00 	vldr	s15, [r3]
 80011c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011cc:	db03      	blt.n	80011d6 <StartTask_auto_drive+0x2ce>
 80011ce:	4b22      	ldr	r3, [pc, #136]	@ (8001258 <StartTask_auto_drive+0x350>)
 80011d0:	2228      	movs	r2, #40	@ 0x28
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	e04b      	b.n	800126e <StartTask_auto_drive+0x366>
	else if (right_motor_duty_float > -40 && right_motor_duty_float < 0) right_motor_duty_int = -40;
 80011d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001240 <StartTask_auto_drive+0x338>)
 80011d8:	edd3 7a00 	vldr	s15, [r3]
 80011dc:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001254 <StartTask_auto_drive+0x34c>
 80011e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e8:	dd38      	ble.n	800125c <StartTask_auto_drive+0x354>
 80011ea:	4b15      	ldr	r3, [pc, #84]	@ (8001240 <StartTask_auto_drive+0x338>)
 80011ec:	edd3 7a00 	vldr	s15, [r3]
 80011f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f8:	d530      	bpl.n	800125c <StartTask_auto_drive+0x354>
 80011fa:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <StartTask_auto_drive+0x350>)
 80011fc:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	e034      	b.n	800126e <StartTask_auto_drive+0x366>
 8001204:	f3af 8000 	nop.w
 8001208:	00000000 	.word	0x00000000
 800120c:	40977000 	.word	0x40977000
 8001210:	9999999a 	.word	0x9999999a
 8001214:	3f999999 	.word	0x3f999999
 8001218:	2000009c 	.word	0x2000009c
 800121c:	42c80000 	.word	0x42c80000
 8001220:	42c80000 	.word	0x42c80000
 8001224:	20000098 	.word	0x20000098
 8001228:	200000a0 	.word	0x200000a0
 800122c:	3fd00000 	.word	0x3fd00000
 8001230:	c2c80000 	.word	0xc2c80000
 8001234:	c2c80000 	.word	0xc2c80000
 8001238:	40590000 	.word	0x40590000
 800123c:	200000c0 	.word	0x200000c0
 8001240:	200000c4 	.word	0x200000c4
 8001244:	200000d0 	.word	0x200000d0
 8001248:	200000d4 	.word	0x200000d4
 800124c:	200000c8 	.word	0x200000c8
 8001250:	42200000 	.word	0x42200000
 8001254:	c2200000 	.word	0xc2200000
 8001258:	200000cc 	.word	0x200000cc
	else right_motor_duty_int = (int) right_motor_duty_float;
 800125c:	4b1c      	ldr	r3, [pc, #112]	@ (80012d0 <StartTask_auto_drive+0x3c8>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001266:	ee17 2a90 	vmov	r2, s15
 800126a:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <StartTask_auto_drive+0x3cc>)
 800126c:	601a      	str	r2, [r3, #0]

	// arbitrary turn when too close to wall
	if ((left_motor_duty_int - right_motor_duty_int) < 25 && (left_motor_duty_int - right_motor_duty_int) > -25)
 800126e:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <StartTask_auto_drive+0x3d0>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	4b18      	ldr	r3, [pc, #96]	@ (80012d4 <StartTask_auto_drive+0x3cc>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	2b18      	cmp	r3, #24
 800127a:	dc16      	bgt.n	80012aa <StartTask_auto_drive+0x3a2>
 800127c:	4b16      	ldr	r3, [pc, #88]	@ (80012d8 <StartTask_auto_drive+0x3d0>)
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <StartTask_auto_drive+0x3cc>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	f113 0f18 	cmn.w	r3, #24
 800128a:	db0e      	blt.n	80012aa <StartTask_auto_drive+0x3a2>
	{
		if (arbitrary_turn_right_left) right_motor_duty_int += ARBITRARY_TURN_POWER_COMPENSATION;
 800128c:	4b13      	ldr	r3, [pc, #76]	@ (80012dc <StartTask_auto_drive+0x3d4>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d005      	beq.n	80012a0 <StartTask_auto_drive+0x398>
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <StartTask_auto_drive+0x3cc>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	3332      	adds	r3, #50	@ 0x32
 800129a:	4a0e      	ldr	r2, [pc, #56]	@ (80012d4 <StartTask_auto_drive+0x3cc>)
 800129c:	6013      	str	r3, [r2, #0]
 800129e:	e004      	b.n	80012aa <StartTask_auto_drive+0x3a2>
		else left_motor_duty_int += ARBITRARY_TURN_POWER_COMPENSATION;
 80012a0:	4b0d      	ldr	r3, [pc, #52]	@ (80012d8 <StartTask_auto_drive+0x3d0>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	3332      	adds	r3, #50	@ 0x32
 80012a6:	4a0c      	ldr	r2, [pc, #48]	@ (80012d8 <StartTask_auto_drive+0x3d0>)
 80012a8:	6013      	str	r3, [r2, #0]
	}

	if (mode_auto_manu) RCcar_set_motor_speed(left_motor_duty_int, right_motor_duty_int);
 80012aa:	4b0d      	ldr	r3, [pc, #52]	@ (80012e0 <StartTask_auto_drive+0x3d8>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d009      	beq.n	80012c6 <StartTask_auto_drive+0x3be>
 80012b2:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <StartTask_auto_drive+0x3d0>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	b25b      	sxtb	r3, r3
 80012b8:	4a06      	ldr	r2, [pc, #24]	@ (80012d4 <StartTask_auto_drive+0x3cc>)
 80012ba:	6812      	ldr	r2, [r2, #0]
 80012bc:	b252      	sxtb	r2, r2
 80012be:	4611      	mov	r1, r2
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fa73 	bl	80017ac <RCcar_set_motor_speed>

	osDelay(10);
 80012c6:	200a      	movs	r0, #10
 80012c8:	f005 fffc 	bl	80072c4 <osDelay>
  {
 80012cc:	e621      	b.n	8000f12 <StartTask_auto_drive+0xa>
 80012ce:	bf00      	nop
 80012d0:	200000c4 	.word	0x200000c4
 80012d4:	200000cc 	.word	0x200000cc
 80012d8:	200000c8 	.word	0x200000c8
 80012dc:	200000d8 	.word	0x200000d8
 80012e0:	200000a4 	.word	0x200000a4

080012e4 <StartTask_get_echo_time>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_get_echo_time */
void StartTask_get_echo_time(void *argument)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_get_echo_time */
  /* Infinite loop */
  for(;;)
  {
	if (echo_left_fall_time > echo_left_rise_time) echo_left_time_us = echo_left_fall_time - echo_left_rise_time;
 80012ec:	4b16      	ldr	r3, [pc, #88]	@ (8001348 <StartTask_get_echo_time+0x64>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4b16      	ldr	r3, [pc, #88]	@ (800134c <StartTask_get_echo_time+0x68>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d907      	bls.n	8001308 <StartTask_get_echo_time+0x24>
 80012f8:	4b13      	ldr	r3, [pc, #76]	@ (8001348 <StartTask_get_echo_time+0x64>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	4b13      	ldr	r3, [pc, #76]	@ (800134c <StartTask_get_echo_time+0x68>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	461a      	mov	r2, r3
 8001304:	4b12      	ldr	r3, [pc, #72]	@ (8001350 <StartTask_get_echo_time+0x6c>)
 8001306:	601a      	str	r2, [r3, #0]
	if (echo_center_fall_time > echo_center_rise_time) echo_center_time_us = echo_center_fall_time - echo_center_rise_time;
 8001308:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <StartTask_get_echo_time+0x70>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <StartTask_get_echo_time+0x74>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	429a      	cmp	r2, r3
 8001312:	d907      	bls.n	8001324 <StartTask_get_echo_time+0x40>
 8001314:	4b0f      	ldr	r3, [pc, #60]	@ (8001354 <StartTask_get_echo_time+0x70>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <StartTask_get_echo_time+0x74>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	461a      	mov	r2, r3
 8001320:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <StartTask_get_echo_time+0x78>)
 8001322:	601a      	str	r2, [r3, #0]
	if (echo_right_fall_time > echo_right_rise_time) echo_right_time_us = echo_right_fall_time - echo_right_rise_time;
 8001324:	4b0e      	ldr	r3, [pc, #56]	@ (8001360 <StartTask_get_echo_time+0x7c>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b0e      	ldr	r3, [pc, #56]	@ (8001364 <StartTask_get_echo_time+0x80>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	429a      	cmp	r2, r3
 800132e:	d907      	bls.n	8001340 <StartTask_get_echo_time+0x5c>
 8001330:	4b0b      	ldr	r3, [pc, #44]	@ (8001360 <StartTask_get_echo_time+0x7c>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <StartTask_get_echo_time+0x80>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	461a      	mov	r2, r3
 800133c:	4b0a      	ldr	r3, [pc, #40]	@ (8001368 <StartTask_get_echo_time+0x84>)
 800133e:	601a      	str	r2, [r3, #0]

    osDelay(10);
 8001340:	200a      	movs	r0, #10
 8001342:	f005 ffbf 	bl	80072c4 <osDelay>
	if (echo_left_fall_time > echo_left_rise_time) echo_left_time_us = echo_left_fall_time - echo_left_rise_time;
 8001346:	e7d1      	b.n	80012ec <StartTask_get_echo_time+0x8>
 8001348:	200000ac 	.word	0x200000ac
 800134c:	200000a8 	.word	0x200000a8
 8001350:	20000098 	.word	0x20000098
 8001354:	200000b4 	.word	0x200000b4
 8001358:	200000b0 	.word	0x200000b0
 800135c:	2000009c 	.word	0x2000009c
 8001360:	200000bc 	.word	0x200000bc
 8001364:	200000b8 	.word	0x200000b8
 8001368:	200000a0 	.word	0x200000a0

0800136c <StartTask_print_sensor_value>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_print_sensor_value */
void StartTask_print_sensor_value(void *argument)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_print_sensor_value */
  /* Infinite loop */
  for(;;)
  {
	printf("%5lu %5lu %5lu  ", echo_left_time_us, echo_center_time_us, echo_right_time_us);
 8001374:	4b10      	ldr	r3, [pc, #64]	@ (80013b8 <StartTask_print_sensor_value+0x4c>)
 8001376:	6819      	ldr	r1, [r3, #0]
 8001378:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <StartTask_print_sensor_value+0x50>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4b10      	ldr	r3, [pc, #64]	@ (80013c0 <StartTask_print_sensor_value+0x54>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4810      	ldr	r0, [pc, #64]	@ (80013c4 <StartTask_print_sensor_value+0x58>)
 8001382:	f008 fd33 	bl	8009dec <iprintf>
	printf("L: %+5d R:%+5d\n", left_motor_duty_int_raw, right_motor_duty_int_raw);
 8001386:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <StartTask_print_sensor_value+0x5c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a10      	ldr	r2, [pc, #64]	@ (80013cc <StartTask_print_sensor_value+0x60>)
 800138c:	6812      	ldr	r2, [r2, #0]
 800138e:	4619      	mov	r1, r3
 8001390:	480f      	ldr	r0, [pc, #60]	@ (80013d0 <StartTask_print_sensor_value+0x64>)
 8001392:	f008 fd2b 	bl	8009dec <iprintf>

	arbitrary_turn_right_left = !arbitrary_turn_right_left;
 8001396:	4b0f      	ldr	r3, [pc, #60]	@ (80013d4 <StartTask_print_sensor_value+0x68>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	bf0c      	ite	eq
 800139e:	2301      	moveq	r3, #1
 80013a0:	2300      	movne	r3, #0
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	461a      	mov	r2, r3
 80013a6:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <StartTask_print_sensor_value+0x68>)
 80013a8:	701a      	strb	r2, [r3, #0]

    osDelay(1000);
 80013aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013ae:	f005 ff89 	bl	80072c4 <osDelay>
	printf("%5lu %5lu %5lu  ", echo_left_time_us, echo_center_time_us, echo_right_time_us);
 80013b2:	bf00      	nop
 80013b4:	e7de      	b.n	8001374 <StartTask_print_sensor_value+0x8>
 80013b6:	bf00      	nop
 80013b8:	20000098 	.word	0x20000098
 80013bc:	2000009c 	.word	0x2000009c
 80013c0:	200000a0 	.word	0x200000a0
 80013c4:	0800abd8 	.word	0x0800abd8
 80013c8:	200000d0 	.word	0x200000d0
 80013cc:	200000d4 	.word	0x200000d4
 80013d0:	0800abec 	.word	0x0800abec
 80013d4:	200000d8 	.word	0x200000d8

080013d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b088      	sub	sp, #32
 80013dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	f107 030c 	add.w	r3, r7, #12
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	60bb      	str	r3, [r7, #8]
 80013f2:	4b20      	ldr	r3, [pc, #128]	@ (8001474 <MX_GPIO_Init+0x9c>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001474 <MX_GPIO_Init+0x9c>)
 80013f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001474 <MX_GPIO_Init+0x9c>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <MX_GPIO_Init+0x9c>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	4a18      	ldr	r2, [pc, #96]	@ (8001474 <MX_GPIO_Init+0x9c>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6313      	str	r3, [r2, #48]	@ 0x30
 800141a:	4b16      	ldr	r3, [pc, #88]	@ (8001474 <MX_GPIO_Init+0x9c>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	607b      	str	r3, [r7, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	603b      	str	r3, [r7, #0]
 800142a:	4b12      	ldr	r3, [pc, #72]	@ (8001474 <MX_GPIO_Init+0x9c>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	4a11      	ldr	r2, [pc, #68]	@ (8001474 <MX_GPIO_Init+0x9c>)
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	6313      	str	r3, [r2, #48]	@ 0x30
 8001436:	4b0f      	ldr	r3, [pc, #60]	@ (8001474 <MX_GPIO_Init+0x9c>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	603b      	str	r3, [r7, #0]
 8001440:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_motorDriver_IN1_Pin|GPIO_motorDriver_IN4_Pin|GPIO_motorDriver_IN3_Pin|GPIO_motorDriver_IN2_Pin, GPIO_PIN_RESET);
 8001442:	2200      	movs	r2, #0
 8001444:	f24e 0102 	movw	r1, #57346	@ 0xe002
 8001448:	480b      	ldr	r0, [pc, #44]	@ (8001478 <MX_GPIO_Init+0xa0>)
 800144a:	f002 faa1 	bl	8003990 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_motorDriver_IN1_Pin|GPIO_motorDriver_IN4_Pin|GPIO_motorDriver_IN3_Pin|GPIO_motorDriver_IN2_Pin;
 800144e:	f24e 0302 	movw	r3, #57346	@ 0xe002
 8001452:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001454:	2301      	movs	r3, #1
 8001456:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800145c:	2302      	movs	r3, #2
 800145e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	4619      	mov	r1, r3
 8001466:	4804      	ldr	r0, [pc, #16]	@ (8001478 <MX_GPIO_Init+0xa0>)
 8001468:	f002 f90e 	bl	8003688 <HAL_GPIO_Init>

}
 800146c:	bf00      	nop
 800146e:	3720      	adds	r7, #32
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40023800 	.word	0x40023800
 8001478:	40020400 	.word	0x40020400

0800147c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart_bluetooth, (uint8_t *) &ch, 1, 0xFFFF);
 8001484:	1d39      	adds	r1, r7, #4
 8001486:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800148a:	2201      	movs	r2, #1
 800148c:	4803      	ldr	r0, [pc, #12]	@ (800149c <__io_putchar+0x20>)
 800148e:	f004 fc61 	bl	8005d54 <HAL_UART_Transmit>

  return ch;
 8001492:	687b      	ldr	r3, [r7, #4]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000488 	.word	0x20000488

080014a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014a4:	f001 fbca 	bl	8002c3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014a8:	f000 f86e 	bl	8001588 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014ac:	f7ff ff94 	bl	80013d8 <MX_GPIO_Init>
  MX_DMA_Init();
 80014b0:	f7ff fc9c 	bl	8000dec <MX_DMA_Init>
  MX_TIM3_Init();
 80014b4:	f000 fe22 	bl	80020fc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80014b8:	f001 fa62 	bl	8002980 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80014bc:	f001 fa8a 	bl	80029d4 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80014c0:	f000 feba 	bl	8002238 <MX_TIM4_Init>
  MX_TIM1_Init();
 80014c4:	f000 fcde 	bl	8001e84 <MX_TIM1_Init>
  MX_TIM2_Init();
 80014c8:	f000 fd96 	bl	8001ff8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  pwmMotor_init(&htim_pwmMotor, CHANNEL_MOTOR_A);
 80014cc:	2100      	movs	r1, #0
 80014ce:	4822      	ldr	r0, [pc, #136]	@ (8001558 <main+0xb8>)
 80014d0:	f000 f8da 	bl	8001688 <pwmMotor_init>
  pwmMotor_init(&htim_pwmMotor, CHANNEL_MOTOR_B);
 80014d4:	2104      	movs	r1, #4
 80014d6:	4820      	ldr	r0, [pc, #128]	@ (8001558 <main+0xb8>)
 80014d8:	f000 f8d6 	bl	8001688 <pwmMotor_init>

  HAL_TIM_PWM_Start(&htim_triggerPulse, CHANNEL_TRIG_LEFT);
 80014dc:	2100      	movs	r1, #0
 80014de:	481f      	ldr	r0, [pc, #124]	@ (800155c <main+0xbc>)
 80014e0:	f003 f846 	bl	8004570 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim_triggerPulse, CHANNEL_TRIG_CENTER);
 80014e4:	2104      	movs	r1, #4
 80014e6:	481d      	ldr	r0, [pc, #116]	@ (800155c <main+0xbc>)
 80014e8:	f003 f842 	bl	8004570 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim_triggerPulse, CHANNEL_TRIG_RIGHT);
 80014ec:	2108      	movs	r1, #8
 80014ee:	481b      	ldr	r0, [pc, #108]	@ (800155c <main+0xbc>)
 80014f0:	f003 f83e 	bl	8004570 <HAL_TIM_PWM_Start>

  HAL_TIM_IC_Start_DMA(&htim_echoMeasure_1, CHANNEL_ECHO_LEFT_RISING, &echo_left_rise_time, 1);
 80014f4:	2301      	movs	r3, #1
 80014f6:	4a1a      	ldr	r2, [pc, #104]	@ (8001560 <main+0xc0>)
 80014f8:	2100      	movs	r1, #0
 80014fa:	481a      	ldr	r0, [pc, #104]	@ (8001564 <main+0xc4>)
 80014fc:	f003 f942 	bl	8004784 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim_echoMeasure_1, CHANNEL_ECHO_LEFT_FALLING, &echo_left_fall_time, 1);
 8001500:	2301      	movs	r3, #1
 8001502:	4a19      	ldr	r2, [pc, #100]	@ (8001568 <main+0xc8>)
 8001504:	2104      	movs	r1, #4
 8001506:	4817      	ldr	r0, [pc, #92]	@ (8001564 <main+0xc4>)
 8001508:	f003 f93c 	bl	8004784 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim_echoMeasure_1, CHANNEL_ECHO_CENTER_RISING, &echo_center_rise_time, 1);
 800150c:	2301      	movs	r3, #1
 800150e:	4a17      	ldr	r2, [pc, #92]	@ (800156c <main+0xcc>)
 8001510:	2108      	movs	r1, #8
 8001512:	4814      	ldr	r0, [pc, #80]	@ (8001564 <main+0xc4>)
 8001514:	f003 f936 	bl	8004784 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim_echoMeasure_1, CHANNEL_ECHO_CENTER_FALLING, &echo_center_fall_time, 1);
 8001518:	2301      	movs	r3, #1
 800151a:	4a15      	ldr	r2, [pc, #84]	@ (8001570 <main+0xd0>)
 800151c:	210c      	movs	r1, #12
 800151e:	4811      	ldr	r0, [pc, #68]	@ (8001564 <main+0xc4>)
 8001520:	f003 f930 	bl	8004784 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim_echoMeasure_2, CHANNEL_ECHO_RIGHT_RISING, &echo_right_rise_time, 1);
 8001524:	2301      	movs	r3, #1
 8001526:	4a13      	ldr	r2, [pc, #76]	@ (8001574 <main+0xd4>)
 8001528:	2100      	movs	r1, #0
 800152a:	4813      	ldr	r0, [pc, #76]	@ (8001578 <main+0xd8>)
 800152c:	f003 f92a 	bl	8004784 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim_echoMeasure_2, CHANNEL_ECHO_RIGHT_FALLING, &echo_right_fall_time, 1);
 8001530:	2301      	movs	r3, #1
 8001532:	4a12      	ldr	r2, [pc, #72]	@ (800157c <main+0xdc>)
 8001534:	2104      	movs	r1, #4
 8001536:	4810      	ldr	r0, [pc, #64]	@ (8001578 <main+0xd8>)
 8001538:	f003 f924 	bl	8004784 <HAL_TIM_IC_Start_DMA>

  HAL_UART_Receive_DMA(&huart_bluetooth, &rxChar, 1);
 800153c:	2201      	movs	r2, #1
 800153e:	4910      	ldr	r1, [pc, #64]	@ (8001580 <main+0xe0>)
 8001540:	4810      	ldr	r0, [pc, #64]	@ (8001584 <main+0xe4>)
 8001542:	f004 fc92 	bl	8005e6a <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001546:	f005 fde1 	bl	800710c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800154a:	f7ff fcad 	bl	8000ea8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800154e:	f005 fe01 	bl	8007154 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001552:	bf00      	nop
 8001554:	e7fd      	b.n	8001552 <main+0xb2>
 8001556:	bf00      	nop
 8001558:	20000170 	.word	0x20000170
 800155c:	20000128 	.word	0x20000128
 8001560:	200000a8 	.word	0x200000a8
 8001564:	200001b8 	.word	0x200001b8
 8001568:	200000ac 	.word	0x200000ac
 800156c:	200000b0 	.word	0x200000b0
 8001570:	200000b4 	.word	0x200000b4
 8001574:	200000b8 	.word	0x200000b8
 8001578:	20000200 	.word	0x20000200
 800157c:	200000bc 	.word	0x200000bc
 8001580:	20000094 	.word	0x20000094
 8001584:	20000488 	.word	0x20000488

08001588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b094      	sub	sp, #80	@ 0x50
 800158c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800158e:	f107 0320 	add.w	r3, r7, #32
 8001592:	2230      	movs	r2, #48	@ 0x30
 8001594:	2100      	movs	r1, #0
 8001596:	4618      	mov	r0, r3
 8001598:	f008 fc7d 	bl	8009e96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800159c:	f107 030c 	add.w	r3, r7, #12
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ac:	2300      	movs	r3, #0
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	4b27      	ldr	r3, [pc, #156]	@ (8001650 <SystemClock_Config+0xc8>)
 80015b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b4:	4a26      	ldr	r2, [pc, #152]	@ (8001650 <SystemClock_Config+0xc8>)
 80015b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80015bc:	4b24      	ldr	r3, [pc, #144]	@ (8001650 <SystemClock_Config+0xc8>)
 80015be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015c8:	2300      	movs	r3, #0
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	4b21      	ldr	r3, [pc, #132]	@ (8001654 <SystemClock_Config+0xcc>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a20      	ldr	r2, [pc, #128]	@ (8001654 <SystemClock_Config+0xcc>)
 80015d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001654 <SystemClock_Config+0xcc>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015e0:	607b      	str	r3, [r7, #4]
 80015e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015e4:	2301      	movs	r3, #1
 80015e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015ee:	2302      	movs	r3, #2
 80015f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015f8:	2304      	movs	r3, #4
 80015fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80015fc:	2364      	movs	r3, #100	@ 0x64
 80015fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001600:	2302      	movs	r3, #2
 8001602:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001604:	2304      	movs	r3, #4
 8001606:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001608:	f107 0320 	add.w	r3, r7, #32
 800160c:	4618      	mov	r0, r3
 800160e:	f002 f9d9 	bl	80039c4 <HAL_RCC_OscConfig>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001618:	f000 f830 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800161c:	230f      	movs	r3, #15
 800161e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001620:	2302      	movs	r3, #2
 8001622:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001628:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800162c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001632:	f107 030c 	add.w	r3, r7, #12
 8001636:	2103      	movs	r1, #3
 8001638:	4618      	mov	r0, r3
 800163a:	f002 fc3b 	bl	8003eb4 <HAL_RCC_ClockConfig>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001644:	f000 f81a 	bl	800167c <Error_Handler>
  }
}
 8001648:	bf00      	nop
 800164a:	3750      	adds	r7, #80	@ 0x50
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40023800 	.word	0x40023800
 8001654:	40007000 	.word	0x40007000

08001658 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a04      	ldr	r2, [pc, #16]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d101      	bne.n	800166e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800166a:	f001 fb09 	bl	8002c80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40014800 	.word	0x40014800

0800167c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <Error_Handler+0x8>

08001688 <pwmMotor_init>:
#include "pwmMotor.h"

static uint16_t max_duty;

void pwmMotor_init(TIM_HandleTypeDef *htim, uint32_t motor_channel)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
	HAL_TIM_PWM_Start(htim, motor_channel);
 8001692:	6839      	ldr	r1, [r7, #0]
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f002 ff6b 	bl	8004570 <HAL_TIM_PWM_Start>
	max_duty = htim->Instance->ARR - 1;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	3b01      	subs	r3, #1
 80016a4:	b29a      	uxth	r2, r3
 80016a6:	4b03      	ldr	r3, [pc, #12]	@ (80016b4 <pwmMotor_init+0x2c>)
 80016a8:	801a      	strh	r2, [r3, #0]
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200000da 	.word	0x200000da

080016b8 <pwmMotor_setDuty>:
void pwmMotor_setDuty(TIM_HandleTypeDef *htim, uint32_t motor_channel, uint16_t duty)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	4613      	mov	r3, r2
 80016c4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(htim, motor_channel, duty);
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d104      	bne.n	80016d6 <pwmMotor_setDuty+0x1e>
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	88fa      	ldrh	r2, [r7, #6]
 80016d2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80016d4:	e013      	b.n	80016fe <pwmMotor_setDuty+0x46>
	__HAL_TIM_SET_COMPARE(htim, motor_channel, duty);
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	2b04      	cmp	r3, #4
 80016da:	d104      	bne.n	80016e6 <pwmMotor_setDuty+0x2e>
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	88fb      	ldrh	r3, [r7, #6]
 80016e2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80016e4:	e00b      	b.n	80016fe <pwmMotor_setDuty+0x46>
	__HAL_TIM_SET_COMPARE(htim, motor_channel, duty);
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	2b08      	cmp	r3, #8
 80016ea:	d104      	bne.n	80016f6 <pwmMotor_setDuty+0x3e>
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	88fb      	ldrh	r3, [r7, #6]
 80016f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80016f4:	e003      	b.n	80016fe <pwmMotor_setDuty+0x46>
	__HAL_TIM_SET_COMPARE(htim, motor_channel, duty);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80016fe:	bf00      	nop
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
	...

0800170c <pwmMotor_directionShift>:
{
	HAL_TIM_PWM_Stop(htim, motor_channel);
}

void pwmMotor_directionShift (uint32_t motor_channel, pwmMotor_direction dir)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	70fb      	strb	r3, [r7, #3]
	GPIO_PinState GPIO_PinState_IN_1st;
	GPIO_PinState GPIO_PinState_IN_2nd;
	switch (dir)
 8001718:	78fb      	ldrb	r3, [r7, #3]
 800171a:	2b03      	cmp	r3, #3
 800171c:	d81e      	bhi.n	800175c <pwmMotor_directionShift+0x50>
 800171e:	a201      	add	r2, pc, #4	@ (adr r2, 8001724 <pwmMotor_directionShift+0x18>)
 8001720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001724:	08001735 	.word	0x08001735
 8001728:	0800173f 	.word	0x0800173f
 800172c:	08001749 	.word	0x08001749
 8001730:	08001753 	.word	0x08001753
	{
	case NEUTRAL:
		GPIO_PinState_IN_1st = GPIO_PIN_RESET;
 8001734:	2300      	movs	r3, #0
 8001736:	73fb      	strb	r3, [r7, #15]
		GPIO_PinState_IN_2nd = GPIO_PIN_RESET;
 8001738:	2300      	movs	r3, #0
 800173a:	73bb      	strb	r3, [r7, #14]
		break;
 800173c:	e00e      	b.n	800175c <pwmMotor_directionShift+0x50>
	case FORWARD:
		GPIO_PinState_IN_1st = GPIO_PIN_SET;
 800173e:	2301      	movs	r3, #1
 8001740:	73fb      	strb	r3, [r7, #15]
		GPIO_PinState_IN_2nd = GPIO_PIN_RESET;
 8001742:	2300      	movs	r3, #0
 8001744:	73bb      	strb	r3, [r7, #14]
		break;
 8001746:	e009      	b.n	800175c <pwmMotor_directionShift+0x50>
	case BACKWARD:
		GPIO_PinState_IN_1st = GPIO_PIN_RESET;
 8001748:	2300      	movs	r3, #0
 800174a:	73fb      	strb	r3, [r7, #15]
		GPIO_PinState_IN_2nd = GPIO_PIN_SET;
 800174c:	2301      	movs	r3, #1
 800174e:	73bb      	strb	r3, [r7, #14]
		break;
 8001750:	e004      	b.n	800175c <pwmMotor_directionShift+0x50>
	case BREAK:
		GPIO_PinState_IN_1st = GPIO_PIN_SET;
 8001752:	2301      	movs	r3, #1
 8001754:	73fb      	strb	r3, [r7, #15]
		GPIO_PinState_IN_2nd = GPIO_PIN_SET;
 8001756:	2301      	movs	r3, #1
 8001758:	73bb      	strb	r3, [r7, #14]
		break;
 800175a:	bf00      	nop
	}

	if (motor_channel == CHANNEL_MOTOR_A)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d10d      	bne.n	800177e <pwmMotor_directionShift+0x72>
	{
		HAL_GPIO_WritePin(GPIO_motorDriver_IN1_GPIO_Port, GPIO_motorDriver_IN1_Pin, GPIO_PinState_IN_1st);
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	461a      	mov	r2, r3
 8001766:	2102      	movs	r1, #2
 8001768:	480f      	ldr	r0, [pc, #60]	@ (80017a8 <pwmMotor_directionShift+0x9c>)
 800176a:	f002 f911 	bl	8003990 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_motorDriver_IN2_GPIO_Port, GPIO_motorDriver_IN2_Pin, GPIO_PinState_IN_2nd);
 800176e:	7bbb      	ldrb	r3, [r7, #14]
 8001770:	461a      	mov	r2, r3
 8001772:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001776:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <pwmMotor_directionShift+0x9c>)
 8001778:	f002 f90a 	bl	8003990 <HAL_GPIO_WritePin>
	else if (motor_channel == CHANNEL_MOTOR_B)
	{
		HAL_GPIO_WritePin(GPIO_motorDriver_IN3_GPIO_Port, GPIO_motorDriver_IN3_Pin, GPIO_PinState_IN_1st);
		HAL_GPIO_WritePin(GPIO_motorDriver_IN4_GPIO_Port, GPIO_motorDriver_IN4_Pin, GPIO_PinState_IN_2nd);
	}
}
 800177c:	e010      	b.n	80017a0 <pwmMotor_directionShift+0x94>
	else if (motor_channel == CHANNEL_MOTOR_B)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b04      	cmp	r3, #4
 8001782:	d10d      	bne.n	80017a0 <pwmMotor_directionShift+0x94>
		HAL_GPIO_WritePin(GPIO_motorDriver_IN3_GPIO_Port, GPIO_motorDriver_IN3_Pin, GPIO_PinState_IN_1st);
 8001784:	7bfb      	ldrb	r3, [r7, #15]
 8001786:	461a      	mov	r2, r3
 8001788:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800178c:	4806      	ldr	r0, [pc, #24]	@ (80017a8 <pwmMotor_directionShift+0x9c>)
 800178e:	f002 f8ff 	bl	8003990 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIO_motorDriver_IN4_GPIO_Port, GPIO_motorDriver_IN4_Pin, GPIO_PinState_IN_2nd);
 8001792:	7bbb      	ldrb	r3, [r7, #14]
 8001794:	461a      	mov	r2, r3
 8001796:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800179a:	4803      	ldr	r0, [pc, #12]	@ (80017a8 <pwmMotor_directionShift+0x9c>)
 800179c:	f002 f8f8 	bl	8003990 <HAL_GPIO_WritePin>
}
 80017a0:	bf00      	nop
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40020400 	.word	0x40020400

080017ac <RCcar_set_motor_speed>:

void RCcar_set_motor_speed (int8_t left_speed_percent, int8_t right_speed_percent)
{
 80017ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80017b0:	b084      	sub	sp, #16
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	460a      	mov	r2, r1
 80017b8:	71fb      	strb	r3, [r7, #7]
 80017ba:	4613      	mov	r3, r2
 80017bc:	71bb      	strb	r3, [r7, #6]
	uint16_t left_motor_duty, right_motor_duty;

	if (left_speed_percent > 0)
 80017be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	dd11      	ble.n	80017ea <RCcar_set_motor_speed+0x3e>
	{
		pwmMotor_directionShift (CHANNEL_MOTOR_A, FORWARD);
 80017c6:	2101      	movs	r1, #1
 80017c8:	2000      	movs	r0, #0
 80017ca:	f7ff ff9f 	bl	800170c <pwmMotor_directionShift>
		left_motor_duty = left_speed_percent * max_duty / 100;
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	4a4e      	ldr	r2, [pc, #312]	@ (800190c <RCcar_set_motor_speed+0x160>)
 80017d4:	8812      	ldrh	r2, [r2, #0]
 80017d6:	fb02 f303 	mul.w	r3, r2, r3
 80017da:	4a4d      	ldr	r2, [pc, #308]	@ (8001910 <RCcar_set_motor_speed+0x164>)
 80017dc:	fb82 1203 	smull	r1, r2, r2, r3
 80017e0:	1152      	asrs	r2, r2, #5
 80017e2:	17db      	asrs	r3, r3, #31
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	81fb      	strh	r3, [r7, #14]
 80017e8:	e034      	b.n	8001854 <RCcar_set_motor_speed+0xa8>
	}
	else if (left_speed_percent < 0)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	da2a      	bge.n	8001848 <RCcar_set_motor_speed+0x9c>
	{
		pwmMotor_directionShift (CHANNEL_MOTOR_A, BACKWARD);
 80017f2:	2102      	movs	r1, #2
 80017f4:	2000      	movs	r0, #0
 80017f6:	f7ff ff89 	bl	800170c <pwmMotor_directionShift>
		left_motor_duty = -1.0 * left_speed_percent * max_duty / 100;
 80017fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fe90 	bl	8000524 <__aeabi_i2d>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	4690      	mov	r8, r2
 800180a:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800180e:	4b3f      	ldr	r3, [pc, #252]	@ (800190c <RCcar_set_motor_speed+0x160>)
 8001810:	881b      	ldrh	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f7fe fe86 	bl	8000524 <__aeabi_i2d>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4640      	mov	r0, r8
 800181e:	4649      	mov	r1, r9
 8001820:	f7fe feea 	bl	80005f8 <__aeabi_dmul>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	4610      	mov	r0, r2
 800182a:	4619      	mov	r1, r3
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	4b38      	ldr	r3, [pc, #224]	@ (8001914 <RCcar_set_motor_speed+0x168>)
 8001832:	f7ff f80b 	bl	800084c <__aeabi_ddiv>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4610      	mov	r0, r2
 800183c:	4619      	mov	r1, r3
 800183e:	f7ff f8ed 	bl	8000a1c <__aeabi_d2uiz>
 8001842:	4603      	mov	r3, r0
 8001844:	81fb      	strh	r3, [r7, #14]
 8001846:	e005      	b.n	8001854 <RCcar_set_motor_speed+0xa8>
	}
	else /* (left_speed_percent == 0) */
	{
		pwmMotor_directionShift (CHANNEL_MOTOR_A, BREAK);
 8001848:	2103      	movs	r1, #3
 800184a:	2000      	movs	r0, #0
 800184c:	f7ff ff5e 	bl	800170c <pwmMotor_directionShift>
		left_motor_duty = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	81fb      	strh	r3, [r7, #14]
	}


	if (right_speed_percent > 0)
 8001854:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001858:	2b00      	cmp	r3, #0
 800185a:	dd11      	ble.n	8001880 <RCcar_set_motor_speed+0xd4>
	{
		pwmMotor_directionShift (CHANNEL_MOTOR_B, FORWARD);
 800185c:	2101      	movs	r1, #1
 800185e:	2004      	movs	r0, #4
 8001860:	f7ff ff54 	bl	800170c <pwmMotor_directionShift>
		right_motor_duty = right_speed_percent * max_duty / 100;
 8001864:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001868:	4a28      	ldr	r2, [pc, #160]	@ (800190c <RCcar_set_motor_speed+0x160>)
 800186a:	8812      	ldrh	r2, [r2, #0]
 800186c:	fb02 f303 	mul.w	r3, r2, r3
 8001870:	4a27      	ldr	r2, [pc, #156]	@ (8001910 <RCcar_set_motor_speed+0x164>)
 8001872:	fb82 1203 	smull	r1, r2, r2, r3
 8001876:	1152      	asrs	r2, r2, #5
 8001878:	17db      	asrs	r3, r3, #31
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	81bb      	strh	r3, [r7, #12]
 800187e:	e034      	b.n	80018ea <RCcar_set_motor_speed+0x13e>
	}
	else if (right_speed_percent < 0)
 8001880:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001884:	2b00      	cmp	r3, #0
 8001886:	da2a      	bge.n	80018de <RCcar_set_motor_speed+0x132>
	{
		pwmMotor_directionShift (CHANNEL_MOTOR_B, BACKWARD);
 8001888:	2102      	movs	r1, #2
 800188a:	2004      	movs	r0, #4
 800188c:	f7ff ff3e 	bl	800170c <pwmMotor_directionShift>
		right_motor_duty = -1.0 * right_speed_percent * max_duty / 100;
 8001890:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fe45 	bl	8000524 <__aeabi_i2d>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4614      	mov	r4, r2
 80018a0:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80018a4:	4b19      	ldr	r3, [pc, #100]	@ (800190c <RCcar_set_motor_speed+0x160>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fe3b 	bl	8000524 <__aeabi_i2d>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4620      	mov	r0, r4
 80018b4:	4629      	mov	r1, r5
 80018b6:	f7fe fe9f 	bl	80005f8 <__aeabi_dmul>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4610      	mov	r0, r2
 80018c0:	4619      	mov	r1, r3
 80018c2:	f04f 0200 	mov.w	r2, #0
 80018c6:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <RCcar_set_motor_speed+0x168>)
 80018c8:	f7fe ffc0 	bl	800084c <__aeabi_ddiv>
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	4610      	mov	r0, r2
 80018d2:	4619      	mov	r1, r3
 80018d4:	f7ff f8a2 	bl	8000a1c <__aeabi_d2uiz>
 80018d8:	4603      	mov	r3, r0
 80018da:	81bb      	strh	r3, [r7, #12]
 80018dc:	e005      	b.n	80018ea <RCcar_set_motor_speed+0x13e>
	}
	else /* (right_speed_percent == 0) */
	{
		pwmMotor_directionShift (CHANNEL_MOTOR_B, BREAK);
 80018de:	2103      	movs	r1, #3
 80018e0:	2004      	movs	r0, #4
 80018e2:	f7ff ff13 	bl	800170c <pwmMotor_directionShift>
		right_motor_duty = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	81bb      	strh	r3, [r7, #12]
	}

	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_A, left_motor_duty);
 80018ea:	89fb      	ldrh	r3, [r7, #14]
 80018ec:	461a      	mov	r2, r3
 80018ee:	2100      	movs	r1, #0
 80018f0:	4809      	ldr	r0, [pc, #36]	@ (8001918 <RCcar_set_motor_speed+0x16c>)
 80018f2:	f7ff fee1 	bl	80016b8 <pwmMotor_setDuty>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_B, right_motor_duty);
 80018f6:	89bb      	ldrh	r3, [r7, #12]
 80018f8:	461a      	mov	r2, r3
 80018fa:	2104      	movs	r1, #4
 80018fc:	4806      	ldr	r0, [pc, #24]	@ (8001918 <RCcar_set_motor_speed+0x16c>)
 80018fe:	f7ff fedb 	bl	80016b8 <pwmMotor_setDuty>
}
 8001902:	bf00      	nop
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800190c:	200000da 	.word	0x200000da
 8001910:	51eb851f 	.word	0x51eb851f
 8001914:	40590000 	.word	0x40590000
 8001918:	20000170 	.word	0x20000170

0800191c <RCcar_go_forward>:

void RCcar_go_forward(uint8_t speed_percent)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
	uint16_t duty = speed_percent * max_duty / 100;
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	4a11      	ldr	r2, [pc, #68]	@ (8001970 <RCcar_go_forward+0x54>)
 800192a:	8812      	ldrh	r2, [r2, #0]
 800192c:	fb02 f303 	mul.w	r3, r2, r3
 8001930:	4a10      	ldr	r2, [pc, #64]	@ (8001974 <RCcar_go_forward+0x58>)
 8001932:	fb82 1203 	smull	r1, r2, r2, r3
 8001936:	1152      	asrs	r2, r2, #5
 8001938:	17db      	asrs	r3, r3, #31
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	81fb      	strh	r3, [r7, #14]
	pwmMotor_directionShift (CHANNEL_MOTOR_A, FORWARD);
 800193e:	2101      	movs	r1, #1
 8001940:	2000      	movs	r0, #0
 8001942:	f7ff fee3 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_directionShift (CHANNEL_MOTOR_B, FORWARD);
 8001946:	2101      	movs	r1, #1
 8001948:	2004      	movs	r0, #4
 800194a:	f7ff fedf 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_A, duty);
 800194e:	89fb      	ldrh	r3, [r7, #14]
 8001950:	461a      	mov	r2, r3
 8001952:	2100      	movs	r1, #0
 8001954:	4808      	ldr	r0, [pc, #32]	@ (8001978 <RCcar_go_forward+0x5c>)
 8001956:	f7ff feaf 	bl	80016b8 <pwmMotor_setDuty>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_B, duty);
 800195a:	89fb      	ldrh	r3, [r7, #14]
 800195c:	461a      	mov	r2, r3
 800195e:	2104      	movs	r1, #4
 8001960:	4805      	ldr	r0, [pc, #20]	@ (8001978 <RCcar_go_forward+0x5c>)
 8001962:	f7ff fea9 	bl	80016b8 <pwmMotor_setDuty>

}
 8001966:	bf00      	nop
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	200000da 	.word	0x200000da
 8001974:	51eb851f 	.word	0x51eb851f
 8001978:	20000170 	.word	0x20000170

0800197c <RCcar_go_soft_left>:

void RCcar_go_soft_left(uint8_t speed_percent)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
	uint16_t duty = speed_percent * max_duty / 100;
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	4a12      	ldr	r2, [pc, #72]	@ (80019d4 <RCcar_go_soft_left+0x58>)
 800198a:	8812      	ldrh	r2, [r2, #0]
 800198c:	fb02 f303 	mul.w	r3, r2, r3
 8001990:	4a11      	ldr	r2, [pc, #68]	@ (80019d8 <RCcar_go_soft_left+0x5c>)
 8001992:	fb82 1203 	smull	r1, r2, r2, r3
 8001996:	1152      	asrs	r2, r2, #5
 8001998:	17db      	asrs	r3, r3, #31
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	81fb      	strh	r3, [r7, #14]
	pwmMotor_directionShift (CHANNEL_MOTOR_A, FORWARD);
 800199e:	2101      	movs	r1, #1
 80019a0:	2000      	movs	r0, #0
 80019a2:	f7ff feb3 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_directionShift (CHANNEL_MOTOR_B, FORWARD);
 80019a6:	2101      	movs	r1, #1
 80019a8:	2004      	movs	r0, #4
 80019aa:	f7ff feaf 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_A, duty / 8);
 80019ae:	89fb      	ldrh	r3, [r7, #14]
 80019b0:	08db      	lsrs	r3, r3, #3
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	461a      	mov	r2, r3
 80019b6:	2100      	movs	r1, #0
 80019b8:	4808      	ldr	r0, [pc, #32]	@ (80019dc <RCcar_go_soft_left+0x60>)
 80019ba:	f7ff fe7d 	bl	80016b8 <pwmMotor_setDuty>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_B, duty);
 80019be:	89fb      	ldrh	r3, [r7, #14]
 80019c0:	461a      	mov	r2, r3
 80019c2:	2104      	movs	r1, #4
 80019c4:	4805      	ldr	r0, [pc, #20]	@ (80019dc <RCcar_go_soft_left+0x60>)
 80019c6:	f7ff fe77 	bl	80016b8 <pwmMotor_setDuty>
}
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200000da 	.word	0x200000da
 80019d8:	51eb851f 	.word	0x51eb851f
 80019dc:	20000170 	.word	0x20000170

080019e0 <RCcar_go_soft_right>:

void RCcar_go_soft_right(uint8_t speed_percent)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
	uint16_t duty = speed_percent * max_duty / 100;
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	4a12      	ldr	r2, [pc, #72]	@ (8001a38 <RCcar_go_soft_right+0x58>)
 80019ee:	8812      	ldrh	r2, [r2, #0]
 80019f0:	fb02 f303 	mul.w	r3, r2, r3
 80019f4:	4a11      	ldr	r2, [pc, #68]	@ (8001a3c <RCcar_go_soft_right+0x5c>)
 80019f6:	fb82 1203 	smull	r1, r2, r2, r3
 80019fa:	1152      	asrs	r2, r2, #5
 80019fc:	17db      	asrs	r3, r3, #31
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	81fb      	strh	r3, [r7, #14]
	pwmMotor_directionShift (CHANNEL_MOTOR_A, FORWARD);
 8001a02:	2101      	movs	r1, #1
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff fe81 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_directionShift (CHANNEL_MOTOR_B, FORWARD);
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	2004      	movs	r0, #4
 8001a0e:	f7ff fe7d 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_A, duty);
 8001a12:	89fb      	ldrh	r3, [r7, #14]
 8001a14:	461a      	mov	r2, r3
 8001a16:	2100      	movs	r1, #0
 8001a18:	4809      	ldr	r0, [pc, #36]	@ (8001a40 <RCcar_go_soft_right+0x60>)
 8001a1a:	f7ff fe4d 	bl	80016b8 <pwmMotor_setDuty>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_B, duty / 8);
 8001a1e:	89fb      	ldrh	r3, [r7, #14]
 8001a20:	08db      	lsrs	r3, r3, #3
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	461a      	mov	r2, r3
 8001a26:	2104      	movs	r1, #4
 8001a28:	4805      	ldr	r0, [pc, #20]	@ (8001a40 <RCcar_go_soft_right+0x60>)
 8001a2a:	f7ff fe45 	bl	80016b8 <pwmMotor_setDuty>
}
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200000da 	.word	0x200000da
 8001a3c:	51eb851f 	.word	0x51eb851f
 8001a40:	20000170 	.word	0x20000170

08001a44 <RCcar_go_backward>:

void RCcar_go_backward(uint8_t speed_percent)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
	uint16_t duty = speed_percent * max_duty / 100;
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	4a11      	ldr	r2, [pc, #68]	@ (8001a98 <RCcar_go_backward+0x54>)
 8001a52:	8812      	ldrh	r2, [r2, #0]
 8001a54:	fb02 f303 	mul.w	r3, r2, r3
 8001a58:	4a10      	ldr	r2, [pc, #64]	@ (8001a9c <RCcar_go_backward+0x58>)
 8001a5a:	fb82 1203 	smull	r1, r2, r2, r3
 8001a5e:	1152      	asrs	r2, r2, #5
 8001a60:	17db      	asrs	r3, r3, #31
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	81fb      	strh	r3, [r7, #14]
	pwmMotor_directionShift (CHANNEL_MOTOR_A, BACKWARD);
 8001a66:	2102      	movs	r1, #2
 8001a68:	2000      	movs	r0, #0
 8001a6a:	f7ff fe4f 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_directionShift (CHANNEL_MOTOR_B, BACKWARD);
 8001a6e:	2102      	movs	r1, #2
 8001a70:	2004      	movs	r0, #4
 8001a72:	f7ff fe4b 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_A, duty);
 8001a76:	89fb      	ldrh	r3, [r7, #14]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4808      	ldr	r0, [pc, #32]	@ (8001aa0 <RCcar_go_backward+0x5c>)
 8001a7e:	f7ff fe1b 	bl	80016b8 <pwmMotor_setDuty>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_B, duty);
 8001a82:	89fb      	ldrh	r3, [r7, #14]
 8001a84:	461a      	mov	r2, r3
 8001a86:	2104      	movs	r1, #4
 8001a88:	4805      	ldr	r0, [pc, #20]	@ (8001aa0 <RCcar_go_backward+0x5c>)
 8001a8a:	f7ff fe15 	bl	80016b8 <pwmMotor_setDuty>
}
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	200000da 	.word	0x200000da
 8001a9c:	51eb851f 	.word	0x51eb851f
 8001aa0:	20000170 	.word	0x20000170

08001aa4 <RCcar_stop>:

void RCcar_stop()
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
	pwmMotor_directionShift (CHANNEL_MOTOR_A, BREAK);
 8001aa8:	2103      	movs	r1, #3
 8001aaa:	2000      	movs	r0, #0
 8001aac:	f7ff fe2e 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_directionShift (CHANNEL_MOTOR_B, BREAK);
 8001ab0:	2103      	movs	r1, #3
 8001ab2:	2004      	movs	r0, #4
 8001ab4:	f7ff fe2a 	bl	800170c <pwmMotor_directionShift>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_A, 0);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2100      	movs	r1, #0
 8001abc:	4804      	ldr	r0, [pc, #16]	@ (8001ad0 <RCcar_stop+0x2c>)
 8001abe:	f7ff fdfb 	bl	80016b8 <pwmMotor_setDuty>
	pwmMotor_setDuty(&htim_pwmMotor, CHANNEL_MOTOR_B, 0);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2104      	movs	r1, #4
 8001ac6:	4802      	ldr	r0, [pc, #8]	@ (8001ad0 <RCcar_stop+0x2c>)
 8001ac8:	f7ff fdf6 	bl	80016b8 <pwmMotor_setDuty>
}
 8001acc:	bf00      	nop
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20000170 	.word	0x20000170

08001ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	4b12      	ldr	r3, [pc, #72]	@ (8001b28 <HAL_MspInit+0x54>)
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae2:	4a11      	ldr	r2, [pc, #68]	@ (8001b28 <HAL_MspInit+0x54>)
 8001ae4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aea:	4b0f      	ldr	r3, [pc, #60]	@ (8001b28 <HAL_MspInit+0x54>)
 8001aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	603b      	str	r3, [r7, #0]
 8001afa:	4b0b      	ldr	r3, [pc, #44]	@ (8001b28 <HAL_MspInit+0x54>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afe:	4a0a      	ldr	r2, [pc, #40]	@ (8001b28 <HAL_MspInit+0x54>)
 8001b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b06:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <HAL_MspInit+0x54>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	210f      	movs	r1, #15
 8001b16:	f06f 0001 	mvn.w	r0, #1
 8001b1a:	f001 f989 	bl	8002e30 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40023800 	.word	0x40023800

08001b2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08c      	sub	sp, #48	@ 0x30
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60bb      	str	r3, [r7, #8]
 8001b40:	4b2e      	ldr	r3, [pc, #184]	@ (8001bfc <HAL_InitTick+0xd0>)
 8001b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b44:	4a2d      	ldr	r2, [pc, #180]	@ (8001bfc <HAL_InitTick+0xd0>)
 8001b46:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001bfc <HAL_InitTick+0xd0>)
 8001b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b58:	f107 020c 	add.w	r2, r7, #12
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	4611      	mov	r1, r2
 8001b62:	4618      	mov	r0, r3
 8001b64:	f002 fbc6 	bl	80042f4 <HAL_RCC_GetClockConfig>
  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b68:	f002 fbb0 	bl	80042cc <HAL_RCC_GetPCLK2Freq>
 8001b6c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b70:	4a23      	ldr	r2, [pc, #140]	@ (8001c00 <HAL_InitTick+0xd4>)
 8001b72:	fba2 2303 	umull	r2, r3, r2, r3
 8001b76:	0c9b      	lsrs	r3, r3, #18
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8001b7c:	4b21      	ldr	r3, [pc, #132]	@ (8001c04 <HAL_InitTick+0xd8>)
 8001b7e:	4a22      	ldr	r2, [pc, #136]	@ (8001c08 <HAL_InitTick+0xdc>)
 8001b80:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8001b82:	4b20      	ldr	r3, [pc, #128]	@ (8001c04 <HAL_InitTick+0xd8>)
 8001b84:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b88:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8001b8a:	4a1e      	ldr	r2, [pc, #120]	@ (8001c04 <HAL_InitTick+0xd8>)
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8e:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8001b90:	4b1c      	ldr	r3, [pc, #112]	@ (8001c04 <HAL_InitTick+0xd8>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b96:	4b1b      	ldr	r3, [pc, #108]	@ (8001c04 <HAL_InitTick+0xd8>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b9c:	4b19      	ldr	r3, [pc, #100]	@ (8001c04 <HAL_InitTick+0xd8>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8001ba2:	4818      	ldr	r0, [pc, #96]	@ (8001c04 <HAL_InitTick+0xd8>)
 8001ba4:	f002 fbd8 	bl	8004358 <HAL_TIM_Base_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001bae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d11b      	bne.n	8001bee <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8001bb6:	4813      	ldr	r0, [pc, #76]	@ (8001c04 <HAL_InitTick+0xd8>)
 8001bb8:	f002 fc1e 	bl	80043f8 <HAL_TIM_Base_Start_IT>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d111      	bne.n	8001bee <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001bca:	201a      	movs	r0, #26
 8001bcc:	f001 f94c 	bl	8002e68 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2b0f      	cmp	r3, #15
 8001bd4:	d808      	bhi.n	8001be8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	6879      	ldr	r1, [r7, #4]
 8001bda:	201a      	movs	r0, #26
 8001bdc:	f001 f928 	bl	8002e30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001be0:	4a0a      	ldr	r2, [pc, #40]	@ (8001c0c <HAL_InitTick+0xe0>)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	e002      	b.n	8001bee <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001bee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3730      	adds	r7, #48	@ 0x30
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	431bde83 	.word	0x431bde83
 8001c04:	200000dc 	.word	0x200000dc
 8001c08:	40014800 	.word	0x40014800
 8001c0c:	20000004 	.word	0x20000004

08001c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c14:	bf00      	nop
 8001c16:	e7fd      	b.n	8001c14 <NMI_Handler+0x4>

08001c18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c1c:	bf00      	nop
 8001c1e:	e7fd      	b.n	8001c1c <HardFault_Handler+0x4>

08001c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <MemManage_Handler+0x4>

08001c28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <BusFault_Handler+0x4>

08001c30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <UsageFault_Handler+0x4>

08001c38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
	...

08001c48 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8001c4c:	4802      	ldr	r0, [pc, #8]	@ (8001c58 <DMA1_Stream0_IRQHandler+0x10>)
 8001c4e:	f001 fab1 	bl	80031b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	200003c8 	.word	0x200003c8

08001c5c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8001c60:	4802      	ldr	r0, [pc, #8]	@ (8001c6c <DMA1_Stream2_IRQHandler+0x10>)
 8001c62:	f001 faa7 	bl	80031b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000368 	.word	0x20000368

08001c70 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 8001c74:	4802      	ldr	r0, [pc, #8]	@ (8001c80 <DMA1_Stream3_IRQHandler+0x10>)
 8001c76:	f001 fa9d 	bl	80031b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000428 	.word	0x20000428

08001c84 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8001c88:	4802      	ldr	r0, [pc, #8]	@ (8001c94 <DMA1_Stream4_IRQHandler+0x10>)
 8001c8a:	f001 fa93 	bl	80031b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000248 	.word	0x20000248

08001c98 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8001c9c:	4802      	ldr	r0, [pc, #8]	@ (8001ca8 <DMA1_Stream5_IRQHandler+0x10>)
 8001c9e:	f001 fa89 	bl	80031b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200002a8 	.word	0x200002a8

08001cac <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001cb0:	4803      	ldr	r0, [pc, #12]	@ (8001cc0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8001cb2:	f002 ff03 	bl	8004abc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8001cb6:	4803      	ldr	r0, [pc, #12]	@ (8001cc4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8001cb8:	f002 ff00 	bl	8004abc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001cbc:	bf00      	nop
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000128 	.word	0x20000128
 8001cc4:	200000dc 	.word	0x200000dc

08001cc8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	@ (8001cd8 <USART1_IRQHandler+0x10>)
 8001cce:	f004 f8f1 	bl	8005eb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000488 	.word	0x20000488

08001cdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ce0:	4802      	ldr	r0, [pc, #8]	@ (8001cec <USART2_IRQHandler+0x10>)
 8001ce2:	f004 f8e7 	bl	8005eb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	200004d0 	.word	0x200004d0

08001cf0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8001cf4:	4802      	ldr	r0, [pc, #8]	@ (8001d00 <DMA1_Stream7_IRQHandler+0x10>)
 8001cf6:	f001 fa5d 	bl	80031b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000308 	.word	0x20000308

08001d04 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d08:	4802      	ldr	r0, [pc, #8]	@ (8001d14 <DMA2_Stream2_IRQHandler+0x10>)
 8001d0a:	f001 fa53 	bl	80031b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000518 	.word	0x20000518

08001d18 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	e00a      	b.n	8001d40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d2a:	f3af 8000 	nop.w
 8001d2e:	4601      	mov	r1, r0
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	1c5a      	adds	r2, r3, #1
 8001d34:	60ba      	str	r2, [r7, #8]
 8001d36:	b2ca      	uxtb	r2, r1
 8001d38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	617b      	str	r3, [r7, #20]
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dbf0      	blt.n	8001d2a <_read+0x12>
  }

  return len;
 8001d48:	687b      	ldr	r3, [r7, #4]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b086      	sub	sp, #24
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	e009      	b.n	8001d78 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	60ba      	str	r2, [r7, #8]
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff fb85 	bl	800147c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	3301      	adds	r3, #1
 8001d76:	617b      	str	r3, [r7, #20]
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	dbf1      	blt.n	8001d64 <_write+0x12>
  }
  return len;
 8001d80:	687b      	ldr	r3, [r7, #4]
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3718      	adds	r7, #24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <_close>:

int _close(int file)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
 8001daa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001db2:	605a      	str	r2, [r3, #4]
  return 0;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <_isatty>:

int _isatty(int file)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dca:	2301      	movs	r3, #1
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dfc:	4a14      	ldr	r2, [pc, #80]	@ (8001e50 <_sbrk+0x5c>)
 8001dfe:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <_sbrk+0x60>)
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e08:	4b13      	ldr	r3, [pc, #76]	@ (8001e58 <_sbrk+0x64>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e10:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <_sbrk+0x64>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	@ (8001e5c <_sbrk+0x68>)
 8001e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e16:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <_sbrk+0x64>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d207      	bcs.n	8001e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e24:	f008 f8dc 	bl	8009fe0 <__errno>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	220c      	movs	r2, #12
 8001e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e32:	e009      	b.n	8001e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e34:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <_sbrk+0x64>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e3a:	4b07      	ldr	r3, [pc, #28]	@ (8001e58 <_sbrk+0x64>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4413      	add	r3, r2
 8001e42:	4a05      	ldr	r2, [pc, #20]	@ (8001e58 <_sbrk+0x64>)
 8001e44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e46:	68fb      	ldr	r3, [r7, #12]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20020000 	.word	0x20020000
 8001e54:	00000400 	.word	0x00000400
 8001e58:	20000124 	.word	0x20000124
 8001e5c:	200050b0 	.word	0x200050b0

08001e60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e64:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <SystemInit+0x20>)
 8001e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e6a:	4a05      	ldr	r2, [pc, #20]	@ (8001e80 <SystemInit+0x20>)
 8001e6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim4_ch1;
DMA_HandleTypeDef hdma_tim4_ch2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b096      	sub	sp, #88	@ 0x58
 8001e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e8a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e8e:	2200      	movs	r2, #0
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	605a      	str	r2, [r3, #4]
 8001e94:	609a      	str	r2, [r3, #8]
 8001e96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e98:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ea2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	60da      	str	r2, [r3, #12]
 8001eb0:	611a      	str	r2, [r3, #16]
 8001eb2:	615a      	str	r2, [r3, #20]
 8001eb4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001eb6:	1d3b      	adds	r3, r7, #4
 8001eb8:	2220      	movs	r2, #32
 8001eba:	2100      	movs	r1, #0
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f007 ffea 	bl	8009e96 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ec2:	4b4b      	ldr	r3, [pc, #300]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001ec4:	4a4b      	ldr	r2, [pc, #300]	@ (8001ff4 <MX_TIM1_Init+0x170>)
 8001ec6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 8001ec8:	4b49      	ldr	r3, [pc, #292]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001eca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ece:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed0:	4b47      	ldr	r3, [pc, #284]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8001ed6:	4b46      	ldr	r3, [pc, #280]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001ed8:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001edc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ede:	4b44      	ldr	r3, [pc, #272]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ee4:	4b42      	ldr	r3, [pc, #264]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eea:	4b41      	ldr	r3, [pc, #260]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ef0:	483f      	ldr	r0, [pc, #252]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001ef2:	f002 fa31 	bl	8004358 <HAL_TIM_Base_Init>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001efc:	f7ff fbbe 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f04:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f06:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4838      	ldr	r0, [pc, #224]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001f0e:	f003 f823 	bl	8004f58 <HAL_TIM_ConfigClockSource>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001f18:	f7ff fbb0 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f1c:	4834      	ldr	r0, [pc, #208]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001f1e:	f002 facd 	bl	80044bc <HAL_TIM_PWM_Init>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001f28:	f7ff fba8 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f30:	2300      	movs	r3, #0
 8001f32:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f34:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f38:	4619      	mov	r1, r3
 8001f3a:	482d      	ldr	r0, [pc, #180]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001f3c:	f003 fde6 	bl	8005b0c <HAL_TIMEx_MasterConfigSynchronization>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001f46:	f7ff fb99 	bl	800167c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f4a:	2360      	movs	r3, #96	@ 0x60
 8001f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 1;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f52:	2300      	movs	r3, #0
 8001f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f56:	2300      	movs	r3, #0
 8001f58:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001f5a:	2304      	movs	r3, #4
 8001f5c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f62:	2300      	movs	r3, #0
 8001f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4820      	ldr	r0, [pc, #128]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001f70:	f002 ff30 	bl	8004dd4 <HAL_TIM_PWM_ConfigChannel>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001f7a:	f7ff fb7f 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f82:	2204      	movs	r2, #4
 8001f84:	4619      	mov	r1, r3
 8001f86:	481a      	ldr	r0, [pc, #104]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001f88:	f002 ff24 	bl	8004dd4 <HAL_TIM_PWM_ConfigChannel>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8001f92:	f7ff fb73 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f9a:	2208      	movs	r2, #8
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4814      	ldr	r0, [pc, #80]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001fa0:	f002 ff18 	bl	8004dd4 <HAL_TIM_PWM_ConfigChannel>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001faa:	f7ff fb67 	bl	800167c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fc2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fc6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001fcc:	1d3b      	adds	r3, r7, #4
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4807      	ldr	r0, [pc, #28]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001fd2:	f003 fe09 	bl	8005be8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8001fdc:	f7ff fb4e 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001fe0:	4803      	ldr	r0, [pc, #12]	@ (8001ff0 <MX_TIM1_Init+0x16c>)
 8001fe2:	f000 fbc9 	bl	8002778 <HAL_TIM_MspPostInit>

}
 8001fe6:	bf00      	nop
 8001fe8:	3758      	adds	r7, #88	@ 0x58
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000128 	.word	0x20000128
 8001ff4:	40010000 	.word	0x40010000

08001ff8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08e      	sub	sp, #56	@ 0x38
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ffe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200c:	f107 0320 	add.w	r3, r7, #32
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002016:	1d3b      	adds	r3, r7, #4
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]
 8002022:	611a      	str	r2, [r3, #16]
 8002024:	615a      	str	r2, [r3, #20]
 8002026:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002028:	4b33      	ldr	r3, [pc, #204]	@ (80020f8 <MX_TIM2_Init+0x100>)
 800202a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800202e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 8002030:	4b31      	ldr	r3, [pc, #196]	@ (80020f8 <MX_TIM2_Init+0x100>)
 8002032:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002036:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002038:	4b2f      	ldr	r3, [pc, #188]	@ (80020f8 <MX_TIM2_Init+0x100>)
 800203a:	2200      	movs	r2, #0
 800203c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800203e:	4b2e      	ldr	r3, [pc, #184]	@ (80020f8 <MX_TIM2_Init+0x100>)
 8002040:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002044:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002046:	4b2c      	ldr	r3, [pc, #176]	@ (80020f8 <MX_TIM2_Init+0x100>)
 8002048:	2200      	movs	r2, #0
 800204a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800204c:	4b2a      	ldr	r3, [pc, #168]	@ (80020f8 <MX_TIM2_Init+0x100>)
 800204e:	2200      	movs	r2, #0
 8002050:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002052:	4829      	ldr	r0, [pc, #164]	@ (80020f8 <MX_TIM2_Init+0x100>)
 8002054:	f002 f980 	bl	8004358 <HAL_TIM_Base_Init>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800205e:	f7ff fb0d 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002062:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002066:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002068:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800206c:	4619      	mov	r1, r3
 800206e:	4822      	ldr	r0, [pc, #136]	@ (80020f8 <MX_TIM2_Init+0x100>)
 8002070:	f002 ff72 	bl	8004f58 <HAL_TIM_ConfigClockSource>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800207a:	f7ff faff 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800207e:	481e      	ldr	r0, [pc, #120]	@ (80020f8 <MX_TIM2_Init+0x100>)
 8002080:	f002 fa1c 	bl	80044bc <HAL_TIM_PWM_Init>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800208a:	f7ff faf7 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800208e:	2300      	movs	r3, #0
 8002090:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002092:	2300      	movs	r3, #0
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002096:	f107 0320 	add.w	r3, r7, #32
 800209a:	4619      	mov	r1, r3
 800209c:	4816      	ldr	r0, [pc, #88]	@ (80020f8 <MX_TIM2_Init+0x100>)
 800209e:	f003 fd35 	bl	8005b0c <HAL_TIMEx_MasterConfigSynchronization>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80020a8:	f7ff fae8 	bl	800167c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020ac:	2360      	movs	r3, #96	@ 0x60
 80020ae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020b4:	2300      	movs	r3, #0
 80020b6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020bc:	1d3b      	adds	r3, r7, #4
 80020be:	2200      	movs	r2, #0
 80020c0:	4619      	mov	r1, r3
 80020c2:	480d      	ldr	r0, [pc, #52]	@ (80020f8 <MX_TIM2_Init+0x100>)
 80020c4:	f002 fe86 	bl	8004dd4 <HAL_TIM_PWM_ConfigChannel>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80020ce:	f7ff fad5 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	2204      	movs	r2, #4
 80020d6:	4619      	mov	r1, r3
 80020d8:	4807      	ldr	r0, [pc, #28]	@ (80020f8 <MX_TIM2_Init+0x100>)
 80020da:	f002 fe7b 	bl	8004dd4 <HAL_TIM_PWM_ConfigChannel>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80020e4:	f7ff faca 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80020e8:	4803      	ldr	r0, [pc, #12]	@ (80020f8 <MX_TIM2_Init+0x100>)
 80020ea:	f000 fb45 	bl	8002778 <HAL_TIM_MspPostInit>

}
 80020ee:	bf00      	nop
 80020f0:	3738      	adds	r7, #56	@ 0x38
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000170 	.word	0x20000170

080020fc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08a      	sub	sp, #40	@ 0x28
 8002100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002102:	f107 0318 	add.w	r3, r7, #24
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	609a      	str	r2, [r3, #8]
 800210e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002110:	f107 0310 	add.w	r3, r7, #16
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800211a:	463b      	mov	r3, r7
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002126:	4b42      	ldr	r3, [pc, #264]	@ (8002230 <MX_TIM3_Init+0x134>)
 8002128:	4a42      	ldr	r2, [pc, #264]	@ (8002234 <MX_TIM3_Init+0x138>)
 800212a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 800212c:	4b40      	ldr	r3, [pc, #256]	@ (8002230 <MX_TIM3_Init+0x134>)
 800212e:	2263      	movs	r2, #99	@ 0x63
 8002130:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002132:	4b3f      	ldr	r3, [pc, #252]	@ (8002230 <MX_TIM3_Init+0x134>)
 8002134:	2200      	movs	r2, #0
 8002136:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002138:	4b3d      	ldr	r3, [pc, #244]	@ (8002230 <MX_TIM3_Init+0x134>)
 800213a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800213e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002140:	4b3b      	ldr	r3, [pc, #236]	@ (8002230 <MX_TIM3_Init+0x134>)
 8002142:	2200      	movs	r2, #0
 8002144:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002146:	4b3a      	ldr	r3, [pc, #232]	@ (8002230 <MX_TIM3_Init+0x134>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800214c:	4838      	ldr	r0, [pc, #224]	@ (8002230 <MX_TIM3_Init+0x134>)
 800214e:	f002 f903 	bl	8004358 <HAL_TIM_Base_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002158:	f7ff fa90 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800215c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002160:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002162:	f107 0318 	add.w	r3, r7, #24
 8002166:	4619      	mov	r1, r3
 8002168:	4831      	ldr	r0, [pc, #196]	@ (8002230 <MX_TIM3_Init+0x134>)
 800216a:	f002 fef5 	bl	8004f58 <HAL_TIM_ConfigClockSource>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002174:	f7ff fa82 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002178:	482d      	ldr	r0, [pc, #180]	@ (8002230 <MX_TIM3_Init+0x134>)
 800217a:	f002 faa9 	bl	80046d0 <HAL_TIM_IC_Init>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002184:	f7ff fa7a 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002188:	2300      	movs	r3, #0
 800218a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002190:	f107 0310 	add.w	r3, r7, #16
 8002194:	4619      	mov	r1, r3
 8002196:	4826      	ldr	r0, [pc, #152]	@ (8002230 <MX_TIM3_Init+0x134>)
 8002198:	f003 fcb8 	bl	8005b0c <HAL_TIMEx_MasterConfigSynchronization>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80021a2:	f7ff fa6b 	bl	800167c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80021a6:	2300      	movs	r3, #0
 80021a8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80021aa:	2301      	movs	r3, #1
 80021ac:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80021b6:	463b      	mov	r3, r7
 80021b8:	2200      	movs	r2, #0
 80021ba:	4619      	mov	r1, r3
 80021bc:	481c      	ldr	r0, [pc, #112]	@ (8002230 <MX_TIM3_Init+0x134>)
 80021be:	f002 fd6d 	bl	8004c9c <HAL_TIM_IC_ConfigChannel>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80021c8:	f7ff fa58 	bl	800167c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80021cc:	2302      	movs	r3, #2
 80021ce:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80021d0:	2302      	movs	r3, #2
 80021d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80021d4:	463b      	mov	r3, r7
 80021d6:	2204      	movs	r2, #4
 80021d8:	4619      	mov	r1, r3
 80021da:	4815      	ldr	r0, [pc, #84]	@ (8002230 <MX_TIM3_Init+0x134>)
 80021dc:	f002 fd5e 	bl	8004c9c <HAL_TIM_IC_ConfigChannel>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80021e6:	f7ff fa49 	bl	800167c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80021ea:	2300      	movs	r3, #0
 80021ec:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80021ee:	2301      	movs	r3, #1
 80021f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80021f2:	463b      	mov	r3, r7
 80021f4:	2208      	movs	r2, #8
 80021f6:	4619      	mov	r1, r3
 80021f8:	480d      	ldr	r0, [pc, #52]	@ (8002230 <MX_TIM3_Init+0x134>)
 80021fa:	f002 fd4f 	bl	8004c9c <HAL_TIM_IC_ConfigChannel>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM3_Init+0x10c>
  {
    Error_Handler();
 8002204:	f7ff fa3a 	bl	800167c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002208:	2302      	movs	r3, #2
 800220a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800220c:	2302      	movs	r3, #2
 800220e:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002210:	463b      	mov	r3, r7
 8002212:	220c      	movs	r2, #12
 8002214:	4619      	mov	r1, r3
 8002216:	4806      	ldr	r0, [pc, #24]	@ (8002230 <MX_TIM3_Init+0x134>)
 8002218:	f002 fd40 	bl	8004c9c <HAL_TIM_IC_ConfigChannel>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_TIM3_Init+0x12a>
  {
    Error_Handler();
 8002222:	f7ff fa2b 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002226:	bf00      	nop
 8002228:	3728      	adds	r7, #40	@ 0x28
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	200001b8 	.word	0x200001b8
 8002234:	40000400 	.word	0x40000400

08002238 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08a      	sub	sp, #40	@ 0x28
 800223c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800223e:	f107 0318 	add.w	r3, r7, #24
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	605a      	str	r2, [r3, #4]
 8002248:	609a      	str	r2, [r3, #8]
 800224a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800224c:	f107 0310 	add.w	r3, r7, #16
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002256:	463b      	mov	r3, r7
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002262:	4b33      	ldr	r3, [pc, #204]	@ (8002330 <MX_TIM4_Init+0xf8>)
 8002264:	4a33      	ldr	r2, [pc, #204]	@ (8002334 <MX_TIM4_Init+0xfc>)
 8002266:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 8002268:	4b31      	ldr	r3, [pc, #196]	@ (8002330 <MX_TIM4_Init+0xf8>)
 800226a:	2263      	movs	r2, #99	@ 0x63
 800226c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800226e:	4b30      	ldr	r3, [pc, #192]	@ (8002330 <MX_TIM4_Init+0xf8>)
 8002270:	2200      	movs	r2, #0
 8002272:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002274:	4b2e      	ldr	r3, [pc, #184]	@ (8002330 <MX_TIM4_Init+0xf8>)
 8002276:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800227a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800227c:	4b2c      	ldr	r3, [pc, #176]	@ (8002330 <MX_TIM4_Init+0xf8>)
 800227e:	2200      	movs	r2, #0
 8002280:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002282:	4b2b      	ldr	r3, [pc, #172]	@ (8002330 <MX_TIM4_Init+0xf8>)
 8002284:	2200      	movs	r2, #0
 8002286:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002288:	4829      	ldr	r0, [pc, #164]	@ (8002330 <MX_TIM4_Init+0xf8>)
 800228a:	f002 f865 	bl	8004358 <HAL_TIM_Base_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8002294:	f7ff f9f2 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002298:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800229c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800229e:	f107 0318 	add.w	r3, r7, #24
 80022a2:	4619      	mov	r1, r3
 80022a4:	4822      	ldr	r0, [pc, #136]	@ (8002330 <MX_TIM4_Init+0xf8>)
 80022a6:	f002 fe57 	bl	8004f58 <HAL_TIM_ConfigClockSource>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80022b0:	f7ff f9e4 	bl	800167c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80022b4:	481e      	ldr	r0, [pc, #120]	@ (8002330 <MX_TIM4_Init+0xf8>)
 80022b6:	f002 fa0b 	bl	80046d0 <HAL_TIM_IC_Init>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80022c0:	f7ff f9dc 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022c4:	2300      	movs	r3, #0
 80022c6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022cc:	f107 0310 	add.w	r3, r7, #16
 80022d0:	4619      	mov	r1, r3
 80022d2:	4817      	ldr	r0, [pc, #92]	@ (8002330 <MX_TIM4_Init+0xf8>)
 80022d4:	f003 fc1a 	bl	8005b0c <HAL_TIMEx_MasterConfigSynchronization>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80022de:	f7ff f9cd 	bl	800167c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80022e2:	2300      	movs	r3, #0
 80022e4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022e6:	2301      	movs	r3, #1
 80022e8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022ea:	2300      	movs	r3, #0
 80022ec:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80022f2:	463b      	mov	r3, r7
 80022f4:	2200      	movs	r2, #0
 80022f6:	4619      	mov	r1, r3
 80022f8:	480d      	ldr	r0, [pc, #52]	@ (8002330 <MX_TIM4_Init+0xf8>)
 80022fa:	f002 fccf 	bl	8004c9c <HAL_TIM_IC_ConfigChannel>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8002304:	f7ff f9ba 	bl	800167c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002308:	2302      	movs	r3, #2
 800230a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800230c:	2302      	movs	r3, #2
 800230e:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002310:	463b      	mov	r3, r7
 8002312:	2204      	movs	r2, #4
 8002314:	4619      	mov	r1, r3
 8002316:	4806      	ldr	r0, [pc, #24]	@ (8002330 <MX_TIM4_Init+0xf8>)
 8002318:	f002 fcc0 	bl	8004c9c <HAL_TIM_IC_ConfigChannel>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 8002322:	f7ff f9ab 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002326:	bf00      	nop
 8002328:	3728      	adds	r7, #40	@ 0x28
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20000200 	.word	0x20000200
 8002334:	40000800 	.word	0x40000800

08002338 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08e      	sub	sp, #56	@ 0x38
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a16      	ldr	r2, [pc, #88]	@ (80023b0 <HAL_TIM_Base_MspInit+0x78>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d116      	bne.n	8002388 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	623b      	str	r3, [r7, #32]
 800235e:	4b15      	ldr	r3, [pc, #84]	@ (80023b4 <HAL_TIM_Base_MspInit+0x7c>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002362:	4a14      	ldr	r2, [pc, #80]	@ (80023b4 <HAL_TIM_Base_MspInit+0x7c>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	6453      	str	r3, [r2, #68]	@ 0x44
 800236a:	4b12      	ldr	r3, [pc, #72]	@ (80023b4 <HAL_TIM_Base_MspInit+0x7c>)
 800236c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	623b      	str	r3, [r7, #32]
 8002374:	6a3b      	ldr	r3, [r7, #32]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8002376:	2200      	movs	r2, #0
 8002378:	2105      	movs	r1, #5
 800237a:	201a      	movs	r0, #26
 800237c:	f000 fd58 	bl	8002e30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002380:	201a      	movs	r0, #26
 8002382:	f000 fd71 	bl	8002e68 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002386:	e1e5      	b.n	8002754 <HAL_TIM_Base_MspInit+0x41c>
  else if(tim_baseHandle->Instance==TIM2)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002390:	d112      	bne.n	80023b8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	61fb      	str	r3, [r7, #28]
 8002396:	4b07      	ldr	r3, [pc, #28]	@ (80023b4 <HAL_TIM_Base_MspInit+0x7c>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239a:	4a06      	ldr	r2, [pc, #24]	@ (80023b4 <HAL_TIM_Base_MspInit+0x7c>)
 800239c:	f043 0301 	orr.w	r3, r3, #1
 80023a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80023a2:	4b04      	ldr	r3, [pc, #16]	@ (80023b4 <HAL_TIM_Base_MspInit+0x7c>)
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	61fb      	str	r3, [r7, #28]
 80023ac:	69fb      	ldr	r3, [r7, #28]
}
 80023ae:	e1d1      	b.n	8002754 <HAL_TIM_Base_MspInit+0x41c>
 80023b0:	40010000 	.word	0x40010000
 80023b4:	40023800 	.word	0x40023800
  else if(tim_baseHandle->Instance==TIM3)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a8f      	ldr	r2, [pc, #572]	@ (80025fc <HAL_TIM_Base_MspInit+0x2c4>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	f040 8134 	bne.w	800262c <HAL_TIM_Base_MspInit+0x2f4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023c4:	2300      	movs	r3, #0
 80023c6:	61bb      	str	r3, [r7, #24]
 80023c8:	4b8d      	ldr	r3, [pc, #564]	@ (8002600 <HAL_TIM_Base_MspInit+0x2c8>)
 80023ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023cc:	4a8c      	ldr	r2, [pc, #560]	@ (8002600 <HAL_TIM_Base_MspInit+0x2c8>)
 80023ce:	f043 0302 	orr.w	r3, r3, #2
 80023d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80023d4:	4b8a      	ldr	r3, [pc, #552]	@ (8002600 <HAL_TIM_Base_MspInit+0x2c8>)
 80023d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	61bb      	str	r3, [r7, #24]
 80023de:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
 80023e4:	4b86      	ldr	r3, [pc, #536]	@ (8002600 <HAL_TIM_Base_MspInit+0x2c8>)
 80023e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e8:	4a85      	ldr	r2, [pc, #532]	@ (8002600 <HAL_TIM_Base_MspInit+0x2c8>)
 80023ea:	f043 0301 	orr.w	r3, r3, #1
 80023ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80023f0:	4b83      	ldr	r3, [pc, #524]	@ (8002600 <HAL_TIM_Base_MspInit+0x2c8>)
 80023f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	617b      	str	r3, [r7, #20]
 80023fa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023fc:	2300      	movs	r3, #0
 80023fe:	613b      	str	r3, [r7, #16]
 8002400:	4b7f      	ldr	r3, [pc, #508]	@ (8002600 <HAL_TIM_Base_MspInit+0x2c8>)
 8002402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002404:	4a7e      	ldr	r2, [pc, #504]	@ (8002600 <HAL_TIM_Base_MspInit+0x2c8>)
 8002406:	f043 0302 	orr.w	r3, r3, #2
 800240a:	6313      	str	r3, [r2, #48]	@ 0x30
 800240c:	4b7c      	ldr	r3, [pc, #496]	@ (8002600 <HAL_TIM_Base_MspInit+0x2c8>)
 800240e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	613b      	str	r3, [r7, #16]
 8002416:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_LEFT_Pin;
 8002418:	2340      	movs	r3, #64	@ 0x40
 800241a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241c:	2302      	movs	r3, #2
 800241e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002424:	2303      	movs	r3, #3
 8002426:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002428:	2302      	movs	r3, #2
 800242a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ECHO_LEFT_GPIO_Port, &GPIO_InitStruct);
 800242c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002430:	4619      	mov	r1, r3
 8002432:	4874      	ldr	r0, [pc, #464]	@ (8002604 <HAL_TIM_Base_MspInit+0x2cc>)
 8002434:	f001 f928 	bl	8003688 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ECHO_CENTER_Pin;
 8002438:	2301      	movs	r3, #1
 800243a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243c:	2302      	movs	r3, #2
 800243e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002444:	2303      	movs	r3, #3
 8002446:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002448:	2302      	movs	r3, #2
 800244a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ECHO_CENTER_GPIO_Port, &GPIO_InitStruct);
 800244c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002450:	4619      	mov	r1, r3
 8002452:	486d      	ldr	r0, [pc, #436]	@ (8002608 <HAL_TIM_Base_MspInit+0x2d0>)
 8002454:	f001 f918 	bl	8003688 <HAL_GPIO_Init>
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8002458:	4b6c      	ldr	r3, [pc, #432]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 800245a:	4a6d      	ldr	r2, [pc, #436]	@ (8002610 <HAL_TIM_Base_MspInit+0x2d8>)
 800245c:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 800245e:	4b6b      	ldr	r3, [pc, #428]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 8002460:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002464:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002466:	4b69      	ldr	r3, [pc, #420]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 800246c:	4b67      	ldr	r3, [pc, #412]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 800246e:	2200      	movs	r2, #0
 8002470:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8002472:	4b66      	ldr	r3, [pc, #408]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 8002474:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002478:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800247a:	4b64      	ldr	r3, [pc, #400]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 800247c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002480:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002482:	4b62      	ldr	r3, [pc, #392]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 8002484:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002488:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 800248a:	4b60      	ldr	r3, [pc, #384]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 800248c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002490:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8002492:	4b5e      	ldr	r3, [pc, #376]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 8002494:	2200      	movs	r2, #0
 8002496:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002498:	4b5c      	ldr	r3, [pc, #368]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 800249a:	2200      	movs	r2, #0
 800249c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800249e:	485b      	ldr	r0, [pc, #364]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 80024a0:	f000 fcf0 	bl	8002e84 <HAL_DMA_Init>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <HAL_TIM_Base_MspInit+0x176>
      Error_Handler();
 80024aa:	f7ff f8e7 	bl	800167c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a56      	ldr	r2, [pc, #344]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 80024b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80024b4:	4a55      	ldr	r2, [pc, #340]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a53      	ldr	r2, [pc, #332]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 80024be:	639a      	str	r2, [r3, #56]	@ 0x38
 80024c0:	4a52      	ldr	r2, [pc, #328]	@ (800260c <HAL_TIM_Base_MspInit+0x2d4>)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim3_ch2.Instance = DMA1_Stream5;
 80024c6:	4b53      	ldr	r3, [pc, #332]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 80024c8:	4a53      	ldr	r2, [pc, #332]	@ (8002618 <HAL_TIM_Base_MspInit+0x2e0>)
 80024ca:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Channel = DMA_CHANNEL_5;
 80024cc:	4b51      	ldr	r3, [pc, #324]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 80024ce:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80024d2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024d4:	4b4f      	ldr	r3, [pc, #316]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80024da:	4b4e      	ldr	r3, [pc, #312]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 80024dc:	2200      	movs	r2, #0
 80024de:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80024e0:	4b4c      	ldr	r3, [pc, #304]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 80024e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024e6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80024e8:	4b4a      	ldr	r3, [pc, #296]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 80024ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80024ee:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024f0:	4b48      	ldr	r3, [pc, #288]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 80024f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024f6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 80024f8:	4b46      	ldr	r3, [pc, #280]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 80024fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024fe:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002500:	4b44      	ldr	r3, [pc, #272]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 8002502:	2200      	movs	r2, #0
 8002504:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002506:	4b43      	ldr	r3, [pc, #268]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 8002508:	2200      	movs	r2, #0
 800250a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 800250c:	4841      	ldr	r0, [pc, #260]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 800250e:	f000 fcb9 	bl	8002e84 <HAL_DMA_Init>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <HAL_TIM_Base_MspInit+0x1e4>
      Error_Handler();
 8002518:	f7ff f8b0 	bl	800167c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a3d      	ldr	r2, [pc, #244]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 8002520:	629a      	str	r2, [r3, #40]	@ 0x28
 8002522:	4a3c      	ldr	r2, [pc, #240]	@ (8002614 <HAL_TIM_Base_MspInit+0x2dc>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 8002528:	4b3c      	ldr	r3, [pc, #240]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 800252a:	4a3d      	ldr	r2, [pc, #244]	@ (8002620 <HAL_TIM_Base_MspInit+0x2e8>)
 800252c:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 800252e:	4b3b      	ldr	r3, [pc, #236]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 8002530:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002534:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002536:	4b39      	ldr	r3, [pc, #228]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 8002538:	2200      	movs	r2, #0
 800253a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800253c:	4b37      	ldr	r3, [pc, #220]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 800253e:	2200      	movs	r2, #0
 8002540:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002542:	4b36      	ldr	r3, [pc, #216]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 8002544:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002548:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800254a:	4b34      	ldr	r3, [pc, #208]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 800254c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002550:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002552:	4b32      	ldr	r3, [pc, #200]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 8002554:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002558:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 800255a:	4b30      	ldr	r3, [pc, #192]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 800255c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002560:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8002562:	4b2e      	ldr	r3, [pc, #184]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 8002564:	2200      	movs	r2, #0
 8002566:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002568:	4b2c      	ldr	r3, [pc, #176]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 800256a:	2200      	movs	r2, #0
 800256c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 800256e:	482b      	ldr	r0, [pc, #172]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 8002570:	f000 fc88 	bl	8002e84 <HAL_DMA_Init>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <HAL_TIM_Base_MspInit+0x246>
      Error_Handler();
 800257a:	f7ff f87f 	bl	800167c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a26      	ldr	r2, [pc, #152]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 8002582:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002584:	4a25      	ldr	r2, [pc, #148]	@ (800261c <HAL_TIM_Base_MspInit+0x2e4>)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 800258a:	4b26      	ldr	r3, [pc, #152]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 800258c:	4a26      	ldr	r2, [pc, #152]	@ (8002628 <HAL_TIM_Base_MspInit+0x2f0>)
 800258e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 8002590:	4b24      	ldr	r3, [pc, #144]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 8002592:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002596:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002598:	4b22      	ldr	r3, [pc, #136]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800259e:	4b21      	ldr	r3, [pc, #132]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 80025a4:	4b1f      	ldr	r3, [pc, #124]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025aa:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80025b2:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025ba:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 80025bc:	4b19      	ldr	r3, [pc, #100]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025c2:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 80025c4:	4b17      	ldr	r3, [pc, #92]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025ca:	4b16      	ldr	r3, [pc, #88]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 80025d0:	4814      	ldr	r0, [pc, #80]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025d2:	f000 fc57 	bl	8002e84 <HAL_DMA_Init>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <HAL_TIM_Base_MspInit+0x2a8>
      Error_Handler();
 80025dc:	f7ff f84e 	bl	800167c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a10      	ldr	r2, [pc, #64]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80025e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a0d      	ldr	r2, [pc, #52]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025f0:	621a      	str	r2, [r3, #32]
 80025f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002624 <HAL_TIM_Base_MspInit+0x2ec>)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80025f8:	e0ac      	b.n	8002754 <HAL_TIM_Base_MspInit+0x41c>
 80025fa:	bf00      	nop
 80025fc:	40000400 	.word	0x40000400
 8002600:	40023800 	.word	0x40023800
 8002604:	40020000 	.word	0x40020000
 8002608:	40020400 	.word	0x40020400
 800260c:	20000248 	.word	0x20000248
 8002610:	40026070 	.word	0x40026070
 8002614:	200002a8 	.word	0x200002a8
 8002618:	40026088 	.word	0x40026088
 800261c:	20000308 	.word	0x20000308
 8002620:	400260b8 	.word	0x400260b8
 8002624:	20000368 	.word	0x20000368
 8002628:	40026040 	.word	0x40026040
  else if(tim_baseHandle->Instance==TIM4)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a4a      	ldr	r2, [pc, #296]	@ (800275c <HAL_TIM_Base_MspInit+0x424>)
 8002632:	4293      	cmp	r3, r2
 8002634:	f040 808e 	bne.w	8002754 <HAL_TIM_Base_MspInit+0x41c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002638:	2300      	movs	r3, #0
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	4b48      	ldr	r3, [pc, #288]	@ (8002760 <HAL_TIM_Base_MspInit+0x428>)
 800263e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002640:	4a47      	ldr	r2, [pc, #284]	@ (8002760 <HAL_TIM_Base_MspInit+0x428>)
 8002642:	f043 0304 	orr.w	r3, r3, #4
 8002646:	6413      	str	r3, [r2, #64]	@ 0x40
 8002648:	4b45      	ldr	r3, [pc, #276]	@ (8002760 <HAL_TIM_Base_MspInit+0x428>)
 800264a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264c:	f003 0304 	and.w	r3, r3, #4
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002654:	2300      	movs	r3, #0
 8002656:	60bb      	str	r3, [r7, #8]
 8002658:	4b41      	ldr	r3, [pc, #260]	@ (8002760 <HAL_TIM_Base_MspInit+0x428>)
 800265a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265c:	4a40      	ldr	r2, [pc, #256]	@ (8002760 <HAL_TIM_Base_MspInit+0x428>)
 800265e:	f043 0302 	orr.w	r3, r3, #2
 8002662:	6313      	str	r3, [r2, #48]	@ 0x30
 8002664:	4b3e      	ldr	r3, [pc, #248]	@ (8002760 <HAL_TIM_Base_MspInit+0x428>)
 8002666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	60bb      	str	r3, [r7, #8]
 800266e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ECHO_RIGHT_Pin;
 8002670:	2340      	movs	r3, #64	@ 0x40
 8002672:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002674:	2302      	movs	r3, #2
 8002676:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002678:	2300      	movs	r3, #0
 800267a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267c:	2303      	movs	r3, #3
 800267e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002680:	2302      	movs	r3, #2
 8002682:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ECHO_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8002684:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002688:	4619      	mov	r1, r3
 800268a:	4836      	ldr	r0, [pc, #216]	@ (8002764 <HAL_TIM_Base_MspInit+0x42c>)
 800268c:	f000 fffc 	bl	8003688 <HAL_GPIO_Init>
    hdma_tim4_ch1.Instance = DMA1_Stream0;
 8002690:	4b35      	ldr	r3, [pc, #212]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 8002692:	4a36      	ldr	r2, [pc, #216]	@ (800276c <HAL_TIM_Base_MspInit+0x434>)
 8002694:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Channel = DMA_CHANNEL_2;
 8002696:	4b34      	ldr	r3, [pc, #208]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 8002698:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800269c:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800269e:	4b32      	ldr	r3, [pc, #200]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026a4:	4b30      	ldr	r3, [pc, #192]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80026aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026b0:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026b8:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026c0:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_CIRCULAR;
 80026c2:	4b29      	ldr	r3, [pc, #164]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026c8:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80026ca:	4b27      	ldr	r3, [pc, #156]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026d0:	4b25      	ldr	r3, [pc, #148]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 80026d6:	4824      	ldr	r0, [pc, #144]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026d8:	f000 fbd4 	bl	8002e84 <HAL_DMA_Init>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <HAL_TIM_Base_MspInit+0x3ae>
      Error_Handler();
 80026e2:	f7fe ffcb 	bl	800167c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a1f      	ldr	r2, [pc, #124]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026ea:	625a      	str	r2, [r3, #36]	@ 0x24
 80026ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002768 <HAL_TIM_Base_MspInit+0x430>)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim4_ch2.Instance = DMA1_Stream3;
 80026f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 80026f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002774 <HAL_TIM_Base_MspInit+0x43c>)
 80026f6:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch2.Init.Channel = DMA_CHANNEL_2;
 80026f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 80026fa:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80026fe:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002700:	4b1b      	ldr	r3, [pc, #108]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 8002702:	2200      	movs	r2, #0
 8002704:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002706:	4b1a      	ldr	r3, [pc, #104]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 8002708:	2200      	movs	r2, #0
 800270a:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800270c:	4b18      	ldr	r3, [pc, #96]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 800270e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002712:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002714:	4b16      	ldr	r3, [pc, #88]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 8002716:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800271a:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800271c:	4b14      	ldr	r3, [pc, #80]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 800271e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002722:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch2.Init.Mode = DMA_CIRCULAR;
 8002724:	4b12      	ldr	r3, [pc, #72]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 8002726:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800272a:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800272c:	4b10      	ldr	r3, [pc, #64]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 800272e:	2200      	movs	r2, #0
 8002730:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002732:	4b0f      	ldr	r3, [pc, #60]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 8002734:	2200      	movs	r2, #0
 8002736:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 8002738:	480d      	ldr	r0, [pc, #52]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 800273a:	f000 fba3 	bl	8002e84 <HAL_DMA_Init>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <HAL_TIM_Base_MspInit+0x410>
      Error_Handler();
 8002744:	f7fe ff9a 	bl	800167c <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	4a09      	ldr	r2, [pc, #36]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 800274c:	629a      	str	r2, [r3, #40]	@ 0x28
 800274e:	4a08      	ldr	r2, [pc, #32]	@ (8002770 <HAL_TIM_Base_MspInit+0x438>)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002754:	bf00      	nop
 8002756:	3738      	adds	r7, #56	@ 0x38
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40000800 	.word	0x40000800
 8002760:	40023800 	.word	0x40023800
 8002764:	40020400 	.word	0x40020400
 8002768:	200003c8 	.word	0x200003c8
 800276c:	40026010 	.word	0x40026010
 8002770:	20000428 	.word	0x20000428
 8002774:	40026058 	.word	0x40026058

08002778 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	@ 0x28
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
 8002788:	605a      	str	r2, [r3, #4]
 800278a:	609a      	str	r2, [r3, #8]
 800278c:	60da      	str	r2, [r3, #12]
 800278e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a24      	ldr	r2, [pc, #144]	@ (8002828 <HAL_TIM_MspPostInit+0xb0>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d11f      	bne.n	80027da <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	613b      	str	r3, [r7, #16]
 800279e:	4b23      	ldr	r3, [pc, #140]	@ (800282c <HAL_TIM_MspPostInit+0xb4>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	4a22      	ldr	r2, [pc, #136]	@ (800282c <HAL_TIM_MspPostInit+0xb4>)
 80027a4:	f043 0301 	orr.w	r3, r3, #1
 80027a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027aa:	4b20      	ldr	r3, [pc, #128]	@ (800282c <HAL_TIM_MspPostInit+0xb4>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TRIG_LEFT_Pin|TRIG_CENTER_Pin|TRIG_RIGHT_Pin;
 80027b6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80027ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027bc:	2302      	movs	r3, #2
 80027be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c4:	2303      	movs	r3, #3
 80027c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027c8:	2301      	movs	r3, #1
 80027ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027cc:	f107 0314 	add.w	r3, r7, #20
 80027d0:	4619      	mov	r1, r3
 80027d2:	4817      	ldr	r0, [pc, #92]	@ (8002830 <HAL_TIM_MspPostInit+0xb8>)
 80027d4:	f000 ff58 	bl	8003688 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80027d8:	e022      	b.n	8002820 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM2)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027e2:	d11d      	bne.n	8002820 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027e4:	2300      	movs	r3, #0
 80027e6:	60fb      	str	r3, [r7, #12]
 80027e8:	4b10      	ldr	r3, [pc, #64]	@ (800282c <HAL_TIM_MspPostInit+0xb4>)
 80027ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ec:	4a0f      	ldr	r2, [pc, #60]	@ (800282c <HAL_TIM_MspPostInit+0xb4>)
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80027f4:	4b0d      	ldr	r3, [pc, #52]	@ (800282c <HAL_TIM_MspPostInit+0xb4>)
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = out_pwmMotor_A_Pin|out_pwmMotor_B_Pin;
 8002800:	2303      	movs	r3, #3
 8002802:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002804:	2302      	movs	r3, #2
 8002806:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002808:	2300      	movs	r3, #0
 800280a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800280c:	2302      	movs	r3, #2
 800280e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002810:	2301      	movs	r3, #1
 8002812:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002814:	f107 0314 	add.w	r3, r7, #20
 8002818:	4619      	mov	r1, r3
 800281a:	4805      	ldr	r0, [pc, #20]	@ (8002830 <HAL_TIM_MspPostInit+0xb8>)
 800281c:	f000 ff34 	bl	8003688 <HAL_GPIO_Init>
}
 8002820:	bf00      	nop
 8002822:	3728      	adds	r7, #40	@ 0x28
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40010000 	.word	0x40010000
 800282c:	40023800 	.word	0x40023800
 8002830:	40020000 	.word	0x40020000

08002834 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 0 */
extern void RCcar_analogStick(uint8_t x, uint8_t y);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
	// Android arduino bluetooth controller app
	if (huart == &huart_bluetooth)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a4d      	ldr	r2, [pc, #308]	@ (8002974 <HAL_UART_RxCpltCallback+0x140>)
 8002840:	4293      	cmp	r3, r2
 8002842:	f040 8092 	bne.w	800296a <HAL_UART_RxCpltCallback+0x136>
	{
		switch (rxChar)
 8002846:	4b4c      	ldr	r3, [pc, #304]	@ (8002978 <HAL_UART_RxCpltCallback+0x144>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	3b30      	subs	r3, #48	@ 0x30
 800284c:	2b22      	cmp	r3, #34	@ 0x22
 800284e:	f200 808c 	bhi.w	800296a <HAL_UART_RxCpltCallback+0x136>
 8002852:	a201      	add	r2, pc, #4	@ (adr r2, 8002858 <HAL_UART_RxCpltCallback+0x24>)
 8002854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002858:	08002947 	.word	0x08002947
 800285c:	0800296b 	.word	0x0800296b
 8002860:	0800296b 	.word	0x0800296b
 8002864:	0800296b 	.word	0x0800296b
 8002868:	0800296b 	.word	0x0800296b
 800286c:	0800296b 	.word	0x0800296b
 8002870:	0800296b 	.word	0x0800296b
 8002874:	0800296b 	.word	0x0800296b
 8002878:	0800296b 	.word	0x0800296b
 800287c:	0800296b 	.word	0x0800296b
 8002880:	0800296b 	.word	0x0800296b
 8002884:	0800296b 	.word	0x0800296b
 8002888:	0800296b 	.word	0x0800296b
 800288c:	0800296b 	.word	0x0800296b
 8002890:	0800296b 	.word	0x0800296b
 8002894:	0800296b 	.word	0x0800296b
 8002898:	0800296b 	.word	0x0800296b
 800289c:	08002925 	.word	0x08002925
 80028a0:	080028f5 	.word	0x080028f5
 80028a4:	0800296b 	.word	0x0800296b
 80028a8:	0800296b 	.word	0x0800296b
 80028ac:	0800296b 	.word	0x0800296b
 80028b0:	080028e5 	.word	0x080028e5
 80028b4:	0800296b 	.word	0x0800296b
 80028b8:	0800296b 	.word	0x0800296b
 80028bc:	0800296b 	.word	0x0800296b
 80028c0:	0800296b 	.word	0x0800296b
 80028c4:	0800296b 	.word	0x0800296b
 80028c8:	08002905 	.word	0x08002905
 80028cc:	0800296b 	.word	0x0800296b
 80028d0:	0800296b 	.word	0x0800296b
 80028d4:	0800296b 	.word	0x0800296b
 80028d8:	0800296b 	.word	0x0800296b
 80028dc:	0800296b 	.word	0x0800296b
 80028e0:	08002915 	.word	0x08002915
		{
		case 'F':
			if (!mode_auto_manu) RCcar_go_forward(100);
 80028e4:	4b25      	ldr	r3, [pc, #148]	@ (800297c <HAL_UART_RxCpltCallback+0x148>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d133      	bne.n	8002954 <HAL_UART_RxCpltCallback+0x120>
 80028ec:	2064      	movs	r0, #100	@ 0x64
 80028ee:	f7ff f815 	bl	800191c <RCcar_go_forward>
			break;
 80028f2:	e02f      	b.n	8002954 <HAL_UART_RxCpltCallback+0x120>
		case 'B':
			if (!mode_auto_manu) RCcar_go_backward(100);
 80028f4:	4b21      	ldr	r3, [pc, #132]	@ (800297c <HAL_UART_RxCpltCallback+0x148>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d12d      	bne.n	8002958 <HAL_UART_RxCpltCallback+0x124>
 80028fc:	2064      	movs	r0, #100	@ 0x64
 80028fe:	f7ff f8a1 	bl	8001a44 <RCcar_go_backward>
			break;
 8002902:	e029      	b.n	8002958 <HAL_UART_RxCpltCallback+0x124>
		case 'L':
			if (!mode_auto_manu) RCcar_go_soft_left(100);
 8002904:	4b1d      	ldr	r3, [pc, #116]	@ (800297c <HAL_UART_RxCpltCallback+0x148>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d127      	bne.n	800295c <HAL_UART_RxCpltCallback+0x128>
 800290c:	2064      	movs	r0, #100	@ 0x64
 800290e:	f7ff f835 	bl	800197c <RCcar_go_soft_left>
			break;
 8002912:	e023      	b.n	800295c <HAL_UART_RxCpltCallback+0x128>
		case 'R':
			if (!mode_auto_manu) RCcar_go_soft_right(100);
 8002914:	4b19      	ldr	r3, [pc, #100]	@ (800297c <HAL_UART_RxCpltCallback+0x148>)
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d121      	bne.n	8002960 <HAL_UART_RxCpltCallback+0x12c>
 800291c:	2064      	movs	r0, #100	@ 0x64
 800291e:	f7ff f85f 	bl	80019e0 <RCcar_go_soft_right>
			break;
 8002922:	e01d      	b.n	8002960 <HAL_UART_RxCpltCallback+0x12c>
		case 'A':
			mode_auto_manu = !mode_auto_manu;
 8002924:	4b15      	ldr	r3, [pc, #84]	@ (800297c <HAL_UART_RxCpltCallback+0x148>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	bf0c      	ite	eq
 800292c:	2301      	moveq	r3, #1
 800292e:	2300      	movne	r3, #0
 8002930:	b2db      	uxtb	r3, r3
 8002932:	461a      	mov	r2, r3
 8002934:	4b11      	ldr	r3, [pc, #68]	@ (800297c <HAL_UART_RxCpltCallback+0x148>)
 8002936:	701a      	strb	r2, [r3, #0]
			if (!mode_auto_manu) RCcar_stop();
 8002938:	4b10      	ldr	r3, [pc, #64]	@ (800297c <HAL_UART_RxCpltCallback+0x148>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d111      	bne.n	8002964 <HAL_UART_RxCpltCallback+0x130>
 8002940:	f7ff f8b0 	bl	8001aa4 <RCcar_stop>
			break;
 8002944:	e00e      	b.n	8002964 <HAL_UART_RxCpltCallback+0x130>
		case '0':
			if (!mode_auto_manu) RCcar_stop();
 8002946:	4b0d      	ldr	r3, [pc, #52]	@ (800297c <HAL_UART_RxCpltCallback+0x148>)
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10c      	bne.n	8002968 <HAL_UART_RxCpltCallback+0x134>
 800294e:	f7ff f8a9 	bl	8001aa4 <RCcar_stop>
			break;
 8002952:	e009      	b.n	8002968 <HAL_UART_RxCpltCallback+0x134>
			break;
 8002954:	bf00      	nop
 8002956:	e008      	b.n	800296a <HAL_UART_RxCpltCallback+0x136>
			break;
 8002958:	bf00      	nop
 800295a:	e006      	b.n	800296a <HAL_UART_RxCpltCallback+0x136>
			break;
 800295c:	bf00      	nop
 800295e:	e004      	b.n	800296a <HAL_UART_RxCpltCallback+0x136>
			break;
 8002960:	bf00      	nop
 8002962:	e002      	b.n	800296a <HAL_UART_RxCpltCallback+0x136>
			break;
 8002964:	bf00      	nop
 8002966:	e000      	b.n	800296a <HAL_UART_RxCpltCallback+0x136>
			break;
 8002968:	bf00      	nop
		}
	}

}
 800296a:	bf00      	nop
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20000488 	.word	0x20000488
 8002978:	20000094 	.word	0x20000094
 800297c:	200000a4 	.word	0x200000a4

08002980 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002984:	4b11      	ldr	r3, [pc, #68]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 8002986:	4a12      	ldr	r2, [pc, #72]	@ (80029d0 <MX_USART1_UART_Init+0x50>)
 8002988:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800298a:	4b10      	ldr	r3, [pc, #64]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 800298c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002990:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002992:	4b0e      	ldr	r3, [pc, #56]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 8002994:	2200      	movs	r2, #0
 8002996:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002998:	4b0c      	ldr	r3, [pc, #48]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 800299a:	2200      	movs	r2, #0
 800299c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800299e:	4b0b      	ldr	r3, [pc, #44]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029a4:	4b09      	ldr	r3, [pc, #36]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029a6:	220c      	movs	r2, #12
 80029a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029aa:	4b08      	ldr	r3, [pc, #32]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029b0:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029b6:	4805      	ldr	r0, [pc, #20]	@ (80029cc <MX_USART1_UART_Init+0x4c>)
 80029b8:	f003 f97c 	bl	8005cb4 <HAL_UART_Init>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80029c2:	f7fe fe5b 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029c6:	bf00      	nop
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000488 	.word	0x20000488
 80029d0:	40011000 	.word	0x40011000

080029d4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80029d8:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <MX_USART2_UART_Init+0x4c>)
 80029da:	4a12      	ldr	r2, [pc, #72]	@ (8002a24 <MX_USART2_UART_Init+0x50>)
 80029dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80029de:	4b10      	ldr	r3, [pc, #64]	@ (8002a20 <MX_USART2_UART_Init+0x4c>)
 80029e0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80029e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80029e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a20 <MX_USART2_UART_Init+0x4c>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80029ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002a20 <MX_USART2_UART_Init+0x4c>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80029f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002a20 <MX_USART2_UART_Init+0x4c>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80029f8:	4b09      	ldr	r3, [pc, #36]	@ (8002a20 <MX_USART2_UART_Init+0x4c>)
 80029fa:	220c      	movs	r2, #12
 80029fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029fe:	4b08      	ldr	r3, [pc, #32]	@ (8002a20 <MX_USART2_UART_Init+0x4c>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a04:	4b06      	ldr	r3, [pc, #24]	@ (8002a20 <MX_USART2_UART_Init+0x4c>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a0a:	4805      	ldr	r0, [pc, #20]	@ (8002a20 <MX_USART2_UART_Init+0x4c>)
 8002a0c:	f003 f952 	bl	8005cb4 <HAL_UART_Init>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a16:	f7fe fe31 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a1a:	bf00      	nop
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	200004d0 	.word	0x200004d0
 8002a24:	40004400 	.word	0x40004400

08002a28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08c      	sub	sp, #48	@ 0x30
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a30:	f107 031c 	add.w	r3, r7, #28
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
 8002a3e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a61      	ldr	r2, [pc, #388]	@ (8002bcc <HAL_UART_MspInit+0x1a4>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	f040 8083 	bne.w	8002b52 <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61bb      	str	r3, [r7, #24]
 8002a50:	4b5f      	ldr	r3, [pc, #380]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a54:	4a5e      	ldr	r2, [pc, #376]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002a56:	f043 0310 	orr.w	r3, r3, #16
 8002a5a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a5c:	4b5c      	ldr	r3, [pc, #368]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a60:	f003 0310 	and.w	r3, r3, #16
 8002a64:	61bb      	str	r3, [r7, #24]
 8002a66:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	4b58      	ldr	r3, [pc, #352]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a70:	4a57      	ldr	r2, [pc, #348]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002a72:	f043 0301 	orr.w	r3, r3, #1
 8002a76:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a78:	4b55      	ldr	r3, [pc, #340]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7c:	f003 0301 	and.w	r3, r3, #1
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a84:	2300      	movs	r3, #0
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	4b51      	ldr	r3, [pc, #324]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8c:	4a50      	ldr	r2, [pc, #320]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002a8e:	f043 0302 	orr.w	r3, r3, #2
 8002a92:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a94:	4b4e      	ldr	r3, [pc, #312]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	613b      	str	r3, [r7, #16]
 8002a9e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002aa0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ab2:	2307      	movs	r3, #7
 8002ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab6:	f107 031c 	add.w	r3, r7, #28
 8002aba:	4619      	mov	r1, r3
 8002abc:	4845      	ldr	r0, [pc, #276]	@ (8002bd4 <HAL_UART_MspInit+0x1ac>)
 8002abe:	f000 fde3 	bl	8003688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ac2:	2308      	movs	r3, #8
 8002ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aca:	2300      	movs	r3, #0
 8002acc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ad2:	2307      	movs	r3, #7
 8002ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad6:	f107 031c 	add.w	r3, r7, #28
 8002ada:	4619      	mov	r1, r3
 8002adc:	483e      	ldr	r0, [pc, #248]	@ (8002bd8 <HAL_UART_MspInit+0x1b0>)
 8002ade:	f000 fdd3 	bl	8003688 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002ae2:	4b3e      	ldr	r3, [pc, #248]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002ae4:	4a3e      	ldr	r2, [pc, #248]	@ (8002be0 <HAL_UART_MspInit+0x1b8>)
 8002ae6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002ae8:	4b3c      	ldr	r3, [pc, #240]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002aea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002aee:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002af0:	4b3a      	ldr	r3, [pc, #232]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002af6:	4b39      	ldr	r3, [pc, #228]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002afc:	4b37      	ldr	r3, [pc, #220]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002afe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b02:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b04:	4b35      	ldr	r3, [pc, #212]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b0a:	4b34      	ldr	r3, [pc, #208]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002b10:	4b32      	ldr	r3, [pc, #200]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002b12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b16:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b18:	4b30      	ldr	r3, [pc, #192]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b1e:	4b2f      	ldr	r3, [pc, #188]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002b24:	482d      	ldr	r0, [pc, #180]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002b26:	f000 f9ad 	bl	8002e84 <HAL_DMA_Init>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8002b30:	f7fe fda4 	bl	800167c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a29      	ldr	r2, [pc, #164]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002b38:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b3a:	4a28      	ldr	r2, [pc, #160]	@ (8002bdc <HAL_UART_MspInit+0x1b4>)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002b40:	2200      	movs	r2, #0
 8002b42:	2105      	movs	r1, #5
 8002b44:	2025      	movs	r0, #37	@ 0x25
 8002b46:	f000 f973 	bl	8002e30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b4a:	2025      	movs	r0, #37	@ 0x25
 8002b4c:	f000 f98c 	bl	8002e68 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002b50:	e038      	b.n	8002bc4 <HAL_UART_MspInit+0x19c>
  else if(uartHandle->Instance==USART2)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a23      	ldr	r2, [pc, #140]	@ (8002be4 <HAL_UART_MspInit+0x1bc>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d133      	bne.n	8002bc4 <HAL_UART_MspInit+0x19c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b64:	4a1a      	ldr	r2, [pc, #104]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002b66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b6c:	4b18      	ldr	r3, [pc, #96]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60bb      	str	r3, [r7, #8]
 8002b7c:	4b14      	ldr	r3, [pc, #80]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b80:	4a13      	ldr	r2, [pc, #76]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002b82:	f043 0301 	orr.w	r3, r3, #1
 8002b86:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b88:	4b11      	ldr	r3, [pc, #68]	@ (8002bd0 <HAL_UART_MspInit+0x1a8>)
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	60bb      	str	r3, [r7, #8]
 8002b92:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b94:	230c      	movs	r3, #12
 8002b96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b98:	2302      	movs	r3, #2
 8002b9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ba4:	2307      	movs	r3, #7
 8002ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba8:	f107 031c 	add.w	r3, r7, #28
 8002bac:	4619      	mov	r1, r3
 8002bae:	4809      	ldr	r0, [pc, #36]	@ (8002bd4 <HAL_UART_MspInit+0x1ac>)
 8002bb0:	f000 fd6a 	bl	8003688 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2105      	movs	r1, #5
 8002bb8:	2026      	movs	r0, #38	@ 0x26
 8002bba:	f000 f939 	bl	8002e30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002bbe:	2026      	movs	r0, #38	@ 0x26
 8002bc0:	f000 f952 	bl	8002e68 <HAL_NVIC_EnableIRQ>
}
 8002bc4:	bf00      	nop
 8002bc6:	3730      	adds	r7, #48	@ 0x30
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40011000 	.word	0x40011000
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40020000 	.word	0x40020000
 8002bd8:	40020400 	.word	0x40020400
 8002bdc:	20000518 	.word	0x20000518
 8002be0:	40026440 	.word	0x40026440
 8002be4:	40004400 	.word	0x40004400

08002be8 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack    		 /* set stack pointer */
 8002be8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c20 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002bec:	f7ff f938 	bl	8001e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bf0:	480c      	ldr	r0, [pc, #48]	@ (8002c24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bf2:	490d      	ldr	r1, [pc, #52]	@ (8002c28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8002c2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bf8:	e002      	b.n	8002c00 <LoopCopyDataInit>

08002bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bfe:	3304      	adds	r3, #4

08002c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c04:	d3f9      	bcc.n	8002bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c06:	4a0a      	ldr	r2, [pc, #40]	@ (8002c30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c08:	4c0a      	ldr	r4, [pc, #40]	@ (8002c34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c0c:	e001      	b.n	8002c12 <LoopFillZerobss>

08002c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c10:	3204      	adds	r2, #4

08002c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c14:	d3fb      	bcc.n	8002c0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c16:	f007 f9e9 	bl	8009fec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c1a:	f7fe fc41 	bl	80014a0 <main>
  bx  lr    
 8002c1e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c28:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002c2c:	0800ace4 	.word	0x0800ace4
  ldr r2, =_sbss
 8002c30:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002c34:	200050b0 	.word	0x200050b0

08002c38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c38:	e7fe      	b.n	8002c38 <ADC_IRQHandler>
	...

08002c3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c40:	4b0e      	ldr	r3, [pc, #56]	@ (8002c7c <HAL_Init+0x40>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a0d      	ldr	r2, [pc, #52]	@ (8002c7c <HAL_Init+0x40>)
 8002c46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c7c <HAL_Init+0x40>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a0a      	ldr	r2, [pc, #40]	@ (8002c7c <HAL_Init+0x40>)
 8002c52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c58:	4b08      	ldr	r3, [pc, #32]	@ (8002c7c <HAL_Init+0x40>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a07      	ldr	r2, [pc, #28]	@ (8002c7c <HAL_Init+0x40>)
 8002c5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c64:	2003      	movs	r0, #3
 8002c66:	f000 f8d8 	bl	8002e1a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c6a:	2005      	movs	r0, #5
 8002c6c:	f7fe ff5e 	bl	8001b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c70:	f7fe ff30 	bl	8001ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40023c00 	.word	0x40023c00

08002c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c84:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <HAL_IncTick+0x20>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ca4 <HAL_IncTick+0x24>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4413      	add	r3, r2
 8002c90:	4a04      	ldr	r2, [pc, #16]	@ (8002ca4 <HAL_IncTick+0x24>)
 8002c92:	6013      	str	r3, [r2, #0]
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20000008 	.word	0x20000008
 8002ca4:	20000578 	.word	0x20000578

08002ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  return uwTick;
 8002cac:	4b03      	ldr	r3, [pc, #12]	@ (8002cbc <HAL_GetTick+0x14>)
 8002cae:	681b      	ldr	r3, [r3, #0]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	20000578 	.word	0x20000578

08002cc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002d04 <__NVIC_SetPriorityGrouping+0x44>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cd6:	68ba      	ldr	r2, [r7, #8]
 8002cd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cdc:	4013      	ands	r3, r2
 8002cde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ce8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cf2:	4a04      	ldr	r2, [pc, #16]	@ (8002d04 <__NVIC_SetPriorityGrouping+0x44>)
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	60d3      	str	r3, [r2, #12]
}
 8002cf8:	bf00      	nop
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d0c:	4b04      	ldr	r3, [pc, #16]	@ (8002d20 <__NVIC_GetPriorityGrouping+0x18>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	0a1b      	lsrs	r3, r3, #8
 8002d12:	f003 0307 	and.w	r3, r3, #7
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr
 8002d20:	e000ed00 	.word	0xe000ed00

08002d24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	db0b      	blt.n	8002d4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	f003 021f 	and.w	r2, r3, #31
 8002d3c:	4907      	ldr	r1, [pc, #28]	@ (8002d5c <__NVIC_EnableIRQ+0x38>)
 8002d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d42:	095b      	lsrs	r3, r3, #5
 8002d44:	2001      	movs	r0, #1
 8002d46:	fa00 f202 	lsl.w	r2, r0, r2
 8002d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	e000e100 	.word	0xe000e100

08002d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	6039      	str	r1, [r7, #0]
 8002d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	db0a      	blt.n	8002d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	490c      	ldr	r1, [pc, #48]	@ (8002dac <__NVIC_SetPriority+0x4c>)
 8002d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7e:	0112      	lsls	r2, r2, #4
 8002d80:	b2d2      	uxtb	r2, r2
 8002d82:	440b      	add	r3, r1
 8002d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d88:	e00a      	b.n	8002da0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	4908      	ldr	r1, [pc, #32]	@ (8002db0 <__NVIC_SetPriority+0x50>)
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	f003 030f 	and.w	r3, r3, #15
 8002d96:	3b04      	subs	r3, #4
 8002d98:	0112      	lsls	r2, r2, #4
 8002d9a:	b2d2      	uxtb	r2, r2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	761a      	strb	r2, [r3, #24]
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	e000e100 	.word	0xe000e100
 8002db0:	e000ed00 	.word	0xe000ed00

08002db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b089      	sub	sp, #36	@ 0x24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	f1c3 0307 	rsb	r3, r3, #7
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	bf28      	it	cs
 8002dd2:	2304      	movcs	r3, #4
 8002dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	3304      	adds	r3, #4
 8002dda:	2b06      	cmp	r3, #6
 8002ddc:	d902      	bls.n	8002de4 <NVIC_EncodePriority+0x30>
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	3b03      	subs	r3, #3
 8002de2:	e000      	b.n	8002de6 <NVIC_EncodePriority+0x32>
 8002de4:	2300      	movs	r3, #0
 8002de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43da      	mvns	r2, r3
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	401a      	ands	r2, r3
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	fa01 f303 	lsl.w	r3, r1, r3
 8002e06:	43d9      	mvns	r1, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e0c:	4313      	orrs	r3, r2
         );
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3724      	adds	r7, #36	@ 0x24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b082      	sub	sp, #8
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f7ff ff4c 	bl	8002cc0 <__NVIC_SetPriorityGrouping>
}
 8002e28:	bf00      	nop
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4603      	mov	r3, r0
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
 8002e3c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e42:	f7ff ff61 	bl	8002d08 <__NVIC_GetPriorityGrouping>
 8002e46:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	68b9      	ldr	r1, [r7, #8]
 8002e4c:	6978      	ldr	r0, [r7, #20]
 8002e4e:	f7ff ffb1 	bl	8002db4 <NVIC_EncodePriority>
 8002e52:	4602      	mov	r2, r0
 8002e54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e58:	4611      	mov	r1, r2
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7ff ff80 	bl	8002d60 <__NVIC_SetPriority>
}
 8002e60:	bf00      	nop
 8002e62:	3718      	adds	r7, #24
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff ff54 	bl	8002d24 <__NVIC_EnableIRQ>
}
 8002e7c:	bf00      	nop
 8002e7e:	3708      	adds	r7, #8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e90:	f7ff ff0a 	bl	8002ca8 <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d101      	bne.n	8002ea0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e099      	b.n	8002fd4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f022 0201 	bic.w	r2, r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ec0:	e00f      	b.n	8002ee2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ec2:	f7ff fef1 	bl	8002ca8 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	2b05      	cmp	r3, #5
 8002ece:	d908      	bls.n	8002ee2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2203      	movs	r2, #3
 8002eda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e078      	b.n	8002fd4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d1e8      	bne.n	8002ec2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	4b38      	ldr	r3, [pc, #224]	@ (8002fdc <HAL_DMA_Init+0x158>)
 8002efc:	4013      	ands	r3, r2
 8002efe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685a      	ldr	r2, [r3, #4]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d107      	bne.n	8002f4c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f44:	4313      	orrs	r3, r2
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	697a      	ldr	r2, [r7, #20]
 8002f52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	f023 0307 	bic.w	r3, r3, #7
 8002f62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f68:	697a      	ldr	r2, [r7, #20]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	d117      	bne.n	8002fa6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7a:	697a      	ldr	r2, [r7, #20]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00e      	beq.n	8002fa6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 fb01 	bl	8003590 <DMA_CheckFifoParam>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d008      	beq.n	8002fa6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2240      	movs	r2, #64	@ 0x40
 8002f98:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e016      	b.n	8002fd4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f000 fab8 	bl	8003524 <DMA_CalcBaseAndBitshift>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fbc:	223f      	movs	r2, #63	@ 0x3f
 8002fbe:	409a      	lsls	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	f010803f 	.word	0xf010803f

08002fe0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
 8002fec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d101      	bne.n	8003006 <HAL_DMA_Start_IT+0x26>
 8003002:	2302      	movs	r3, #2
 8003004:	e040      	b.n	8003088 <HAL_DMA_Start_IT+0xa8>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b01      	cmp	r3, #1
 8003018:	d12f      	bne.n	800307a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2202      	movs	r2, #2
 800301e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2200      	movs	r2, #0
 8003026:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	68b9      	ldr	r1, [r7, #8]
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 fa4a 	bl	80034c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003038:	223f      	movs	r2, #63	@ 0x3f
 800303a:	409a      	lsls	r2, r3
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0216 	orr.w	r2, r2, #22
 800304e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003054:	2b00      	cmp	r3, #0
 8003056:	d007      	beq.n	8003068 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f042 0208 	orr.w	r2, r2, #8
 8003066:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f042 0201 	orr.w	r2, r2, #1
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	e005      	b.n	8003086 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003082:	2302      	movs	r3, #2
 8003084:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003086:	7dfb      	ldrb	r3, [r7, #23]
}
 8003088:	4618      	mov	r0, r3
 800308a:	3718      	adds	r7, #24
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800309c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800309e:	f7ff fe03 	bl	8002ca8 <HAL_GetTick>
 80030a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d008      	beq.n	80030c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2280      	movs	r2, #128	@ 0x80
 80030b4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e052      	b.n	8003168 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 0216 	bic.w	r2, r2, #22
 80030d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	695a      	ldr	r2, [r3, #20]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d103      	bne.n	80030f2 <HAL_DMA_Abort+0x62>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d007      	beq.n	8003102 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f022 0208 	bic.w	r2, r2, #8
 8003100:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f022 0201 	bic.w	r2, r2, #1
 8003110:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003112:	e013      	b.n	800313c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003114:	f7ff fdc8 	bl	8002ca8 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b05      	cmp	r3, #5
 8003120:	d90c      	bls.n	800313c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2220      	movs	r2, #32
 8003126:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2203      	movs	r2, #3
 800312c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e015      	b.n	8003168 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1e4      	bne.n	8003114 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800314e:	223f      	movs	r2, #63	@ 0x3f
 8003150:	409a      	lsls	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003166:	2300      	movs	r3, #0
}
 8003168:	4618      	mov	r0, r3
 800316a:	3710      	adds	r7, #16
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800317e:	b2db      	uxtb	r3, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d004      	beq.n	800318e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2280      	movs	r2, #128	@ 0x80
 8003188:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e00c      	b.n	80031a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2205      	movs	r2, #5
 8003192:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f022 0201 	bic.w	r2, r2, #1
 80031a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80031bc:	2300      	movs	r3, #0
 80031be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80031c0:	4b8e      	ldr	r3, [pc, #568]	@ (80033fc <HAL_DMA_IRQHandler+0x248>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a8e      	ldr	r2, [pc, #568]	@ (8003400 <HAL_DMA_IRQHandler+0x24c>)
 80031c6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ca:	0a9b      	lsrs	r3, r3, #10
 80031cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031de:	2208      	movs	r2, #8
 80031e0:	409a      	lsls	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	4013      	ands	r3, r2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d01a      	beq.n	8003220 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d013      	beq.n	8003220 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0204 	bic.w	r2, r2, #4
 8003206:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320c:	2208      	movs	r2, #8
 800320e:	409a      	lsls	r2, r3
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003218:	f043 0201 	orr.w	r2, r3, #1
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003224:	2201      	movs	r2, #1
 8003226:	409a      	lsls	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	4013      	ands	r3, r2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d012      	beq.n	8003256 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00b      	beq.n	8003256 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003242:	2201      	movs	r2, #1
 8003244:	409a      	lsls	r2, r3
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800324e:	f043 0202 	orr.w	r2, r3, #2
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800325a:	2204      	movs	r2, #4
 800325c:	409a      	lsls	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	4013      	ands	r3, r2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d012      	beq.n	800328c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00b      	beq.n	800328c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003278:	2204      	movs	r2, #4
 800327a:	409a      	lsls	r2, r3
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003284:	f043 0204 	orr.w	r2, r3, #4
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003290:	2210      	movs	r2, #16
 8003292:	409a      	lsls	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4013      	ands	r3, r2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d043      	beq.n	8003324 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d03c      	beq.n	8003324 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ae:	2210      	movs	r2, #16
 80032b0:	409a      	lsls	r2, r3
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d018      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d108      	bne.n	80032e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d024      	beq.n	8003324 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	4798      	blx	r3
 80032e2:	e01f      	b.n	8003324 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d01b      	beq.n	8003324 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	4798      	blx	r3
 80032f4:	e016      	b.n	8003324 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003300:	2b00      	cmp	r3, #0
 8003302:	d107      	bne.n	8003314 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 0208 	bic.w	r2, r2, #8
 8003312:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003318:	2b00      	cmp	r3, #0
 800331a:	d003      	beq.n	8003324 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003320:	6878      	ldr	r0, [r7, #4]
 8003322:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003328:	2220      	movs	r2, #32
 800332a:	409a      	lsls	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4013      	ands	r3, r2
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 808f 	beq.w	8003454 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0310 	and.w	r3, r3, #16
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 8087 	beq.w	8003454 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800334a:	2220      	movs	r2, #32
 800334c:	409a      	lsls	r2, r3
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b05      	cmp	r3, #5
 800335c:	d136      	bne.n	80033cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 0216 	bic.w	r2, r2, #22
 800336c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	695a      	ldr	r2, [r3, #20]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800337c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003382:	2b00      	cmp	r3, #0
 8003384:	d103      	bne.n	800338e <HAL_DMA_IRQHandler+0x1da>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800338a:	2b00      	cmp	r3, #0
 800338c:	d007      	beq.n	800339e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0208 	bic.w	r2, r2, #8
 800339c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a2:	223f      	movs	r2, #63	@ 0x3f
 80033a4:	409a      	lsls	r2, r3
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2201      	movs	r2, #1
 80033ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d07e      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	4798      	blx	r3
        }
        return;
 80033ca:	e079      	b.n	80034c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d01d      	beq.n	8003416 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10d      	bne.n	8003404 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d031      	beq.n	8003454 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	4798      	blx	r3
 80033f8:	e02c      	b.n	8003454 <HAL_DMA_IRQHandler+0x2a0>
 80033fa:	bf00      	nop
 80033fc:	20000000 	.word	0x20000000
 8003400:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003408:	2b00      	cmp	r3, #0
 800340a:	d023      	beq.n	8003454 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	4798      	blx	r3
 8003414:	e01e      	b.n	8003454 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003420:	2b00      	cmp	r3, #0
 8003422:	d10f      	bne.n	8003444 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f022 0210 	bic.w	r2, r2, #16
 8003432:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003448:	2b00      	cmp	r3, #0
 800344a:	d003      	beq.n	8003454 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003458:	2b00      	cmp	r3, #0
 800345a:	d032      	beq.n	80034c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b00      	cmp	r3, #0
 8003466:	d022      	beq.n	80034ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2205      	movs	r2, #5
 800346c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 0201 	bic.w	r2, r2, #1
 800347e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	3301      	adds	r3, #1
 8003484:	60bb      	str	r3, [r7, #8]
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	429a      	cmp	r2, r3
 800348a:	d307      	bcc.n	800349c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1f2      	bne.n	8003480 <HAL_DMA_IRQHandler+0x2cc>
 800349a:	e000      	b.n	800349e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800349c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d005      	beq.n	80034c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	4798      	blx	r3
 80034be:	e000      	b.n	80034c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80034c0:	bf00      	nop
    }
  }
}
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b085      	sub	sp, #20
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
 80034d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80034e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b40      	cmp	r3, #64	@ 0x40
 80034f4:	d108      	bne.n	8003508 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68ba      	ldr	r2, [r7, #8]
 8003504:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003506:	e007      	b.n	8003518 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	60da      	str	r2, [r3, #12]
}
 8003518:	bf00      	nop
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	b2db      	uxtb	r3, r3
 8003532:	3b10      	subs	r3, #16
 8003534:	4a14      	ldr	r2, [pc, #80]	@ (8003588 <DMA_CalcBaseAndBitshift+0x64>)
 8003536:	fba2 2303 	umull	r2, r3, r2, r3
 800353a:	091b      	lsrs	r3, r3, #4
 800353c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800353e:	4a13      	ldr	r2, [pc, #76]	@ (800358c <DMA_CalcBaseAndBitshift+0x68>)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	4413      	add	r3, r2
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	461a      	mov	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2b03      	cmp	r3, #3
 8003550:	d909      	bls.n	8003566 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800355a:	f023 0303 	bic.w	r3, r3, #3
 800355e:	1d1a      	adds	r2, r3, #4
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	659a      	str	r2, [r3, #88]	@ 0x58
 8003564:	e007      	b.n	8003576 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800356e:	f023 0303 	bic.w	r3, r3, #3
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800357a:	4618      	mov	r0, r3
 800357c:	3714      	adds	r7, #20
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	aaaaaaab 	.word	0xaaaaaaab
 800358c:	0800ac98 	.word	0x0800ac98

08003590 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003598:	2300      	movs	r3, #0
 800359a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d11f      	bne.n	80035ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2b03      	cmp	r3, #3
 80035ae:	d856      	bhi.n	800365e <DMA_CheckFifoParam+0xce>
 80035b0:	a201      	add	r2, pc, #4	@ (adr r2, 80035b8 <DMA_CheckFifoParam+0x28>)
 80035b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b6:	bf00      	nop
 80035b8:	080035c9 	.word	0x080035c9
 80035bc:	080035db 	.word	0x080035db
 80035c0:	080035c9 	.word	0x080035c9
 80035c4:	0800365f 	.word	0x0800365f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d046      	beq.n	8003662 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035d8:	e043      	b.n	8003662 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035de:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80035e2:	d140      	bne.n	8003666 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035e8:	e03d      	b.n	8003666 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035f2:	d121      	bne.n	8003638 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	d837      	bhi.n	800366a <DMA_CheckFifoParam+0xda>
 80035fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003600 <DMA_CheckFifoParam+0x70>)
 80035fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003600:	08003611 	.word	0x08003611
 8003604:	08003617 	.word	0x08003617
 8003608:	08003611 	.word	0x08003611
 800360c:	08003629 	.word	0x08003629
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	73fb      	strb	r3, [r7, #15]
      break;
 8003614:	e030      	b.n	8003678 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800361a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d025      	beq.n	800366e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003626:	e022      	b.n	800366e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003630:	d11f      	bne.n	8003672 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003636:	e01c      	b.n	8003672 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d903      	bls.n	8003646 <DMA_CheckFifoParam+0xb6>
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2b03      	cmp	r3, #3
 8003642:	d003      	beq.n	800364c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003644:	e018      	b.n	8003678 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	73fb      	strb	r3, [r7, #15]
      break;
 800364a:	e015      	b.n	8003678 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003650:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00e      	beq.n	8003676 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	73fb      	strb	r3, [r7, #15]
      break;
 800365c:	e00b      	b.n	8003676 <DMA_CheckFifoParam+0xe6>
      break;
 800365e:	bf00      	nop
 8003660:	e00a      	b.n	8003678 <DMA_CheckFifoParam+0xe8>
      break;
 8003662:	bf00      	nop
 8003664:	e008      	b.n	8003678 <DMA_CheckFifoParam+0xe8>
      break;
 8003666:	bf00      	nop
 8003668:	e006      	b.n	8003678 <DMA_CheckFifoParam+0xe8>
      break;
 800366a:	bf00      	nop
 800366c:	e004      	b.n	8003678 <DMA_CheckFifoParam+0xe8>
      break;
 800366e:	bf00      	nop
 8003670:	e002      	b.n	8003678 <DMA_CheckFifoParam+0xe8>
      break;   
 8003672:	bf00      	nop
 8003674:	e000      	b.n	8003678 <DMA_CheckFifoParam+0xe8>
      break;
 8003676:	bf00      	nop
    }
  } 
  
  return status; 
 8003678:	7bfb      	ldrb	r3, [r7, #15]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop

08003688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003688:	b480      	push	{r7}
 800368a:	b089      	sub	sp, #36	@ 0x24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003692:	2300      	movs	r3, #0
 8003694:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003696:	2300      	movs	r3, #0
 8003698:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800369a:	2300      	movs	r3, #0
 800369c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800369e:	2300      	movs	r3, #0
 80036a0:	61fb      	str	r3, [r7, #28]
 80036a2:	e159      	b.n	8003958 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036a4:	2201      	movs	r2, #1
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	4013      	ands	r3, r2
 80036b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	429a      	cmp	r2, r3
 80036be:	f040 8148 	bne.w	8003952 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f003 0303 	and.w	r3, r3, #3
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d005      	beq.n	80036da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d130      	bne.n	800373c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	2203      	movs	r2, #3
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	43db      	mvns	r3, r3
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	4013      	ands	r3, r2
 80036f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	68da      	ldr	r2, [r3, #12]
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4313      	orrs	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003710:	2201      	movs	r2, #1
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	43db      	mvns	r3, r3
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4013      	ands	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	091b      	lsrs	r3, r3, #4
 8003726:	f003 0201 	and.w	r2, r3, #1
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4313      	orrs	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f003 0303 	and.w	r3, r3, #3
 8003744:	2b03      	cmp	r3, #3
 8003746:	d017      	beq.n	8003778 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	2203      	movs	r2, #3
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	43db      	mvns	r3, r3
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	4013      	ands	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	4313      	orrs	r3, r2
 8003770:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f003 0303 	and.w	r3, r3, #3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d123      	bne.n	80037cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	08da      	lsrs	r2, r3, #3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	3208      	adds	r2, #8
 800378c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003790:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	220f      	movs	r2, #15
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	43db      	mvns	r3, r3
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	4013      	ands	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	691a      	ldr	r2, [r3, #16]
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	fa02 f303 	lsl.w	r3, r2, r3
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	08da      	lsrs	r2, r3, #3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	3208      	adds	r2, #8
 80037c6:	69b9      	ldr	r1, [r7, #24]
 80037c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	2203      	movs	r2, #3
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	43db      	mvns	r3, r3
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	4013      	ands	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 0203 	and.w	r2, r3, #3
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003808:	2b00      	cmp	r3, #0
 800380a:	f000 80a2 	beq.w	8003952 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800380e:	2300      	movs	r3, #0
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	4b57      	ldr	r3, [pc, #348]	@ (8003970 <HAL_GPIO_Init+0x2e8>)
 8003814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003816:	4a56      	ldr	r2, [pc, #344]	@ (8003970 <HAL_GPIO_Init+0x2e8>)
 8003818:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800381c:	6453      	str	r3, [r2, #68]	@ 0x44
 800381e:	4b54      	ldr	r3, [pc, #336]	@ (8003970 <HAL_GPIO_Init+0x2e8>)
 8003820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800382a:	4a52      	ldr	r2, [pc, #328]	@ (8003974 <HAL_GPIO_Init+0x2ec>)
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	089b      	lsrs	r3, r3, #2
 8003830:	3302      	adds	r3, #2
 8003832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003836:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	f003 0303 	and.w	r3, r3, #3
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	220f      	movs	r2, #15
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	43db      	mvns	r3, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4013      	ands	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a49      	ldr	r2, [pc, #292]	@ (8003978 <HAL_GPIO_Init+0x2f0>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d019      	beq.n	800388a <HAL_GPIO_Init+0x202>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a48      	ldr	r2, [pc, #288]	@ (800397c <HAL_GPIO_Init+0x2f4>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d013      	beq.n	8003886 <HAL_GPIO_Init+0x1fe>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a47      	ldr	r2, [pc, #284]	@ (8003980 <HAL_GPIO_Init+0x2f8>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d00d      	beq.n	8003882 <HAL_GPIO_Init+0x1fa>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a46      	ldr	r2, [pc, #280]	@ (8003984 <HAL_GPIO_Init+0x2fc>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d007      	beq.n	800387e <HAL_GPIO_Init+0x1f6>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a45      	ldr	r2, [pc, #276]	@ (8003988 <HAL_GPIO_Init+0x300>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d101      	bne.n	800387a <HAL_GPIO_Init+0x1f2>
 8003876:	2304      	movs	r3, #4
 8003878:	e008      	b.n	800388c <HAL_GPIO_Init+0x204>
 800387a:	2307      	movs	r3, #7
 800387c:	e006      	b.n	800388c <HAL_GPIO_Init+0x204>
 800387e:	2303      	movs	r3, #3
 8003880:	e004      	b.n	800388c <HAL_GPIO_Init+0x204>
 8003882:	2302      	movs	r3, #2
 8003884:	e002      	b.n	800388c <HAL_GPIO_Init+0x204>
 8003886:	2301      	movs	r3, #1
 8003888:	e000      	b.n	800388c <HAL_GPIO_Init+0x204>
 800388a:	2300      	movs	r3, #0
 800388c:	69fa      	ldr	r2, [r7, #28]
 800388e:	f002 0203 	and.w	r2, r2, #3
 8003892:	0092      	lsls	r2, r2, #2
 8003894:	4093      	lsls	r3, r2
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	4313      	orrs	r3, r2
 800389a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800389c:	4935      	ldr	r1, [pc, #212]	@ (8003974 <HAL_GPIO_Init+0x2ec>)
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	089b      	lsrs	r3, r3, #2
 80038a2:	3302      	adds	r3, #2
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038aa:	4b38      	ldr	r3, [pc, #224]	@ (800398c <HAL_GPIO_Init+0x304>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	43db      	mvns	r3, r3
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	4013      	ands	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038ce:	4a2f      	ldr	r2, [pc, #188]	@ (800398c <HAL_GPIO_Init+0x304>)
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038d4:	4b2d      	ldr	r3, [pc, #180]	@ (800398c <HAL_GPIO_Init+0x304>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	43db      	mvns	r3, r3
 80038de:	69ba      	ldr	r2, [r7, #24]
 80038e0:	4013      	ands	r3, r2
 80038e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038f8:	4a24      	ldr	r2, [pc, #144]	@ (800398c <HAL_GPIO_Init+0x304>)
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038fe:	4b23      	ldr	r3, [pc, #140]	@ (800398c <HAL_GPIO_Init+0x304>)
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	43db      	mvns	r3, r3
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	4013      	ands	r3, r2
 800390c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	4313      	orrs	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003922:	4a1a      	ldr	r2, [pc, #104]	@ (800398c <HAL_GPIO_Init+0x304>)
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003928:	4b18      	ldr	r3, [pc, #96]	@ (800398c <HAL_GPIO_Init+0x304>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	43db      	mvns	r3, r3
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4013      	ands	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	4313      	orrs	r3, r2
 800394a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800394c:	4a0f      	ldr	r2, [pc, #60]	@ (800398c <HAL_GPIO_Init+0x304>)
 800394e:	69bb      	ldr	r3, [r7, #24]
 8003950:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	3301      	adds	r3, #1
 8003956:	61fb      	str	r3, [r7, #28]
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	2b0f      	cmp	r3, #15
 800395c:	f67f aea2 	bls.w	80036a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003960:	bf00      	nop
 8003962:	bf00      	nop
 8003964:	3724      	adds	r7, #36	@ 0x24
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	40023800 	.word	0x40023800
 8003974:	40013800 	.word	0x40013800
 8003978:	40020000 	.word	0x40020000
 800397c:	40020400 	.word	0x40020400
 8003980:	40020800 	.word	0x40020800
 8003984:	40020c00 	.word	0x40020c00
 8003988:	40021000 	.word	0x40021000
 800398c:	40013c00 	.word	0x40013c00

08003990 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	460b      	mov	r3, r1
 800399a:	807b      	strh	r3, [r7, #2]
 800399c:	4613      	mov	r3, r2
 800399e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039a0:	787b      	ldrb	r3, [r7, #1]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039a6:	887a      	ldrh	r2, [r7, #2]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039ac:	e003      	b.n	80039b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039ae:	887b      	ldrh	r3, [r7, #2]
 80039b0:	041a      	lsls	r2, r3, #16
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	619a      	str	r2, [r3, #24]
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
	...

080039c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e267      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d075      	beq.n	8003ace <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039e2:	4b88      	ldr	r3, [pc, #544]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f003 030c 	and.w	r3, r3, #12
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	d00c      	beq.n	8003a08 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ee:	4b85      	ldr	r3, [pc, #532]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039f6:	2b08      	cmp	r3, #8
 80039f8:	d112      	bne.n	8003a20 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039fa:	4b82      	ldr	r3, [pc, #520]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a06:	d10b      	bne.n	8003a20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a08:	4b7e      	ldr	r3, [pc, #504]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d05b      	beq.n	8003acc <HAL_RCC_OscConfig+0x108>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d157      	bne.n	8003acc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e242      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a28:	d106      	bne.n	8003a38 <HAL_RCC_OscConfig+0x74>
 8003a2a:	4b76      	ldr	r3, [pc, #472]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a75      	ldr	r2, [pc, #468]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e01d      	b.n	8003a74 <HAL_RCC_OscConfig+0xb0>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a40:	d10c      	bne.n	8003a5c <HAL_RCC_OscConfig+0x98>
 8003a42:	4b70      	ldr	r3, [pc, #448]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a6f      	ldr	r2, [pc, #444]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a6c      	ldr	r2, [pc, #432]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a58:	6013      	str	r3, [r2, #0]
 8003a5a:	e00b      	b.n	8003a74 <HAL_RCC_OscConfig+0xb0>
 8003a5c:	4b69      	ldr	r3, [pc, #420]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a68      	ldr	r2, [pc, #416]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a66:	6013      	str	r3, [r2, #0]
 8003a68:	4b66      	ldr	r3, [pc, #408]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a65      	ldr	r2, [pc, #404]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d013      	beq.n	8003aa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7c:	f7ff f914 	bl	8002ca8 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a84:	f7ff f910 	bl	8002ca8 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b64      	cmp	r3, #100	@ 0x64
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e207      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a96:	4b5b      	ldr	r3, [pc, #364]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d0f0      	beq.n	8003a84 <HAL_RCC_OscConfig+0xc0>
 8003aa2:	e014      	b.n	8003ace <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa4:	f7ff f900 	bl	8002ca8 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aac:	f7ff f8fc 	bl	8002ca8 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b64      	cmp	r3, #100	@ 0x64
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e1f3      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003abe:	4b51      	ldr	r3, [pc, #324]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0xe8>
 8003aca:	e000      	b.n	8003ace <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d063      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ada:	4b4a      	ldr	r3, [pc, #296]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f003 030c 	and.w	r3, r3, #12
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00b      	beq.n	8003afe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ae6:	4b47      	ldr	r3, [pc, #284]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003aee:	2b08      	cmp	r3, #8
 8003af0:	d11c      	bne.n	8003b2c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003af2:	4b44      	ldr	r3, [pc, #272]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d116      	bne.n	8003b2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003afe:	4b41      	ldr	r3, [pc, #260]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d005      	beq.n	8003b16 <HAL_RCC_OscConfig+0x152>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d001      	beq.n	8003b16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e1c7      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b16:	4b3b      	ldr	r3, [pc, #236]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	00db      	lsls	r3, r3, #3
 8003b24:	4937      	ldr	r1, [pc, #220]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b2a:	e03a      	b.n	8003ba2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d020      	beq.n	8003b76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b34:	4b34      	ldr	r3, [pc, #208]	@ (8003c08 <HAL_RCC_OscConfig+0x244>)
 8003b36:	2201      	movs	r2, #1
 8003b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b3a:	f7ff f8b5 	bl	8002ca8 <HAL_GetTick>
 8003b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b40:	e008      	b.n	8003b54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b42:	f7ff f8b1 	bl	8002ca8 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e1a8      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b54:	4b2b      	ldr	r3, [pc, #172]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0f0      	beq.n	8003b42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b60:	4b28      	ldr	r3, [pc, #160]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	4925      	ldr	r1, [pc, #148]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	600b      	str	r3, [r1, #0]
 8003b74:	e015      	b.n	8003ba2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b76:	4b24      	ldr	r3, [pc, #144]	@ (8003c08 <HAL_RCC_OscConfig+0x244>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7c:	f7ff f894 	bl	8002ca8 <HAL_GetTick>
 8003b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b82:	e008      	b.n	8003b96 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b84:	f7ff f890 	bl	8002ca8 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e187      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b96:	4b1b      	ldr	r3, [pc, #108]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1f0      	bne.n	8003b84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0308 	and.w	r3, r3, #8
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d036      	beq.n	8003c1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d016      	beq.n	8003be4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bb6:	4b15      	ldr	r3, [pc, #84]	@ (8003c0c <HAL_RCC_OscConfig+0x248>)
 8003bb8:	2201      	movs	r2, #1
 8003bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bbc:	f7ff f874 	bl	8002ca8 <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc4:	f7ff f870 	bl	8002ca8 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e167      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8003c04 <HAL_RCC_OscConfig+0x240>)
 8003bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bda:	f003 0302 	and.w	r3, r3, #2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0f0      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x200>
 8003be2:	e01b      	b.n	8003c1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003be4:	4b09      	ldr	r3, [pc, #36]	@ (8003c0c <HAL_RCC_OscConfig+0x248>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bea:	f7ff f85d 	bl	8002ca8 <HAL_GetTick>
 8003bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bf0:	e00e      	b.n	8003c10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bf2:	f7ff f859 	bl	8002ca8 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d907      	bls.n	8003c10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e150      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
 8003c04:	40023800 	.word	0x40023800
 8003c08:	42470000 	.word	0x42470000
 8003c0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c10:	4b88      	ldr	r3, [pc, #544]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003c12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c14:	f003 0302 	and.w	r3, r3, #2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1ea      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0304 	and.w	r3, r3, #4
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f000 8097 	beq.w	8003d58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c2e:	4b81      	ldr	r3, [pc, #516]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10f      	bne.n	8003c5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60bb      	str	r3, [r7, #8]
 8003c3e:	4b7d      	ldr	r3, [pc, #500]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c42:	4a7c      	ldr	r2, [pc, #496]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c4a:	4b7a      	ldr	r3, [pc, #488]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c52:	60bb      	str	r3, [r7, #8]
 8003c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c56:	2301      	movs	r3, #1
 8003c58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c5a:	4b77      	ldr	r3, [pc, #476]	@ (8003e38 <HAL_RCC_OscConfig+0x474>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d118      	bne.n	8003c98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c66:	4b74      	ldr	r3, [pc, #464]	@ (8003e38 <HAL_RCC_OscConfig+0x474>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a73      	ldr	r2, [pc, #460]	@ (8003e38 <HAL_RCC_OscConfig+0x474>)
 8003c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c72:	f7ff f819 	bl	8002ca8 <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c7a:	f7ff f815 	bl	8002ca8 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e10c      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c8c:	4b6a      	ldr	r3, [pc, #424]	@ (8003e38 <HAL_RCC_OscConfig+0x474>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0f0      	beq.n	8003c7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d106      	bne.n	8003cae <HAL_RCC_OscConfig+0x2ea>
 8003ca0:	4b64      	ldr	r3, [pc, #400]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca4:	4a63      	ldr	r2, [pc, #396]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003ca6:	f043 0301 	orr.w	r3, r3, #1
 8003caa:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cac:	e01c      	b.n	8003ce8 <HAL_RCC_OscConfig+0x324>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	2b05      	cmp	r3, #5
 8003cb4:	d10c      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x30c>
 8003cb6:	4b5f      	ldr	r3, [pc, #380]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cba:	4a5e      	ldr	r2, [pc, #376]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003cbc:	f043 0304 	orr.w	r3, r3, #4
 8003cc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cc2:	4b5c      	ldr	r3, [pc, #368]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc6:	4a5b      	ldr	r2, [pc, #364]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003cc8:	f043 0301 	orr.w	r3, r3, #1
 8003ccc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cce:	e00b      	b.n	8003ce8 <HAL_RCC_OscConfig+0x324>
 8003cd0:	4b58      	ldr	r3, [pc, #352]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003cd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd4:	4a57      	ldr	r2, [pc, #348]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003cd6:	f023 0301 	bic.w	r3, r3, #1
 8003cda:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cdc:	4b55      	ldr	r3, [pc, #340]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce0:	4a54      	ldr	r2, [pc, #336]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003ce2:	f023 0304 	bic.w	r3, r3, #4
 8003ce6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d015      	beq.n	8003d1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf0:	f7fe ffda 	bl	8002ca8 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf6:	e00a      	b.n	8003d0e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cf8:	f7fe ffd6 	bl	8002ca8 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e0cb      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d0e:	4b49      	ldr	r3, [pc, #292]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d0ee      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x334>
 8003d1a:	e014      	b.n	8003d46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d1c:	f7fe ffc4 	bl	8002ca8 <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d22:	e00a      	b.n	8003d3a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d24:	f7fe ffc0 	bl	8002ca8 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e0b5      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1ee      	bne.n	8003d24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d46:	7dfb      	ldrb	r3, [r7, #23]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d105      	bne.n	8003d58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d4c:	4b39      	ldr	r3, [pc, #228]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d50:	4a38      	ldr	r2, [pc, #224]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003d52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d56:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	f000 80a1 	beq.w	8003ea4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d62:	4b34      	ldr	r3, [pc, #208]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f003 030c 	and.w	r3, r3, #12
 8003d6a:	2b08      	cmp	r3, #8
 8003d6c:	d05c      	beq.n	8003e28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d141      	bne.n	8003dfa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d76:	4b31      	ldr	r3, [pc, #196]	@ (8003e3c <HAL_RCC_OscConfig+0x478>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7c:	f7fe ff94 	bl	8002ca8 <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d84:	f7fe ff90 	bl	8002ca8 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e087      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d96:	4b27      	ldr	r3, [pc, #156]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f0      	bne.n	8003d84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	69da      	ldr	r2, [r3, #28]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	431a      	orrs	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db0:	019b      	lsls	r3, r3, #6
 8003db2:	431a      	orrs	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db8:	085b      	lsrs	r3, r3, #1
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	041b      	lsls	r3, r3, #16
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc4:	061b      	lsls	r3, r3, #24
 8003dc6:	491b      	ldr	r1, [pc, #108]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e3c <HAL_RCC_OscConfig+0x478>)
 8003dce:	2201      	movs	r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd2:	f7fe ff69 	bl	8002ca8 <HAL_GetTick>
 8003dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd8:	e008      	b.n	8003dec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dda:	f7fe ff65 	bl	8002ca8 <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d901      	bls.n	8003dec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e05c      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dec:	4b11      	ldr	r3, [pc, #68]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d0f0      	beq.n	8003dda <HAL_RCC_OscConfig+0x416>
 8003df8:	e054      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dfa:	4b10      	ldr	r3, [pc, #64]	@ (8003e3c <HAL_RCC_OscConfig+0x478>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e00:	f7fe ff52 	bl	8002ca8 <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e08:	f7fe ff4e 	bl	8002ca8 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e045      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e1a:	4b06      	ldr	r3, [pc, #24]	@ (8003e34 <HAL_RCC_OscConfig+0x470>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f0      	bne.n	8003e08 <HAL_RCC_OscConfig+0x444>
 8003e26:	e03d      	b.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	699b      	ldr	r3, [r3, #24]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d107      	bne.n	8003e40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e038      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
 8003e34:	40023800 	.word	0x40023800
 8003e38:	40007000 	.word	0x40007000
 8003e3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e40:	4b1b      	ldr	r3, [pc, #108]	@ (8003eb0 <HAL_RCC_OscConfig+0x4ec>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d028      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d121      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d11a      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e70:	4013      	ands	r3, r2
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d111      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e86:	085b      	lsrs	r3, r3, #1
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d107      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d001      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e000      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3718      	adds	r7, #24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40023800 	.word	0x40023800

08003eb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e0cc      	b.n	8004062 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ec8:	4b68      	ldr	r3, [pc, #416]	@ (800406c <HAL_RCC_ClockConfig+0x1b8>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0307 	and.w	r3, r3, #7
 8003ed0:	683a      	ldr	r2, [r7, #0]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d90c      	bls.n	8003ef0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ed6:	4b65      	ldr	r3, [pc, #404]	@ (800406c <HAL_RCC_ClockConfig+0x1b8>)
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ede:	4b63      	ldr	r3, [pc, #396]	@ (800406c <HAL_RCC_ClockConfig+0x1b8>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0307 	and.w	r3, r3, #7
 8003ee6:	683a      	ldr	r2, [r7, #0]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d001      	beq.n	8003ef0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e0b8      	b.n	8004062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d020      	beq.n	8003f3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0304 	and.w	r3, r3, #4
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d005      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f08:	4b59      	ldr	r3, [pc, #356]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	4a58      	ldr	r2, [pc, #352]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0308 	and.w	r3, r3, #8
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d005      	beq.n	8003f2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f20:	4b53      	ldr	r3, [pc, #332]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	4a52      	ldr	r2, [pc, #328]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f2c:	4b50      	ldr	r3, [pc, #320]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	494d      	ldr	r1, [pc, #308]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d044      	beq.n	8003fd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d107      	bne.n	8003f62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f52:	4b47      	ldr	r3, [pc, #284]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d119      	bne.n	8003f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e07f      	b.n	8004062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d003      	beq.n	8003f72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f6e:	2b03      	cmp	r3, #3
 8003f70:	d107      	bne.n	8003f82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f72:	4b3f      	ldr	r3, [pc, #252]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d109      	bne.n	8003f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e06f      	b.n	8004062 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f82:	4b3b      	ldr	r3, [pc, #236]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e067      	b.n	8004062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f92:	4b37      	ldr	r3, [pc, #220]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f023 0203 	bic.w	r2, r3, #3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	4934      	ldr	r1, [pc, #208]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fa4:	f7fe fe80 	bl	8002ca8 <HAL_GetTick>
 8003fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003faa:	e00a      	b.n	8003fc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fac:	f7fe fe7c 	bl	8002ca8 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e04f      	b.n	8004062 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fc2:	4b2b      	ldr	r3, [pc, #172]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f003 020c 	and.w	r2, r3, #12
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d1eb      	bne.n	8003fac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fd4:	4b25      	ldr	r3, [pc, #148]	@ (800406c <HAL_RCC_ClockConfig+0x1b8>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0307 	and.w	r3, r3, #7
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d20c      	bcs.n	8003ffc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fe2:	4b22      	ldr	r3, [pc, #136]	@ (800406c <HAL_RCC_ClockConfig+0x1b8>)
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	b2d2      	uxtb	r2, r2
 8003fe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fea:	4b20      	ldr	r3, [pc, #128]	@ (800406c <HAL_RCC_ClockConfig+0x1b8>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0307 	and.w	r3, r3, #7
 8003ff2:	683a      	ldr	r2, [r7, #0]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d001      	beq.n	8003ffc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e032      	b.n	8004062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0304 	and.w	r3, r3, #4
 8004004:	2b00      	cmp	r3, #0
 8004006:	d008      	beq.n	800401a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004008:	4b19      	ldr	r3, [pc, #100]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	4916      	ldr	r1, [pc, #88]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8004016:	4313      	orrs	r3, r2
 8004018:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0308 	and.w	r3, r3, #8
 8004022:	2b00      	cmp	r3, #0
 8004024:	d009      	beq.n	800403a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004026:	4b12      	ldr	r3, [pc, #72]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	00db      	lsls	r3, r3, #3
 8004034:	490e      	ldr	r1, [pc, #56]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8004036:	4313      	orrs	r3, r2
 8004038:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800403a:	f000 f821 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 800403e:	4602      	mov	r2, r0
 8004040:	4b0b      	ldr	r3, [pc, #44]	@ (8004070 <HAL_RCC_ClockConfig+0x1bc>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	091b      	lsrs	r3, r3, #4
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	490a      	ldr	r1, [pc, #40]	@ (8004074 <HAL_RCC_ClockConfig+0x1c0>)
 800404c:	5ccb      	ldrb	r3, [r1, r3]
 800404e:	fa22 f303 	lsr.w	r3, r2, r3
 8004052:	4a09      	ldr	r2, [pc, #36]	@ (8004078 <HAL_RCC_ClockConfig+0x1c4>)
 8004054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004056:	4b09      	ldr	r3, [pc, #36]	@ (800407c <HAL_RCC_ClockConfig+0x1c8>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4618      	mov	r0, r3
 800405c:	f7fd fd66 	bl	8001b2c <HAL_InitTick>

  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40023c00 	.word	0x40023c00
 8004070:	40023800 	.word	0x40023800
 8004074:	0800ac80 	.word	0x0800ac80
 8004078:	20000000 	.word	0x20000000
 800407c:	20000004 	.word	0x20000004

08004080 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004084:	b094      	sub	sp, #80	@ 0x50
 8004086:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004088:	2300      	movs	r3, #0
 800408a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004090:	2300      	movs	r3, #0
 8004092:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004094:	2300      	movs	r3, #0
 8004096:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004098:	4b79      	ldr	r3, [pc, #484]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x200>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f003 030c 	and.w	r3, r3, #12
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d00d      	beq.n	80040c0 <HAL_RCC_GetSysClockFreq+0x40>
 80040a4:	2b08      	cmp	r3, #8
 80040a6:	f200 80e1 	bhi.w	800426c <HAL_RCC_GetSysClockFreq+0x1ec>
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d002      	beq.n	80040b4 <HAL_RCC_GetSysClockFreq+0x34>
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	d003      	beq.n	80040ba <HAL_RCC_GetSysClockFreq+0x3a>
 80040b2:	e0db      	b.n	800426c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040b4:	4b73      	ldr	r3, [pc, #460]	@ (8004284 <HAL_RCC_GetSysClockFreq+0x204>)
 80040b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040b8:	e0db      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040ba:	4b73      	ldr	r3, [pc, #460]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x208>)
 80040bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040be:	e0d8      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040c0:	4b6f      	ldr	r3, [pc, #444]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x200>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040ca:	4b6d      	ldr	r3, [pc, #436]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x200>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d063      	beq.n	800419e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040d6:	4b6a      	ldr	r3, [pc, #424]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x200>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	099b      	lsrs	r3, r3, #6
 80040dc:	2200      	movs	r2, #0
 80040de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80040e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80040e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80040ea:	2300      	movs	r3, #0
 80040ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80040ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040f2:	4622      	mov	r2, r4
 80040f4:	462b      	mov	r3, r5
 80040f6:	f04f 0000 	mov.w	r0, #0
 80040fa:	f04f 0100 	mov.w	r1, #0
 80040fe:	0159      	lsls	r1, r3, #5
 8004100:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004104:	0150      	lsls	r0, r2, #5
 8004106:	4602      	mov	r2, r0
 8004108:	460b      	mov	r3, r1
 800410a:	4621      	mov	r1, r4
 800410c:	1a51      	subs	r1, r2, r1
 800410e:	6139      	str	r1, [r7, #16]
 8004110:	4629      	mov	r1, r5
 8004112:	eb63 0301 	sbc.w	r3, r3, r1
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	f04f 0200 	mov.w	r2, #0
 800411c:	f04f 0300 	mov.w	r3, #0
 8004120:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004124:	4659      	mov	r1, fp
 8004126:	018b      	lsls	r3, r1, #6
 8004128:	4651      	mov	r1, sl
 800412a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800412e:	4651      	mov	r1, sl
 8004130:	018a      	lsls	r2, r1, #6
 8004132:	4651      	mov	r1, sl
 8004134:	ebb2 0801 	subs.w	r8, r2, r1
 8004138:	4659      	mov	r1, fp
 800413a:	eb63 0901 	sbc.w	r9, r3, r1
 800413e:	f04f 0200 	mov.w	r2, #0
 8004142:	f04f 0300 	mov.w	r3, #0
 8004146:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800414a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800414e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004152:	4690      	mov	r8, r2
 8004154:	4699      	mov	r9, r3
 8004156:	4623      	mov	r3, r4
 8004158:	eb18 0303 	adds.w	r3, r8, r3
 800415c:	60bb      	str	r3, [r7, #8]
 800415e:	462b      	mov	r3, r5
 8004160:	eb49 0303 	adc.w	r3, r9, r3
 8004164:	60fb      	str	r3, [r7, #12]
 8004166:	f04f 0200 	mov.w	r2, #0
 800416a:	f04f 0300 	mov.w	r3, #0
 800416e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004172:	4629      	mov	r1, r5
 8004174:	024b      	lsls	r3, r1, #9
 8004176:	4621      	mov	r1, r4
 8004178:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800417c:	4621      	mov	r1, r4
 800417e:	024a      	lsls	r2, r1, #9
 8004180:	4610      	mov	r0, r2
 8004182:	4619      	mov	r1, r3
 8004184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004186:	2200      	movs	r2, #0
 8004188:	62bb      	str	r3, [r7, #40]	@ 0x28
 800418a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800418c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004190:	f7fc fcb4 	bl	8000afc <__aeabi_uldivmod>
 8004194:	4602      	mov	r2, r0
 8004196:	460b      	mov	r3, r1
 8004198:	4613      	mov	r3, r2
 800419a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800419c:	e058      	b.n	8004250 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800419e:	4b38      	ldr	r3, [pc, #224]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x200>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	099b      	lsrs	r3, r3, #6
 80041a4:	2200      	movs	r2, #0
 80041a6:	4618      	mov	r0, r3
 80041a8:	4611      	mov	r1, r2
 80041aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80041ae:	623b      	str	r3, [r7, #32]
 80041b0:	2300      	movs	r3, #0
 80041b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80041b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041b8:	4642      	mov	r2, r8
 80041ba:	464b      	mov	r3, r9
 80041bc:	f04f 0000 	mov.w	r0, #0
 80041c0:	f04f 0100 	mov.w	r1, #0
 80041c4:	0159      	lsls	r1, r3, #5
 80041c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041ca:	0150      	lsls	r0, r2, #5
 80041cc:	4602      	mov	r2, r0
 80041ce:	460b      	mov	r3, r1
 80041d0:	4641      	mov	r1, r8
 80041d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80041d6:	4649      	mov	r1, r9
 80041d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80041dc:	f04f 0200 	mov.w	r2, #0
 80041e0:	f04f 0300 	mov.w	r3, #0
 80041e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041f0:	ebb2 040a 	subs.w	r4, r2, sl
 80041f4:	eb63 050b 	sbc.w	r5, r3, fp
 80041f8:	f04f 0200 	mov.w	r2, #0
 80041fc:	f04f 0300 	mov.w	r3, #0
 8004200:	00eb      	lsls	r3, r5, #3
 8004202:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004206:	00e2      	lsls	r2, r4, #3
 8004208:	4614      	mov	r4, r2
 800420a:	461d      	mov	r5, r3
 800420c:	4643      	mov	r3, r8
 800420e:	18e3      	adds	r3, r4, r3
 8004210:	603b      	str	r3, [r7, #0]
 8004212:	464b      	mov	r3, r9
 8004214:	eb45 0303 	adc.w	r3, r5, r3
 8004218:	607b      	str	r3, [r7, #4]
 800421a:	f04f 0200 	mov.w	r2, #0
 800421e:	f04f 0300 	mov.w	r3, #0
 8004222:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004226:	4629      	mov	r1, r5
 8004228:	028b      	lsls	r3, r1, #10
 800422a:	4621      	mov	r1, r4
 800422c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004230:	4621      	mov	r1, r4
 8004232:	028a      	lsls	r2, r1, #10
 8004234:	4610      	mov	r0, r2
 8004236:	4619      	mov	r1, r3
 8004238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800423a:	2200      	movs	r2, #0
 800423c:	61bb      	str	r3, [r7, #24]
 800423e:	61fa      	str	r2, [r7, #28]
 8004240:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004244:	f7fc fc5a 	bl	8000afc <__aeabi_uldivmod>
 8004248:	4602      	mov	r2, r0
 800424a:	460b      	mov	r3, r1
 800424c:	4613      	mov	r3, r2
 800424e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004250:	4b0b      	ldr	r3, [pc, #44]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x200>)
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	0c1b      	lsrs	r3, r3, #16
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	3301      	adds	r3, #1
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004260:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004264:	fbb2 f3f3 	udiv	r3, r2, r3
 8004268:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800426a:	e002      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800426c:	4b05      	ldr	r3, [pc, #20]	@ (8004284 <HAL_RCC_GetSysClockFreq+0x204>)
 800426e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004270:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004272:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004274:	4618      	mov	r0, r3
 8004276:	3750      	adds	r7, #80	@ 0x50
 8004278:	46bd      	mov	sp, r7
 800427a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800427e:	bf00      	nop
 8004280:	40023800 	.word	0x40023800
 8004284:	00f42400 	.word	0x00f42400
 8004288:	007a1200 	.word	0x007a1200

0800428c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004290:	4b03      	ldr	r3, [pc, #12]	@ (80042a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004292:	681b      	ldr	r3, [r3, #0]
}
 8004294:	4618      	mov	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	20000000 	.word	0x20000000

080042a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80042a8:	f7ff fff0 	bl	800428c <HAL_RCC_GetHCLKFreq>
 80042ac:	4602      	mov	r2, r0
 80042ae:	4b05      	ldr	r3, [pc, #20]	@ (80042c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	0a9b      	lsrs	r3, r3, #10
 80042b4:	f003 0307 	and.w	r3, r3, #7
 80042b8:	4903      	ldr	r1, [pc, #12]	@ (80042c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ba:	5ccb      	ldrb	r3, [r1, r3]
 80042bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40023800 	.word	0x40023800
 80042c8:	0800ac90 	.word	0x0800ac90

080042cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042d0:	f7ff ffdc 	bl	800428c <HAL_RCC_GetHCLKFreq>
 80042d4:	4602      	mov	r2, r0
 80042d6:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	0b5b      	lsrs	r3, r3, #13
 80042dc:	f003 0307 	and.w	r3, r3, #7
 80042e0:	4903      	ldr	r1, [pc, #12]	@ (80042f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042e2:	5ccb      	ldrb	r3, [r1, r3]
 80042e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	40023800 	.word	0x40023800
 80042f0:	0800ac90 	.word	0x0800ac90

080042f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	220f      	movs	r2, #15
 8004302:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004304:	4b12      	ldr	r3, [pc, #72]	@ (8004350 <HAL_RCC_GetClockConfig+0x5c>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f003 0203 	and.w	r2, r3, #3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004310:	4b0f      	ldr	r3, [pc, #60]	@ (8004350 <HAL_RCC_GetClockConfig+0x5c>)
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800431c:	4b0c      	ldr	r3, [pc, #48]	@ (8004350 <HAL_RCC_GetClockConfig+0x5c>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004328:	4b09      	ldr	r3, [pc, #36]	@ (8004350 <HAL_RCC_GetClockConfig+0x5c>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	08db      	lsrs	r3, r3, #3
 800432e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004336:	4b07      	ldr	r3, [pc, #28]	@ (8004354 <HAL_RCC_GetClockConfig+0x60>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0207 	and.w	r2, r3, #7
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	601a      	str	r2, [r3, #0]
}
 8004342:	bf00      	nop
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	40023800 	.word	0x40023800
 8004354:	40023c00 	.word	0x40023c00

08004358 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d101      	bne.n	800436a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e041      	b.n	80043ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d106      	bne.n	8004384 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7fd ffda 	bl	8002338 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2202      	movs	r2, #2
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	3304      	adds	r3, #4
 8004394:	4619      	mov	r1, r3
 8004396:	4610      	mov	r0, r2
 8004398:	f000 ffc2 	bl	8005320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3708      	adds	r7, #8
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
	...

080043f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b01      	cmp	r3, #1
 800440a:	d001      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e044      	b.n	800449a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0201 	orr.w	r2, r2, #1
 8004426:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a1e      	ldr	r2, [pc, #120]	@ (80044a8 <HAL_TIM_Base_Start_IT+0xb0>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d018      	beq.n	8004464 <HAL_TIM_Base_Start_IT+0x6c>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800443a:	d013      	beq.n	8004464 <HAL_TIM_Base_Start_IT+0x6c>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a1a      	ldr	r2, [pc, #104]	@ (80044ac <HAL_TIM_Base_Start_IT+0xb4>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d00e      	beq.n	8004464 <HAL_TIM_Base_Start_IT+0x6c>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a19      	ldr	r2, [pc, #100]	@ (80044b0 <HAL_TIM_Base_Start_IT+0xb8>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d009      	beq.n	8004464 <HAL_TIM_Base_Start_IT+0x6c>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a17      	ldr	r2, [pc, #92]	@ (80044b4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d004      	beq.n	8004464 <HAL_TIM_Base_Start_IT+0x6c>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a16      	ldr	r2, [pc, #88]	@ (80044b8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d111      	bne.n	8004488 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	f003 0307 	and.w	r3, r3, #7
 800446e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2b06      	cmp	r3, #6
 8004474:	d010      	beq.n	8004498 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f042 0201 	orr.w	r2, r2, #1
 8004484:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004486:	e007      	b.n	8004498 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0201 	orr.w	r2, r2, #1
 8004496:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3714      	adds	r7, #20
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	40010000 	.word	0x40010000
 80044ac:	40000400 	.word	0x40000400
 80044b0:	40000800 	.word	0x40000800
 80044b4:	40000c00 	.word	0x40000c00
 80044b8:	40014000 	.word	0x40014000

080044bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e041      	b.n	8004552 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d106      	bne.n	80044e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 f839 	bl	800455a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2202      	movs	r2, #2
 80044ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	3304      	adds	r3, #4
 80044f8:	4619      	mov	r1, r3
 80044fa:	4610      	mov	r0, r2
 80044fc:	f000 ff10 	bl	8005320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3708      	adds	r7, #8
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
	...

08004570 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d109      	bne.n	8004594 <HAL_TIM_PWM_Start+0x24>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004586:	b2db      	uxtb	r3, r3
 8004588:	2b01      	cmp	r3, #1
 800458a:	bf14      	ite	ne
 800458c:	2301      	movne	r3, #1
 800458e:	2300      	moveq	r3, #0
 8004590:	b2db      	uxtb	r3, r3
 8004592:	e022      	b.n	80045da <HAL_TIM_PWM_Start+0x6a>
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	2b04      	cmp	r3, #4
 8004598:	d109      	bne.n	80045ae <HAL_TIM_PWM_Start+0x3e>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	bf14      	ite	ne
 80045a6:	2301      	movne	r3, #1
 80045a8:	2300      	moveq	r3, #0
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	e015      	b.n	80045da <HAL_TIM_PWM_Start+0x6a>
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	d109      	bne.n	80045c8 <HAL_TIM_PWM_Start+0x58>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	2b01      	cmp	r3, #1
 80045be:	bf14      	ite	ne
 80045c0:	2301      	movne	r3, #1
 80045c2:	2300      	moveq	r3, #0
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	e008      	b.n	80045da <HAL_TIM_PWM_Start+0x6a>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	bf14      	ite	ne
 80045d4:	2301      	movne	r3, #1
 80045d6:	2300      	moveq	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e068      	b.n	80046b4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d104      	bne.n	80045f2 <HAL_TIM_PWM_Start+0x82>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2202      	movs	r2, #2
 80045ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045f0:	e013      	b.n	800461a <HAL_TIM_PWM_Start+0xaa>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d104      	bne.n	8004602 <HAL_TIM_PWM_Start+0x92>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004600:	e00b      	b.n	800461a <HAL_TIM_PWM_Start+0xaa>
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	2b08      	cmp	r3, #8
 8004606:	d104      	bne.n	8004612 <HAL_TIM_PWM_Start+0xa2>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004610:	e003      	b.n	800461a <HAL_TIM_PWM_Start+0xaa>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2202      	movs	r2, #2
 8004616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2201      	movs	r2, #1
 8004620:	6839      	ldr	r1, [r7, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f001 fa4c 	bl	8005ac0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a23      	ldr	r2, [pc, #140]	@ (80046bc <HAL_TIM_PWM_Start+0x14c>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d107      	bne.n	8004642 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004640:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a1d      	ldr	r2, [pc, #116]	@ (80046bc <HAL_TIM_PWM_Start+0x14c>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d018      	beq.n	800467e <HAL_TIM_PWM_Start+0x10e>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004654:	d013      	beq.n	800467e <HAL_TIM_PWM_Start+0x10e>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a19      	ldr	r2, [pc, #100]	@ (80046c0 <HAL_TIM_PWM_Start+0x150>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d00e      	beq.n	800467e <HAL_TIM_PWM_Start+0x10e>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a17      	ldr	r2, [pc, #92]	@ (80046c4 <HAL_TIM_PWM_Start+0x154>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d009      	beq.n	800467e <HAL_TIM_PWM_Start+0x10e>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a16      	ldr	r2, [pc, #88]	@ (80046c8 <HAL_TIM_PWM_Start+0x158>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d004      	beq.n	800467e <HAL_TIM_PWM_Start+0x10e>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a14      	ldr	r2, [pc, #80]	@ (80046cc <HAL_TIM_PWM_Start+0x15c>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d111      	bne.n	80046a2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2b06      	cmp	r3, #6
 800468e:	d010      	beq.n	80046b2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0201 	orr.w	r2, r2, #1
 800469e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a0:	e007      	b.n	80046b2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0201 	orr.w	r2, r2, #1
 80046b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	40010000 	.word	0x40010000
 80046c0:	40000400 	.word	0x40000400
 80046c4:	40000800 	.word	0x40000800
 80046c8:	40000c00 	.word	0x40000c00
 80046cc:	40014000 	.word	0x40014000

080046d0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e041      	b.n	8004766 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d106      	bne.n	80046fc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 f839 	bl	800476e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3304      	adds	r3, #4
 800470c:	4619      	mov	r1, r3
 800470e:	4610      	mov	r0, r2
 8004710:	f000 fe06 	bl	8005320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004776:	bf00      	nop
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
	...

08004784 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	60b9      	str	r1, [r7, #8]
 800478e:	607a      	str	r2, [r7, #4]
 8004790:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d104      	bne.n	80047a6 <HAL_TIM_IC_Start_DMA+0x22>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	e013      	b.n	80047ce <HAL_TIM_IC_Start_DMA+0x4a>
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2b04      	cmp	r3, #4
 80047aa:	d104      	bne.n	80047b6 <HAL_TIM_IC_Start_DMA+0x32>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	e00b      	b.n	80047ce <HAL_TIM_IC_Start_DMA+0x4a>
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d104      	bne.n	80047c6 <HAL_TIM_IC_Start_DMA+0x42>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	e003      	b.n	80047ce <HAL_TIM_IC_Start_DMA+0x4a>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d104      	bne.n	80047e0 <HAL_TIM_IC_Start_DMA+0x5c>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	e013      	b.n	8004808 <HAL_TIM_IC_Start_DMA+0x84>
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	2b04      	cmp	r3, #4
 80047e4:	d104      	bne.n	80047f0 <HAL_TIM_IC_Start_DMA+0x6c>
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	e00b      	b.n	8004808 <HAL_TIM_IC_Start_DMA+0x84>
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	2b08      	cmp	r3, #8
 80047f4:	d104      	bne.n	8004800 <HAL_TIM_IC_Start_DMA+0x7c>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	e003      	b.n	8004808 <HAL_TIM_IC_Start_DMA+0x84>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004806:	b2db      	uxtb	r3, r3
 8004808:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800480a:	7dbb      	ldrb	r3, [r7, #22]
 800480c:	2b02      	cmp	r3, #2
 800480e:	d002      	beq.n	8004816 <HAL_TIM_IC_Start_DMA+0x92>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8004810:	7d7b      	ldrb	r3, [r7, #21]
 8004812:	2b02      	cmp	r3, #2
 8004814:	d101      	bne.n	800481a <HAL_TIM_IC_Start_DMA+0x96>
  {
    return HAL_BUSY;
 8004816:	2302      	movs	r3, #2
 8004818:	e13c      	b.n	8004a94 <HAL_TIM_IC_Start_DMA+0x310>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800481a:	7dbb      	ldrb	r3, [r7, #22]
 800481c:	2b01      	cmp	r3, #1
 800481e:	d143      	bne.n	80048a8 <HAL_TIM_IC_Start_DMA+0x124>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8004820:	7d7b      	ldrb	r3, [r7, #21]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d140      	bne.n	80048a8 <HAL_TIM_IC_Start_DMA+0x124>
  {
    if ((pData == NULL) || (Length == 0U))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d002      	beq.n	8004832 <HAL_TIM_IC_Start_DMA+0xae>
 800482c:	887b      	ldrh	r3, [r7, #2]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_TIM_IC_Start_DMA+0xb2>
    {
      return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e12e      	b.n	8004a94 <HAL_TIM_IC_Start_DMA+0x310>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d104      	bne.n	8004846 <HAL_TIM_IC_Start_DMA+0xc2>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2202      	movs	r2, #2
 8004840:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004844:	e013      	b.n	800486e <HAL_TIM_IC_Start_DMA+0xea>
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	2b04      	cmp	r3, #4
 800484a:	d104      	bne.n	8004856 <HAL_TIM_IC_Start_DMA+0xd2>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2202      	movs	r2, #2
 8004850:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004854:	e00b      	b.n	800486e <HAL_TIM_IC_Start_DMA+0xea>
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	2b08      	cmp	r3, #8
 800485a:	d104      	bne.n	8004866 <HAL_TIM_IC_Start_DMA+0xe2>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004864:	e003      	b.n	800486e <HAL_TIM_IC_Start_DMA+0xea>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2202      	movs	r2, #2
 800486a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d104      	bne.n	800487e <HAL_TIM_IC_Start_DMA+0xfa>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    if ((pData == NULL) || (Length == 0U))
 800487c:	e016      	b.n	80048ac <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	2b04      	cmp	r3, #4
 8004882:	d104      	bne.n	800488e <HAL_TIM_IC_Start_DMA+0x10a>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2202      	movs	r2, #2
 8004888:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    if ((pData == NULL) || (Length == 0U))
 800488c:	e00e      	b.n	80048ac <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	2b08      	cmp	r3, #8
 8004892:	d104      	bne.n	800489e <HAL_TIM_IC_Start_DMA+0x11a>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2202      	movs	r2, #2
 8004898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 800489c:	e006      	b.n	80048ac <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2202      	movs	r2, #2
 80048a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 80048a6:	e001      	b.n	80048ac <HAL_TIM_IC_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e0f3      	b.n	8004a94 <HAL_TIM_IC_Start_DMA+0x310>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2201      	movs	r2, #1
 80048b2:	68b9      	ldr	r1, [r7, #8]
 80048b4:	4618      	mov	r0, r3
 80048b6:	f001 f903 	bl	8005ac0 <TIM_CCxChannelCmd>

  switch (Channel)
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	2b0c      	cmp	r3, #12
 80048be:	f200 80ad 	bhi.w	8004a1c <HAL_TIM_IC_Start_DMA+0x298>
 80048c2:	a201      	add	r2, pc, #4	@ (adr r2, 80048c8 <HAL_TIM_IC_Start_DMA+0x144>)
 80048c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c8:	080048fd 	.word	0x080048fd
 80048cc:	08004a1d 	.word	0x08004a1d
 80048d0:	08004a1d 	.word	0x08004a1d
 80048d4:	08004a1d 	.word	0x08004a1d
 80048d8:	08004945 	.word	0x08004945
 80048dc:	08004a1d 	.word	0x08004a1d
 80048e0:	08004a1d 	.word	0x08004a1d
 80048e4:	08004a1d 	.word	0x08004a1d
 80048e8:	0800498d 	.word	0x0800498d
 80048ec:	08004a1d 	.word	0x08004a1d
 80048f0:	08004a1d 	.word	0x08004a1d
 80048f4:	08004a1d 	.word	0x08004a1d
 80048f8:	080049d5 	.word	0x080049d5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	4a66      	ldr	r2, [pc, #408]	@ (8004a9c <HAL_TIM_IC_Start_DMA+0x318>)
 8004902:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004908:	4a65      	ldr	r2, [pc, #404]	@ (8004aa0 <HAL_TIM_IC_Start_DMA+0x31c>)
 800490a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004910:	4a64      	ldr	r2, [pc, #400]	@ (8004aa4 <HAL_TIM_IC_Start_DMA+0x320>)
 8004912:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	3334      	adds	r3, #52	@ 0x34
 800491e:	4619      	mov	r1, r3
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	887b      	ldrh	r3, [r7, #2]
 8004924:	f7fe fb5c 	bl	8002fe0 <HAL_DMA_Start_IT>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_TIM_IC_Start_DMA+0x1ae>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e0b0      	b.n	8004a94 <HAL_TIM_IC_Start_DMA+0x310>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68da      	ldr	r2, [r3, #12]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004940:	60da      	str	r2, [r3, #12]
      break;
 8004942:	e06e      	b.n	8004a22 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004948:	4a54      	ldr	r2, [pc, #336]	@ (8004a9c <HAL_TIM_IC_Start_DMA+0x318>)
 800494a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004950:	4a53      	ldr	r2, [pc, #332]	@ (8004aa0 <HAL_TIM_IC_Start_DMA+0x31c>)
 8004952:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004958:	4a52      	ldr	r2, [pc, #328]	@ (8004aa4 <HAL_TIM_IC_Start_DMA+0x320>)
 800495a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	3338      	adds	r3, #56	@ 0x38
 8004966:	4619      	mov	r1, r3
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	887b      	ldrh	r3, [r7, #2]
 800496c:	f7fe fb38 	bl	8002fe0 <HAL_DMA_Start_IT>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d001      	beq.n	800497a <HAL_TIM_IC_Start_DMA+0x1f6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e08c      	b.n	8004a94 <HAL_TIM_IC_Start_DMA+0x310>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68da      	ldr	r2, [r3, #12]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004988:	60da      	str	r2, [r3, #12]
      break;
 800498a:	e04a      	b.n	8004a22 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004990:	4a42      	ldr	r2, [pc, #264]	@ (8004a9c <HAL_TIM_IC_Start_DMA+0x318>)
 8004992:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004998:	4a41      	ldr	r2, [pc, #260]	@ (8004aa0 <HAL_TIM_IC_Start_DMA+0x31c>)
 800499a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a0:	4a40      	ldr	r2, [pc, #256]	@ (8004aa4 <HAL_TIM_IC_Start_DMA+0x320>)
 80049a2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	333c      	adds	r3, #60	@ 0x3c
 80049ae:	4619      	mov	r1, r3
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	887b      	ldrh	r3, [r7, #2]
 80049b4:	f7fe fb14 	bl	8002fe0 <HAL_DMA_Start_IT>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <HAL_TIM_IC_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e068      	b.n	8004a94 <HAL_TIM_IC_Start_DMA+0x310>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68da      	ldr	r2, [r3, #12]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049d0:	60da      	str	r2, [r3, #12]
      break;
 80049d2:	e026      	b.n	8004a22 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049d8:	4a30      	ldr	r2, [pc, #192]	@ (8004a9c <HAL_TIM_IC_Start_DMA+0x318>)
 80049da:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e0:	4a2f      	ldr	r2, [pc, #188]	@ (8004aa0 <HAL_TIM_IC_Start_DMA+0x31c>)
 80049e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e8:	4a2e      	ldr	r2, [pc, #184]	@ (8004aa4 <HAL_TIM_IC_Start_DMA+0x320>)
 80049ea:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	3340      	adds	r3, #64	@ 0x40
 80049f6:	4619      	mov	r1, r3
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	887b      	ldrh	r3, [r7, #2]
 80049fc:	f7fe faf0 	bl	8002fe0 <HAL_DMA_Start_IT>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <HAL_TIM_IC_Start_DMA+0x286>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e044      	b.n	8004a94 <HAL_TIM_IC_Start_DMA+0x310>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68da      	ldr	r2, [r3, #12]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a18:	60da      	str	r2, [r3, #12]
      break;
 8004a1a:	e002      	b.n	8004a22 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    default:
      status = HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	75fb      	strb	r3, [r7, #23]
      break;
 8004a20:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a20      	ldr	r2, [pc, #128]	@ (8004aa8 <HAL_TIM_IC_Start_DMA+0x324>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d018      	beq.n	8004a5e <HAL_TIM_IC_Start_DMA+0x2da>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a34:	d013      	beq.n	8004a5e <HAL_TIM_IC_Start_DMA+0x2da>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a1c      	ldr	r2, [pc, #112]	@ (8004aac <HAL_TIM_IC_Start_DMA+0x328>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d00e      	beq.n	8004a5e <HAL_TIM_IC_Start_DMA+0x2da>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a1a      	ldr	r2, [pc, #104]	@ (8004ab0 <HAL_TIM_IC_Start_DMA+0x32c>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d009      	beq.n	8004a5e <HAL_TIM_IC_Start_DMA+0x2da>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a19      	ldr	r2, [pc, #100]	@ (8004ab4 <HAL_TIM_IC_Start_DMA+0x330>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d004      	beq.n	8004a5e <HAL_TIM_IC_Start_DMA+0x2da>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a17      	ldr	r2, [pc, #92]	@ (8004ab8 <HAL_TIM_IC_Start_DMA+0x334>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d111      	bne.n	8004a82 <HAL_TIM_IC_Start_DMA+0x2fe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	2b06      	cmp	r3, #6
 8004a6e:	d010      	beq.n	8004a92 <HAL_TIM_IC_Start_DMA+0x30e>
    {
      __HAL_TIM_ENABLE(htim);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f042 0201 	orr.w	r2, r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a80:	e007      	b.n	8004a92 <HAL_TIM_IC_Start_DMA+0x30e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f042 0201 	orr.w	r2, r2, #1
 8004a90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3718      	adds	r7, #24
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	080051f1 	.word	0x080051f1
 8004aa0:	080052b9 	.word	0x080052b9
 8004aa4:	0800515f 	.word	0x0800515f
 8004aa8:	40010000 	.word	0x40010000
 8004aac:	40000400 	.word	0x40000400
 8004ab0:	40000800 	.word	0x40000800
 8004ab4:	40000c00 	.word	0x40000c00
 8004ab8:	40014000 	.word	0x40014000

08004abc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d020      	beq.n	8004b20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d01b      	beq.n	8004b20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f06f 0202 	mvn.w	r2, #2
 8004af0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	f003 0303 	and.w	r3, r3, #3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 faf7 	bl	80050fa <HAL_TIM_IC_CaptureCallback>
 8004b0c:	e005      	b.n	8004b1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 fae9 	bl	80050e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 fb04 	bl	8005122 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	f003 0304 	and.w	r3, r3, #4
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d020      	beq.n	8004b6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f003 0304 	and.w	r3, r3, #4
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d01b      	beq.n	8004b6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f06f 0204 	mvn.w	r2, #4
 8004b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2202      	movs	r2, #2
 8004b42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d003      	beq.n	8004b5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 fad1 	bl	80050fa <HAL_TIM_IC_CaptureCallback>
 8004b58:	e005      	b.n	8004b66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 fac3 	bl	80050e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 fade 	bl	8005122 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	f003 0308 	and.w	r3, r3, #8
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d020      	beq.n	8004bb8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f003 0308 	and.w	r3, r3, #8
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d01b      	beq.n	8004bb8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f06f 0208 	mvn.w	r2, #8
 8004b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2204      	movs	r2, #4
 8004b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	f003 0303 	and.w	r3, r3, #3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d003      	beq.n	8004ba6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 faab 	bl	80050fa <HAL_TIM_IC_CaptureCallback>
 8004ba4:	e005      	b.n	8004bb2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 fa9d 	bl	80050e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f000 fab8 	bl	8005122 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	f003 0310 	and.w	r3, r3, #16
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d020      	beq.n	8004c04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 0310 	and.w	r3, r3, #16
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d01b      	beq.n	8004c04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f06f 0210 	mvn.w	r2, #16
 8004bd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2208      	movs	r2, #8
 8004bda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	69db      	ldr	r3, [r3, #28]
 8004be2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d003      	beq.n	8004bf2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f000 fa85 	bl	80050fa <HAL_TIM_IC_CaptureCallback>
 8004bf0:	e005      	b.n	8004bfe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 fa77 	bl	80050e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f000 fa92 	bl	8005122 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00c      	beq.n	8004c28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f003 0301 	and.w	r3, r3, #1
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d007      	beq.n	8004c28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f06f 0201 	mvn.w	r2, #1
 8004c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7fc fd18 	bl	8001658 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00c      	beq.n	8004c4c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d007      	beq.n	8004c4c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f001 f82a 	bl	8005ca0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00c      	beq.n	8004c70 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d007      	beq.n	8004c70 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fa63 	bl	8005136 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f003 0320 	and.w	r3, r3, #32
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00c      	beq.n	8004c94 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f003 0320 	and.w	r3, r3, #32
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d007      	beq.n	8004c94 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f06f 0220 	mvn.w	r2, #32
 8004c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 fffc 	bl	8005c8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c94:	bf00      	nop
 8004c96:	3710      	adds	r7, #16
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d101      	bne.n	8004cba <HAL_TIM_IC_ConfigChannel+0x1e>
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	e088      	b.n	8004dcc <HAL_TIM_IC_ConfigChannel+0x130>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d11b      	bne.n	8004d00 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004cd8:	f000 fd3a 	bl	8005750 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	699a      	ldr	r2, [r3, #24]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f022 020c 	bic.w	r2, r2, #12
 8004cea:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	6999      	ldr	r1, [r3, #24]
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	689a      	ldr	r2, [r3, #8]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	619a      	str	r2, [r3, #24]
 8004cfe:	e060      	b.n	8004dc2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b04      	cmp	r3, #4
 8004d04:	d11c      	bne.n	8004d40 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004d16:	f000 fdb2 	bl	800587e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	699a      	ldr	r2, [r3, #24]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004d28:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	6999      	ldr	r1, [r3, #24]
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	021a      	lsls	r2, r3, #8
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	619a      	str	r2, [r3, #24]
 8004d3e:	e040      	b.n	8004dc2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2b08      	cmp	r3, #8
 8004d44:	d11b      	bne.n	8004d7e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004d56:	f000 fdff 	bl	8005958 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69da      	ldr	r2, [r3, #28]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 020c 	bic.w	r2, r2, #12
 8004d68:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69d9      	ldr	r1, [r3, #28]
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	689a      	ldr	r2, [r3, #8]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	61da      	str	r2, [r3, #28]
 8004d7c:	e021      	b.n	8004dc2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2b0c      	cmp	r3, #12
 8004d82:	d11c      	bne.n	8004dbe <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004d94:	f000 fe1c 	bl	80059d0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	69da      	ldr	r2, [r3, #28]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004da6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	69d9      	ldr	r1, [r3, #28]
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	021a      	lsls	r2, r3, #8
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	430a      	orrs	r2, r1
 8004dba:	61da      	str	r2, [r3, #28]
 8004dbc:	e001      	b.n	8004dc2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3718      	adds	r7, #24
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004de0:	2300      	movs	r3, #0
 8004de2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d101      	bne.n	8004df2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004dee:	2302      	movs	r3, #2
 8004df0:	e0ae      	b.n	8004f50 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2b0c      	cmp	r3, #12
 8004dfe:	f200 809f 	bhi.w	8004f40 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004e02:	a201      	add	r2, pc, #4	@ (adr r2, 8004e08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e08:	08004e3d 	.word	0x08004e3d
 8004e0c:	08004f41 	.word	0x08004f41
 8004e10:	08004f41 	.word	0x08004f41
 8004e14:	08004f41 	.word	0x08004f41
 8004e18:	08004e7d 	.word	0x08004e7d
 8004e1c:	08004f41 	.word	0x08004f41
 8004e20:	08004f41 	.word	0x08004f41
 8004e24:	08004f41 	.word	0x08004f41
 8004e28:	08004ebf 	.word	0x08004ebf
 8004e2c:	08004f41 	.word	0x08004f41
 8004e30:	08004f41 	.word	0x08004f41
 8004e34:	08004f41 	.word	0x08004f41
 8004e38:	08004eff 	.word	0x08004eff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	4618      	mov	r0, r3
 8004e44:	f000 faf8 	bl	8005438 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	699a      	ldr	r2, [r3, #24]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0208 	orr.w	r2, r2, #8
 8004e56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699a      	ldr	r2, [r3, #24]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 0204 	bic.w	r2, r2, #4
 8004e66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6999      	ldr	r1, [r3, #24]
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	691a      	ldr	r2, [r3, #16]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	619a      	str	r2, [r3, #24]
      break;
 8004e7a:	e064      	b.n	8004f46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68b9      	ldr	r1, [r7, #8]
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 fb3e 	bl	8005504 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	699a      	ldr	r2, [r3, #24]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	699a      	ldr	r2, [r3, #24]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ea6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6999      	ldr	r1, [r3, #24]
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	021a      	lsls	r2, r3, #8
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	619a      	str	r2, [r3, #24]
      break;
 8004ebc:	e043      	b.n	8004f46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68b9      	ldr	r1, [r7, #8]
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f000 fb89 	bl	80055dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	69da      	ldr	r2, [r3, #28]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f042 0208 	orr.w	r2, r2, #8
 8004ed8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	69da      	ldr	r2, [r3, #28]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f022 0204 	bic.w	r2, r2, #4
 8004ee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	69d9      	ldr	r1, [r3, #28]
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	691a      	ldr	r2, [r3, #16]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	61da      	str	r2, [r3, #28]
      break;
 8004efc:	e023      	b.n	8004f46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68b9      	ldr	r1, [r7, #8]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f000 fbd3 	bl	80056b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	69da      	ldr	r2, [r3, #28]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	69da      	ldr	r2, [r3, #28]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69d9      	ldr	r1, [r3, #28]
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	021a      	lsls	r2, r3, #8
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	430a      	orrs	r2, r1
 8004f3c:	61da      	str	r2, [r3, #28]
      break;
 8004f3e:	e002      	b.n	8004f46 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	75fb      	strb	r3, [r7, #23]
      break;
 8004f44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3718      	adds	r7, #24
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f62:	2300      	movs	r3, #0
 8004f64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d101      	bne.n	8004f74 <HAL_TIM_ConfigClockSource+0x1c>
 8004f70:	2302      	movs	r3, #2
 8004f72:	e0b4      	b.n	80050de <HAL_TIM_ConfigClockSource+0x186>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2202      	movs	r2, #2
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004f92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	68ba      	ldr	r2, [r7, #8]
 8004fa2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fac:	d03e      	beq.n	800502c <HAL_TIM_ConfigClockSource+0xd4>
 8004fae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fb2:	f200 8087 	bhi.w	80050c4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fba:	f000 8086 	beq.w	80050ca <HAL_TIM_ConfigClockSource+0x172>
 8004fbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fc2:	d87f      	bhi.n	80050c4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fc4:	2b70      	cmp	r3, #112	@ 0x70
 8004fc6:	d01a      	beq.n	8004ffe <HAL_TIM_ConfigClockSource+0xa6>
 8004fc8:	2b70      	cmp	r3, #112	@ 0x70
 8004fca:	d87b      	bhi.n	80050c4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fcc:	2b60      	cmp	r3, #96	@ 0x60
 8004fce:	d050      	beq.n	8005072 <HAL_TIM_ConfigClockSource+0x11a>
 8004fd0:	2b60      	cmp	r3, #96	@ 0x60
 8004fd2:	d877      	bhi.n	80050c4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fd4:	2b50      	cmp	r3, #80	@ 0x50
 8004fd6:	d03c      	beq.n	8005052 <HAL_TIM_ConfigClockSource+0xfa>
 8004fd8:	2b50      	cmp	r3, #80	@ 0x50
 8004fda:	d873      	bhi.n	80050c4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fdc:	2b40      	cmp	r3, #64	@ 0x40
 8004fde:	d058      	beq.n	8005092 <HAL_TIM_ConfigClockSource+0x13a>
 8004fe0:	2b40      	cmp	r3, #64	@ 0x40
 8004fe2:	d86f      	bhi.n	80050c4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fe4:	2b30      	cmp	r3, #48	@ 0x30
 8004fe6:	d064      	beq.n	80050b2 <HAL_TIM_ConfigClockSource+0x15a>
 8004fe8:	2b30      	cmp	r3, #48	@ 0x30
 8004fea:	d86b      	bhi.n	80050c4 <HAL_TIM_ConfigClockSource+0x16c>
 8004fec:	2b20      	cmp	r3, #32
 8004fee:	d060      	beq.n	80050b2 <HAL_TIM_ConfigClockSource+0x15a>
 8004ff0:	2b20      	cmp	r3, #32
 8004ff2:	d867      	bhi.n	80050c4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d05c      	beq.n	80050b2 <HAL_TIM_ConfigClockSource+0x15a>
 8004ff8:	2b10      	cmp	r3, #16
 8004ffa:	d05a      	beq.n	80050b2 <HAL_TIM_ConfigClockSource+0x15a>
 8004ffc:	e062      	b.n	80050c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800500e:	f000 fd37 	bl	8005a80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005020:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	609a      	str	r2, [r3, #8]
      break;
 800502a:	e04f      	b.n	80050cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800503c:	f000 fd20 	bl	8005a80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	689a      	ldr	r2, [r3, #8]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800504e:	609a      	str	r2, [r3, #8]
      break;
 8005050:	e03c      	b.n	80050cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800505e:	461a      	mov	r2, r3
 8005060:	f000 fbde 	bl	8005820 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2150      	movs	r1, #80	@ 0x50
 800506a:	4618      	mov	r0, r3
 800506c:	f000 fced 	bl	8005a4a <TIM_ITRx_SetConfig>
      break;
 8005070:	e02c      	b.n	80050cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800507e:	461a      	mov	r2, r3
 8005080:	f000 fc3a 	bl	80058f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2160      	movs	r1, #96	@ 0x60
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fcdd 	bl	8005a4a <TIM_ITRx_SetConfig>
      break;
 8005090:	e01c      	b.n	80050cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800509e:	461a      	mov	r2, r3
 80050a0:	f000 fbbe 	bl	8005820 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2140      	movs	r1, #64	@ 0x40
 80050aa:	4618      	mov	r0, r3
 80050ac:	f000 fccd 	bl	8005a4a <TIM_ITRx_SetConfig>
      break;
 80050b0:	e00c      	b.n	80050cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4619      	mov	r1, r3
 80050bc:	4610      	mov	r0, r2
 80050be:	f000 fcc4 	bl	8005a4a <TIM_ITRx_SetConfig>
      break;
 80050c2:	e003      	b.n	80050cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	73fb      	strb	r3, [r7, #15]
      break;
 80050c8:	e000      	b.n	80050cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80050ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3710      	adds	r7, #16
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}

080050e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050e6:	b480      	push	{r7}
 80050e8:	b083      	sub	sp, #12
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050ee:	bf00      	nop
 80050f0:	370c      	adds	r7, #12
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr

080050fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050fa:	b480      	push	{r7}
 80050fc:	b083      	sub	sp, #12
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005102:	bf00      	nop
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800510e:	b480      	push	{r7}
 8005110:	b083      	sub	sp, #12
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8005116:	bf00      	nop
 8005118:	370c      	adds	r7, #12
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005122:	b480      	push	{r7}
 8005124:	b083      	sub	sp, #12
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800512a:	bf00      	nop
 800512c:	370c      	adds	r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr

08005136 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005136:	b480      	push	{r7}
 8005138:	b083      	sub	sp, #12
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800513e:	bf00      	nop
 8005140:	370c      	adds	r7, #12
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800514a:	b480      	push	{r7}
 800514c:	b083      	sub	sp, #12
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005152:	bf00      	nop
 8005154:	370c      	adds	r7, #12
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr

0800515e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800515e:	b580      	push	{r7, lr}
 8005160:	b084      	sub	sp, #16
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	429a      	cmp	r2, r3
 8005174:	d107      	bne.n	8005186 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2201      	movs	r2, #1
 800517a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005184:	e02a      	b.n	80051dc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	429a      	cmp	r2, r3
 800518e:	d107      	bne.n	80051a0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2202      	movs	r2, #2
 8005194:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800519e:	e01d      	b.n	80051dc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d107      	bne.n	80051ba <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2204      	movs	r2, #4
 80051ae:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051b8:	e010      	b.n	80051dc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d107      	bne.n	80051d4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2208      	movs	r2, #8
 80051c8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051d2:	e003      	b.n	80051dc <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f7ff ffb4 	bl	800514a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	771a      	strb	r2, [r3, #28]
}
 80051e8:	bf00      	nop
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051fc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	429a      	cmp	r2, r3
 8005206:	d10f      	bne.n	8005228 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2201      	movs	r2, #1
 800520c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	69db      	ldr	r3, [r3, #28]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d146      	bne.n	80052a4 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005226:	e03d      	b.n	80052a4 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	429a      	cmp	r2, r3
 8005230:	d10f      	bne.n	8005252 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2202      	movs	r2, #2
 8005236:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	69db      	ldr	r3, [r3, #28]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d131      	bne.n	80052a4 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005250:	e028      	b.n	80052a4 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	429a      	cmp	r2, r3
 800525a:	d10f      	bne.n	800527c <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2204      	movs	r2, #4
 8005260:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	69db      	ldr	r3, [r3, #28]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d11c      	bne.n	80052a4 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800527a:	e013      	b.n	80052a4 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	429a      	cmp	r2, r3
 8005284:	d10e      	bne.n	80052a4 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2208      	movs	r2, #8
 800528a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	69db      	ldr	r3, [r3, #28]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d107      	bne.n	80052a4 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 80052a4:	68f8      	ldr	r0, [r7, #12]
 80052a6:	f7ff ff28 	bl	80050fa <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	771a      	strb	r2, [r3, #28]
}
 80052b0:	bf00      	nop
 80052b2:	3710      	adds	r7, #16
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d103      	bne.n	80052d8 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2201      	movs	r2, #1
 80052d4:	771a      	strb	r2, [r3, #28]
 80052d6:	e019      	b.n	800530c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d103      	bne.n	80052ea <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2202      	movs	r2, #2
 80052e6:	771a      	strb	r2, [r3, #28]
 80052e8:	e010      	b.n	800530c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d103      	bne.n	80052fc <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2204      	movs	r2, #4
 80052f8:	771a      	strb	r2, [r3, #28]
 80052fa:	e007      	b.n	800530c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	429a      	cmp	r2, r3
 8005304:	d102      	bne.n	800530c <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2208      	movs	r2, #8
 800530a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800530c:	68f8      	ldr	r0, [r7, #12]
 800530e:	f7ff fefe 	bl	800510e <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2200      	movs	r2, #0
 8005316:	771a      	strb	r2, [r3, #28]
}
 8005318:	bf00      	nop
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}

08005320 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a3a      	ldr	r2, [pc, #232]	@ (800541c <TIM_Base_SetConfig+0xfc>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d00f      	beq.n	8005358 <TIM_Base_SetConfig+0x38>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800533e:	d00b      	beq.n	8005358 <TIM_Base_SetConfig+0x38>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a37      	ldr	r2, [pc, #220]	@ (8005420 <TIM_Base_SetConfig+0x100>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d007      	beq.n	8005358 <TIM_Base_SetConfig+0x38>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a36      	ldr	r2, [pc, #216]	@ (8005424 <TIM_Base_SetConfig+0x104>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d003      	beq.n	8005358 <TIM_Base_SetConfig+0x38>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a35      	ldr	r2, [pc, #212]	@ (8005428 <TIM_Base_SetConfig+0x108>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d108      	bne.n	800536a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800535e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	4313      	orrs	r3, r2
 8005368:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a2b      	ldr	r2, [pc, #172]	@ (800541c <TIM_Base_SetConfig+0xfc>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d01b      	beq.n	80053aa <TIM_Base_SetConfig+0x8a>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005378:	d017      	beq.n	80053aa <TIM_Base_SetConfig+0x8a>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a28      	ldr	r2, [pc, #160]	@ (8005420 <TIM_Base_SetConfig+0x100>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d013      	beq.n	80053aa <TIM_Base_SetConfig+0x8a>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a27      	ldr	r2, [pc, #156]	@ (8005424 <TIM_Base_SetConfig+0x104>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d00f      	beq.n	80053aa <TIM_Base_SetConfig+0x8a>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a26      	ldr	r2, [pc, #152]	@ (8005428 <TIM_Base_SetConfig+0x108>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d00b      	beq.n	80053aa <TIM_Base_SetConfig+0x8a>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a25      	ldr	r2, [pc, #148]	@ (800542c <TIM_Base_SetConfig+0x10c>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d007      	beq.n	80053aa <TIM_Base_SetConfig+0x8a>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a24      	ldr	r2, [pc, #144]	@ (8005430 <TIM_Base_SetConfig+0x110>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d003      	beq.n	80053aa <TIM_Base_SetConfig+0x8a>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a23      	ldr	r2, [pc, #140]	@ (8005434 <TIM_Base_SetConfig+0x114>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d108      	bne.n	80053bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a0e      	ldr	r2, [pc, #56]	@ (800541c <TIM_Base_SetConfig+0xfc>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d103      	bne.n	80053f0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	691a      	ldr	r2, [r3, #16]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d105      	bne.n	800540e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f023 0201 	bic.w	r2, r3, #1
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	611a      	str	r2, [r3, #16]
  }
}
 800540e:	bf00      	nop
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	40010000 	.word	0x40010000
 8005420:	40000400 	.word	0x40000400
 8005424:	40000800 	.word	0x40000800
 8005428:	40000c00 	.word	0x40000c00
 800542c:	40014000 	.word	0x40014000
 8005430:	40014400 	.word	0x40014400
 8005434:	40014800 	.word	0x40014800

08005438 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005438:	b480      	push	{r7}
 800543a:	b087      	sub	sp, #28
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	f023 0201 	bic.w	r2, r3, #1
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f023 0303 	bic.w	r3, r3, #3
 800546e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	4313      	orrs	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f023 0302 	bic.w	r3, r3, #2
 8005480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	4313      	orrs	r3, r2
 800548a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a1c      	ldr	r2, [pc, #112]	@ (8005500 <TIM_OC1_SetConfig+0xc8>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d10c      	bne.n	80054ae <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	f023 0308 	bic.w	r3, r3, #8
 800549a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	697a      	ldr	r2, [r7, #20]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f023 0304 	bic.w	r3, r3, #4
 80054ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a13      	ldr	r2, [pc, #76]	@ (8005500 <TIM_OC1_SetConfig+0xc8>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d111      	bne.n	80054da <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	693a      	ldr	r2, [r7, #16]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	693a      	ldr	r2, [r7, #16]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	693a      	ldr	r2, [r7, #16]
 80054de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	621a      	str	r2, [r3, #32]
}
 80054f4:	bf00      	nop
 80054f6:	371c      	adds	r7, #28
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr
 8005500:	40010000 	.word	0x40010000

08005504 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005504:	b480      	push	{r7}
 8005506:	b087      	sub	sp, #28
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	f023 0210 	bic.w	r2, r3, #16
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800553a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	021b      	lsls	r3, r3, #8
 8005542:	68fa      	ldr	r2, [r7, #12]
 8005544:	4313      	orrs	r3, r2
 8005546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f023 0320 	bic.w	r3, r3, #32
 800554e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	011b      	lsls	r3, r3, #4
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	4313      	orrs	r3, r2
 800555a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a1e      	ldr	r2, [pc, #120]	@ (80055d8 <TIM_OC2_SetConfig+0xd4>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d10d      	bne.n	8005580 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800556a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	011b      	lsls	r3, r3, #4
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	4313      	orrs	r3, r2
 8005576:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800557e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a15      	ldr	r2, [pc, #84]	@ (80055d8 <TIM_OC2_SetConfig+0xd4>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d113      	bne.n	80055b0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800558e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005596:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68fa      	ldr	r2, [r7, #12]
 80055ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	685a      	ldr	r2, [r3, #4]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	621a      	str	r2, [r3, #32]
}
 80055ca:	bf00      	nop
 80055cc:	371c      	adds	r7, #28
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	40010000 	.word	0x40010000

080055dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055dc:	b480      	push	{r7}
 80055de:	b087      	sub	sp, #28
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a1b      	ldr	r3, [r3, #32]
 80055ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a1b      	ldr	r3, [r3, #32]
 80055f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	69db      	ldr	r3, [r3, #28]
 8005602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800560a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f023 0303 	bic.w	r3, r3, #3
 8005612:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	4313      	orrs	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005624:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	021b      	lsls	r3, r3, #8
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	4313      	orrs	r3, r2
 8005630:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a1d      	ldr	r2, [pc, #116]	@ (80056ac <TIM_OC3_SetConfig+0xd0>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d10d      	bne.n	8005656 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005640:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	021b      	lsls	r3, r3, #8
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	4313      	orrs	r3, r2
 800564c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a14      	ldr	r2, [pc, #80]	@ (80056ac <TIM_OC3_SetConfig+0xd0>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d113      	bne.n	8005686 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800566c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	695b      	ldr	r3, [r3, #20]
 8005672:	011b      	lsls	r3, r3, #4
 8005674:	693a      	ldr	r2, [r7, #16]
 8005676:	4313      	orrs	r3, r2
 8005678:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	011b      	lsls	r3, r3, #4
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	4313      	orrs	r3, r2
 8005684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	621a      	str	r2, [r3, #32]
}
 80056a0:	bf00      	nop
 80056a2:	371c      	adds	r7, #28
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr
 80056ac:	40010000 	.word	0x40010000

080056b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b087      	sub	sp, #28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	021b      	lsls	r3, r3, #8
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	031b      	lsls	r3, r3, #12
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	4313      	orrs	r3, r2
 8005706:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a10      	ldr	r2, [pc, #64]	@ (800574c <TIM_OC4_SetConfig+0x9c>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d109      	bne.n	8005724 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005716:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	695b      	ldr	r3, [r3, #20]
 800571c:	019b      	lsls	r3, r3, #6
 800571e:	697a      	ldr	r2, [r7, #20]
 8005720:	4313      	orrs	r3, r2
 8005722:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	621a      	str	r2, [r3, #32]
}
 800573e:	bf00      	nop
 8005740:	371c      	adds	r7, #28
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	40010000 	.word	0x40010000

08005750 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005750:	b480      	push	{r7}
 8005752:	b087      	sub	sp, #28
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	607a      	str	r2, [r7, #4]
 800575c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6a1b      	ldr	r3, [r3, #32]
 8005768:	f023 0201 	bic.w	r2, r3, #1
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	699b      	ldr	r3, [r3, #24]
 8005774:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	4a24      	ldr	r2, [pc, #144]	@ (800580c <TIM_TI1_SetConfig+0xbc>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d013      	beq.n	80057a6 <TIM_TI1_SetConfig+0x56>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005784:	d00f      	beq.n	80057a6 <TIM_TI1_SetConfig+0x56>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	4a21      	ldr	r2, [pc, #132]	@ (8005810 <TIM_TI1_SetConfig+0xc0>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d00b      	beq.n	80057a6 <TIM_TI1_SetConfig+0x56>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	4a20      	ldr	r2, [pc, #128]	@ (8005814 <TIM_TI1_SetConfig+0xc4>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d007      	beq.n	80057a6 <TIM_TI1_SetConfig+0x56>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	4a1f      	ldr	r2, [pc, #124]	@ (8005818 <TIM_TI1_SetConfig+0xc8>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d003      	beq.n	80057a6 <TIM_TI1_SetConfig+0x56>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	4a1e      	ldr	r2, [pc, #120]	@ (800581c <TIM_TI1_SetConfig+0xcc>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d101      	bne.n	80057aa <TIM_TI1_SetConfig+0x5a>
 80057a6:	2301      	movs	r3, #1
 80057a8:	e000      	b.n	80057ac <TIM_TI1_SetConfig+0x5c>
 80057aa:	2300      	movs	r3, #0
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d008      	beq.n	80057c2 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f023 0303 	bic.w	r3, r3, #3
 80057b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4313      	orrs	r3, r2
 80057be:	617b      	str	r3, [r7, #20]
 80057c0:	e003      	b.n	80057ca <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f043 0301 	orr.w	r3, r3, #1
 80057c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	011b      	lsls	r3, r3, #4
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	697a      	ldr	r2, [r7, #20]
 80057da:	4313      	orrs	r3, r2
 80057dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	f023 030a 	bic.w	r3, r3, #10
 80057e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	f003 030a 	and.w	r3, r3, #10
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	697a      	ldr	r2, [r7, #20]
 80057f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	621a      	str	r2, [r3, #32]
}
 80057fe:	bf00      	nop
 8005800:	371c      	adds	r7, #28
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	40010000 	.word	0x40010000
 8005810:	40000400 	.word	0x40000400
 8005814:	40000800 	.word	0x40000800
 8005818:	40000c00 	.word	0x40000c00
 800581c:	40014000 	.word	0x40014000

08005820 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6a1b      	ldr	r3, [r3, #32]
 8005830:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6a1b      	ldr	r3, [r3, #32]
 8005836:	f023 0201 	bic.w	r2, r3, #1
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800584a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4313      	orrs	r3, r2
 8005854:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f023 030a 	bic.w	r3, r3, #10
 800585c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800585e:	697a      	ldr	r2, [r7, #20]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	4313      	orrs	r3, r2
 8005864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	697a      	ldr	r2, [r7, #20]
 8005870:	621a      	str	r2, [r3, #32]
}
 8005872:	bf00      	nop
 8005874:	371c      	adds	r7, #28
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr

0800587e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800587e:	b480      	push	{r7}
 8005880:	b087      	sub	sp, #28
 8005882:	af00      	add	r7, sp, #0
 8005884:	60f8      	str	r0, [r7, #12]
 8005886:	60b9      	str	r1, [r7, #8]
 8005888:	607a      	str	r2, [r7, #4]
 800588a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	f023 0210 	bic.w	r2, r3, #16
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	699b      	ldr	r3, [r3, #24]
 80058a2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	021b      	lsls	r3, r3, #8
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	031b      	lsls	r3, r3, #12
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	693a      	ldr	r2, [r7, #16]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80058d0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	011b      	lsls	r3, r3, #4
 80058d6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	4313      	orrs	r3, r2
 80058de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	693a      	ldr	r2, [r7, #16]
 80058e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	621a      	str	r2, [r3, #32]
}
 80058ec:	bf00      	nop
 80058ee:	371c      	adds	r7, #28
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b087      	sub	sp, #28
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6a1b      	ldr	r3, [r3, #32]
 800590e:	f023 0210 	bic.w	r2, r3, #16
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005922:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	031b      	lsls	r3, r3, #12
 8005928:	693a      	ldr	r2, [r7, #16]
 800592a:	4313      	orrs	r3, r2
 800592c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005934:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	011b      	lsls	r3, r3, #4
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	4313      	orrs	r3, r2
 800593e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	621a      	str	r2, [r3, #32]
}
 800594c:	bf00      	nop
 800594e:	371c      	adds	r7, #28
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005958:	b480      	push	{r7}
 800595a:	b087      	sub	sp, #28
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
 8005964:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6a1b      	ldr	r3, [r3, #32]
 8005970:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	69db      	ldr	r3, [r3, #28]
 800597c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	f023 0303 	bic.w	r3, r3, #3
 8005984:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4313      	orrs	r3, r2
 800598c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005994:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	011b      	lsls	r3, r3, #4
 800599a:	b2db      	uxtb	r3, r3
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	4313      	orrs	r3, r2
 80059a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80059a8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	021b      	lsls	r3, r3, #8
 80059ae:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	693a      	ldr	r2, [r7, #16]
 80059bc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	697a      	ldr	r2, [r7, #20]
 80059c2:	621a      	str	r2, [r3, #32]
}
 80059c4:	bf00      	nop
 80059c6:	371c      	adds	r7, #28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b087      	sub	sp, #28
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
 80059dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6a1b      	ldr	r3, [r3, #32]
 80059e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	69db      	ldr	r3, [r3, #28]
 80059f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	021b      	lsls	r3, r3, #8
 8005a02:	693a      	ldr	r2, [r7, #16]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a0e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	031b      	lsls	r3, r3, #12
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005a22:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	031b      	lsls	r3, r3, #12
 8005a28:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005a2c:	697a      	ldr	r2, [r7, #20]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	693a      	ldr	r2, [r7, #16]
 8005a36:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	621a      	str	r2, [r3, #32]
}
 8005a3e:	bf00      	nop
 8005a40:	371c      	adds	r7, #28
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr

08005a4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b085      	sub	sp, #20
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
 8005a52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	f043 0307 	orr.w	r3, r3, #7
 8005a6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	609a      	str	r2, [r3, #8]
}
 8005a74:	bf00      	nop
 8005a76:	3714      	adds	r7, #20
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b087      	sub	sp, #28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
 8005a8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	021a      	lsls	r2, r3, #8
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	431a      	orrs	r2, r3
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	697a      	ldr	r2, [r7, #20]
 8005ab2:	609a      	str	r2, [r3, #8]
}
 8005ab4:	bf00      	nop
 8005ab6:	371c      	adds	r7, #28
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b087      	sub	sp, #28
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	f003 031f 	and.w	r3, r3, #31
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6a1a      	ldr	r2, [r3, #32]
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	43db      	mvns	r3, r3
 8005ae2:	401a      	ands	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6a1a      	ldr	r2, [r3, #32]
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	f003 031f 	and.w	r3, r3, #31
 8005af2:	6879      	ldr	r1, [r7, #4]
 8005af4:	fa01 f303 	lsl.w	r3, r1, r3
 8005af8:	431a      	orrs	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	621a      	str	r2, [r3, #32]
}
 8005afe:	bf00      	nop
 8005b00:	371c      	adds	r7, #28
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
	...

08005b0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d101      	bne.n	8005b24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b20:	2302      	movs	r3, #2
 8005b22:	e050      	b.n	8005bc6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2202      	movs	r2, #2
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a1c      	ldr	r2, [pc, #112]	@ (8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d018      	beq.n	8005b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b70:	d013      	beq.n	8005b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a18      	ldr	r2, [pc, #96]	@ (8005bd8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d00e      	beq.n	8005b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a16      	ldr	r2, [pc, #88]	@ (8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d009      	beq.n	8005b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a15      	ldr	r2, [pc, #84]	@ (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d004      	beq.n	8005b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a13      	ldr	r2, [pc, #76]	@ (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d10c      	bne.n	8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ba0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	68ba      	ldr	r2, [r7, #8]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68ba      	ldr	r2, [r7, #8]
 8005bb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3714      	adds	r7, #20
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	40010000 	.word	0x40010000
 8005bd8:	40000400 	.word	0x40000400
 8005bdc:	40000800 	.word	0x40000800
 8005be0:	40000c00 	.word	0x40000c00
 8005be4:	40014000 	.word	0x40014000

08005be8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b085      	sub	sp, #20
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d101      	bne.n	8005c04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005c00:	2302      	movs	r3, #2
 8005c02:	e03d      	b.n	8005c80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	695b      	ldr	r3, [r3, #20]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3714      	adds	r7, #20
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr

08005c8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr

08005ca0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e042      	b.n	8005d4c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d106      	bne.n	8005ce0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f7fc fea4 	bl	8002a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2224      	movs	r2, #36	@ 0x24
 8005ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cf6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 ff4f 	bl	8006b9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	691a      	ldr	r2, [r3, #16]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	695a      	ldr	r2, [r3, #20]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68da      	ldr	r2, [r3, #12]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2220      	movs	r2, #32
 8005d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2220      	movs	r2, #32
 8005d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3708      	adds	r7, #8
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b08a      	sub	sp, #40	@ 0x28
 8005d58:	af02      	add	r7, sp, #8
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	603b      	str	r3, [r7, #0]
 8005d60:	4613      	mov	r3, r2
 8005d62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b20      	cmp	r3, #32
 8005d72:	d175      	bne.n	8005e60 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d002      	beq.n	8005d80 <HAL_UART_Transmit+0x2c>
 8005d7a:	88fb      	ldrh	r3, [r7, #6]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d101      	bne.n	8005d84 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e06e      	b.n	8005e62 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2221      	movs	r2, #33	@ 0x21
 8005d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d92:	f7fc ff89 	bl	8002ca8 <HAL_GetTick>
 8005d96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	88fa      	ldrh	r2, [r7, #6]
 8005d9c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	88fa      	ldrh	r2, [r7, #6]
 8005da2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dac:	d108      	bne.n	8005dc0 <HAL_UART_Transmit+0x6c>
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d104      	bne.n	8005dc0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005db6:	2300      	movs	r3, #0
 8005db8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	61bb      	str	r3, [r7, #24]
 8005dbe:	e003      	b.n	8005dc8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005dc8:	e02e      	b.n	8005e28 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	9300      	str	r3, [sp, #0]
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	2180      	movs	r1, #128	@ 0x80
 8005dd4:	68f8      	ldr	r0, [r7, #12]
 8005dd6:	f000 fc27 	bl	8006628 <UART_WaitOnFlagUntilTimeout>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d005      	beq.n	8005dec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2220      	movs	r2, #32
 8005de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005de8:	2303      	movs	r3, #3
 8005dea:	e03a      	b.n	8005e62 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d10b      	bne.n	8005e0a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	881b      	ldrh	r3, [r3, #0]
 8005df6:	461a      	mov	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	3302      	adds	r3, #2
 8005e06:	61bb      	str	r3, [r7, #24]
 8005e08:	e007      	b.n	8005e1a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	781a      	ldrb	r2, [r3, #0]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	3301      	adds	r3, #1
 8005e18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	3b01      	subs	r3, #1
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1cb      	bne.n	8005dca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	2140      	movs	r1, #64	@ 0x40
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f000 fbf3 	bl	8006628 <UART_WaitOnFlagUntilTimeout>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d005      	beq.n	8005e54 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e006      	b.n	8005e62 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2220      	movs	r2, #32
 8005e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	e000      	b.n	8005e62 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005e60:	2302      	movs	r3, #2
  }
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3720      	adds	r7, #32
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b084      	sub	sp, #16
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	60f8      	str	r0, [r7, #12]
 8005e72:	60b9      	str	r1, [r7, #8]
 8005e74:	4613      	mov	r3, r2
 8005e76:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	2b20      	cmp	r3, #32
 8005e82:	d112      	bne.n	8005eaa <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d002      	beq.n	8005e90 <HAL_UART_Receive_DMA+0x26>
 8005e8a:	88fb      	ldrh	r3, [r7, #6]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d101      	bne.n	8005e94 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e00b      	b.n	8005eac <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005e9a:	88fb      	ldrh	r3, [r7, #6]
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	68b9      	ldr	r1, [r7, #8]
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f000 fc1b 	bl	80066dc <UART_Start_Receive_DMA>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	e000      	b.n	8005eac <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005eaa:	2302      	movs	r3, #2
  }
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b0ba      	sub	sp, #232	@ 0xe8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	695b      	ldr	r3, [r3, #20]
 8005ed6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005eda:	2300      	movs	r3, #0
 8005edc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005ee6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eea:	f003 030f 	and.w	r3, r3, #15
 8005eee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005ef2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10f      	bne.n	8005f1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005efe:	f003 0320 	and.w	r3, r3, #32
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d009      	beq.n	8005f1a <HAL_UART_IRQHandler+0x66>
 8005f06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f0a:	f003 0320 	and.w	r3, r3, #32
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d003      	beq.n	8005f1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 fd83 	bl	8006a1e <UART_Receive_IT>
      return;
 8005f18:	e25b      	b.n	80063d2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f000 80de 	beq.w	80060e0 <HAL_UART_IRQHandler+0x22c>
 8005f24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d106      	bne.n	8005f3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f34:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f000 80d1 	beq.w	80060e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00b      	beq.n	8005f62 <HAL_UART_IRQHandler+0xae>
 8005f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d005      	beq.n	8005f62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f5a:	f043 0201 	orr.w	r2, r3, #1
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f66:	f003 0304 	and.w	r3, r3, #4
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00b      	beq.n	8005f86 <HAL_UART_IRQHandler+0xd2>
 8005f6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f72:	f003 0301 	and.w	r3, r3, #1
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d005      	beq.n	8005f86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7e:	f043 0202 	orr.w	r2, r3, #2
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f8a:	f003 0302 	and.w	r3, r3, #2
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00b      	beq.n	8005faa <HAL_UART_IRQHandler+0xf6>
 8005f92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d005      	beq.n	8005faa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fa2:	f043 0204 	orr.w	r2, r3, #4
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fae:	f003 0308 	and.w	r3, r3, #8
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d011      	beq.n	8005fda <HAL_UART_IRQHandler+0x126>
 8005fb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fba:	f003 0320 	and.w	r3, r3, #32
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d105      	bne.n	8005fce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005fc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d005      	beq.n	8005fda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fd2:	f043 0208 	orr.w	r2, r3, #8
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	f000 81f2 	beq.w	80063c8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fe8:	f003 0320 	and.w	r3, r3, #32
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d008      	beq.n	8006002 <HAL_UART_IRQHandler+0x14e>
 8005ff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ff4:	f003 0320 	and.w	r3, r3, #32
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d002      	beq.n	8006002 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f000 fd0e 	bl	8006a1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	695b      	ldr	r3, [r3, #20]
 8006008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800600c:	2b40      	cmp	r3, #64	@ 0x40
 800600e:	bf0c      	ite	eq
 8006010:	2301      	moveq	r3, #1
 8006012:	2300      	movne	r3, #0
 8006014:	b2db      	uxtb	r3, r3
 8006016:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601e:	f003 0308 	and.w	r3, r3, #8
 8006022:	2b00      	cmp	r3, #0
 8006024:	d103      	bne.n	800602e <HAL_UART_IRQHandler+0x17a>
 8006026:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800602a:	2b00      	cmp	r3, #0
 800602c:	d04f      	beq.n	80060ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 fc16 	bl	8006860 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800603e:	2b40      	cmp	r3, #64	@ 0x40
 8006040:	d141      	bne.n	80060c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	3314      	adds	r3, #20
 8006048:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006050:	e853 3f00 	ldrex	r3, [r3]
 8006054:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006058:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800605c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006060:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	3314      	adds	r3, #20
 800606a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800606e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006072:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006076:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800607a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800607e:	e841 2300 	strex	r3, r2, [r1]
 8006082:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006086:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1d9      	bne.n	8006042 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006092:	2b00      	cmp	r3, #0
 8006094:	d013      	beq.n	80060be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800609a:	4a7e      	ldr	r2, [pc, #504]	@ (8006294 <HAL_UART_IRQHandler+0x3e0>)
 800609c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060a2:	4618      	mov	r0, r3
 80060a4:	f7fd f864 	bl	8003170 <HAL_DMA_Abort_IT>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d016      	beq.n	80060dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80060b8:	4610      	mov	r0, r2
 80060ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060bc:	e00e      	b.n	80060dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 f99e 	bl	8006400 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060c4:	e00a      	b.n	80060dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 f99a 	bl	8006400 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060cc:	e006      	b.n	80060dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 f996 	bl	8006400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80060da:	e175      	b.n	80063c8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060dc:	bf00      	nop
    return;
 80060de:	e173      	b.n	80063c8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	f040 814f 	bne.w	8006388 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80060ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f000 8148 	beq.w	8006388 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80060f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060fc:	f003 0310 	and.w	r3, r3, #16
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 8141 	beq.w	8006388 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006106:	2300      	movs	r3, #0
 8006108:	60bb      	str	r3, [r7, #8]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	60bb      	str	r3, [r7, #8]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	60bb      	str	r3, [r7, #8]
 800611a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006126:	2b40      	cmp	r3, #64	@ 0x40
 8006128:	f040 80b6 	bne.w	8006298 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006138:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 8145 	beq.w	80063cc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006146:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800614a:	429a      	cmp	r2, r3
 800614c:	f080 813e 	bcs.w	80063cc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006156:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006162:	f000 8088 	beq.w	8006276 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	330c      	adds	r3, #12
 800616c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006170:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006174:	e853 3f00 	ldrex	r3, [r3]
 8006178:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800617c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006180:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006184:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	330c      	adds	r3, #12
 800618e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006192:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006196:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800619e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80061a2:	e841 2300 	strex	r3, r2, [r1]
 80061a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80061aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1d9      	bne.n	8006166 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	3314      	adds	r3, #20
 80061b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061bc:	e853 3f00 	ldrex	r3, [r3]
 80061c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80061c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061c4:	f023 0301 	bic.w	r3, r3, #1
 80061c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	3314      	adds	r3, #20
 80061d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80061d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80061da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80061de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80061e2:	e841 2300 	strex	r3, r2, [r1]
 80061e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80061e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1e1      	bne.n	80061b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3314      	adds	r3, #20
 80061f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061f8:	e853 3f00 	ldrex	r3, [r3]
 80061fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80061fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006200:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006204:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	3314      	adds	r3, #20
 800620e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006212:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006214:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006216:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006218:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800621a:	e841 2300 	strex	r3, r2, [r1]
 800621e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006220:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006222:	2b00      	cmp	r3, #0
 8006224:	d1e3      	bne.n	80061ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2220      	movs	r2, #32
 800622a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	330c      	adds	r3, #12
 800623a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800623e:	e853 3f00 	ldrex	r3, [r3]
 8006242:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006244:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006246:	f023 0310 	bic.w	r3, r3, #16
 800624a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	330c      	adds	r3, #12
 8006254:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006258:	65ba      	str	r2, [r7, #88]	@ 0x58
 800625a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800625e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006266:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e3      	bne.n	8006234 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006270:	4618      	mov	r0, r3
 8006272:	f7fc ff0d 	bl	8003090 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2202      	movs	r2, #2
 800627a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006284:	b29b      	uxth	r3, r3
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	b29b      	uxth	r3, r3
 800628a:	4619      	mov	r1, r3
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 f8c1 	bl	8006414 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006292:	e09b      	b.n	80063cc <HAL_UART_IRQHandler+0x518>
 8006294:	08006927 	.word	0x08006927
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f000 808e 	beq.w	80063d0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80062b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 8089 	beq.w	80063d0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	330c      	adds	r3, #12
 80062c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c8:	e853 3f00 	ldrex	r3, [r3]
 80062cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80062ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	330c      	adds	r3, #12
 80062de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80062e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80062e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062ea:	e841 2300 	strex	r3, r2, [r1]
 80062ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d1e3      	bne.n	80062be <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3314      	adds	r3, #20
 80062fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006300:	e853 3f00 	ldrex	r3, [r3]
 8006304:	623b      	str	r3, [r7, #32]
   return(result);
 8006306:	6a3b      	ldr	r3, [r7, #32]
 8006308:	f023 0301 	bic.w	r3, r3, #1
 800630c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	3314      	adds	r3, #20
 8006316:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800631a:	633a      	str	r2, [r7, #48]	@ 0x30
 800631c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006320:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006322:	e841 2300 	strex	r3, r2, [r1]
 8006326:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1e3      	bne.n	80062f6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2220      	movs	r2, #32
 8006332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	330c      	adds	r3, #12
 8006342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	e853 3f00 	ldrex	r3, [r3]
 800634a:	60fb      	str	r3, [r7, #12]
   return(result);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 0310 	bic.w	r3, r3, #16
 8006352:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	330c      	adds	r3, #12
 800635c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006360:	61fa      	str	r2, [r7, #28]
 8006362:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006364:	69b9      	ldr	r1, [r7, #24]
 8006366:	69fa      	ldr	r2, [r7, #28]
 8006368:	e841 2300 	strex	r3, r2, [r1]
 800636c:	617b      	str	r3, [r7, #20]
   return(result);
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1e3      	bne.n	800633c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2202      	movs	r2, #2
 8006378:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800637a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800637e:	4619      	mov	r1, r3
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 f847 	bl	8006414 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006386:	e023      	b.n	80063d0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800638c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006390:	2b00      	cmp	r3, #0
 8006392:	d009      	beq.n	80063a8 <HAL_UART_IRQHandler+0x4f4>
 8006394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006398:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800639c:	2b00      	cmp	r3, #0
 800639e:	d003      	beq.n	80063a8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 fad4 	bl	800694e <UART_Transmit_IT>
    return;
 80063a6:	e014      	b.n	80063d2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d00e      	beq.n	80063d2 <HAL_UART_IRQHandler+0x51e>
 80063b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d008      	beq.n	80063d2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 fb14 	bl	80069ee <UART_EndTransmit_IT>
    return;
 80063c6:	e004      	b.n	80063d2 <HAL_UART_IRQHandler+0x51e>
    return;
 80063c8:	bf00      	nop
 80063ca:	e002      	b.n	80063d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80063cc:	bf00      	nop
 80063ce:	e000      	b.n	80063d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80063d0:	bf00      	nop
  }
}
 80063d2:	37e8      	adds	r7, #232	@ 0xe8
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063d8:	b480      	push	{r7}
 80063da:	b083      	sub	sp, #12
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80063e0:	bf00      	nop
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80063f4:	bf00      	nop
 80063f6:	370c      	adds	r7, #12
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr

08006400 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006408:	bf00      	nop
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	460b      	mov	r3, r1
 800641e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006420:	bf00      	nop
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b09c      	sub	sp, #112	@ 0x70
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006438:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006444:	2b00      	cmp	r3, #0
 8006446:	d172      	bne.n	800652e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006448:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800644a:	2200      	movs	r2, #0
 800644c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800644e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	330c      	adds	r3, #12
 8006454:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006458:	e853 3f00 	ldrex	r3, [r3]
 800645c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800645e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006460:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006464:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	330c      	adds	r3, #12
 800646c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800646e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006470:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006472:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006474:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006476:	e841 2300 	strex	r3, r2, [r1]
 800647a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800647c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800647e:	2b00      	cmp	r3, #0
 8006480:	d1e5      	bne.n	800644e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006482:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	3314      	adds	r3, #20
 8006488:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800648a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800648c:	e853 3f00 	ldrex	r3, [r3]
 8006490:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006494:	f023 0301 	bic.w	r3, r3, #1
 8006498:	667b      	str	r3, [r7, #100]	@ 0x64
 800649a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3314      	adds	r3, #20
 80064a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80064a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80064a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064aa:	e841 2300 	strex	r3, r2, [r1]
 80064ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80064b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1e5      	bne.n	8006482 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	3314      	adds	r3, #20
 80064bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c0:	e853 3f00 	ldrex	r3, [r3]
 80064c4:	623b      	str	r3, [r7, #32]
   return(result);
 80064c6:	6a3b      	ldr	r3, [r7, #32]
 80064c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80064ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	3314      	adds	r3, #20
 80064d4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80064d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80064d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064de:	e841 2300 	strex	r3, r2, [r1]
 80064e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80064e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1e5      	bne.n	80064b6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80064ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064ec:	2220      	movs	r2, #32
 80064ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d119      	bne.n	800652e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	330c      	adds	r3, #12
 8006500:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	e853 3f00 	ldrex	r3, [r3]
 8006508:	60fb      	str	r3, [r7, #12]
   return(result);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f023 0310 	bic.w	r3, r3, #16
 8006510:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	330c      	adds	r3, #12
 8006518:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800651a:	61fa      	str	r2, [r7, #28]
 800651c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800651e:	69b9      	ldr	r1, [r7, #24]
 8006520:	69fa      	ldr	r2, [r7, #28]
 8006522:	e841 2300 	strex	r3, r2, [r1]
 8006526:	617b      	str	r3, [r7, #20]
   return(result);
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1e5      	bne.n	80064fa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800652e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006530:	2200      	movs	r2, #0
 8006532:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006534:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006538:	2b01      	cmp	r3, #1
 800653a:	d106      	bne.n	800654a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800653c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800653e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006540:	4619      	mov	r1, r3
 8006542:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006544:	f7ff ff66 	bl	8006414 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006548:	e002      	b.n	8006550 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800654a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800654c:	f7fc f972 	bl	8002834 <HAL_UART_RxCpltCallback>
}
 8006550:	bf00      	nop
 8006552:	3770      	adds	r7, #112	@ 0x70
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}

08006558 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006564:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2201      	movs	r2, #1
 800656a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006570:	2b01      	cmp	r3, #1
 8006572:	d108      	bne.n	8006586 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006578:	085b      	lsrs	r3, r3, #1
 800657a:	b29b      	uxth	r3, r3
 800657c:	4619      	mov	r1, r3
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f7ff ff48 	bl	8006414 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006584:	e002      	b.n	800658c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006586:	68f8      	ldr	r0, [r7, #12]
 8006588:	f7ff ff30 	bl	80063ec <HAL_UART_RxHalfCpltCallback>
}
 800658c:	bf00      	nop
 800658e:	3710      	adds	r7, #16
 8006590:	46bd      	mov	sp, r7
 8006592:	bd80      	pop	{r7, pc}

08006594 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800659c:	2300      	movs	r3, #0
 800659e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	695b      	ldr	r3, [r3, #20]
 80065ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065b0:	2b80      	cmp	r3, #128	@ 0x80
 80065b2:	bf0c      	ite	eq
 80065b4:	2301      	moveq	r3, #1
 80065b6:	2300      	movne	r3, #0
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	2b21      	cmp	r3, #33	@ 0x21
 80065c6:	d108      	bne.n	80065da <UART_DMAError+0x46>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d005      	beq.n	80065da <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	2200      	movs	r2, #0
 80065d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80065d4:	68b8      	ldr	r0, [r7, #8]
 80065d6:	f000 f91b 	bl	8006810 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	695b      	ldr	r3, [r3, #20]
 80065e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065e4:	2b40      	cmp	r3, #64	@ 0x40
 80065e6:	bf0c      	ite	eq
 80065e8:	2301      	moveq	r3, #1
 80065ea:	2300      	movne	r3, #0
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b22      	cmp	r3, #34	@ 0x22
 80065fa:	d108      	bne.n	800660e <UART_DMAError+0x7a>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d005      	beq.n	800660e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	2200      	movs	r2, #0
 8006606:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006608:	68b8      	ldr	r0, [r7, #8]
 800660a:	f000 f929 	bl	8006860 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006612:	f043 0210 	orr.w	r2, r3, #16
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800661a:	68b8      	ldr	r0, [r7, #8]
 800661c:	f7ff fef0 	bl	8006400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006620:	bf00      	nop
 8006622:	3710      	adds	r7, #16
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b086      	sub	sp, #24
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	603b      	str	r3, [r7, #0]
 8006634:	4613      	mov	r3, r2
 8006636:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006638:	e03b      	b.n	80066b2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800663a:	6a3b      	ldr	r3, [r7, #32]
 800663c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006640:	d037      	beq.n	80066b2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006642:	f7fc fb31 	bl	8002ca8 <HAL_GetTick>
 8006646:	4602      	mov	r2, r0
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	1ad3      	subs	r3, r2, r3
 800664c:	6a3a      	ldr	r2, [r7, #32]
 800664e:	429a      	cmp	r2, r3
 8006650:	d302      	bcc.n	8006658 <UART_WaitOnFlagUntilTimeout+0x30>
 8006652:	6a3b      	ldr	r3, [r7, #32]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d101      	bne.n	800665c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e03a      	b.n	80066d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	f003 0304 	and.w	r3, r3, #4
 8006666:	2b00      	cmp	r3, #0
 8006668:	d023      	beq.n	80066b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	2b80      	cmp	r3, #128	@ 0x80
 800666e:	d020      	beq.n	80066b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	2b40      	cmp	r3, #64	@ 0x40
 8006674:	d01d      	beq.n	80066b2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 0308 	and.w	r3, r3, #8
 8006680:	2b08      	cmp	r3, #8
 8006682:	d116      	bne.n	80066b2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006684:	2300      	movs	r3, #0
 8006686:	617b      	str	r3, [r7, #20]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	617b      	str	r3, [r7, #20]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	617b      	str	r3, [r7, #20]
 8006698:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800669a:	68f8      	ldr	r0, [r7, #12]
 800669c:	f000 f8e0 	bl	8006860 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2208      	movs	r2, #8
 80066a4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e00f      	b.n	80066d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	4013      	ands	r3, r2
 80066bc:	68ba      	ldr	r2, [r7, #8]
 80066be:	429a      	cmp	r2, r3
 80066c0:	bf0c      	ite	eq
 80066c2:	2301      	moveq	r3, #1
 80066c4:	2300      	movne	r3, #0
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	461a      	mov	r2, r3
 80066ca:	79fb      	ldrb	r3, [r7, #7]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d0b4      	beq.n	800663a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3718      	adds	r7, #24
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
	...

080066dc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b098      	sub	sp, #96	@ 0x60
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	4613      	mov	r3, r2
 80066e8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	88fa      	ldrh	r2, [r7, #6]
 80066f4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2200      	movs	r2, #0
 80066fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2222      	movs	r2, #34	@ 0x22
 8006700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006708:	4a3e      	ldr	r2, [pc, #248]	@ (8006804 <UART_Start_Receive_DMA+0x128>)
 800670a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006710:	4a3d      	ldr	r2, [pc, #244]	@ (8006808 <UART_Start_Receive_DMA+0x12c>)
 8006712:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006718:	4a3c      	ldr	r2, [pc, #240]	@ (800680c <UART_Start_Receive_DMA+0x130>)
 800671a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006720:	2200      	movs	r2, #0
 8006722:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006724:	f107 0308 	add.w	r3, r7, #8
 8006728:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	3304      	adds	r3, #4
 8006734:	4619      	mov	r1, r3
 8006736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	88fb      	ldrh	r3, [r7, #6]
 800673c:	f7fc fc50 	bl	8002fe0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006740:	2300      	movs	r3, #0
 8006742:	613b      	str	r3, [r7, #16]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	613b      	str	r3, [r7, #16]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	613b      	str	r3, [r7, #16]
 8006754:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d019      	beq.n	8006792 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	330c      	adds	r3, #12
 8006764:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006766:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006768:	e853 3f00 	ldrex	r3, [r3]
 800676c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800676e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006774:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	330c      	adds	r3, #12
 800677c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800677e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006780:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006782:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006784:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006786:	e841 2300 	strex	r3, r2, [r1]
 800678a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800678c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1e5      	bne.n	800675e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	3314      	adds	r3, #20
 8006798:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800679c:	e853 3f00 	ldrex	r3, [r3]
 80067a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067a4:	f043 0301 	orr.w	r3, r3, #1
 80067a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3314      	adds	r3, #20
 80067b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80067b2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80067b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80067b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067ba:	e841 2300 	strex	r3, r2, [r1]
 80067be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1e5      	bne.n	8006792 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	3314      	adds	r3, #20
 80067cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	e853 3f00 	ldrex	r3, [r3]
 80067d4:	617b      	str	r3, [r7, #20]
   return(result);
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	3314      	adds	r3, #20
 80067e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80067e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80067e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ea:	6a39      	ldr	r1, [r7, #32]
 80067ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ee:	e841 2300 	strex	r3, r2, [r1]
 80067f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1e5      	bne.n	80067c6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3760      	adds	r7, #96	@ 0x60
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	0800642d 	.word	0x0800642d
 8006808:	08006559 	.word	0x08006559
 800680c:	08006595 	.word	0x08006595

08006810 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006810:	b480      	push	{r7}
 8006812:	b089      	sub	sp, #36	@ 0x24
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	330c      	adds	r3, #12
 800681e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	e853 3f00 	ldrex	r3, [r3]
 8006826:	60bb      	str	r3, [r7, #8]
   return(result);
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800682e:	61fb      	str	r3, [r7, #28]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	330c      	adds	r3, #12
 8006836:	69fa      	ldr	r2, [r7, #28]
 8006838:	61ba      	str	r2, [r7, #24]
 800683a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683c:	6979      	ldr	r1, [r7, #20]
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	e841 2300 	strex	r3, r2, [r1]
 8006844:	613b      	str	r3, [r7, #16]
   return(result);
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1e5      	bne.n	8006818 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2220      	movs	r2, #32
 8006850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006854:	bf00      	nop
 8006856:	3724      	adds	r7, #36	@ 0x24
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006860:	b480      	push	{r7}
 8006862:	b095      	sub	sp, #84	@ 0x54
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	330c      	adds	r3, #12
 800686e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006872:	e853 3f00 	ldrex	r3, [r3]
 8006876:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800687e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	330c      	adds	r3, #12
 8006886:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006888:	643a      	str	r2, [r7, #64]	@ 0x40
 800688a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800688e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006890:	e841 2300 	strex	r3, r2, [r1]
 8006894:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006898:	2b00      	cmp	r3, #0
 800689a:	d1e5      	bne.n	8006868 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	3314      	adds	r3, #20
 80068a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a4:	6a3b      	ldr	r3, [r7, #32]
 80068a6:	e853 3f00 	ldrex	r3, [r3]
 80068aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	f023 0301 	bic.w	r3, r3, #1
 80068b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	3314      	adds	r3, #20
 80068ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068c4:	e841 2300 	strex	r3, r2, [r1]
 80068c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1e5      	bne.n	800689c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d119      	bne.n	800690c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	330c      	adds	r3, #12
 80068de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	e853 3f00 	ldrex	r3, [r3]
 80068e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	f023 0310 	bic.w	r3, r3, #16
 80068ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	330c      	adds	r3, #12
 80068f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068f8:	61ba      	str	r2, [r7, #24]
 80068fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068fc:	6979      	ldr	r1, [r7, #20]
 80068fe:	69ba      	ldr	r2, [r7, #24]
 8006900:	e841 2300 	strex	r3, r2, [r1]
 8006904:	613b      	str	r3, [r7, #16]
   return(result);
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1e5      	bne.n	80068d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2220      	movs	r2, #32
 8006910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800691a:	bf00      	nop
 800691c:	3754      	adds	r7, #84	@ 0x54
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr

08006926 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b084      	sub	sp, #16
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006932:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006940:	68f8      	ldr	r0, [r7, #12]
 8006942:	f7ff fd5d 	bl	8006400 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006946:	bf00      	nop
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800694e:	b480      	push	{r7}
 8006950:	b085      	sub	sp, #20
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800695c:	b2db      	uxtb	r3, r3
 800695e:	2b21      	cmp	r3, #33	@ 0x21
 8006960:	d13e      	bne.n	80069e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800696a:	d114      	bne.n	8006996 <UART_Transmit_IT+0x48>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	691b      	ldr	r3, [r3, #16]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d110      	bne.n	8006996 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6a1b      	ldr	r3, [r3, #32]
 8006978:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	881b      	ldrh	r3, [r3, #0]
 800697e:	461a      	mov	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006988:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	1c9a      	adds	r2, r3, #2
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	621a      	str	r2, [r3, #32]
 8006994:	e008      	b.n	80069a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a1b      	ldr	r3, [r3, #32]
 800699a:	1c59      	adds	r1, r3, #1
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	6211      	str	r1, [r2, #32]
 80069a0:	781a      	ldrb	r2, [r3, #0]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	3b01      	subs	r3, #1
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	4619      	mov	r1, r3
 80069b6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d10f      	bne.n	80069dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68da      	ldr	r2, [r3, #12]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80069ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	68da      	ldr	r2, [r3, #12]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80069dc:	2300      	movs	r3, #0
 80069de:	e000      	b.n	80069e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80069e0:	2302      	movs	r3, #2
  }
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3714      	adds	r7, #20
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069ee:	b580      	push	{r7, lr}
 80069f0:	b082      	sub	sp, #8
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68da      	ldr	r2, [r3, #12]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2220      	movs	r2, #32
 8006a0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f7ff fce2 	bl	80063d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a14:	2300      	movs	r3, #0
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3708      	adds	r7, #8
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b08c      	sub	sp, #48	@ 0x30
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	2b22      	cmp	r3, #34	@ 0x22
 8006a30:	f040 80ae 	bne.w	8006b90 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a3c:	d117      	bne.n	8006a6e <UART_Receive_IT+0x50>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d113      	bne.n	8006a6e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006a46:	2300      	movs	r3, #0
 8006a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a66:	1c9a      	adds	r2, r3, #2
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8006a6c:	e026      	b.n	8006abc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006a74:	2300      	movs	r3, #0
 8006a76:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a80:	d007      	beq.n	8006a92 <UART_Receive_IT+0x74>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10a      	bne.n	8006aa0 <UART_Receive_IT+0x82>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	691b      	ldr	r3, [r3, #16]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d106      	bne.n	8006aa0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a9c:	701a      	strb	r2, [r3, #0]
 8006a9e:	e008      	b.n	8006ab2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab6:	1c5a      	adds	r2, r3, #1
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	4619      	mov	r1, r3
 8006aca:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d15d      	bne.n	8006b8c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68da      	ldr	r2, [r3, #12]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f022 0220 	bic.w	r2, r2, #32
 8006ade:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68da      	ldr	r2, [r3, #12]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006aee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	695a      	ldr	r2, [r3, #20]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f022 0201 	bic.w	r2, r2, #1
 8006afe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2220      	movs	r2, #32
 8006b04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d135      	bne.n	8006b82 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	330c      	adds	r3, #12
 8006b22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	e853 3f00 	ldrex	r3, [r3]
 8006b2a:	613b      	str	r3, [r7, #16]
   return(result);
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	f023 0310 	bic.w	r3, r3, #16
 8006b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	330c      	adds	r3, #12
 8006b3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b3c:	623a      	str	r2, [r7, #32]
 8006b3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b40:	69f9      	ldr	r1, [r7, #28]
 8006b42:	6a3a      	ldr	r2, [r7, #32]
 8006b44:	e841 2300 	strex	r3, r2, [r1]
 8006b48:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1e5      	bne.n	8006b1c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 0310 	and.w	r3, r3, #16
 8006b5a:	2b10      	cmp	r3, #16
 8006b5c:	d10a      	bne.n	8006b74 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b5e:	2300      	movs	r3, #0
 8006b60:	60fb      	str	r3, [r7, #12]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	60fb      	str	r3, [r7, #12]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	60fb      	str	r3, [r7, #12]
 8006b72:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b78:	4619      	mov	r1, r3
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f7ff fc4a 	bl	8006414 <HAL_UARTEx_RxEventCallback>
 8006b80:	e002      	b.n	8006b88 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7fb fe56 	bl	8002834 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	e002      	b.n	8006b92 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	e000      	b.n	8006b92 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006b90:	2302      	movs	r3, #2
  }
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3730      	adds	r7, #48	@ 0x30
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
	...

08006b9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ba0:	b0c0      	sub	sp, #256	@ 0x100
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bb8:	68d9      	ldr	r1, [r3, #12]
 8006bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	ea40 0301 	orr.w	r3, r0, r1
 8006bc4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bca:	689a      	ldr	r2, [r3, #8]
 8006bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	431a      	orrs	r2, r3
 8006bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006be0:	69db      	ldr	r3, [r3, #28]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006bf4:	f021 010c 	bic.w	r1, r1, #12
 8006bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c02:	430b      	orrs	r3, r1
 8006c04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c16:	6999      	ldr	r1, [r3, #24]
 8006c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	ea40 0301 	orr.w	r3, r0, r1
 8006c22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	4b8f      	ldr	r3, [pc, #572]	@ (8006e68 <UART_SetConfig+0x2cc>)
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d005      	beq.n	8006c3c <UART_SetConfig+0xa0>
 8006c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	4b8d      	ldr	r3, [pc, #564]	@ (8006e6c <UART_SetConfig+0x2d0>)
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d104      	bne.n	8006c46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c3c:	f7fd fb46 	bl	80042cc <HAL_RCC_GetPCLK2Freq>
 8006c40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006c44:	e003      	b.n	8006c4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c46:	f7fd fb2d 	bl	80042a4 <HAL_RCC_GetPCLK1Freq>
 8006c4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c52:	69db      	ldr	r3, [r3, #28]
 8006c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c58:	f040 810c 	bne.w	8006e74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c60:	2200      	movs	r2, #0
 8006c62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006c66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006c6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006c6e:	4622      	mov	r2, r4
 8006c70:	462b      	mov	r3, r5
 8006c72:	1891      	adds	r1, r2, r2
 8006c74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006c76:	415b      	adcs	r3, r3
 8006c78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006c7e:	4621      	mov	r1, r4
 8006c80:	eb12 0801 	adds.w	r8, r2, r1
 8006c84:	4629      	mov	r1, r5
 8006c86:	eb43 0901 	adc.w	r9, r3, r1
 8006c8a:	f04f 0200 	mov.w	r2, #0
 8006c8e:	f04f 0300 	mov.w	r3, #0
 8006c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c9e:	4690      	mov	r8, r2
 8006ca0:	4699      	mov	r9, r3
 8006ca2:	4623      	mov	r3, r4
 8006ca4:	eb18 0303 	adds.w	r3, r8, r3
 8006ca8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006cac:	462b      	mov	r3, r5
 8006cae:	eb49 0303 	adc.w	r3, r9, r3
 8006cb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006cc2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006cc6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006cca:	460b      	mov	r3, r1
 8006ccc:	18db      	adds	r3, r3, r3
 8006cce:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	eb42 0303 	adc.w	r3, r2, r3
 8006cd6:	657b      	str	r3, [r7, #84]	@ 0x54
 8006cd8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006cdc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006ce0:	f7f9 ff0c 	bl	8000afc <__aeabi_uldivmod>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	4b61      	ldr	r3, [pc, #388]	@ (8006e70 <UART_SetConfig+0x2d4>)
 8006cea:	fba3 2302 	umull	r2, r3, r3, r2
 8006cee:	095b      	lsrs	r3, r3, #5
 8006cf0:	011c      	lsls	r4, r3, #4
 8006cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006cfc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d04:	4642      	mov	r2, r8
 8006d06:	464b      	mov	r3, r9
 8006d08:	1891      	adds	r1, r2, r2
 8006d0a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006d0c:	415b      	adcs	r3, r3
 8006d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006d14:	4641      	mov	r1, r8
 8006d16:	eb12 0a01 	adds.w	sl, r2, r1
 8006d1a:	4649      	mov	r1, r9
 8006d1c:	eb43 0b01 	adc.w	fp, r3, r1
 8006d20:	f04f 0200 	mov.w	r2, #0
 8006d24:	f04f 0300 	mov.w	r3, #0
 8006d28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d34:	4692      	mov	sl, r2
 8006d36:	469b      	mov	fp, r3
 8006d38:	4643      	mov	r3, r8
 8006d3a:	eb1a 0303 	adds.w	r3, sl, r3
 8006d3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d42:	464b      	mov	r3, r9
 8006d44:	eb4b 0303 	adc.w	r3, fp, r3
 8006d48:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d58:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006d5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006d60:	460b      	mov	r3, r1
 8006d62:	18db      	adds	r3, r3, r3
 8006d64:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d66:	4613      	mov	r3, r2
 8006d68:	eb42 0303 	adc.w	r3, r2, r3
 8006d6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006d72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006d76:	f7f9 fec1 	bl	8000afc <__aeabi_uldivmod>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	460b      	mov	r3, r1
 8006d7e:	4611      	mov	r1, r2
 8006d80:	4b3b      	ldr	r3, [pc, #236]	@ (8006e70 <UART_SetConfig+0x2d4>)
 8006d82:	fba3 2301 	umull	r2, r3, r3, r1
 8006d86:	095b      	lsrs	r3, r3, #5
 8006d88:	2264      	movs	r2, #100	@ 0x64
 8006d8a:	fb02 f303 	mul.w	r3, r2, r3
 8006d8e:	1acb      	subs	r3, r1, r3
 8006d90:	00db      	lsls	r3, r3, #3
 8006d92:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006d96:	4b36      	ldr	r3, [pc, #216]	@ (8006e70 <UART_SetConfig+0x2d4>)
 8006d98:	fba3 2302 	umull	r2, r3, r3, r2
 8006d9c:	095b      	lsrs	r3, r3, #5
 8006d9e:	005b      	lsls	r3, r3, #1
 8006da0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006da4:	441c      	add	r4, r3
 8006da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006daa:	2200      	movs	r2, #0
 8006dac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006db0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006db4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006db8:	4642      	mov	r2, r8
 8006dba:	464b      	mov	r3, r9
 8006dbc:	1891      	adds	r1, r2, r2
 8006dbe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006dc0:	415b      	adcs	r3, r3
 8006dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006dc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006dc8:	4641      	mov	r1, r8
 8006dca:	1851      	adds	r1, r2, r1
 8006dcc:	6339      	str	r1, [r7, #48]	@ 0x30
 8006dce:	4649      	mov	r1, r9
 8006dd0:	414b      	adcs	r3, r1
 8006dd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dd4:	f04f 0200 	mov.w	r2, #0
 8006dd8:	f04f 0300 	mov.w	r3, #0
 8006ddc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006de0:	4659      	mov	r1, fp
 8006de2:	00cb      	lsls	r3, r1, #3
 8006de4:	4651      	mov	r1, sl
 8006de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dea:	4651      	mov	r1, sl
 8006dec:	00ca      	lsls	r2, r1, #3
 8006dee:	4610      	mov	r0, r2
 8006df0:	4619      	mov	r1, r3
 8006df2:	4603      	mov	r3, r0
 8006df4:	4642      	mov	r2, r8
 8006df6:	189b      	adds	r3, r3, r2
 8006df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006dfc:	464b      	mov	r3, r9
 8006dfe:	460a      	mov	r2, r1
 8006e00:	eb42 0303 	adc.w	r3, r2, r3
 8006e04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e14:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006e18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	18db      	adds	r3, r3, r3
 8006e20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e22:	4613      	mov	r3, r2
 8006e24:	eb42 0303 	adc.w	r3, r2, r3
 8006e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006e32:	f7f9 fe63 	bl	8000afc <__aeabi_uldivmod>
 8006e36:	4602      	mov	r2, r0
 8006e38:	460b      	mov	r3, r1
 8006e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e70 <UART_SetConfig+0x2d4>)
 8006e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e40:	095b      	lsrs	r3, r3, #5
 8006e42:	2164      	movs	r1, #100	@ 0x64
 8006e44:	fb01 f303 	mul.w	r3, r1, r3
 8006e48:	1ad3      	subs	r3, r2, r3
 8006e4a:	00db      	lsls	r3, r3, #3
 8006e4c:	3332      	adds	r3, #50	@ 0x32
 8006e4e:	4a08      	ldr	r2, [pc, #32]	@ (8006e70 <UART_SetConfig+0x2d4>)
 8006e50:	fba2 2303 	umull	r2, r3, r2, r3
 8006e54:	095b      	lsrs	r3, r3, #5
 8006e56:	f003 0207 	and.w	r2, r3, #7
 8006e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4422      	add	r2, r4
 8006e62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e64:	e106      	b.n	8007074 <UART_SetConfig+0x4d8>
 8006e66:	bf00      	nop
 8006e68:	40011000 	.word	0x40011000
 8006e6c:	40011400 	.word	0x40011400
 8006e70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006e7e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006e82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006e86:	4642      	mov	r2, r8
 8006e88:	464b      	mov	r3, r9
 8006e8a:	1891      	adds	r1, r2, r2
 8006e8c:	6239      	str	r1, [r7, #32]
 8006e8e:	415b      	adcs	r3, r3
 8006e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006e96:	4641      	mov	r1, r8
 8006e98:	1854      	adds	r4, r2, r1
 8006e9a:	4649      	mov	r1, r9
 8006e9c:	eb43 0501 	adc.w	r5, r3, r1
 8006ea0:	f04f 0200 	mov.w	r2, #0
 8006ea4:	f04f 0300 	mov.w	r3, #0
 8006ea8:	00eb      	lsls	r3, r5, #3
 8006eaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006eae:	00e2      	lsls	r2, r4, #3
 8006eb0:	4614      	mov	r4, r2
 8006eb2:	461d      	mov	r5, r3
 8006eb4:	4643      	mov	r3, r8
 8006eb6:	18e3      	adds	r3, r4, r3
 8006eb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ebc:	464b      	mov	r3, r9
 8006ebe:	eb45 0303 	adc.w	r3, r5, r3
 8006ec2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ed2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ed6:	f04f 0200 	mov.w	r2, #0
 8006eda:	f04f 0300 	mov.w	r3, #0
 8006ede:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006ee2:	4629      	mov	r1, r5
 8006ee4:	008b      	lsls	r3, r1, #2
 8006ee6:	4621      	mov	r1, r4
 8006ee8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006eec:	4621      	mov	r1, r4
 8006eee:	008a      	lsls	r2, r1, #2
 8006ef0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006ef4:	f7f9 fe02 	bl	8000afc <__aeabi_uldivmod>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	4b60      	ldr	r3, [pc, #384]	@ (8007080 <UART_SetConfig+0x4e4>)
 8006efe:	fba3 2302 	umull	r2, r3, r3, r2
 8006f02:	095b      	lsrs	r3, r3, #5
 8006f04:	011c      	lsls	r4, r3, #4
 8006f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006f14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006f18:	4642      	mov	r2, r8
 8006f1a:	464b      	mov	r3, r9
 8006f1c:	1891      	adds	r1, r2, r2
 8006f1e:	61b9      	str	r1, [r7, #24]
 8006f20:	415b      	adcs	r3, r3
 8006f22:	61fb      	str	r3, [r7, #28]
 8006f24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f28:	4641      	mov	r1, r8
 8006f2a:	1851      	adds	r1, r2, r1
 8006f2c:	6139      	str	r1, [r7, #16]
 8006f2e:	4649      	mov	r1, r9
 8006f30:	414b      	adcs	r3, r1
 8006f32:	617b      	str	r3, [r7, #20]
 8006f34:	f04f 0200 	mov.w	r2, #0
 8006f38:	f04f 0300 	mov.w	r3, #0
 8006f3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f40:	4659      	mov	r1, fp
 8006f42:	00cb      	lsls	r3, r1, #3
 8006f44:	4651      	mov	r1, sl
 8006f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f4a:	4651      	mov	r1, sl
 8006f4c:	00ca      	lsls	r2, r1, #3
 8006f4e:	4610      	mov	r0, r2
 8006f50:	4619      	mov	r1, r3
 8006f52:	4603      	mov	r3, r0
 8006f54:	4642      	mov	r2, r8
 8006f56:	189b      	adds	r3, r3, r2
 8006f58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f5c:	464b      	mov	r3, r9
 8006f5e:	460a      	mov	r2, r1
 8006f60:	eb42 0303 	adc.w	r3, r2, r3
 8006f64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	f04f 0300 	mov.w	r3, #0
 8006f7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006f80:	4649      	mov	r1, r9
 8006f82:	008b      	lsls	r3, r1, #2
 8006f84:	4641      	mov	r1, r8
 8006f86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f8a:	4641      	mov	r1, r8
 8006f8c:	008a      	lsls	r2, r1, #2
 8006f8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006f92:	f7f9 fdb3 	bl	8000afc <__aeabi_uldivmod>
 8006f96:	4602      	mov	r2, r0
 8006f98:	460b      	mov	r3, r1
 8006f9a:	4611      	mov	r1, r2
 8006f9c:	4b38      	ldr	r3, [pc, #224]	@ (8007080 <UART_SetConfig+0x4e4>)
 8006f9e:	fba3 2301 	umull	r2, r3, r3, r1
 8006fa2:	095b      	lsrs	r3, r3, #5
 8006fa4:	2264      	movs	r2, #100	@ 0x64
 8006fa6:	fb02 f303 	mul.w	r3, r2, r3
 8006faa:	1acb      	subs	r3, r1, r3
 8006fac:	011b      	lsls	r3, r3, #4
 8006fae:	3332      	adds	r3, #50	@ 0x32
 8006fb0:	4a33      	ldr	r2, [pc, #204]	@ (8007080 <UART_SetConfig+0x4e4>)
 8006fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb6:	095b      	lsrs	r3, r3, #5
 8006fb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006fbc:	441c      	add	r4, r3
 8006fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	673b      	str	r3, [r7, #112]	@ 0x70
 8006fc6:	677a      	str	r2, [r7, #116]	@ 0x74
 8006fc8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006fcc:	4642      	mov	r2, r8
 8006fce:	464b      	mov	r3, r9
 8006fd0:	1891      	adds	r1, r2, r2
 8006fd2:	60b9      	str	r1, [r7, #8]
 8006fd4:	415b      	adcs	r3, r3
 8006fd6:	60fb      	str	r3, [r7, #12]
 8006fd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006fdc:	4641      	mov	r1, r8
 8006fde:	1851      	adds	r1, r2, r1
 8006fe0:	6039      	str	r1, [r7, #0]
 8006fe2:	4649      	mov	r1, r9
 8006fe4:	414b      	adcs	r3, r1
 8006fe6:	607b      	str	r3, [r7, #4]
 8006fe8:	f04f 0200 	mov.w	r2, #0
 8006fec:	f04f 0300 	mov.w	r3, #0
 8006ff0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006ff4:	4659      	mov	r1, fp
 8006ff6:	00cb      	lsls	r3, r1, #3
 8006ff8:	4651      	mov	r1, sl
 8006ffa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ffe:	4651      	mov	r1, sl
 8007000:	00ca      	lsls	r2, r1, #3
 8007002:	4610      	mov	r0, r2
 8007004:	4619      	mov	r1, r3
 8007006:	4603      	mov	r3, r0
 8007008:	4642      	mov	r2, r8
 800700a:	189b      	adds	r3, r3, r2
 800700c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800700e:	464b      	mov	r3, r9
 8007010:	460a      	mov	r2, r1
 8007012:	eb42 0303 	adc.w	r3, r2, r3
 8007016:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	663b      	str	r3, [r7, #96]	@ 0x60
 8007022:	667a      	str	r2, [r7, #100]	@ 0x64
 8007024:	f04f 0200 	mov.w	r2, #0
 8007028:	f04f 0300 	mov.w	r3, #0
 800702c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007030:	4649      	mov	r1, r9
 8007032:	008b      	lsls	r3, r1, #2
 8007034:	4641      	mov	r1, r8
 8007036:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800703a:	4641      	mov	r1, r8
 800703c:	008a      	lsls	r2, r1, #2
 800703e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007042:	f7f9 fd5b 	bl	8000afc <__aeabi_uldivmod>
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	4b0d      	ldr	r3, [pc, #52]	@ (8007080 <UART_SetConfig+0x4e4>)
 800704c:	fba3 1302 	umull	r1, r3, r3, r2
 8007050:	095b      	lsrs	r3, r3, #5
 8007052:	2164      	movs	r1, #100	@ 0x64
 8007054:	fb01 f303 	mul.w	r3, r1, r3
 8007058:	1ad3      	subs	r3, r2, r3
 800705a:	011b      	lsls	r3, r3, #4
 800705c:	3332      	adds	r3, #50	@ 0x32
 800705e:	4a08      	ldr	r2, [pc, #32]	@ (8007080 <UART_SetConfig+0x4e4>)
 8007060:	fba2 2303 	umull	r2, r3, r2, r3
 8007064:	095b      	lsrs	r3, r3, #5
 8007066:	f003 020f 	and.w	r2, r3, #15
 800706a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4422      	add	r2, r4
 8007072:	609a      	str	r2, [r3, #8]
}
 8007074:	bf00      	nop
 8007076:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800707a:	46bd      	mov	sp, r7
 800707c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007080:	51eb851f 	.word	0x51eb851f

08007084 <__NVIC_SetPriority>:
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	4603      	mov	r3, r0
 800708c:	6039      	str	r1, [r7, #0]
 800708e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007094:	2b00      	cmp	r3, #0
 8007096:	db0a      	blt.n	80070ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	b2da      	uxtb	r2, r3
 800709c:	490c      	ldr	r1, [pc, #48]	@ (80070d0 <__NVIC_SetPriority+0x4c>)
 800709e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070a2:	0112      	lsls	r2, r2, #4
 80070a4:	b2d2      	uxtb	r2, r2
 80070a6:	440b      	add	r3, r1
 80070a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80070ac:	e00a      	b.n	80070c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	b2da      	uxtb	r2, r3
 80070b2:	4908      	ldr	r1, [pc, #32]	@ (80070d4 <__NVIC_SetPriority+0x50>)
 80070b4:	79fb      	ldrb	r3, [r7, #7]
 80070b6:	f003 030f 	and.w	r3, r3, #15
 80070ba:	3b04      	subs	r3, #4
 80070bc:	0112      	lsls	r2, r2, #4
 80070be:	b2d2      	uxtb	r2, r2
 80070c0:	440b      	add	r3, r1
 80070c2:	761a      	strb	r2, [r3, #24]
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr
 80070d0:	e000e100 	.word	0xe000e100
 80070d4:	e000ed00 	.word	0xe000ed00

080070d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80070d8:	b580      	push	{r7, lr}
 80070da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80070dc:	4b05      	ldr	r3, [pc, #20]	@ (80070f4 <SysTick_Handler+0x1c>)
 80070de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80070e0:	f001 fd46 	bl	8008b70 <xTaskGetSchedulerState>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d001      	beq.n	80070ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80070ea:	f002 fb3d 	bl	8009768 <xPortSysTickHandler>
  }
}
 80070ee:	bf00      	nop
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	e000e010 	.word	0xe000e010

080070f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80070f8:	b580      	push	{r7, lr}
 80070fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80070fc:	2100      	movs	r1, #0
 80070fe:	f06f 0004 	mvn.w	r0, #4
 8007102:	f7ff ffbf 	bl	8007084 <__NVIC_SetPriority>
#endif
}
 8007106:	bf00      	nop
 8007108:	bd80      	pop	{r7, pc}
	...

0800710c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007112:	f3ef 8305 	mrs	r3, IPSR
 8007116:	603b      	str	r3, [r7, #0]
  return(result);
 8007118:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800711a:	2b00      	cmp	r3, #0
 800711c:	d003      	beq.n	8007126 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800711e:	f06f 0305 	mvn.w	r3, #5
 8007122:	607b      	str	r3, [r7, #4]
 8007124:	e00c      	b.n	8007140 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007126:	4b0a      	ldr	r3, [pc, #40]	@ (8007150 <osKernelInitialize+0x44>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d105      	bne.n	800713a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800712e:	4b08      	ldr	r3, [pc, #32]	@ (8007150 <osKernelInitialize+0x44>)
 8007130:	2201      	movs	r2, #1
 8007132:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007134:	2300      	movs	r3, #0
 8007136:	607b      	str	r3, [r7, #4]
 8007138:	e002      	b.n	8007140 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800713a:	f04f 33ff 	mov.w	r3, #4294967295
 800713e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007140:	687b      	ldr	r3, [r7, #4]
}
 8007142:	4618      	mov	r0, r3
 8007144:	370c      	adds	r7, #12
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	2000057c 	.word	0x2000057c

08007154 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800715a:	f3ef 8305 	mrs	r3, IPSR
 800715e:	603b      	str	r3, [r7, #0]
  return(result);
 8007160:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007162:	2b00      	cmp	r3, #0
 8007164:	d003      	beq.n	800716e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007166:	f06f 0305 	mvn.w	r3, #5
 800716a:	607b      	str	r3, [r7, #4]
 800716c:	e010      	b.n	8007190 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800716e:	4b0b      	ldr	r3, [pc, #44]	@ (800719c <osKernelStart+0x48>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b01      	cmp	r3, #1
 8007174:	d109      	bne.n	800718a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007176:	f7ff ffbf 	bl	80070f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800717a:	4b08      	ldr	r3, [pc, #32]	@ (800719c <osKernelStart+0x48>)
 800717c:	2202      	movs	r2, #2
 800717e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007180:	f001 f892 	bl	80082a8 <vTaskStartScheduler>
      stat = osOK;
 8007184:	2300      	movs	r3, #0
 8007186:	607b      	str	r3, [r7, #4]
 8007188:	e002      	b.n	8007190 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800718a:	f04f 33ff 	mov.w	r3, #4294967295
 800718e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007190:	687b      	ldr	r3, [r7, #4]
}
 8007192:	4618      	mov	r0, r3
 8007194:	3708      	adds	r7, #8
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	2000057c 	.word	0x2000057c

080071a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b08e      	sub	sp, #56	@ 0x38
 80071a4:	af04      	add	r7, sp, #16
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80071ac:	2300      	movs	r3, #0
 80071ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071b0:	f3ef 8305 	mrs	r3, IPSR
 80071b4:	617b      	str	r3, [r7, #20]
  return(result);
 80071b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d17e      	bne.n	80072ba <osThreadNew+0x11a>
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d07b      	beq.n	80072ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80071c2:	2380      	movs	r3, #128	@ 0x80
 80071c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80071c6:	2318      	movs	r3, #24
 80071c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80071ca:	2300      	movs	r3, #0
 80071cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80071ce:	f04f 33ff 	mov.w	r3, #4294967295
 80071d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d045      	beq.n	8007266 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d002      	beq.n	80071e8 <osThreadNew+0x48>
        name = attr->name;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d002      	beq.n	80071f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	699b      	ldr	r3, [r3, #24]
 80071f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d008      	beq.n	800720e <osThreadNew+0x6e>
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	2b38      	cmp	r3, #56	@ 0x38
 8007200:	d805      	bhi.n	800720e <osThreadNew+0x6e>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f003 0301 	and.w	r3, r3, #1
 800720a:	2b00      	cmp	r3, #0
 800720c:	d001      	beq.n	8007212 <osThreadNew+0x72>
        return (NULL);
 800720e:	2300      	movs	r3, #0
 8007210:	e054      	b.n	80072bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	695b      	ldr	r3, [r3, #20]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d003      	beq.n	8007222 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	695b      	ldr	r3, [r3, #20]
 800721e:	089b      	lsrs	r3, r3, #2
 8007220:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d00e      	beq.n	8007248 <osThreadNew+0xa8>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	68db      	ldr	r3, [r3, #12]
 800722e:	2ba7      	cmp	r3, #167	@ 0xa7
 8007230:	d90a      	bls.n	8007248 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007236:	2b00      	cmp	r3, #0
 8007238:	d006      	beq.n	8007248 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	695b      	ldr	r3, [r3, #20]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d002      	beq.n	8007248 <osThreadNew+0xa8>
        mem = 1;
 8007242:	2301      	movs	r3, #1
 8007244:	61bb      	str	r3, [r7, #24]
 8007246:	e010      	b.n	800726a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d10c      	bne.n	800726a <osThreadNew+0xca>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d108      	bne.n	800726a <osThreadNew+0xca>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	691b      	ldr	r3, [r3, #16]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d104      	bne.n	800726a <osThreadNew+0xca>
          mem = 0;
 8007260:	2300      	movs	r3, #0
 8007262:	61bb      	str	r3, [r7, #24]
 8007264:	e001      	b.n	800726a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007266:	2300      	movs	r3, #0
 8007268:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	2b01      	cmp	r3, #1
 800726e:	d110      	bne.n	8007292 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007274:	687a      	ldr	r2, [r7, #4]
 8007276:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007278:	9202      	str	r2, [sp, #8]
 800727a:	9301      	str	r3, [sp, #4]
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	9300      	str	r3, [sp, #0]
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	6a3a      	ldr	r2, [r7, #32]
 8007284:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007286:	68f8      	ldr	r0, [r7, #12]
 8007288:	f000 fe1a 	bl	8007ec0 <xTaskCreateStatic>
 800728c:	4603      	mov	r3, r0
 800728e:	613b      	str	r3, [r7, #16]
 8007290:	e013      	b.n	80072ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d110      	bne.n	80072ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007298:	6a3b      	ldr	r3, [r7, #32]
 800729a:	b29a      	uxth	r2, r3
 800729c:	f107 0310 	add.w	r3, r7, #16
 80072a0:	9301      	str	r3, [sp, #4]
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	9300      	str	r3, [sp, #0]
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072aa:	68f8      	ldr	r0, [r7, #12]
 80072ac:	f000 fe68 	bl	8007f80 <xTaskCreate>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d001      	beq.n	80072ba <osThreadNew+0x11a>
            hTask = NULL;
 80072b6:	2300      	movs	r3, #0
 80072b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80072ba:	693b      	ldr	r3, [r7, #16]
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3728      	adds	r7, #40	@ 0x28
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072cc:	f3ef 8305 	mrs	r3, IPSR
 80072d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80072d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d003      	beq.n	80072e0 <osDelay+0x1c>
    stat = osErrorISR;
 80072d8:	f06f 0305 	mvn.w	r3, #5
 80072dc:	60fb      	str	r3, [r7, #12]
 80072de:	e007      	b.n	80072f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80072e0:	2300      	movs	r3, #0
 80072e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d002      	beq.n	80072f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 ffa6 	bl	800823c <vTaskDelay>
    }
  }

  return (stat);
 80072f0:	68fb      	ldr	r3, [r7, #12]
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
	...

080072fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80072fc:	b480      	push	{r7}
 80072fe:	b085      	sub	sp, #20
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	4a07      	ldr	r2, [pc, #28]	@ (8007328 <vApplicationGetIdleTaskMemory+0x2c>)
 800730c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	4a06      	ldr	r2, [pc, #24]	@ (800732c <vApplicationGetIdleTaskMemory+0x30>)
 8007312:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2280      	movs	r2, #128	@ 0x80
 8007318:	601a      	str	r2, [r3, #0]
}
 800731a:	bf00      	nop
 800731c:	3714      	adds	r7, #20
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr
 8007326:	bf00      	nop
 8007328:	20000580 	.word	0x20000580
 800732c:	20000628 	.word	0x20000628

08007330 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	4a07      	ldr	r2, [pc, #28]	@ (800735c <vApplicationGetTimerTaskMemory+0x2c>)
 8007340:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	4a06      	ldr	r2, [pc, #24]	@ (8007360 <vApplicationGetTimerTaskMemory+0x30>)
 8007346:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800734e:	601a      	str	r2, [r3, #0]
}
 8007350:	bf00      	nop
 8007352:	3714      	adds	r7, #20
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	20000828 	.word	0x20000828
 8007360:	200008d0 	.word	0x200008d0

08007364 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f103 0208 	add.w	r2, r3, #8
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f04f 32ff 	mov.w	r2, #4294967295
 800737c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f103 0208 	add.w	r2, r3, #8
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f103 0208 	add.w	r2, r3, #8
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80073b2:	bf00      	nop
 80073b4:	370c      	adds	r7, #12
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073be:	b480      	push	{r7}
 80073c0:	b085      	sub	sp, #20
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
 80073c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	689a      	ldr	r2, [r3, #8]
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	683a      	ldr	r2, [r7, #0]
 80073e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	683a      	ldr	r2, [r7, #0]
 80073e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	1c5a      	adds	r2, r3, #1
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	601a      	str	r2, [r3, #0]
}
 80073fa:	bf00      	nop
 80073fc:	3714      	adds	r7, #20
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr

08007406 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007406:	b480      	push	{r7}
 8007408:	b085      	sub	sp, #20
 800740a:	af00      	add	r7, sp, #0
 800740c:	6078      	str	r0, [r7, #4]
 800740e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800741c:	d103      	bne.n	8007426 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	60fb      	str	r3, [r7, #12]
 8007424:	e00c      	b.n	8007440 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	3308      	adds	r3, #8
 800742a:	60fb      	str	r3, [r7, #12]
 800742c:	e002      	b.n	8007434 <vListInsert+0x2e>
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	60fb      	str	r3, [r7, #12]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68ba      	ldr	r2, [r7, #8]
 800743c:	429a      	cmp	r2, r3
 800743e:	d2f6      	bcs.n	800742e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	685a      	ldr	r2, [r3, #4]
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	683a      	ldr	r2, [r7, #0]
 800744e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	683a      	ldr	r2, [r7, #0]
 800745a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	1c5a      	adds	r2, r3, #1
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	601a      	str	r2, [r3, #0]
}
 800746c:	bf00      	nop
 800746e:	3714      	adds	r7, #20
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007478:	b480      	push	{r7}
 800747a:	b085      	sub	sp, #20
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	691b      	ldr	r3, [r3, #16]
 8007484:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	6892      	ldr	r2, [r2, #8]
 800748e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	6852      	ldr	r2, [r2, #4]
 8007498:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d103      	bne.n	80074ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	689a      	ldr	r2, [r3, #8]
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	1e5a      	subs	r2, r3, #1
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3714      	adds	r7, #20
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b084      	sub	sp, #16
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d10b      	bne.n	80074f8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80074e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e4:	f383 8811 	msr	BASEPRI, r3
 80074e8:	f3bf 8f6f 	isb	sy
 80074ec:	f3bf 8f4f 	dsb	sy
 80074f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80074f2:	bf00      	nop
 80074f4:	bf00      	nop
 80074f6:	e7fd      	b.n	80074f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80074f8:	f002 f8a6 	bl	8009648 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007504:	68f9      	ldr	r1, [r7, #12]
 8007506:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007508:	fb01 f303 	mul.w	r3, r1, r3
 800750c:	441a      	add	r2, r3
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2200      	movs	r2, #0
 8007516:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007528:	3b01      	subs	r3, #1
 800752a:	68f9      	ldr	r1, [r7, #12]
 800752c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800752e:	fb01 f303 	mul.w	r3, r1, r3
 8007532:	441a      	add	r2, r3
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	22ff      	movs	r2, #255	@ 0xff
 800753c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	22ff      	movs	r2, #255	@ 0xff
 8007544:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d114      	bne.n	8007578 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d01a      	beq.n	800758c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	3310      	adds	r3, #16
 800755a:	4618      	mov	r0, r3
 800755c:	f001 f942 	bl	80087e4 <xTaskRemoveFromEventList>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d012      	beq.n	800758c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007566:	4b0d      	ldr	r3, [pc, #52]	@ (800759c <xQueueGenericReset+0xd0>)
 8007568:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	f3bf 8f4f 	dsb	sy
 8007572:	f3bf 8f6f 	isb	sy
 8007576:	e009      	b.n	800758c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	3310      	adds	r3, #16
 800757c:	4618      	mov	r0, r3
 800757e:	f7ff fef1 	bl	8007364 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	3324      	adds	r3, #36	@ 0x24
 8007586:	4618      	mov	r0, r3
 8007588:	f7ff feec 	bl	8007364 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800758c:	f002 f88e 	bl	80096ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007590:	2301      	movs	r3, #1
}
 8007592:	4618      	mov	r0, r3
 8007594:	3710      	adds	r7, #16
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}
 800759a:	bf00      	nop
 800759c:	e000ed04 	.word	0xe000ed04

080075a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08e      	sub	sp, #56	@ 0x38
 80075a4:	af02      	add	r7, sp, #8
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	607a      	str	r2, [r7, #4]
 80075ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10b      	bne.n	80075cc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80075b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b8:	f383 8811 	msr	BASEPRI, r3
 80075bc:	f3bf 8f6f 	isb	sy
 80075c0:	f3bf 8f4f 	dsb	sy
 80075c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80075c6:	bf00      	nop
 80075c8:	bf00      	nop
 80075ca:	e7fd      	b.n	80075c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10b      	bne.n	80075ea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80075d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d6:	f383 8811 	msr	BASEPRI, r3
 80075da:	f3bf 8f6f 	isb	sy
 80075de:	f3bf 8f4f 	dsb	sy
 80075e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80075e4:	bf00      	nop
 80075e6:	bf00      	nop
 80075e8:	e7fd      	b.n	80075e6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d002      	beq.n	80075f6 <xQueueGenericCreateStatic+0x56>
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <xQueueGenericCreateStatic+0x5a>
 80075f6:	2301      	movs	r3, #1
 80075f8:	e000      	b.n	80075fc <xQueueGenericCreateStatic+0x5c>
 80075fa:	2300      	movs	r3, #0
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d10b      	bne.n	8007618 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007604:	f383 8811 	msr	BASEPRI, r3
 8007608:	f3bf 8f6f 	isb	sy
 800760c:	f3bf 8f4f 	dsb	sy
 8007610:	623b      	str	r3, [r7, #32]
}
 8007612:	bf00      	nop
 8007614:	bf00      	nop
 8007616:	e7fd      	b.n	8007614 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d102      	bne.n	8007624 <xQueueGenericCreateStatic+0x84>
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d101      	bne.n	8007628 <xQueueGenericCreateStatic+0x88>
 8007624:	2301      	movs	r3, #1
 8007626:	e000      	b.n	800762a <xQueueGenericCreateStatic+0x8a>
 8007628:	2300      	movs	r3, #0
 800762a:	2b00      	cmp	r3, #0
 800762c:	d10b      	bne.n	8007646 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800762e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007632:	f383 8811 	msr	BASEPRI, r3
 8007636:	f3bf 8f6f 	isb	sy
 800763a:	f3bf 8f4f 	dsb	sy
 800763e:	61fb      	str	r3, [r7, #28]
}
 8007640:	bf00      	nop
 8007642:	bf00      	nop
 8007644:	e7fd      	b.n	8007642 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007646:	2350      	movs	r3, #80	@ 0x50
 8007648:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	2b50      	cmp	r3, #80	@ 0x50
 800764e:	d00b      	beq.n	8007668 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007654:	f383 8811 	msr	BASEPRI, r3
 8007658:	f3bf 8f6f 	isb	sy
 800765c:	f3bf 8f4f 	dsb	sy
 8007660:	61bb      	str	r3, [r7, #24]
}
 8007662:	bf00      	nop
 8007664:	bf00      	nop
 8007666:	e7fd      	b.n	8007664 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007668:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800766e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007670:	2b00      	cmp	r3, #0
 8007672:	d00d      	beq.n	8007690 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007676:	2201      	movs	r2, #1
 8007678:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800767c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007682:	9300      	str	r3, [sp, #0]
 8007684:	4613      	mov	r3, r2
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	68b9      	ldr	r1, [r7, #8]
 800768a:	68f8      	ldr	r0, [r7, #12]
 800768c:	f000 f805 	bl	800769a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007692:	4618      	mov	r0, r3
 8007694:	3730      	adds	r7, #48	@ 0x30
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800769a:	b580      	push	{r7, lr}
 800769c:	b084      	sub	sp, #16
 800769e:	af00      	add	r7, sp, #0
 80076a0:	60f8      	str	r0, [r7, #12]
 80076a2:	60b9      	str	r1, [r7, #8]
 80076a4:	607a      	str	r2, [r7, #4]
 80076a6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d103      	bne.n	80076b6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80076ae:	69bb      	ldr	r3, [r7, #24]
 80076b0:	69ba      	ldr	r2, [r7, #24]
 80076b2:	601a      	str	r2, [r3, #0]
 80076b4:	e002      	b.n	80076bc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80076b6:	69bb      	ldr	r3, [r7, #24]
 80076b8:	687a      	ldr	r2, [r7, #4]
 80076ba:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	68fa      	ldr	r2, [r7, #12]
 80076c0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80076c2:	69bb      	ldr	r3, [r7, #24]
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80076c8:	2101      	movs	r1, #1
 80076ca:	69b8      	ldr	r0, [r7, #24]
 80076cc:	f7ff fefe 	bl	80074cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80076d0:	69bb      	ldr	r3, [r7, #24]
 80076d2:	78fa      	ldrb	r2, [r7, #3]
 80076d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80076d8:	bf00      	nop
 80076da:	3710      	adds	r7, #16
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b08e      	sub	sp, #56	@ 0x38
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
 80076ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80076ee:	2300      	movs	r3, #0
 80076f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80076f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d10b      	bne.n	8007714 <xQueueGenericSend+0x34>
	__asm volatile
 80076fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007700:	f383 8811 	msr	BASEPRI, r3
 8007704:	f3bf 8f6f 	isb	sy
 8007708:	f3bf 8f4f 	dsb	sy
 800770c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800770e:	bf00      	nop
 8007710:	bf00      	nop
 8007712:	e7fd      	b.n	8007710 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d103      	bne.n	8007722 <xQueueGenericSend+0x42>
 800771a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800771e:	2b00      	cmp	r3, #0
 8007720:	d101      	bne.n	8007726 <xQueueGenericSend+0x46>
 8007722:	2301      	movs	r3, #1
 8007724:	e000      	b.n	8007728 <xQueueGenericSend+0x48>
 8007726:	2300      	movs	r3, #0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d10b      	bne.n	8007744 <xQueueGenericSend+0x64>
	__asm volatile
 800772c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007730:	f383 8811 	msr	BASEPRI, r3
 8007734:	f3bf 8f6f 	isb	sy
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800773e:	bf00      	nop
 8007740:	bf00      	nop
 8007742:	e7fd      	b.n	8007740 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	2b02      	cmp	r3, #2
 8007748:	d103      	bne.n	8007752 <xQueueGenericSend+0x72>
 800774a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800774e:	2b01      	cmp	r3, #1
 8007750:	d101      	bne.n	8007756 <xQueueGenericSend+0x76>
 8007752:	2301      	movs	r3, #1
 8007754:	e000      	b.n	8007758 <xQueueGenericSend+0x78>
 8007756:	2300      	movs	r3, #0
 8007758:	2b00      	cmp	r3, #0
 800775a:	d10b      	bne.n	8007774 <xQueueGenericSend+0x94>
	__asm volatile
 800775c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007760:	f383 8811 	msr	BASEPRI, r3
 8007764:	f3bf 8f6f 	isb	sy
 8007768:	f3bf 8f4f 	dsb	sy
 800776c:	623b      	str	r3, [r7, #32]
}
 800776e:	bf00      	nop
 8007770:	bf00      	nop
 8007772:	e7fd      	b.n	8007770 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007774:	f001 f9fc 	bl	8008b70 <xTaskGetSchedulerState>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d102      	bne.n	8007784 <xQueueGenericSend+0xa4>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d101      	bne.n	8007788 <xQueueGenericSend+0xa8>
 8007784:	2301      	movs	r3, #1
 8007786:	e000      	b.n	800778a <xQueueGenericSend+0xaa>
 8007788:	2300      	movs	r3, #0
 800778a:	2b00      	cmp	r3, #0
 800778c:	d10b      	bne.n	80077a6 <xQueueGenericSend+0xc6>
	__asm volatile
 800778e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007792:	f383 8811 	msr	BASEPRI, r3
 8007796:	f3bf 8f6f 	isb	sy
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	61fb      	str	r3, [r7, #28]
}
 80077a0:	bf00      	nop
 80077a2:	bf00      	nop
 80077a4:	e7fd      	b.n	80077a2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80077a6:	f001 ff4f 	bl	8009648 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80077aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d302      	bcc.n	80077bc <xQueueGenericSend+0xdc>
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	2b02      	cmp	r3, #2
 80077ba:	d129      	bne.n	8007810 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	68b9      	ldr	r1, [r7, #8]
 80077c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077c2:	f000 fa0f 	bl	8007be4 <prvCopyDataToQueue>
 80077c6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d010      	beq.n	80077f2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d2:	3324      	adds	r3, #36	@ 0x24
 80077d4:	4618      	mov	r0, r3
 80077d6:	f001 f805 	bl	80087e4 <xTaskRemoveFromEventList>
 80077da:	4603      	mov	r3, r0
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d013      	beq.n	8007808 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80077e0:	4b3f      	ldr	r3, [pc, #252]	@ (80078e0 <xQueueGenericSend+0x200>)
 80077e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077e6:	601a      	str	r2, [r3, #0]
 80077e8:	f3bf 8f4f 	dsb	sy
 80077ec:	f3bf 8f6f 	isb	sy
 80077f0:	e00a      	b.n	8007808 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80077f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d007      	beq.n	8007808 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80077f8:	4b39      	ldr	r3, [pc, #228]	@ (80078e0 <xQueueGenericSend+0x200>)
 80077fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077fe:	601a      	str	r2, [r3, #0]
 8007800:	f3bf 8f4f 	dsb	sy
 8007804:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007808:	f001 ff50 	bl	80096ac <vPortExitCritical>
				return pdPASS;
 800780c:	2301      	movs	r3, #1
 800780e:	e063      	b.n	80078d8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d103      	bne.n	800781e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007816:	f001 ff49 	bl	80096ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800781a:	2300      	movs	r3, #0
 800781c:	e05c      	b.n	80078d8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800781e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007820:	2b00      	cmp	r3, #0
 8007822:	d106      	bne.n	8007832 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007824:	f107 0314 	add.w	r3, r7, #20
 8007828:	4618      	mov	r0, r3
 800782a:	f001 f83f 	bl	80088ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800782e:	2301      	movs	r3, #1
 8007830:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007832:	f001 ff3b 	bl	80096ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007836:	f000 fda7 	bl	8008388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800783a:	f001 ff05 	bl	8009648 <vPortEnterCritical>
 800783e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007840:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007844:	b25b      	sxtb	r3, r3
 8007846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800784a:	d103      	bne.n	8007854 <xQueueGenericSend+0x174>
 800784c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800784e:	2200      	movs	r2, #0
 8007850:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007856:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800785a:	b25b      	sxtb	r3, r3
 800785c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007860:	d103      	bne.n	800786a <xQueueGenericSend+0x18a>
 8007862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007864:	2200      	movs	r2, #0
 8007866:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800786a:	f001 ff1f 	bl	80096ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800786e:	1d3a      	adds	r2, r7, #4
 8007870:	f107 0314 	add.w	r3, r7, #20
 8007874:	4611      	mov	r1, r2
 8007876:	4618      	mov	r0, r3
 8007878:	f001 f82e 	bl	80088d8 <xTaskCheckForTimeOut>
 800787c:	4603      	mov	r3, r0
 800787e:	2b00      	cmp	r3, #0
 8007880:	d124      	bne.n	80078cc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007882:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007884:	f000 faa6 	bl	8007dd4 <prvIsQueueFull>
 8007888:	4603      	mov	r3, r0
 800788a:	2b00      	cmp	r3, #0
 800788c:	d018      	beq.n	80078c0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800788e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007890:	3310      	adds	r3, #16
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	4611      	mov	r1, r2
 8007896:	4618      	mov	r0, r3
 8007898:	f000 ff52 	bl	8008740 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800789c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800789e:	f000 fa31 	bl	8007d04 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80078a2:	f000 fd7f 	bl	80083a4 <xTaskResumeAll>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f47f af7c 	bne.w	80077a6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80078ae:	4b0c      	ldr	r3, [pc, #48]	@ (80078e0 <xQueueGenericSend+0x200>)
 80078b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078b4:	601a      	str	r2, [r3, #0]
 80078b6:	f3bf 8f4f 	dsb	sy
 80078ba:	f3bf 8f6f 	isb	sy
 80078be:	e772      	b.n	80077a6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80078c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80078c2:	f000 fa1f 	bl	8007d04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80078c6:	f000 fd6d 	bl	80083a4 <xTaskResumeAll>
 80078ca:	e76c      	b.n	80077a6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80078cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80078ce:	f000 fa19 	bl	8007d04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80078d2:	f000 fd67 	bl	80083a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80078d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3738      	adds	r7, #56	@ 0x38
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	e000ed04 	.word	0xe000ed04

080078e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b090      	sub	sp, #64	@ 0x40
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	607a      	str	r2, [r7, #4]
 80078f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80078f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d10b      	bne.n	8007914 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80078fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007900:	f383 8811 	msr	BASEPRI, r3
 8007904:	f3bf 8f6f 	isb	sy
 8007908:	f3bf 8f4f 	dsb	sy
 800790c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800790e:	bf00      	nop
 8007910:	bf00      	nop
 8007912:	e7fd      	b.n	8007910 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d103      	bne.n	8007922 <xQueueGenericSendFromISR+0x3e>
 800791a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800791c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791e:	2b00      	cmp	r3, #0
 8007920:	d101      	bne.n	8007926 <xQueueGenericSendFromISR+0x42>
 8007922:	2301      	movs	r3, #1
 8007924:	e000      	b.n	8007928 <xQueueGenericSendFromISR+0x44>
 8007926:	2300      	movs	r3, #0
 8007928:	2b00      	cmp	r3, #0
 800792a:	d10b      	bne.n	8007944 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800792c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007930:	f383 8811 	msr	BASEPRI, r3
 8007934:	f3bf 8f6f 	isb	sy
 8007938:	f3bf 8f4f 	dsb	sy
 800793c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800793e:	bf00      	nop
 8007940:	bf00      	nop
 8007942:	e7fd      	b.n	8007940 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	2b02      	cmp	r3, #2
 8007948:	d103      	bne.n	8007952 <xQueueGenericSendFromISR+0x6e>
 800794a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800794c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800794e:	2b01      	cmp	r3, #1
 8007950:	d101      	bne.n	8007956 <xQueueGenericSendFromISR+0x72>
 8007952:	2301      	movs	r3, #1
 8007954:	e000      	b.n	8007958 <xQueueGenericSendFromISR+0x74>
 8007956:	2300      	movs	r3, #0
 8007958:	2b00      	cmp	r3, #0
 800795a:	d10b      	bne.n	8007974 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800795c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007960:	f383 8811 	msr	BASEPRI, r3
 8007964:	f3bf 8f6f 	isb	sy
 8007968:	f3bf 8f4f 	dsb	sy
 800796c:	623b      	str	r3, [r7, #32]
}
 800796e:	bf00      	nop
 8007970:	bf00      	nop
 8007972:	e7fd      	b.n	8007970 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007974:	f001 ff48 	bl	8009808 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007978:	f3ef 8211 	mrs	r2, BASEPRI
 800797c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007980:	f383 8811 	msr	BASEPRI, r3
 8007984:	f3bf 8f6f 	isb	sy
 8007988:	f3bf 8f4f 	dsb	sy
 800798c:	61fa      	str	r2, [r7, #28]
 800798e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007990:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007992:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007996:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800799a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800799c:	429a      	cmp	r2, r3
 800799e:	d302      	bcc.n	80079a6 <xQueueGenericSendFromISR+0xc2>
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	2b02      	cmp	r3, #2
 80079a4:	d12f      	bne.n	8007a06 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80079a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80079b6:	683a      	ldr	r2, [r7, #0]
 80079b8:	68b9      	ldr	r1, [r7, #8]
 80079ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80079bc:	f000 f912 	bl	8007be4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80079c0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80079c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079c8:	d112      	bne.n	80079f0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d016      	beq.n	8007a00 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d4:	3324      	adds	r3, #36	@ 0x24
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 ff04 	bl	80087e4 <xTaskRemoveFromEventList>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d00e      	beq.n	8007a00 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d00b      	beq.n	8007a00 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2201      	movs	r2, #1
 80079ec:	601a      	str	r2, [r3, #0]
 80079ee:	e007      	b.n	8007a00 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80079f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80079f4:	3301      	adds	r3, #1
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	b25a      	sxtb	r2, r3
 80079fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007a00:	2301      	movs	r3, #1
 8007a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007a04:	e001      	b.n	8007a0a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007a06:	2300      	movs	r3, #0
 8007a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a0c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007a14:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3740      	adds	r7, #64	@ 0x40
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b08c      	sub	sp, #48	@ 0x30
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d10b      	bne.n	8007a52 <xQueueReceive+0x32>
	__asm volatile
 8007a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a3e:	f383 8811 	msr	BASEPRI, r3
 8007a42:	f3bf 8f6f 	isb	sy
 8007a46:	f3bf 8f4f 	dsb	sy
 8007a4a:	623b      	str	r3, [r7, #32]
}
 8007a4c:	bf00      	nop
 8007a4e:	bf00      	nop
 8007a50:	e7fd      	b.n	8007a4e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d103      	bne.n	8007a60 <xQueueReceive+0x40>
 8007a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d101      	bne.n	8007a64 <xQueueReceive+0x44>
 8007a60:	2301      	movs	r3, #1
 8007a62:	e000      	b.n	8007a66 <xQueueReceive+0x46>
 8007a64:	2300      	movs	r3, #0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d10b      	bne.n	8007a82 <xQueueReceive+0x62>
	__asm volatile
 8007a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a6e:	f383 8811 	msr	BASEPRI, r3
 8007a72:	f3bf 8f6f 	isb	sy
 8007a76:	f3bf 8f4f 	dsb	sy
 8007a7a:	61fb      	str	r3, [r7, #28]
}
 8007a7c:	bf00      	nop
 8007a7e:	bf00      	nop
 8007a80:	e7fd      	b.n	8007a7e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a82:	f001 f875 	bl	8008b70 <xTaskGetSchedulerState>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d102      	bne.n	8007a92 <xQueueReceive+0x72>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d101      	bne.n	8007a96 <xQueueReceive+0x76>
 8007a92:	2301      	movs	r3, #1
 8007a94:	e000      	b.n	8007a98 <xQueueReceive+0x78>
 8007a96:	2300      	movs	r3, #0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d10b      	bne.n	8007ab4 <xQueueReceive+0x94>
	__asm volatile
 8007a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa0:	f383 8811 	msr	BASEPRI, r3
 8007aa4:	f3bf 8f6f 	isb	sy
 8007aa8:	f3bf 8f4f 	dsb	sy
 8007aac:	61bb      	str	r3, [r7, #24]
}
 8007aae:	bf00      	nop
 8007ab0:	bf00      	nop
 8007ab2:	e7fd      	b.n	8007ab0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ab4:	f001 fdc8 	bl	8009648 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007abc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d01f      	beq.n	8007b04 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ac4:	68b9      	ldr	r1, [r7, #8]
 8007ac6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ac8:	f000 f8f6 	bl	8007cb8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ace:	1e5a      	subs	r2, r3, #1
 8007ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad6:	691b      	ldr	r3, [r3, #16]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00f      	beq.n	8007afc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ade:	3310      	adds	r3, #16
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f000 fe7f 	bl	80087e4 <xTaskRemoveFromEventList>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d007      	beq.n	8007afc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007aec:	4b3c      	ldr	r3, [pc, #240]	@ (8007be0 <xQueueReceive+0x1c0>)
 8007aee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007af2:	601a      	str	r2, [r3, #0]
 8007af4:	f3bf 8f4f 	dsb	sy
 8007af8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007afc:	f001 fdd6 	bl	80096ac <vPortExitCritical>
				return pdPASS;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e069      	b.n	8007bd8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d103      	bne.n	8007b12 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b0a:	f001 fdcf 	bl	80096ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	e062      	b.n	8007bd8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d106      	bne.n	8007b26 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b18:	f107 0310 	add.w	r3, r7, #16
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f000 fec5 	bl	80088ac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b22:	2301      	movs	r3, #1
 8007b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b26:	f001 fdc1 	bl	80096ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b2a:	f000 fc2d 	bl	8008388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b2e:	f001 fd8b 	bl	8009648 <vPortEnterCritical>
 8007b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b38:	b25b      	sxtb	r3, r3
 8007b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b3e:	d103      	bne.n	8007b48 <xQueueReceive+0x128>
 8007b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b42:	2200      	movs	r2, #0
 8007b44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b4e:	b25b      	sxtb	r3, r3
 8007b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b54:	d103      	bne.n	8007b5e <xQueueReceive+0x13e>
 8007b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b5e:	f001 fda5 	bl	80096ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b62:	1d3a      	adds	r2, r7, #4
 8007b64:	f107 0310 	add.w	r3, r7, #16
 8007b68:	4611      	mov	r1, r2
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f000 feb4 	bl	80088d8 <xTaskCheckForTimeOut>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d123      	bne.n	8007bbe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b78:	f000 f916 	bl	8007da8 <prvIsQueueEmpty>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d017      	beq.n	8007bb2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b84:	3324      	adds	r3, #36	@ 0x24
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	4611      	mov	r1, r2
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f000 fdd8 	bl	8008740 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007b90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b92:	f000 f8b7 	bl	8007d04 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007b96:	f000 fc05 	bl	80083a4 <xTaskResumeAll>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d189      	bne.n	8007ab4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8007be0 <xQueueReceive+0x1c0>)
 8007ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ba6:	601a      	str	r2, [r3, #0]
 8007ba8:	f3bf 8f4f 	dsb	sy
 8007bac:	f3bf 8f6f 	isb	sy
 8007bb0:	e780      	b.n	8007ab4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007bb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bb4:	f000 f8a6 	bl	8007d04 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007bb8:	f000 fbf4 	bl	80083a4 <xTaskResumeAll>
 8007bbc:	e77a      	b.n	8007ab4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007bbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bc0:	f000 f8a0 	bl	8007d04 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bc4:	f000 fbee 	bl	80083a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007bc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bca:	f000 f8ed 	bl	8007da8 <prvIsQueueEmpty>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f43f af6f 	beq.w	8007ab4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007bd6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3730      	adds	r7, #48	@ 0x30
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	e000ed04 	.word	0xe000ed04

08007be4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b086      	sub	sp, #24
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	60f8      	str	r0, [r7, #12]
 8007bec:	60b9      	str	r1, [r7, #8]
 8007bee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d10d      	bne.n	8007c1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d14d      	bne.n	8007ca6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f000 ffcc 	bl	8008bac <xTaskPriorityDisinherit>
 8007c14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	609a      	str	r2, [r3, #8]
 8007c1c:	e043      	b.n	8007ca6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d119      	bne.n	8007c58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	6858      	ldr	r0, [r3, #4]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	68b9      	ldr	r1, [r7, #8]
 8007c30:	f002 fa03 	bl	800a03a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	685a      	ldr	r2, [r3, #4]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c3c:	441a      	add	r2, r3
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	685a      	ldr	r2, [r3, #4]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d32b      	bcc.n	8007ca6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	605a      	str	r2, [r3, #4]
 8007c56:	e026      	b.n	8007ca6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	68d8      	ldr	r0, [r3, #12]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c60:	461a      	mov	r2, r3
 8007c62:	68b9      	ldr	r1, [r7, #8]
 8007c64:	f002 f9e9 	bl	800a03a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	68da      	ldr	r2, [r3, #12]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c70:	425b      	negs	r3, r3
 8007c72:	441a      	add	r2, r3
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	68da      	ldr	r2, [r3, #12]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	429a      	cmp	r2, r3
 8007c82:	d207      	bcs.n	8007c94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	689a      	ldr	r2, [r3, #8]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c8c:	425b      	negs	r3, r3
 8007c8e:	441a      	add	r2, r3
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2b02      	cmp	r3, #2
 8007c98:	d105      	bne.n	8007ca6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	1c5a      	adds	r2, r3, #1
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007cae:	697b      	ldr	r3, [r7, #20]
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3718      	adds	r7, #24
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b082      	sub	sp, #8
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d018      	beq.n	8007cfc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	68da      	ldr	r2, [r3, #12]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cd2:	441a      	add	r2, r3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	68da      	ldr	r2, [r3, #12]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d303      	bcc.n	8007cec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	68d9      	ldr	r1, [r3, #12]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	6838      	ldr	r0, [r7, #0]
 8007cf8:	f002 f99f 	bl	800a03a <memcpy>
	}
}
 8007cfc:	bf00      	nop
 8007cfe:	3708      	adds	r7, #8
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007d0c:	f001 fc9c 	bl	8009648 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d16:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d18:	e011      	b.n	8007d3e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d012      	beq.n	8007d48 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	3324      	adds	r3, #36	@ 0x24
 8007d26:	4618      	mov	r0, r3
 8007d28:	f000 fd5c 	bl	80087e4 <xTaskRemoveFromEventList>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d001      	beq.n	8007d36 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007d32:	f000 fe35 	bl	80089a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007d36:	7bfb      	ldrb	r3, [r7, #15]
 8007d38:	3b01      	subs	r3, #1
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	dce9      	bgt.n	8007d1a <prvUnlockQueue+0x16>
 8007d46:	e000      	b.n	8007d4a <prvUnlockQueue+0x46>
					break;
 8007d48:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	22ff      	movs	r2, #255	@ 0xff
 8007d4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007d52:	f001 fcab 	bl	80096ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007d56:	f001 fc77 	bl	8009648 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d60:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007d62:	e011      	b.n	8007d88 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	691b      	ldr	r3, [r3, #16]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d012      	beq.n	8007d92 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	3310      	adds	r3, #16
 8007d70:	4618      	mov	r0, r3
 8007d72:	f000 fd37 	bl	80087e4 <xTaskRemoveFromEventList>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d001      	beq.n	8007d80 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007d7c:	f000 fe10 	bl	80089a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007d80:	7bbb      	ldrb	r3, [r7, #14]
 8007d82:	3b01      	subs	r3, #1
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007d88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	dce9      	bgt.n	8007d64 <prvUnlockQueue+0x60>
 8007d90:	e000      	b.n	8007d94 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007d92:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	22ff      	movs	r2, #255	@ 0xff
 8007d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007d9c:	f001 fc86 	bl	80096ac <vPortExitCritical>
}
 8007da0:	bf00      	nop
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007db0:	f001 fc4a 	bl	8009648 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d102      	bne.n	8007dc2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	60fb      	str	r3, [r7, #12]
 8007dc0:	e001      	b.n	8007dc6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007dc6:	f001 fc71 	bl	80096ac <vPortExitCritical>

	return xReturn;
 8007dca:	68fb      	ldr	r3, [r7, #12]
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3710      	adds	r7, #16
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b084      	sub	sp, #16
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ddc:	f001 fc34 	bl	8009648 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d102      	bne.n	8007df2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007dec:	2301      	movs	r3, #1
 8007dee:	60fb      	str	r3, [r7, #12]
 8007df0:	e001      	b.n	8007df6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007df2:	2300      	movs	r3, #0
 8007df4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007df6:	f001 fc59 	bl	80096ac <vPortExitCritical>

	return xReturn;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007e04:	b480      	push	{r7}
 8007e06:	b085      	sub	sp, #20
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e0e:	2300      	movs	r3, #0
 8007e10:	60fb      	str	r3, [r7, #12]
 8007e12:	e014      	b.n	8007e3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007e14:	4a0f      	ldr	r2, [pc, #60]	@ (8007e54 <vQueueAddToRegistry+0x50>)
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d10b      	bne.n	8007e38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007e20:	490c      	ldr	r1, [pc, #48]	@ (8007e54 <vQueueAddToRegistry+0x50>)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	683a      	ldr	r2, [r7, #0]
 8007e26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8007e54 <vQueueAddToRegistry+0x50>)
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	00db      	lsls	r3, r3, #3
 8007e30:	4413      	add	r3, r2
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007e36:	e006      	b.n	8007e46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	60fb      	str	r3, [r7, #12]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2b07      	cmp	r3, #7
 8007e42:	d9e7      	bls.n	8007e14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop
 8007e48:	3714      	adds	r7, #20
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	20000cd0 	.word	0x20000cd0

08007e58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b086      	sub	sp, #24
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007e68:	f001 fbee 	bl	8009648 <vPortEnterCritical>
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e72:	b25b      	sxtb	r3, r3
 8007e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e78:	d103      	bne.n	8007e82 <vQueueWaitForMessageRestricted+0x2a>
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e88:	b25b      	sxtb	r3, r3
 8007e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e8e:	d103      	bne.n	8007e98 <vQueueWaitForMessageRestricted+0x40>
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e98:	f001 fc08 	bl	80096ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d106      	bne.n	8007eb2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	3324      	adds	r3, #36	@ 0x24
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	68b9      	ldr	r1, [r7, #8]
 8007eac:	4618      	mov	r0, r3
 8007eae:	f000 fc6d 	bl	800878c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007eb2:	6978      	ldr	r0, [r7, #20]
 8007eb4:	f7ff ff26 	bl	8007d04 <prvUnlockQueue>
	}
 8007eb8:	bf00      	nop
 8007eba:	3718      	adds	r7, #24
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}

08007ec0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b08e      	sub	sp, #56	@ 0x38
 8007ec4:	af04      	add	r7, sp, #16
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
 8007ecc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d10b      	bne.n	8007eec <xTaskCreateStatic+0x2c>
	__asm volatile
 8007ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ed8:	f383 8811 	msr	BASEPRI, r3
 8007edc:	f3bf 8f6f 	isb	sy
 8007ee0:	f3bf 8f4f 	dsb	sy
 8007ee4:	623b      	str	r3, [r7, #32]
}
 8007ee6:	bf00      	nop
 8007ee8:	bf00      	nop
 8007eea:	e7fd      	b.n	8007ee8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d10b      	bne.n	8007f0a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef6:	f383 8811 	msr	BASEPRI, r3
 8007efa:	f3bf 8f6f 	isb	sy
 8007efe:	f3bf 8f4f 	dsb	sy
 8007f02:	61fb      	str	r3, [r7, #28]
}
 8007f04:	bf00      	nop
 8007f06:	bf00      	nop
 8007f08:	e7fd      	b.n	8007f06 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007f0a:	23a8      	movs	r3, #168	@ 0xa8
 8007f0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	2ba8      	cmp	r3, #168	@ 0xa8
 8007f12:	d00b      	beq.n	8007f2c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f18:	f383 8811 	msr	BASEPRI, r3
 8007f1c:	f3bf 8f6f 	isb	sy
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	61bb      	str	r3, [r7, #24]
}
 8007f26:	bf00      	nop
 8007f28:	bf00      	nop
 8007f2a:	e7fd      	b.n	8007f28 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007f2c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d01e      	beq.n	8007f72 <xTaskCreateStatic+0xb2>
 8007f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d01b      	beq.n	8007f72 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f3c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f42:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f46:	2202      	movs	r2, #2
 8007f48:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	9303      	str	r3, [sp, #12]
 8007f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f52:	9302      	str	r3, [sp, #8]
 8007f54:	f107 0314 	add.w	r3, r7, #20
 8007f58:	9301      	str	r3, [sp, #4]
 8007f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5c:	9300      	str	r3, [sp, #0]
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	68b9      	ldr	r1, [r7, #8]
 8007f64:	68f8      	ldr	r0, [r7, #12]
 8007f66:	f000 f851 	bl	800800c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007f6c:	f000 f8f6 	bl	800815c <prvAddNewTaskToReadyList>
 8007f70:	e001      	b.n	8007f76 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007f72:	2300      	movs	r3, #0
 8007f74:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007f76:	697b      	ldr	r3, [r7, #20]
	}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3728      	adds	r7, #40	@ 0x28
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b08c      	sub	sp, #48	@ 0x30
 8007f84:	af04      	add	r7, sp, #16
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	60b9      	str	r1, [r7, #8]
 8007f8a:	603b      	str	r3, [r7, #0]
 8007f8c:	4613      	mov	r3, r2
 8007f8e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007f90:	88fb      	ldrh	r3, [r7, #6]
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4618      	mov	r0, r3
 8007f96:	f001 fc79 	bl	800988c <pvPortMalloc>
 8007f9a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00e      	beq.n	8007fc0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007fa2:	20a8      	movs	r0, #168	@ 0xa8
 8007fa4:	f001 fc72 	bl	800988c <pvPortMalloc>
 8007fa8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d003      	beq.n	8007fb8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	697a      	ldr	r2, [r7, #20]
 8007fb4:	631a      	str	r2, [r3, #48]	@ 0x30
 8007fb6:	e005      	b.n	8007fc4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007fb8:	6978      	ldr	r0, [r7, #20]
 8007fba:	f001 fd35 	bl	8009a28 <vPortFree>
 8007fbe:	e001      	b.n	8007fc4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007fc4:	69fb      	ldr	r3, [r7, #28]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d017      	beq.n	8007ffa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007fd2:	88fa      	ldrh	r2, [r7, #6]
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	9303      	str	r3, [sp, #12]
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	9302      	str	r3, [sp, #8]
 8007fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fde:	9301      	str	r3, [sp, #4]
 8007fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe2:	9300      	str	r3, [sp, #0]
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	68b9      	ldr	r1, [r7, #8]
 8007fe8:	68f8      	ldr	r0, [r7, #12]
 8007fea:	f000 f80f 	bl	800800c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007fee:	69f8      	ldr	r0, [r7, #28]
 8007ff0:	f000 f8b4 	bl	800815c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	61bb      	str	r3, [r7, #24]
 8007ff8:	e002      	b.n	8008000 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8007ffe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008000:	69bb      	ldr	r3, [r7, #24]
	}
 8008002:	4618      	mov	r0, r3
 8008004:	3720      	adds	r7, #32
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
	...

0800800c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b088      	sub	sp, #32
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	607a      	str	r2, [r7, #4]
 8008018:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800801a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	461a      	mov	r2, r3
 8008024:	21a5      	movs	r1, #165	@ 0xa5
 8008026:	f001 ff36 	bl	8009e96 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800802a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800802c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008034:	3b01      	subs	r3, #1
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	4413      	add	r3, r2
 800803a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800803c:	69bb      	ldr	r3, [r7, #24]
 800803e:	f023 0307 	bic.w	r3, r3, #7
 8008042:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	f003 0307 	and.w	r3, r3, #7
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00b      	beq.n	8008066 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800804e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	617b      	str	r3, [r7, #20]
}
 8008060:	bf00      	nop
 8008062:	bf00      	nop
 8008064:	e7fd      	b.n	8008062 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d01f      	beq.n	80080ac <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800806c:	2300      	movs	r3, #0
 800806e:	61fb      	str	r3, [r7, #28]
 8008070:	e012      	b.n	8008098 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008072:	68ba      	ldr	r2, [r7, #8]
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	4413      	add	r3, r2
 8008078:	7819      	ldrb	r1, [r3, #0]
 800807a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	4413      	add	r3, r2
 8008080:	3334      	adds	r3, #52	@ 0x34
 8008082:	460a      	mov	r2, r1
 8008084:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008086:	68ba      	ldr	r2, [r7, #8]
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	4413      	add	r3, r2
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d006      	beq.n	80080a0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008092:	69fb      	ldr	r3, [r7, #28]
 8008094:	3301      	adds	r3, #1
 8008096:	61fb      	str	r3, [r7, #28]
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	2b0f      	cmp	r3, #15
 800809c:	d9e9      	bls.n	8008072 <prvInitialiseNewTask+0x66>
 800809e:	e000      	b.n	80080a2 <prvInitialiseNewTask+0x96>
			{
				break;
 80080a0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80080a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80080aa:	e003      	b.n	80080b4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80080ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80080b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b6:	2b37      	cmp	r3, #55	@ 0x37
 80080b8:	d901      	bls.n	80080be <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80080ba:	2337      	movs	r3, #55	@ 0x37
 80080bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80080be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80080c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080c8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80080ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080cc:	2200      	movs	r2, #0
 80080ce:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80080d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d2:	3304      	adds	r3, #4
 80080d4:	4618      	mov	r0, r3
 80080d6:	f7ff f965 	bl	80073a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80080da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080dc:	3318      	adds	r3, #24
 80080de:	4618      	mov	r0, r3
 80080e0:	f7ff f960 	bl	80073a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80080e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80080f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80080f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080f8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80080fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fc:	2200      	movs	r2, #0
 80080fe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008104:	2200      	movs	r2, #0
 8008106:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800810a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810c:	3354      	adds	r3, #84	@ 0x54
 800810e:	224c      	movs	r2, #76	@ 0x4c
 8008110:	2100      	movs	r1, #0
 8008112:	4618      	mov	r0, r3
 8008114:	f001 febf 	bl	8009e96 <memset>
 8008118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800811a:	4a0d      	ldr	r2, [pc, #52]	@ (8008150 <prvInitialiseNewTask+0x144>)
 800811c:	659a      	str	r2, [r3, #88]	@ 0x58
 800811e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008120:	4a0c      	ldr	r2, [pc, #48]	@ (8008154 <prvInitialiseNewTask+0x148>)
 8008122:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008126:	4a0c      	ldr	r2, [pc, #48]	@ (8008158 <prvInitialiseNewTask+0x14c>)
 8008128:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800812a:	683a      	ldr	r2, [r7, #0]
 800812c:	68f9      	ldr	r1, [r7, #12]
 800812e:	69b8      	ldr	r0, [r7, #24]
 8008130:	f001 f95a 	bl	80093e8 <pxPortInitialiseStack>
 8008134:	4602      	mov	r2, r0
 8008136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008138:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800813a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800813c:	2b00      	cmp	r3, #0
 800813e:	d002      	beq.n	8008146 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008142:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008146:	bf00      	nop
 8008148:	3720      	adds	r7, #32
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	20004f64 	.word	0x20004f64
 8008154:	20004fcc 	.word	0x20004fcc
 8008158:	20005034 	.word	0x20005034

0800815c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b082      	sub	sp, #8
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008164:	f001 fa70 	bl	8009648 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008168:	4b2d      	ldr	r3, [pc, #180]	@ (8008220 <prvAddNewTaskToReadyList+0xc4>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	3301      	adds	r3, #1
 800816e:	4a2c      	ldr	r2, [pc, #176]	@ (8008220 <prvAddNewTaskToReadyList+0xc4>)
 8008170:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008172:	4b2c      	ldr	r3, [pc, #176]	@ (8008224 <prvAddNewTaskToReadyList+0xc8>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d109      	bne.n	800818e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800817a:	4a2a      	ldr	r2, [pc, #168]	@ (8008224 <prvAddNewTaskToReadyList+0xc8>)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008180:	4b27      	ldr	r3, [pc, #156]	@ (8008220 <prvAddNewTaskToReadyList+0xc4>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2b01      	cmp	r3, #1
 8008186:	d110      	bne.n	80081aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008188:	f000 fc2e 	bl	80089e8 <prvInitialiseTaskLists>
 800818c:	e00d      	b.n	80081aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800818e:	4b26      	ldr	r3, [pc, #152]	@ (8008228 <prvAddNewTaskToReadyList+0xcc>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d109      	bne.n	80081aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008196:	4b23      	ldr	r3, [pc, #140]	@ (8008224 <prvAddNewTaskToReadyList+0xc8>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d802      	bhi.n	80081aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80081a4:	4a1f      	ldr	r2, [pc, #124]	@ (8008224 <prvAddNewTaskToReadyList+0xc8>)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80081aa:	4b20      	ldr	r3, [pc, #128]	@ (800822c <prvAddNewTaskToReadyList+0xd0>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	3301      	adds	r3, #1
 80081b0:	4a1e      	ldr	r2, [pc, #120]	@ (800822c <prvAddNewTaskToReadyList+0xd0>)
 80081b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80081b4:	4b1d      	ldr	r3, [pc, #116]	@ (800822c <prvAddNewTaskToReadyList+0xd0>)
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081c0:	4b1b      	ldr	r3, [pc, #108]	@ (8008230 <prvAddNewTaskToReadyList+0xd4>)
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d903      	bls.n	80081d0 <prvAddNewTaskToReadyList+0x74>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081cc:	4a18      	ldr	r2, [pc, #96]	@ (8008230 <prvAddNewTaskToReadyList+0xd4>)
 80081ce:	6013      	str	r3, [r2, #0]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081d4:	4613      	mov	r3, r2
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	4413      	add	r3, r2
 80081da:	009b      	lsls	r3, r3, #2
 80081dc:	4a15      	ldr	r2, [pc, #84]	@ (8008234 <prvAddNewTaskToReadyList+0xd8>)
 80081de:	441a      	add	r2, r3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	3304      	adds	r3, #4
 80081e4:	4619      	mov	r1, r3
 80081e6:	4610      	mov	r0, r2
 80081e8:	f7ff f8e9 	bl	80073be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80081ec:	f001 fa5e 	bl	80096ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80081f0:	4b0d      	ldr	r3, [pc, #52]	@ (8008228 <prvAddNewTaskToReadyList+0xcc>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d00e      	beq.n	8008216 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80081f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008224 <prvAddNewTaskToReadyList+0xc8>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008202:	429a      	cmp	r2, r3
 8008204:	d207      	bcs.n	8008216 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008206:	4b0c      	ldr	r3, [pc, #48]	@ (8008238 <prvAddNewTaskToReadyList+0xdc>)
 8008208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800820c:	601a      	str	r2, [r3, #0]
 800820e:	f3bf 8f4f 	dsb	sy
 8008212:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008216:	bf00      	nop
 8008218:	3708      	adds	r7, #8
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	200011e4 	.word	0x200011e4
 8008224:	20000d10 	.word	0x20000d10
 8008228:	200011f0 	.word	0x200011f0
 800822c:	20001200 	.word	0x20001200
 8008230:	200011ec 	.word	0x200011ec
 8008234:	20000d14 	.word	0x20000d14
 8008238:	e000ed04 	.word	0xe000ed04

0800823c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008244:	2300      	movs	r3, #0
 8008246:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d018      	beq.n	8008280 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800824e:	4b14      	ldr	r3, [pc, #80]	@ (80082a0 <vTaskDelay+0x64>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d00b      	beq.n	800826e <vTaskDelay+0x32>
	__asm volatile
 8008256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800825a:	f383 8811 	msr	BASEPRI, r3
 800825e:	f3bf 8f6f 	isb	sy
 8008262:	f3bf 8f4f 	dsb	sy
 8008266:	60bb      	str	r3, [r7, #8]
}
 8008268:	bf00      	nop
 800826a:	bf00      	nop
 800826c:	e7fd      	b.n	800826a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800826e:	f000 f88b 	bl	8008388 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008272:	2100      	movs	r1, #0
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 fd09 	bl	8008c8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800827a:	f000 f893 	bl	80083a4 <xTaskResumeAll>
 800827e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d107      	bne.n	8008296 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008286:	4b07      	ldr	r3, [pc, #28]	@ (80082a4 <vTaskDelay+0x68>)
 8008288:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800828c:	601a      	str	r2, [r3, #0]
 800828e:	f3bf 8f4f 	dsb	sy
 8008292:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008296:	bf00      	nop
 8008298:	3710      	adds	r7, #16
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	2000120c 	.word	0x2000120c
 80082a4:	e000ed04 	.word	0xe000ed04

080082a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b08a      	sub	sp, #40	@ 0x28
 80082ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80082ae:	2300      	movs	r3, #0
 80082b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80082b2:	2300      	movs	r3, #0
 80082b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80082b6:	463a      	mov	r2, r7
 80082b8:	1d39      	adds	r1, r7, #4
 80082ba:	f107 0308 	add.w	r3, r7, #8
 80082be:	4618      	mov	r0, r3
 80082c0:	f7ff f81c 	bl	80072fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80082c4:	6839      	ldr	r1, [r7, #0]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	68ba      	ldr	r2, [r7, #8]
 80082ca:	9202      	str	r2, [sp, #8]
 80082cc:	9301      	str	r3, [sp, #4]
 80082ce:	2300      	movs	r3, #0
 80082d0:	9300      	str	r3, [sp, #0]
 80082d2:	2300      	movs	r3, #0
 80082d4:	460a      	mov	r2, r1
 80082d6:	4924      	ldr	r1, [pc, #144]	@ (8008368 <vTaskStartScheduler+0xc0>)
 80082d8:	4824      	ldr	r0, [pc, #144]	@ (800836c <vTaskStartScheduler+0xc4>)
 80082da:	f7ff fdf1 	bl	8007ec0 <xTaskCreateStatic>
 80082de:	4603      	mov	r3, r0
 80082e0:	4a23      	ldr	r2, [pc, #140]	@ (8008370 <vTaskStartScheduler+0xc8>)
 80082e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80082e4:	4b22      	ldr	r3, [pc, #136]	@ (8008370 <vTaskStartScheduler+0xc8>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d002      	beq.n	80082f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80082ec:	2301      	movs	r3, #1
 80082ee:	617b      	str	r3, [r7, #20]
 80082f0:	e001      	b.n	80082f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80082f2:	2300      	movs	r3, #0
 80082f4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d102      	bne.n	8008302 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80082fc:	f000 fd1a 	bl	8008d34 <xTimerCreateTimerTask>
 8008300:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d11b      	bne.n	8008340 <vTaskStartScheduler+0x98>
	__asm volatile
 8008308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830c:	f383 8811 	msr	BASEPRI, r3
 8008310:	f3bf 8f6f 	isb	sy
 8008314:	f3bf 8f4f 	dsb	sy
 8008318:	613b      	str	r3, [r7, #16]
}
 800831a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800831c:	4b15      	ldr	r3, [pc, #84]	@ (8008374 <vTaskStartScheduler+0xcc>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	3354      	adds	r3, #84	@ 0x54
 8008322:	4a15      	ldr	r2, [pc, #84]	@ (8008378 <vTaskStartScheduler+0xd0>)
 8008324:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008326:	4b15      	ldr	r3, [pc, #84]	@ (800837c <vTaskStartScheduler+0xd4>)
 8008328:	f04f 32ff 	mov.w	r2, #4294967295
 800832c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800832e:	4b14      	ldr	r3, [pc, #80]	@ (8008380 <vTaskStartScheduler+0xd8>)
 8008330:	2201      	movs	r2, #1
 8008332:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008334:	4b13      	ldr	r3, [pc, #76]	@ (8008384 <vTaskStartScheduler+0xdc>)
 8008336:	2200      	movs	r2, #0
 8008338:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800833a:	f001 f8e1 	bl	8009500 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800833e:	e00f      	b.n	8008360 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008346:	d10b      	bne.n	8008360 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800834c:	f383 8811 	msr	BASEPRI, r3
 8008350:	f3bf 8f6f 	isb	sy
 8008354:	f3bf 8f4f 	dsb	sy
 8008358:	60fb      	str	r3, [r7, #12]
}
 800835a:	bf00      	nop
 800835c:	bf00      	nop
 800835e:	e7fd      	b.n	800835c <vTaskStartScheduler+0xb4>
}
 8008360:	bf00      	nop
 8008362:	3718      	adds	r7, #24
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	0800abfc 	.word	0x0800abfc
 800836c:	080089b9 	.word	0x080089b9
 8008370:	20001208 	.word	0x20001208
 8008374:	20000d10 	.word	0x20000d10
 8008378:	2000001c 	.word	0x2000001c
 800837c:	20001204 	.word	0x20001204
 8008380:	200011f0 	.word	0x200011f0
 8008384:	200011e8 	.word	0x200011e8

08008388 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008388:	b480      	push	{r7}
 800838a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800838c:	4b04      	ldr	r3, [pc, #16]	@ (80083a0 <vTaskSuspendAll+0x18>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	3301      	adds	r3, #1
 8008392:	4a03      	ldr	r2, [pc, #12]	@ (80083a0 <vTaskSuspendAll+0x18>)
 8008394:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008396:	bf00      	nop
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr
 80083a0:	2000120c 	.word	0x2000120c

080083a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80083aa:	2300      	movs	r3, #0
 80083ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80083ae:	2300      	movs	r3, #0
 80083b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80083b2:	4b42      	ldr	r3, [pc, #264]	@ (80084bc <xTaskResumeAll+0x118>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d10b      	bne.n	80083d2 <xTaskResumeAll+0x2e>
	__asm volatile
 80083ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083be:	f383 8811 	msr	BASEPRI, r3
 80083c2:	f3bf 8f6f 	isb	sy
 80083c6:	f3bf 8f4f 	dsb	sy
 80083ca:	603b      	str	r3, [r7, #0]
}
 80083cc:	bf00      	nop
 80083ce:	bf00      	nop
 80083d0:	e7fd      	b.n	80083ce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80083d2:	f001 f939 	bl	8009648 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80083d6:	4b39      	ldr	r3, [pc, #228]	@ (80084bc <xTaskResumeAll+0x118>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	3b01      	subs	r3, #1
 80083dc:	4a37      	ldr	r2, [pc, #220]	@ (80084bc <xTaskResumeAll+0x118>)
 80083de:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083e0:	4b36      	ldr	r3, [pc, #216]	@ (80084bc <xTaskResumeAll+0x118>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d162      	bne.n	80084ae <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80083e8:	4b35      	ldr	r3, [pc, #212]	@ (80084c0 <xTaskResumeAll+0x11c>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d05e      	beq.n	80084ae <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80083f0:	e02f      	b.n	8008452 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083f2:	4b34      	ldr	r3, [pc, #208]	@ (80084c4 <xTaskResumeAll+0x120>)
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	68db      	ldr	r3, [r3, #12]
 80083f8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	3318      	adds	r3, #24
 80083fe:	4618      	mov	r0, r3
 8008400:	f7ff f83a 	bl	8007478 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	3304      	adds	r3, #4
 8008408:	4618      	mov	r0, r3
 800840a:	f7ff f835 	bl	8007478 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008412:	4b2d      	ldr	r3, [pc, #180]	@ (80084c8 <xTaskResumeAll+0x124>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	429a      	cmp	r2, r3
 8008418:	d903      	bls.n	8008422 <xTaskResumeAll+0x7e>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800841e:	4a2a      	ldr	r2, [pc, #168]	@ (80084c8 <xTaskResumeAll+0x124>)
 8008420:	6013      	str	r3, [r2, #0]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008426:	4613      	mov	r3, r2
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	4413      	add	r3, r2
 800842c:	009b      	lsls	r3, r3, #2
 800842e:	4a27      	ldr	r2, [pc, #156]	@ (80084cc <xTaskResumeAll+0x128>)
 8008430:	441a      	add	r2, r3
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	3304      	adds	r3, #4
 8008436:	4619      	mov	r1, r3
 8008438:	4610      	mov	r0, r2
 800843a:	f7fe ffc0 	bl	80073be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008442:	4b23      	ldr	r3, [pc, #140]	@ (80084d0 <xTaskResumeAll+0x12c>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008448:	429a      	cmp	r2, r3
 800844a:	d302      	bcc.n	8008452 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800844c:	4b21      	ldr	r3, [pc, #132]	@ (80084d4 <xTaskResumeAll+0x130>)
 800844e:	2201      	movs	r2, #1
 8008450:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008452:	4b1c      	ldr	r3, [pc, #112]	@ (80084c4 <xTaskResumeAll+0x120>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1cb      	bne.n	80083f2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d001      	beq.n	8008464 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008460:	f000 fb66 	bl	8008b30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008464:	4b1c      	ldr	r3, [pc, #112]	@ (80084d8 <xTaskResumeAll+0x134>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d010      	beq.n	8008492 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008470:	f000 f846 	bl	8008500 <xTaskIncrementTick>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d002      	beq.n	8008480 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800847a:	4b16      	ldr	r3, [pc, #88]	@ (80084d4 <xTaskResumeAll+0x130>)
 800847c:	2201      	movs	r2, #1
 800847e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	3b01      	subs	r3, #1
 8008484:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d1f1      	bne.n	8008470 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800848c:	4b12      	ldr	r3, [pc, #72]	@ (80084d8 <xTaskResumeAll+0x134>)
 800848e:	2200      	movs	r2, #0
 8008490:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008492:	4b10      	ldr	r3, [pc, #64]	@ (80084d4 <xTaskResumeAll+0x130>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d009      	beq.n	80084ae <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800849a:	2301      	movs	r3, #1
 800849c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800849e:	4b0f      	ldr	r3, [pc, #60]	@ (80084dc <xTaskResumeAll+0x138>)
 80084a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084a4:	601a      	str	r2, [r3, #0]
 80084a6:	f3bf 8f4f 	dsb	sy
 80084aa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80084ae:	f001 f8fd 	bl	80096ac <vPortExitCritical>

	return xAlreadyYielded;
 80084b2:	68bb      	ldr	r3, [r7, #8]
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3710      	adds	r7, #16
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}
 80084bc:	2000120c 	.word	0x2000120c
 80084c0:	200011e4 	.word	0x200011e4
 80084c4:	200011a4 	.word	0x200011a4
 80084c8:	200011ec 	.word	0x200011ec
 80084cc:	20000d14 	.word	0x20000d14
 80084d0:	20000d10 	.word	0x20000d10
 80084d4:	200011f8 	.word	0x200011f8
 80084d8:	200011f4 	.word	0x200011f4
 80084dc:	e000ed04 	.word	0xe000ed04

080084e0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80084e6:	4b05      	ldr	r3, [pc, #20]	@ (80084fc <xTaskGetTickCount+0x1c>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80084ec:	687b      	ldr	r3, [r7, #4]
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	200011e8 	.word	0x200011e8

08008500 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b086      	sub	sp, #24
 8008504:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008506:	2300      	movs	r3, #0
 8008508:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800850a:	4b4f      	ldr	r3, [pc, #316]	@ (8008648 <xTaskIncrementTick+0x148>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	f040 8090 	bne.w	8008634 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008514:	4b4d      	ldr	r3, [pc, #308]	@ (800864c <xTaskIncrementTick+0x14c>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	3301      	adds	r3, #1
 800851a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800851c:	4a4b      	ldr	r2, [pc, #300]	@ (800864c <xTaskIncrementTick+0x14c>)
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d121      	bne.n	800856c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008528:	4b49      	ldr	r3, [pc, #292]	@ (8008650 <xTaskIncrementTick+0x150>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d00b      	beq.n	800854a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	603b      	str	r3, [r7, #0]
}
 8008544:	bf00      	nop
 8008546:	bf00      	nop
 8008548:	e7fd      	b.n	8008546 <xTaskIncrementTick+0x46>
 800854a:	4b41      	ldr	r3, [pc, #260]	@ (8008650 <xTaskIncrementTick+0x150>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	60fb      	str	r3, [r7, #12]
 8008550:	4b40      	ldr	r3, [pc, #256]	@ (8008654 <xTaskIncrementTick+0x154>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a3e      	ldr	r2, [pc, #248]	@ (8008650 <xTaskIncrementTick+0x150>)
 8008556:	6013      	str	r3, [r2, #0]
 8008558:	4a3e      	ldr	r2, [pc, #248]	@ (8008654 <xTaskIncrementTick+0x154>)
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	6013      	str	r3, [r2, #0]
 800855e:	4b3e      	ldr	r3, [pc, #248]	@ (8008658 <xTaskIncrementTick+0x158>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	3301      	adds	r3, #1
 8008564:	4a3c      	ldr	r2, [pc, #240]	@ (8008658 <xTaskIncrementTick+0x158>)
 8008566:	6013      	str	r3, [r2, #0]
 8008568:	f000 fae2 	bl	8008b30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800856c:	4b3b      	ldr	r3, [pc, #236]	@ (800865c <xTaskIncrementTick+0x15c>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	693a      	ldr	r2, [r7, #16]
 8008572:	429a      	cmp	r2, r3
 8008574:	d349      	bcc.n	800860a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008576:	4b36      	ldr	r3, [pc, #216]	@ (8008650 <xTaskIncrementTick+0x150>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d104      	bne.n	800858a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008580:	4b36      	ldr	r3, [pc, #216]	@ (800865c <xTaskIncrementTick+0x15c>)
 8008582:	f04f 32ff 	mov.w	r2, #4294967295
 8008586:	601a      	str	r2, [r3, #0]
					break;
 8008588:	e03f      	b.n	800860a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800858a:	4b31      	ldr	r3, [pc, #196]	@ (8008650 <xTaskIncrementTick+0x150>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	68db      	ldr	r3, [r3, #12]
 8008592:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800859a:	693a      	ldr	r2, [r7, #16]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d203      	bcs.n	80085aa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80085a2:	4a2e      	ldr	r2, [pc, #184]	@ (800865c <xTaskIncrementTick+0x15c>)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80085a8:	e02f      	b.n	800860a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	3304      	adds	r3, #4
 80085ae:	4618      	mov	r0, r3
 80085b0:	f7fe ff62 	bl	8007478 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d004      	beq.n	80085c6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	3318      	adds	r3, #24
 80085c0:	4618      	mov	r0, r3
 80085c2:	f7fe ff59 	bl	8007478 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085ca:	4b25      	ldr	r3, [pc, #148]	@ (8008660 <xTaskIncrementTick+0x160>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d903      	bls.n	80085da <xTaskIncrementTick+0xda>
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085d6:	4a22      	ldr	r2, [pc, #136]	@ (8008660 <xTaskIncrementTick+0x160>)
 80085d8:	6013      	str	r3, [r2, #0]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085de:	4613      	mov	r3, r2
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	4413      	add	r3, r2
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	4a1f      	ldr	r2, [pc, #124]	@ (8008664 <xTaskIncrementTick+0x164>)
 80085e8:	441a      	add	r2, r3
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	3304      	adds	r3, #4
 80085ee:	4619      	mov	r1, r3
 80085f0:	4610      	mov	r0, r2
 80085f2:	f7fe fee4 	bl	80073be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008668 <xTaskIncrementTick+0x168>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008600:	429a      	cmp	r2, r3
 8008602:	d3b8      	bcc.n	8008576 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008604:	2301      	movs	r3, #1
 8008606:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008608:	e7b5      	b.n	8008576 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800860a:	4b17      	ldr	r3, [pc, #92]	@ (8008668 <xTaskIncrementTick+0x168>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008610:	4914      	ldr	r1, [pc, #80]	@ (8008664 <xTaskIncrementTick+0x164>)
 8008612:	4613      	mov	r3, r2
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	4413      	add	r3, r2
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	440b      	add	r3, r1
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	2b01      	cmp	r3, #1
 8008620:	d901      	bls.n	8008626 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008622:	2301      	movs	r3, #1
 8008624:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008626:	4b11      	ldr	r3, [pc, #68]	@ (800866c <xTaskIncrementTick+0x16c>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d007      	beq.n	800863e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800862e:	2301      	movs	r3, #1
 8008630:	617b      	str	r3, [r7, #20]
 8008632:	e004      	b.n	800863e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008634:	4b0e      	ldr	r3, [pc, #56]	@ (8008670 <xTaskIncrementTick+0x170>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	3301      	adds	r3, #1
 800863a:	4a0d      	ldr	r2, [pc, #52]	@ (8008670 <xTaskIncrementTick+0x170>)
 800863c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800863e:	697b      	ldr	r3, [r7, #20]
}
 8008640:	4618      	mov	r0, r3
 8008642:	3718      	adds	r7, #24
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}
 8008648:	2000120c 	.word	0x2000120c
 800864c:	200011e8 	.word	0x200011e8
 8008650:	2000119c 	.word	0x2000119c
 8008654:	200011a0 	.word	0x200011a0
 8008658:	200011fc 	.word	0x200011fc
 800865c:	20001204 	.word	0x20001204
 8008660:	200011ec 	.word	0x200011ec
 8008664:	20000d14 	.word	0x20000d14
 8008668:	20000d10 	.word	0x20000d10
 800866c:	200011f8 	.word	0x200011f8
 8008670:	200011f4 	.word	0x200011f4

08008674 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008674:	b480      	push	{r7}
 8008676:	b085      	sub	sp, #20
 8008678:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800867a:	4b2b      	ldr	r3, [pc, #172]	@ (8008728 <vTaskSwitchContext+0xb4>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d003      	beq.n	800868a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008682:	4b2a      	ldr	r3, [pc, #168]	@ (800872c <vTaskSwitchContext+0xb8>)
 8008684:	2201      	movs	r2, #1
 8008686:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008688:	e047      	b.n	800871a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800868a:	4b28      	ldr	r3, [pc, #160]	@ (800872c <vTaskSwitchContext+0xb8>)
 800868c:	2200      	movs	r2, #0
 800868e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008690:	4b27      	ldr	r3, [pc, #156]	@ (8008730 <vTaskSwitchContext+0xbc>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	60fb      	str	r3, [r7, #12]
 8008696:	e011      	b.n	80086bc <vTaskSwitchContext+0x48>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d10b      	bne.n	80086b6 <vTaskSwitchContext+0x42>
	__asm volatile
 800869e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a2:	f383 8811 	msr	BASEPRI, r3
 80086a6:	f3bf 8f6f 	isb	sy
 80086aa:	f3bf 8f4f 	dsb	sy
 80086ae:	607b      	str	r3, [r7, #4]
}
 80086b0:	bf00      	nop
 80086b2:	bf00      	nop
 80086b4:	e7fd      	b.n	80086b2 <vTaskSwitchContext+0x3e>
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	3b01      	subs	r3, #1
 80086ba:	60fb      	str	r3, [r7, #12]
 80086bc:	491d      	ldr	r1, [pc, #116]	@ (8008734 <vTaskSwitchContext+0xc0>)
 80086be:	68fa      	ldr	r2, [r7, #12]
 80086c0:	4613      	mov	r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	4413      	add	r3, r2
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	440b      	add	r3, r1
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d0e3      	beq.n	8008698 <vTaskSwitchContext+0x24>
 80086d0:	68fa      	ldr	r2, [r7, #12]
 80086d2:	4613      	mov	r3, r2
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	4413      	add	r3, r2
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	4a16      	ldr	r2, [pc, #88]	@ (8008734 <vTaskSwitchContext+0xc0>)
 80086dc:	4413      	add	r3, r2
 80086de:	60bb      	str	r3, [r7, #8]
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	685a      	ldr	r2, [r3, #4]
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	605a      	str	r2, [r3, #4]
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	685a      	ldr	r2, [r3, #4]
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	3308      	adds	r3, #8
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d104      	bne.n	8008700 <vTaskSwitchContext+0x8c>
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	685a      	ldr	r2, [r3, #4]
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	605a      	str	r2, [r3, #4]
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	68db      	ldr	r3, [r3, #12]
 8008706:	4a0c      	ldr	r2, [pc, #48]	@ (8008738 <vTaskSwitchContext+0xc4>)
 8008708:	6013      	str	r3, [r2, #0]
 800870a:	4a09      	ldr	r2, [pc, #36]	@ (8008730 <vTaskSwitchContext+0xbc>)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008710:	4b09      	ldr	r3, [pc, #36]	@ (8008738 <vTaskSwitchContext+0xc4>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	3354      	adds	r3, #84	@ 0x54
 8008716:	4a09      	ldr	r2, [pc, #36]	@ (800873c <vTaskSwitchContext+0xc8>)
 8008718:	6013      	str	r3, [r2, #0]
}
 800871a:	bf00      	nop
 800871c:	3714      	adds	r7, #20
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr
 8008726:	bf00      	nop
 8008728:	2000120c 	.word	0x2000120c
 800872c:	200011f8 	.word	0x200011f8
 8008730:	200011ec 	.word	0x200011ec
 8008734:	20000d14 	.word	0x20000d14
 8008738:	20000d10 	.word	0x20000d10
 800873c:	2000001c 	.word	0x2000001c

08008740 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b084      	sub	sp, #16
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d10b      	bne.n	8008768 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	60fb      	str	r3, [r7, #12]
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	e7fd      	b.n	8008764 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008768:	4b07      	ldr	r3, [pc, #28]	@ (8008788 <vTaskPlaceOnEventList+0x48>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	3318      	adds	r3, #24
 800876e:	4619      	mov	r1, r3
 8008770:	6878      	ldr	r0, [r7, #4]
 8008772:	f7fe fe48 	bl	8007406 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008776:	2101      	movs	r1, #1
 8008778:	6838      	ldr	r0, [r7, #0]
 800877a:	f000 fa87 	bl	8008c8c <prvAddCurrentTaskToDelayedList>
}
 800877e:	bf00      	nop
 8008780:	3710      	adds	r7, #16
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
 8008786:	bf00      	nop
 8008788:	20000d10 	.word	0x20000d10

0800878c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800878c:	b580      	push	{r7, lr}
 800878e:	b086      	sub	sp, #24
 8008790:	af00      	add	r7, sp, #0
 8008792:	60f8      	str	r0, [r7, #12]
 8008794:	60b9      	str	r1, [r7, #8]
 8008796:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d10b      	bne.n	80087b6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800879e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087a2:	f383 8811 	msr	BASEPRI, r3
 80087a6:	f3bf 8f6f 	isb	sy
 80087aa:	f3bf 8f4f 	dsb	sy
 80087ae:	617b      	str	r3, [r7, #20]
}
 80087b0:	bf00      	nop
 80087b2:	bf00      	nop
 80087b4:	e7fd      	b.n	80087b2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80087b6:	4b0a      	ldr	r3, [pc, #40]	@ (80087e0 <vTaskPlaceOnEventListRestricted+0x54>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3318      	adds	r3, #24
 80087bc:	4619      	mov	r1, r3
 80087be:	68f8      	ldr	r0, [r7, #12]
 80087c0:	f7fe fdfd 	bl	80073be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d002      	beq.n	80087d0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80087ca:	f04f 33ff 	mov.w	r3, #4294967295
 80087ce:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80087d0:	6879      	ldr	r1, [r7, #4]
 80087d2:	68b8      	ldr	r0, [r7, #8]
 80087d4:	f000 fa5a 	bl	8008c8c <prvAddCurrentTaskToDelayedList>
	}
 80087d8:	bf00      	nop
 80087da:	3718      	adds	r7, #24
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	20000d10 	.word	0x20000d10

080087e4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b086      	sub	sp, #24
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d10b      	bne.n	8008812 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80087fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fe:	f383 8811 	msr	BASEPRI, r3
 8008802:	f3bf 8f6f 	isb	sy
 8008806:	f3bf 8f4f 	dsb	sy
 800880a:	60fb      	str	r3, [r7, #12]
}
 800880c:	bf00      	nop
 800880e:	bf00      	nop
 8008810:	e7fd      	b.n	800880e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	3318      	adds	r3, #24
 8008816:	4618      	mov	r0, r3
 8008818:	f7fe fe2e 	bl	8007478 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800881c:	4b1d      	ldr	r3, [pc, #116]	@ (8008894 <xTaskRemoveFromEventList+0xb0>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d11d      	bne.n	8008860 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	3304      	adds	r3, #4
 8008828:	4618      	mov	r0, r3
 800882a:	f7fe fe25 	bl	8007478 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008832:	4b19      	ldr	r3, [pc, #100]	@ (8008898 <xTaskRemoveFromEventList+0xb4>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	429a      	cmp	r2, r3
 8008838:	d903      	bls.n	8008842 <xTaskRemoveFromEventList+0x5e>
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800883e:	4a16      	ldr	r2, [pc, #88]	@ (8008898 <xTaskRemoveFromEventList+0xb4>)
 8008840:	6013      	str	r3, [r2, #0]
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008846:	4613      	mov	r3, r2
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	4413      	add	r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	4a13      	ldr	r2, [pc, #76]	@ (800889c <xTaskRemoveFromEventList+0xb8>)
 8008850:	441a      	add	r2, r3
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	3304      	adds	r3, #4
 8008856:	4619      	mov	r1, r3
 8008858:	4610      	mov	r0, r2
 800885a:	f7fe fdb0 	bl	80073be <vListInsertEnd>
 800885e:	e005      	b.n	800886c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	3318      	adds	r3, #24
 8008864:	4619      	mov	r1, r3
 8008866:	480e      	ldr	r0, [pc, #56]	@ (80088a0 <xTaskRemoveFromEventList+0xbc>)
 8008868:	f7fe fda9 	bl	80073be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008870:	4b0c      	ldr	r3, [pc, #48]	@ (80088a4 <xTaskRemoveFromEventList+0xc0>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008876:	429a      	cmp	r2, r3
 8008878:	d905      	bls.n	8008886 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800887a:	2301      	movs	r3, #1
 800887c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800887e:	4b0a      	ldr	r3, [pc, #40]	@ (80088a8 <xTaskRemoveFromEventList+0xc4>)
 8008880:	2201      	movs	r2, #1
 8008882:	601a      	str	r2, [r3, #0]
 8008884:	e001      	b.n	800888a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008886:	2300      	movs	r3, #0
 8008888:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800888a:	697b      	ldr	r3, [r7, #20]
}
 800888c:	4618      	mov	r0, r3
 800888e:	3718      	adds	r7, #24
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}
 8008894:	2000120c 	.word	0x2000120c
 8008898:	200011ec 	.word	0x200011ec
 800889c:	20000d14 	.word	0x20000d14
 80088a0:	200011a4 	.word	0x200011a4
 80088a4:	20000d10 	.word	0x20000d10
 80088a8:	200011f8 	.word	0x200011f8

080088ac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80088ac:	b480      	push	{r7}
 80088ae:	b083      	sub	sp, #12
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80088b4:	4b06      	ldr	r3, [pc, #24]	@ (80088d0 <vTaskInternalSetTimeOutState+0x24>)
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80088bc:	4b05      	ldr	r3, [pc, #20]	@ (80088d4 <vTaskInternalSetTimeOutState+0x28>)
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	605a      	str	r2, [r3, #4]
}
 80088c4:	bf00      	nop
 80088c6:	370c      	adds	r7, #12
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr
 80088d0:	200011fc 	.word	0x200011fc
 80088d4:	200011e8 	.word	0x200011e8

080088d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b088      	sub	sp, #32
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
 80088e0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d10b      	bne.n	8008900 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80088e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ec:	f383 8811 	msr	BASEPRI, r3
 80088f0:	f3bf 8f6f 	isb	sy
 80088f4:	f3bf 8f4f 	dsb	sy
 80088f8:	613b      	str	r3, [r7, #16]
}
 80088fa:	bf00      	nop
 80088fc:	bf00      	nop
 80088fe:	e7fd      	b.n	80088fc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d10b      	bne.n	800891e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800890a:	f383 8811 	msr	BASEPRI, r3
 800890e:	f3bf 8f6f 	isb	sy
 8008912:	f3bf 8f4f 	dsb	sy
 8008916:	60fb      	str	r3, [r7, #12]
}
 8008918:	bf00      	nop
 800891a:	bf00      	nop
 800891c:	e7fd      	b.n	800891a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800891e:	f000 fe93 	bl	8009648 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008922:	4b1d      	ldr	r3, [pc, #116]	@ (8008998 <xTaskCheckForTimeOut+0xc0>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	69ba      	ldr	r2, [r7, #24]
 800892e:	1ad3      	subs	r3, r2, r3
 8008930:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800893a:	d102      	bne.n	8008942 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800893c:	2300      	movs	r3, #0
 800893e:	61fb      	str	r3, [r7, #28]
 8008940:	e023      	b.n	800898a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	4b15      	ldr	r3, [pc, #84]	@ (800899c <xTaskCheckForTimeOut+0xc4>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	429a      	cmp	r2, r3
 800894c:	d007      	beq.n	800895e <xTaskCheckForTimeOut+0x86>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	69ba      	ldr	r2, [r7, #24]
 8008954:	429a      	cmp	r2, r3
 8008956:	d302      	bcc.n	800895e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008958:	2301      	movs	r3, #1
 800895a:	61fb      	str	r3, [r7, #28]
 800895c:	e015      	b.n	800898a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	697a      	ldr	r2, [r7, #20]
 8008964:	429a      	cmp	r2, r3
 8008966:	d20b      	bcs.n	8008980 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	1ad2      	subs	r2, r2, r3
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f7ff ff99 	bl	80088ac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800897a:	2300      	movs	r3, #0
 800897c:	61fb      	str	r3, [r7, #28]
 800897e:	e004      	b.n	800898a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	2200      	movs	r2, #0
 8008984:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008986:	2301      	movs	r3, #1
 8008988:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800898a:	f000 fe8f 	bl	80096ac <vPortExitCritical>

	return xReturn;
 800898e:	69fb      	ldr	r3, [r7, #28]
}
 8008990:	4618      	mov	r0, r3
 8008992:	3720      	adds	r7, #32
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}
 8008998:	200011e8 	.word	0x200011e8
 800899c:	200011fc 	.word	0x200011fc

080089a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80089a0:	b480      	push	{r7}
 80089a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80089a4:	4b03      	ldr	r3, [pc, #12]	@ (80089b4 <vTaskMissedYield+0x14>)
 80089a6:	2201      	movs	r2, #1
 80089a8:	601a      	str	r2, [r3, #0]
}
 80089aa:	bf00      	nop
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr
 80089b4:	200011f8 	.word	0x200011f8

080089b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b082      	sub	sp, #8
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80089c0:	f000 f852 	bl	8008a68 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80089c4:	4b06      	ldr	r3, [pc, #24]	@ (80089e0 <prvIdleTask+0x28>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d9f9      	bls.n	80089c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80089cc:	4b05      	ldr	r3, [pc, #20]	@ (80089e4 <prvIdleTask+0x2c>)
 80089ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089d2:	601a      	str	r2, [r3, #0]
 80089d4:	f3bf 8f4f 	dsb	sy
 80089d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80089dc:	e7f0      	b.n	80089c0 <prvIdleTask+0x8>
 80089de:	bf00      	nop
 80089e0:	20000d14 	.word	0x20000d14
 80089e4:	e000ed04 	.word	0xe000ed04

080089e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80089ee:	2300      	movs	r3, #0
 80089f0:	607b      	str	r3, [r7, #4]
 80089f2:	e00c      	b.n	8008a0e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80089f4:	687a      	ldr	r2, [r7, #4]
 80089f6:	4613      	mov	r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	4413      	add	r3, r2
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	4a12      	ldr	r2, [pc, #72]	@ (8008a48 <prvInitialiseTaskLists+0x60>)
 8008a00:	4413      	add	r3, r2
 8008a02:	4618      	mov	r0, r3
 8008a04:	f7fe fcae 	bl	8007364 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	607b      	str	r3, [r7, #4]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2b37      	cmp	r3, #55	@ 0x37
 8008a12:	d9ef      	bls.n	80089f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008a14:	480d      	ldr	r0, [pc, #52]	@ (8008a4c <prvInitialiseTaskLists+0x64>)
 8008a16:	f7fe fca5 	bl	8007364 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008a1a:	480d      	ldr	r0, [pc, #52]	@ (8008a50 <prvInitialiseTaskLists+0x68>)
 8008a1c:	f7fe fca2 	bl	8007364 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008a20:	480c      	ldr	r0, [pc, #48]	@ (8008a54 <prvInitialiseTaskLists+0x6c>)
 8008a22:	f7fe fc9f 	bl	8007364 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008a26:	480c      	ldr	r0, [pc, #48]	@ (8008a58 <prvInitialiseTaskLists+0x70>)
 8008a28:	f7fe fc9c 	bl	8007364 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008a2c:	480b      	ldr	r0, [pc, #44]	@ (8008a5c <prvInitialiseTaskLists+0x74>)
 8008a2e:	f7fe fc99 	bl	8007364 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008a32:	4b0b      	ldr	r3, [pc, #44]	@ (8008a60 <prvInitialiseTaskLists+0x78>)
 8008a34:	4a05      	ldr	r2, [pc, #20]	@ (8008a4c <prvInitialiseTaskLists+0x64>)
 8008a36:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008a38:	4b0a      	ldr	r3, [pc, #40]	@ (8008a64 <prvInitialiseTaskLists+0x7c>)
 8008a3a:	4a05      	ldr	r2, [pc, #20]	@ (8008a50 <prvInitialiseTaskLists+0x68>)
 8008a3c:	601a      	str	r2, [r3, #0]
}
 8008a3e:	bf00      	nop
 8008a40:	3708      	adds	r7, #8
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	20000d14 	.word	0x20000d14
 8008a4c:	20001174 	.word	0x20001174
 8008a50:	20001188 	.word	0x20001188
 8008a54:	200011a4 	.word	0x200011a4
 8008a58:	200011b8 	.word	0x200011b8
 8008a5c:	200011d0 	.word	0x200011d0
 8008a60:	2000119c 	.word	0x2000119c
 8008a64:	200011a0 	.word	0x200011a0

08008a68 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b082      	sub	sp, #8
 8008a6c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a6e:	e019      	b.n	8008aa4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008a70:	f000 fdea 	bl	8009648 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a74:	4b10      	ldr	r3, [pc, #64]	@ (8008ab8 <prvCheckTasksWaitingTermination+0x50>)
 8008a76:	68db      	ldr	r3, [r3, #12]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	3304      	adds	r3, #4
 8008a80:	4618      	mov	r0, r3
 8008a82:	f7fe fcf9 	bl	8007478 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008a86:	4b0d      	ldr	r3, [pc, #52]	@ (8008abc <prvCheckTasksWaitingTermination+0x54>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	3b01      	subs	r3, #1
 8008a8c:	4a0b      	ldr	r2, [pc, #44]	@ (8008abc <prvCheckTasksWaitingTermination+0x54>)
 8008a8e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008a90:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac0 <prvCheckTasksWaitingTermination+0x58>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	3b01      	subs	r3, #1
 8008a96:	4a0a      	ldr	r2, [pc, #40]	@ (8008ac0 <prvCheckTasksWaitingTermination+0x58>)
 8008a98:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008a9a:	f000 fe07 	bl	80096ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 f810 	bl	8008ac4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008aa4:	4b06      	ldr	r3, [pc, #24]	@ (8008ac0 <prvCheckTasksWaitingTermination+0x58>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1e1      	bne.n	8008a70 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008aac:	bf00      	nop
 8008aae:	bf00      	nop
 8008ab0:	3708      	adds	r7, #8
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop
 8008ab8:	200011b8 	.word	0x200011b8
 8008abc:	200011e4 	.word	0x200011e4
 8008ac0:	200011cc 	.word	0x200011cc

08008ac4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	3354      	adds	r3, #84	@ 0x54
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f001 f9f9 	bl	8009ec8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d108      	bne.n	8008af2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f000 ff9f 	bl	8009a28 <vPortFree>
				vPortFree( pxTCB );
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 ff9c 	bl	8009a28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008af0:	e019      	b.n	8008b26 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	d103      	bne.n	8008b04 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f000 ff93 	bl	8009a28 <vPortFree>
	}
 8008b02:	e010      	b.n	8008b26 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	d00b      	beq.n	8008b26 <prvDeleteTCB+0x62>
	__asm volatile
 8008b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b12:	f383 8811 	msr	BASEPRI, r3
 8008b16:	f3bf 8f6f 	isb	sy
 8008b1a:	f3bf 8f4f 	dsb	sy
 8008b1e:	60fb      	str	r3, [r7, #12]
}
 8008b20:	bf00      	nop
 8008b22:	bf00      	nop
 8008b24:	e7fd      	b.n	8008b22 <prvDeleteTCB+0x5e>
	}
 8008b26:	bf00      	nop
 8008b28:	3710      	adds	r7, #16
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}
	...

08008b30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008b30:	b480      	push	{r7}
 8008b32:	b083      	sub	sp, #12
 8008b34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b36:	4b0c      	ldr	r3, [pc, #48]	@ (8008b68 <prvResetNextTaskUnblockTime+0x38>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d104      	bne.n	8008b4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008b40:	4b0a      	ldr	r3, [pc, #40]	@ (8008b6c <prvResetNextTaskUnblockTime+0x3c>)
 8008b42:	f04f 32ff 	mov.w	r2, #4294967295
 8008b46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008b48:	e008      	b.n	8008b5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b4a:	4b07      	ldr	r3, [pc, #28]	@ (8008b68 <prvResetNextTaskUnblockTime+0x38>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	68db      	ldr	r3, [r3, #12]
 8008b52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	4a04      	ldr	r2, [pc, #16]	@ (8008b6c <prvResetNextTaskUnblockTime+0x3c>)
 8008b5a:	6013      	str	r3, [r2, #0]
}
 8008b5c:	bf00      	nop
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr
 8008b68:	2000119c 	.word	0x2000119c
 8008b6c:	20001204 	.word	0x20001204

08008b70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008b76:	4b0b      	ldr	r3, [pc, #44]	@ (8008ba4 <xTaskGetSchedulerState+0x34>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d102      	bne.n	8008b84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	607b      	str	r3, [r7, #4]
 8008b82:	e008      	b.n	8008b96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b84:	4b08      	ldr	r3, [pc, #32]	@ (8008ba8 <xTaskGetSchedulerState+0x38>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d102      	bne.n	8008b92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008b8c:	2302      	movs	r3, #2
 8008b8e:	607b      	str	r3, [r7, #4]
 8008b90:	e001      	b.n	8008b96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008b92:	2300      	movs	r3, #0
 8008b94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008b96:	687b      	ldr	r3, [r7, #4]
	}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	370c      	adds	r7, #12
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr
 8008ba4:	200011f0 	.word	0x200011f0
 8008ba8:	2000120c 	.word	0x2000120c

08008bac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b086      	sub	sp, #24
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d058      	beq.n	8008c74 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008bc2:	4b2f      	ldr	r3, [pc, #188]	@ (8008c80 <xTaskPriorityDisinherit+0xd4>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	693a      	ldr	r2, [r7, #16]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d00b      	beq.n	8008be4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd0:	f383 8811 	msr	BASEPRI, r3
 8008bd4:	f3bf 8f6f 	isb	sy
 8008bd8:	f3bf 8f4f 	dsb	sy
 8008bdc:	60fb      	str	r3, [r7, #12]
}
 8008bde:	bf00      	nop
 8008be0:	bf00      	nop
 8008be2:	e7fd      	b.n	8008be0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008be4:	693b      	ldr	r3, [r7, #16]
 8008be6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d10b      	bne.n	8008c04 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf0:	f383 8811 	msr	BASEPRI, r3
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	f3bf 8f4f 	dsb	sy
 8008bfc:	60bb      	str	r3, [r7, #8]
}
 8008bfe:	bf00      	nop
 8008c00:	bf00      	nop
 8008c02:	e7fd      	b.n	8008c00 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c08:	1e5a      	subs	r2, r3, #1
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c16:	429a      	cmp	r2, r3
 8008c18:	d02c      	beq.n	8008c74 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d128      	bne.n	8008c74 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	3304      	adds	r3, #4
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7fe fc26 	bl	8007478 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c44:	4b0f      	ldr	r3, [pc, #60]	@ (8008c84 <xTaskPriorityDisinherit+0xd8>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d903      	bls.n	8008c54 <xTaskPriorityDisinherit+0xa8>
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c50:	4a0c      	ldr	r2, [pc, #48]	@ (8008c84 <xTaskPriorityDisinherit+0xd8>)
 8008c52:	6013      	str	r3, [r2, #0]
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c58:	4613      	mov	r3, r2
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	4413      	add	r3, r2
 8008c5e:	009b      	lsls	r3, r3, #2
 8008c60:	4a09      	ldr	r2, [pc, #36]	@ (8008c88 <xTaskPriorityDisinherit+0xdc>)
 8008c62:	441a      	add	r2, r3
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	3304      	adds	r3, #4
 8008c68:	4619      	mov	r1, r3
 8008c6a:	4610      	mov	r0, r2
 8008c6c:	f7fe fba7 	bl	80073be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008c70:	2301      	movs	r3, #1
 8008c72:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008c74:	697b      	ldr	r3, [r7, #20]
	}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3718      	adds	r7, #24
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}
 8008c7e:	bf00      	nop
 8008c80:	20000d10 	.word	0x20000d10
 8008c84:	200011ec 	.word	0x200011ec
 8008c88:	20000d14 	.word	0x20000d14

08008c8c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b084      	sub	sp, #16
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008c96:	4b21      	ldr	r3, [pc, #132]	@ (8008d1c <prvAddCurrentTaskToDelayedList+0x90>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c9c:	4b20      	ldr	r3, [pc, #128]	@ (8008d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	3304      	adds	r3, #4
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f7fe fbe8 	bl	8007478 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cae:	d10a      	bne.n	8008cc6 <prvAddCurrentTaskToDelayedList+0x3a>
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d007      	beq.n	8008cc6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8008d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3304      	adds	r3, #4
 8008cbc:	4619      	mov	r1, r3
 8008cbe:	4819      	ldr	r0, [pc, #100]	@ (8008d24 <prvAddCurrentTaskToDelayedList+0x98>)
 8008cc0:	f7fe fb7d 	bl	80073be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008cc4:	e026      	b.n	8008d14 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008cc6:	68fa      	ldr	r2, [r7, #12]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	4413      	add	r3, r2
 8008ccc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008cce:	4b14      	ldr	r3, [pc, #80]	@ (8008d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	68ba      	ldr	r2, [r7, #8]
 8008cd4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008cd6:	68ba      	ldr	r2, [r7, #8]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d209      	bcs.n	8008cf2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cde:	4b12      	ldr	r3, [pc, #72]	@ (8008d28 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8008d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	4619      	mov	r1, r3
 8008cea:	4610      	mov	r0, r2
 8008cec:	f7fe fb8b 	bl	8007406 <vListInsert>
}
 8008cf0:	e010      	b.n	8008d14 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8008d2c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008cf4:	681a      	ldr	r2, [r3, #0]
 8008cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8008d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	3304      	adds	r3, #4
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	4610      	mov	r0, r2
 8008d00:	f7fe fb81 	bl	8007406 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008d04:	4b0a      	ldr	r3, [pc, #40]	@ (8008d30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	68ba      	ldr	r2, [r7, #8]
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d202      	bcs.n	8008d14 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008d0e:	4a08      	ldr	r2, [pc, #32]	@ (8008d30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	6013      	str	r3, [r2, #0]
}
 8008d14:	bf00      	nop
 8008d16:	3710      	adds	r7, #16
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	200011e8 	.word	0x200011e8
 8008d20:	20000d10 	.word	0x20000d10
 8008d24:	200011d0 	.word	0x200011d0
 8008d28:	200011a0 	.word	0x200011a0
 8008d2c:	2000119c 	.word	0x2000119c
 8008d30:	20001204 	.word	0x20001204

08008d34 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b08a      	sub	sp, #40	@ 0x28
 8008d38:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008d3e:	f000 fb13 	bl	8009368 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008d42:	4b1d      	ldr	r3, [pc, #116]	@ (8008db8 <xTimerCreateTimerTask+0x84>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d021      	beq.n	8008d8e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008d52:	1d3a      	adds	r2, r7, #4
 8008d54:	f107 0108 	add.w	r1, r7, #8
 8008d58:	f107 030c 	add.w	r3, r7, #12
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f7fe fae7 	bl	8007330 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008d62:	6879      	ldr	r1, [r7, #4]
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	9202      	str	r2, [sp, #8]
 8008d6a:	9301      	str	r3, [sp, #4]
 8008d6c:	2302      	movs	r3, #2
 8008d6e:	9300      	str	r3, [sp, #0]
 8008d70:	2300      	movs	r3, #0
 8008d72:	460a      	mov	r2, r1
 8008d74:	4911      	ldr	r1, [pc, #68]	@ (8008dbc <xTimerCreateTimerTask+0x88>)
 8008d76:	4812      	ldr	r0, [pc, #72]	@ (8008dc0 <xTimerCreateTimerTask+0x8c>)
 8008d78:	f7ff f8a2 	bl	8007ec0 <xTaskCreateStatic>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	4a11      	ldr	r2, [pc, #68]	@ (8008dc4 <xTimerCreateTimerTask+0x90>)
 8008d80:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008d82:	4b10      	ldr	r3, [pc, #64]	@ (8008dc4 <xTimerCreateTimerTask+0x90>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d001      	beq.n	8008d8e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d10b      	bne.n	8008dac <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d98:	f383 8811 	msr	BASEPRI, r3
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	613b      	str	r3, [r7, #16]
}
 8008da6:	bf00      	nop
 8008da8:	bf00      	nop
 8008daa:	e7fd      	b.n	8008da8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008dac:	697b      	ldr	r3, [r7, #20]
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3718      	adds	r7, #24
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	bf00      	nop
 8008db8:	20001240 	.word	0x20001240
 8008dbc:	0800ac04 	.word	0x0800ac04
 8008dc0:	08008f01 	.word	0x08008f01
 8008dc4:	20001244 	.word	0x20001244

08008dc8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b08a      	sub	sp, #40	@ 0x28
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	60f8      	str	r0, [r7, #12]
 8008dd0:	60b9      	str	r1, [r7, #8]
 8008dd2:	607a      	str	r2, [r7, #4]
 8008dd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d10b      	bne.n	8008df8 <xTimerGenericCommand+0x30>
	__asm volatile
 8008de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de4:	f383 8811 	msr	BASEPRI, r3
 8008de8:	f3bf 8f6f 	isb	sy
 8008dec:	f3bf 8f4f 	dsb	sy
 8008df0:	623b      	str	r3, [r7, #32]
}
 8008df2:	bf00      	nop
 8008df4:	bf00      	nop
 8008df6:	e7fd      	b.n	8008df4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008df8:	4b19      	ldr	r3, [pc, #100]	@ (8008e60 <xTimerGenericCommand+0x98>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d02a      	beq.n	8008e56 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	2b05      	cmp	r3, #5
 8008e10:	dc18      	bgt.n	8008e44 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008e12:	f7ff fead 	bl	8008b70 <xTaskGetSchedulerState>
 8008e16:	4603      	mov	r3, r0
 8008e18:	2b02      	cmp	r3, #2
 8008e1a:	d109      	bne.n	8008e30 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008e1c:	4b10      	ldr	r3, [pc, #64]	@ (8008e60 <xTimerGenericCommand+0x98>)
 8008e1e:	6818      	ldr	r0, [r3, #0]
 8008e20:	f107 0110 	add.w	r1, r7, #16
 8008e24:	2300      	movs	r3, #0
 8008e26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e28:	f7fe fc5a 	bl	80076e0 <xQueueGenericSend>
 8008e2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008e2e:	e012      	b.n	8008e56 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008e30:	4b0b      	ldr	r3, [pc, #44]	@ (8008e60 <xTimerGenericCommand+0x98>)
 8008e32:	6818      	ldr	r0, [r3, #0]
 8008e34:	f107 0110 	add.w	r1, r7, #16
 8008e38:	2300      	movs	r3, #0
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f7fe fc50 	bl	80076e0 <xQueueGenericSend>
 8008e40:	6278      	str	r0, [r7, #36]	@ 0x24
 8008e42:	e008      	b.n	8008e56 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008e44:	4b06      	ldr	r3, [pc, #24]	@ (8008e60 <xTimerGenericCommand+0x98>)
 8008e46:	6818      	ldr	r0, [r3, #0]
 8008e48:	f107 0110 	add.w	r1, r7, #16
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	683a      	ldr	r2, [r7, #0]
 8008e50:	f7fe fd48 	bl	80078e4 <xQueueGenericSendFromISR>
 8008e54:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3728      	adds	r7, #40	@ 0x28
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}
 8008e60:	20001240 	.word	0x20001240

08008e64 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b088      	sub	sp, #32
 8008e68:	af02      	add	r7, sp, #8
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e6e:	4b23      	ldr	r3, [pc, #140]	@ (8008efc <prvProcessExpiredTimer+0x98>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68db      	ldr	r3, [r3, #12]
 8008e74:	68db      	ldr	r3, [r3, #12]
 8008e76:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	3304      	adds	r3, #4
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f7fe fafb 	bl	8007478 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e88:	f003 0304 	and.w	r3, r3, #4
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d023      	beq.n	8008ed8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008e90:	697b      	ldr	r3, [r7, #20]
 8008e92:	699a      	ldr	r2, [r3, #24]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	18d1      	adds	r1, r2, r3
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	6978      	ldr	r0, [r7, #20]
 8008e9e:	f000 f8d5 	bl	800904c <prvInsertTimerInActiveList>
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d020      	beq.n	8008eea <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	9300      	str	r3, [sp, #0]
 8008eac:	2300      	movs	r3, #0
 8008eae:	687a      	ldr	r2, [r7, #4]
 8008eb0:	2100      	movs	r1, #0
 8008eb2:	6978      	ldr	r0, [r7, #20]
 8008eb4:	f7ff ff88 	bl	8008dc8 <xTimerGenericCommand>
 8008eb8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d114      	bne.n	8008eea <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec4:	f383 8811 	msr	BASEPRI, r3
 8008ec8:	f3bf 8f6f 	isb	sy
 8008ecc:	f3bf 8f4f 	dsb	sy
 8008ed0:	60fb      	str	r3, [r7, #12]
}
 8008ed2:	bf00      	nop
 8008ed4:	bf00      	nop
 8008ed6:	e7fd      	b.n	8008ed4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ede:	f023 0301 	bic.w	r3, r3, #1
 8008ee2:	b2da      	uxtb	r2, r3
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	6a1b      	ldr	r3, [r3, #32]
 8008eee:	6978      	ldr	r0, [r7, #20]
 8008ef0:	4798      	blx	r3
}
 8008ef2:	bf00      	nop
 8008ef4:	3718      	adds	r7, #24
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
 8008efa:	bf00      	nop
 8008efc:	20001238 	.word	0x20001238

08008f00 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f08:	f107 0308 	add.w	r3, r7, #8
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f000 f859 	bl	8008fc4 <prvGetNextExpireTime>
 8008f12:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	4619      	mov	r1, r3
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f000 f805 	bl	8008f28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008f1e:	f000 f8d7 	bl	80090d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f22:	bf00      	nop
 8008f24:	e7f0      	b.n	8008f08 <prvTimerTask+0x8>
	...

08008f28 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
 8008f30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008f32:	f7ff fa29 	bl	8008388 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f36:	f107 0308 	add.w	r3, r7, #8
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f000 f866 	bl	800900c <prvSampleTimeNow>
 8008f40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d130      	bne.n	8008faa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d10a      	bne.n	8008f64 <prvProcessTimerOrBlockTask+0x3c>
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d806      	bhi.n	8008f64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008f56:	f7ff fa25 	bl	80083a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008f5a:	68f9      	ldr	r1, [r7, #12]
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f7ff ff81 	bl	8008e64 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008f62:	e024      	b.n	8008fae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d008      	beq.n	8008f7c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008f6a:	4b13      	ldr	r3, [pc, #76]	@ (8008fb8 <prvProcessTimerOrBlockTask+0x90>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d101      	bne.n	8008f78 <prvProcessTimerOrBlockTask+0x50>
 8008f74:	2301      	movs	r3, #1
 8008f76:	e000      	b.n	8008f7a <prvProcessTimerOrBlockTask+0x52>
 8008f78:	2300      	movs	r3, #0
 8008f7a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8008fbc <prvProcessTimerOrBlockTask+0x94>)
 8008f7e:	6818      	ldr	r0, [r3, #0]
 8008f80:	687a      	ldr	r2, [r7, #4]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	1ad3      	subs	r3, r2, r3
 8008f86:	683a      	ldr	r2, [r7, #0]
 8008f88:	4619      	mov	r1, r3
 8008f8a:	f7fe ff65 	bl	8007e58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008f8e:	f7ff fa09 	bl	80083a4 <xTaskResumeAll>
 8008f92:	4603      	mov	r3, r0
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d10a      	bne.n	8008fae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008f98:	4b09      	ldr	r3, [pc, #36]	@ (8008fc0 <prvProcessTimerOrBlockTask+0x98>)
 8008f9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f9e:	601a      	str	r2, [r3, #0]
 8008fa0:	f3bf 8f4f 	dsb	sy
 8008fa4:	f3bf 8f6f 	isb	sy
}
 8008fa8:	e001      	b.n	8008fae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008faa:	f7ff f9fb 	bl	80083a4 <xTaskResumeAll>
}
 8008fae:	bf00      	nop
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	2000123c 	.word	0x2000123c
 8008fbc:	20001240 	.word	0x20001240
 8008fc0:	e000ed04 	.word	0xe000ed04

08008fc4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b085      	sub	sp, #20
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8009008 <prvGetNextExpireTime+0x44>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d101      	bne.n	8008fda <prvGetNextExpireTime+0x16>
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	e000      	b.n	8008fdc <prvGetNextExpireTime+0x18>
 8008fda:	2200      	movs	r2, #0
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d105      	bne.n	8008ff4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008fe8:	4b07      	ldr	r3, [pc, #28]	@ (8009008 <prvGetNextExpireTime+0x44>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	60fb      	str	r3, [r7, #12]
 8008ff2:	e001      	b.n	8008ff8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3714      	adds	r7, #20
 8008ffe:	46bd      	mov	sp, r7
 8009000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop
 8009008:	20001238 	.word	0x20001238

0800900c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009014:	f7ff fa64 	bl	80084e0 <xTaskGetTickCount>
 8009018:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800901a:	4b0b      	ldr	r3, [pc, #44]	@ (8009048 <prvSampleTimeNow+0x3c>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	68fa      	ldr	r2, [r7, #12]
 8009020:	429a      	cmp	r2, r3
 8009022:	d205      	bcs.n	8009030 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009024:	f000 f93a 	bl	800929c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	601a      	str	r2, [r3, #0]
 800902e:	e002      	b.n	8009036 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2200      	movs	r2, #0
 8009034:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009036:	4a04      	ldr	r2, [pc, #16]	@ (8009048 <prvSampleTimeNow+0x3c>)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800903c:	68fb      	ldr	r3, [r7, #12]
}
 800903e:	4618      	mov	r0, r3
 8009040:	3710      	adds	r7, #16
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	20001248 	.word	0x20001248

0800904c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af00      	add	r7, sp, #0
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	607a      	str	r2, [r7, #4]
 8009058:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800905a:	2300      	movs	r3, #0
 800905c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	68ba      	ldr	r2, [r7, #8]
 8009062:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800906a:	68ba      	ldr	r2, [r7, #8]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	429a      	cmp	r2, r3
 8009070:	d812      	bhi.n	8009098 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009072:	687a      	ldr	r2, [r7, #4]
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	1ad2      	subs	r2, r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	699b      	ldr	r3, [r3, #24]
 800907c:	429a      	cmp	r2, r3
 800907e:	d302      	bcc.n	8009086 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009080:	2301      	movs	r3, #1
 8009082:	617b      	str	r3, [r7, #20]
 8009084:	e01b      	b.n	80090be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009086:	4b10      	ldr	r3, [pc, #64]	@ (80090c8 <prvInsertTimerInActiveList+0x7c>)
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	3304      	adds	r3, #4
 800908e:	4619      	mov	r1, r3
 8009090:	4610      	mov	r0, r2
 8009092:	f7fe f9b8 	bl	8007406 <vListInsert>
 8009096:	e012      	b.n	80090be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	429a      	cmp	r2, r3
 800909e:	d206      	bcs.n	80090ae <prvInsertTimerInActiveList+0x62>
 80090a0:	68ba      	ldr	r2, [r7, #8]
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d302      	bcc.n	80090ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80090a8:	2301      	movs	r3, #1
 80090aa:	617b      	str	r3, [r7, #20]
 80090ac:	e007      	b.n	80090be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80090ae:	4b07      	ldr	r3, [pc, #28]	@ (80090cc <prvInsertTimerInActiveList+0x80>)
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	3304      	adds	r3, #4
 80090b6:	4619      	mov	r1, r3
 80090b8:	4610      	mov	r0, r2
 80090ba:	f7fe f9a4 	bl	8007406 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80090be:	697b      	ldr	r3, [r7, #20]
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3718      	adds	r7, #24
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}
 80090c8:	2000123c 	.word	0x2000123c
 80090cc:	20001238 	.word	0x20001238

080090d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b08e      	sub	sp, #56	@ 0x38
 80090d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80090d6:	e0ce      	b.n	8009276 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	da19      	bge.n	8009112 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80090de:	1d3b      	adds	r3, r7, #4
 80090e0:	3304      	adds	r3, #4
 80090e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80090e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d10b      	bne.n	8009102 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80090ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ee:	f383 8811 	msr	BASEPRI, r3
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	f3bf 8f4f 	dsb	sy
 80090fa:	61fb      	str	r3, [r7, #28]
}
 80090fc:	bf00      	nop
 80090fe:	bf00      	nop
 8009100:	e7fd      	b.n	80090fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009108:	6850      	ldr	r0, [r2, #4]
 800910a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800910c:	6892      	ldr	r2, [r2, #8]
 800910e:	4611      	mov	r1, r2
 8009110:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2b00      	cmp	r3, #0
 8009116:	f2c0 80ae 	blt.w	8009276 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800911e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009120:	695b      	ldr	r3, [r3, #20]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d004      	beq.n	8009130 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009128:	3304      	adds	r3, #4
 800912a:	4618      	mov	r0, r3
 800912c:	f7fe f9a4 	bl	8007478 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009130:	463b      	mov	r3, r7
 8009132:	4618      	mov	r0, r3
 8009134:	f7ff ff6a 	bl	800900c <prvSampleTimeNow>
 8009138:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2b09      	cmp	r3, #9
 800913e:	f200 8097 	bhi.w	8009270 <prvProcessReceivedCommands+0x1a0>
 8009142:	a201      	add	r2, pc, #4	@ (adr r2, 8009148 <prvProcessReceivedCommands+0x78>)
 8009144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009148:	08009171 	.word	0x08009171
 800914c:	08009171 	.word	0x08009171
 8009150:	08009171 	.word	0x08009171
 8009154:	080091e7 	.word	0x080091e7
 8009158:	080091fb 	.word	0x080091fb
 800915c:	08009247 	.word	0x08009247
 8009160:	08009171 	.word	0x08009171
 8009164:	08009171 	.word	0x08009171
 8009168:	080091e7 	.word	0x080091e7
 800916c:	080091fb 	.word	0x080091fb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009172:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009176:	f043 0301 	orr.w	r3, r3, #1
 800917a:	b2da      	uxtb	r2, r3
 800917c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009182:	68ba      	ldr	r2, [r7, #8]
 8009184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009186:	699b      	ldr	r3, [r3, #24]
 8009188:	18d1      	adds	r1, r2, r3
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800918e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009190:	f7ff ff5c 	bl	800904c <prvInsertTimerInActiveList>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d06c      	beq.n	8009274 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800919a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800919c:	6a1b      	ldr	r3, [r3, #32]
 800919e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80091a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80091a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091a8:	f003 0304 	and.w	r3, r3, #4
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d061      	beq.n	8009274 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80091b0:	68ba      	ldr	r2, [r7, #8]
 80091b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091b4:	699b      	ldr	r3, [r3, #24]
 80091b6:	441a      	add	r2, r3
 80091b8:	2300      	movs	r3, #0
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	2300      	movs	r3, #0
 80091be:	2100      	movs	r1, #0
 80091c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80091c2:	f7ff fe01 	bl	8008dc8 <xTimerGenericCommand>
 80091c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80091c8:	6a3b      	ldr	r3, [r7, #32]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d152      	bne.n	8009274 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80091ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d2:	f383 8811 	msr	BASEPRI, r3
 80091d6:	f3bf 8f6f 	isb	sy
 80091da:	f3bf 8f4f 	dsb	sy
 80091de:	61bb      	str	r3, [r7, #24]
}
 80091e0:	bf00      	nop
 80091e2:	bf00      	nop
 80091e4:	e7fd      	b.n	80091e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80091e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091ec:	f023 0301 	bic.w	r3, r3, #1
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80091f8:	e03d      	b.n	8009276 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80091fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009200:	f043 0301 	orr.w	r3, r3, #1
 8009204:	b2da      	uxtb	r2, r3
 8009206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009208:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800920c:	68ba      	ldr	r2, [r7, #8]
 800920e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009210:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009214:	699b      	ldr	r3, [r3, #24]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d10b      	bne.n	8009232 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800921a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800921e:	f383 8811 	msr	BASEPRI, r3
 8009222:	f3bf 8f6f 	isb	sy
 8009226:	f3bf 8f4f 	dsb	sy
 800922a:	617b      	str	r3, [r7, #20]
}
 800922c:	bf00      	nop
 800922e:	bf00      	nop
 8009230:	e7fd      	b.n	800922e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009232:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009234:	699a      	ldr	r2, [r3, #24]
 8009236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009238:	18d1      	adds	r1, r2, r3
 800923a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800923c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800923e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009240:	f7ff ff04 	bl	800904c <prvInsertTimerInActiveList>
					break;
 8009244:	e017      	b.n	8009276 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009248:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800924c:	f003 0302 	and.w	r3, r3, #2
 8009250:	2b00      	cmp	r3, #0
 8009252:	d103      	bne.n	800925c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009254:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009256:	f000 fbe7 	bl	8009a28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800925a:	e00c      	b.n	8009276 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800925c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800925e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009262:	f023 0301 	bic.w	r3, r3, #1
 8009266:	b2da      	uxtb	r2, r3
 8009268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800926a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800926e:	e002      	b.n	8009276 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009270:	bf00      	nop
 8009272:	e000      	b.n	8009276 <prvProcessReceivedCommands+0x1a6>
					break;
 8009274:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009276:	4b08      	ldr	r3, [pc, #32]	@ (8009298 <prvProcessReceivedCommands+0x1c8>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	1d39      	adds	r1, r7, #4
 800927c:	2200      	movs	r2, #0
 800927e:	4618      	mov	r0, r3
 8009280:	f7fe fbce 	bl	8007a20 <xQueueReceive>
 8009284:	4603      	mov	r3, r0
 8009286:	2b00      	cmp	r3, #0
 8009288:	f47f af26 	bne.w	80090d8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800928c:	bf00      	nop
 800928e:	bf00      	nop
 8009290:	3730      	adds	r7, #48	@ 0x30
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}
 8009296:	bf00      	nop
 8009298:	20001240 	.word	0x20001240

0800929c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b088      	sub	sp, #32
 80092a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80092a2:	e049      	b.n	8009338 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80092a4:	4b2e      	ldr	r3, [pc, #184]	@ (8009360 <prvSwitchTimerLists+0xc4>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	68db      	ldr	r3, [r3, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092ae:	4b2c      	ldr	r3, [pc, #176]	@ (8009360 <prvSwitchTimerLists+0xc4>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	3304      	adds	r3, #4
 80092bc:	4618      	mov	r0, r3
 80092be:	f7fe f8db 	bl	8007478 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	6a1b      	ldr	r3, [r3, #32]
 80092c6:	68f8      	ldr	r0, [r7, #12]
 80092c8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092d0:	f003 0304 	and.w	r3, r3, #4
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d02f      	beq.n	8009338 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	699b      	ldr	r3, [r3, #24]
 80092dc:	693a      	ldr	r2, [r7, #16]
 80092de:	4413      	add	r3, r2
 80092e0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80092e2:	68ba      	ldr	r2, [r7, #8]
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d90e      	bls.n	8009308 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	68ba      	ldr	r2, [r7, #8]
 80092ee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80092f6:	4b1a      	ldr	r3, [pc, #104]	@ (8009360 <prvSwitchTimerLists+0xc4>)
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	3304      	adds	r3, #4
 80092fe:	4619      	mov	r1, r3
 8009300:	4610      	mov	r0, r2
 8009302:	f7fe f880 	bl	8007406 <vListInsert>
 8009306:	e017      	b.n	8009338 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009308:	2300      	movs	r3, #0
 800930a:	9300      	str	r3, [sp, #0]
 800930c:	2300      	movs	r3, #0
 800930e:	693a      	ldr	r2, [r7, #16]
 8009310:	2100      	movs	r1, #0
 8009312:	68f8      	ldr	r0, [r7, #12]
 8009314:	f7ff fd58 	bl	8008dc8 <xTimerGenericCommand>
 8009318:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d10b      	bne.n	8009338 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009324:	f383 8811 	msr	BASEPRI, r3
 8009328:	f3bf 8f6f 	isb	sy
 800932c:	f3bf 8f4f 	dsb	sy
 8009330:	603b      	str	r3, [r7, #0]
}
 8009332:	bf00      	nop
 8009334:	bf00      	nop
 8009336:	e7fd      	b.n	8009334 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009338:	4b09      	ldr	r3, [pc, #36]	@ (8009360 <prvSwitchTimerLists+0xc4>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d1b0      	bne.n	80092a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009342:	4b07      	ldr	r3, [pc, #28]	@ (8009360 <prvSwitchTimerLists+0xc4>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009348:	4b06      	ldr	r3, [pc, #24]	@ (8009364 <prvSwitchTimerLists+0xc8>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4a04      	ldr	r2, [pc, #16]	@ (8009360 <prvSwitchTimerLists+0xc4>)
 800934e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009350:	4a04      	ldr	r2, [pc, #16]	@ (8009364 <prvSwitchTimerLists+0xc8>)
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	6013      	str	r3, [r2, #0]
}
 8009356:	bf00      	nop
 8009358:	3718      	adds	r7, #24
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}
 800935e:	bf00      	nop
 8009360:	20001238 	.word	0x20001238
 8009364:	2000123c 	.word	0x2000123c

08009368 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800936e:	f000 f96b 	bl	8009648 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009372:	4b15      	ldr	r3, [pc, #84]	@ (80093c8 <prvCheckForValidListAndQueue+0x60>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d120      	bne.n	80093bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800937a:	4814      	ldr	r0, [pc, #80]	@ (80093cc <prvCheckForValidListAndQueue+0x64>)
 800937c:	f7fd fff2 	bl	8007364 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009380:	4813      	ldr	r0, [pc, #76]	@ (80093d0 <prvCheckForValidListAndQueue+0x68>)
 8009382:	f7fd ffef 	bl	8007364 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009386:	4b13      	ldr	r3, [pc, #76]	@ (80093d4 <prvCheckForValidListAndQueue+0x6c>)
 8009388:	4a10      	ldr	r2, [pc, #64]	@ (80093cc <prvCheckForValidListAndQueue+0x64>)
 800938a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800938c:	4b12      	ldr	r3, [pc, #72]	@ (80093d8 <prvCheckForValidListAndQueue+0x70>)
 800938e:	4a10      	ldr	r2, [pc, #64]	@ (80093d0 <prvCheckForValidListAndQueue+0x68>)
 8009390:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009392:	2300      	movs	r3, #0
 8009394:	9300      	str	r3, [sp, #0]
 8009396:	4b11      	ldr	r3, [pc, #68]	@ (80093dc <prvCheckForValidListAndQueue+0x74>)
 8009398:	4a11      	ldr	r2, [pc, #68]	@ (80093e0 <prvCheckForValidListAndQueue+0x78>)
 800939a:	2110      	movs	r1, #16
 800939c:	200a      	movs	r0, #10
 800939e:	f7fe f8ff 	bl	80075a0 <xQueueGenericCreateStatic>
 80093a2:	4603      	mov	r3, r0
 80093a4:	4a08      	ldr	r2, [pc, #32]	@ (80093c8 <prvCheckForValidListAndQueue+0x60>)
 80093a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80093a8:	4b07      	ldr	r3, [pc, #28]	@ (80093c8 <prvCheckForValidListAndQueue+0x60>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d005      	beq.n	80093bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80093b0:	4b05      	ldr	r3, [pc, #20]	@ (80093c8 <prvCheckForValidListAndQueue+0x60>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	490b      	ldr	r1, [pc, #44]	@ (80093e4 <prvCheckForValidListAndQueue+0x7c>)
 80093b6:	4618      	mov	r0, r3
 80093b8:	f7fe fd24 	bl	8007e04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80093bc:	f000 f976 	bl	80096ac <vPortExitCritical>
}
 80093c0:	bf00      	nop
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
 80093c6:	bf00      	nop
 80093c8:	20001240 	.word	0x20001240
 80093cc:	20001210 	.word	0x20001210
 80093d0:	20001224 	.word	0x20001224
 80093d4:	20001238 	.word	0x20001238
 80093d8:	2000123c 	.word	0x2000123c
 80093dc:	200012ec 	.word	0x200012ec
 80093e0:	2000124c 	.word	0x2000124c
 80093e4:	0800ac0c 	.word	0x0800ac0c

080093e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80093e8:	b480      	push	{r7}
 80093ea:	b085      	sub	sp, #20
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	60b9      	str	r1, [r7, #8]
 80093f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	3b04      	subs	r3, #4
 80093f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009400:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	3b04      	subs	r3, #4
 8009406:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	f023 0201 	bic.w	r2, r3, #1
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	3b04      	subs	r3, #4
 8009416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009418:	4a0c      	ldr	r2, [pc, #48]	@ (800944c <pxPortInitialiseStack+0x64>)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	3b14      	subs	r3, #20
 8009422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	3b04      	subs	r3, #4
 800942e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f06f 0202 	mvn.w	r2, #2
 8009436:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	3b20      	subs	r3, #32
 800943c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800943e:	68fb      	ldr	r3, [r7, #12]
}
 8009440:	4618      	mov	r0, r3
 8009442:	3714      	adds	r7, #20
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr
 800944c:	08009451 	.word	0x08009451

08009450 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009450:	b480      	push	{r7}
 8009452:	b085      	sub	sp, #20
 8009454:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009456:	2300      	movs	r3, #0
 8009458:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800945a:	4b13      	ldr	r3, [pc, #76]	@ (80094a8 <prvTaskExitError+0x58>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009462:	d00b      	beq.n	800947c <prvTaskExitError+0x2c>
	__asm volatile
 8009464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009468:	f383 8811 	msr	BASEPRI, r3
 800946c:	f3bf 8f6f 	isb	sy
 8009470:	f3bf 8f4f 	dsb	sy
 8009474:	60fb      	str	r3, [r7, #12]
}
 8009476:	bf00      	nop
 8009478:	bf00      	nop
 800947a:	e7fd      	b.n	8009478 <prvTaskExitError+0x28>
	__asm volatile
 800947c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009480:	f383 8811 	msr	BASEPRI, r3
 8009484:	f3bf 8f6f 	isb	sy
 8009488:	f3bf 8f4f 	dsb	sy
 800948c:	60bb      	str	r3, [r7, #8]
}
 800948e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009490:	bf00      	nop
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d0fc      	beq.n	8009492 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009498:	bf00      	nop
 800949a:	bf00      	nop
 800949c:	3714      	adds	r7, #20
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop
 80094a8:	2000000c 	.word	0x2000000c
 80094ac:	00000000 	.word	0x00000000

080094b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80094b0:	4b07      	ldr	r3, [pc, #28]	@ (80094d0 <pxCurrentTCBConst2>)
 80094b2:	6819      	ldr	r1, [r3, #0]
 80094b4:	6808      	ldr	r0, [r1, #0]
 80094b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ba:	f380 8809 	msr	PSP, r0
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	f04f 0000 	mov.w	r0, #0
 80094c6:	f380 8811 	msr	BASEPRI, r0
 80094ca:	4770      	bx	lr
 80094cc:	f3af 8000 	nop.w

080094d0 <pxCurrentTCBConst2>:
 80094d0:	20000d10 	.word	0x20000d10
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80094d4:	bf00      	nop
 80094d6:	bf00      	nop

080094d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80094d8:	4808      	ldr	r0, [pc, #32]	@ (80094fc <prvPortStartFirstTask+0x24>)
 80094da:	6800      	ldr	r0, [r0, #0]
 80094dc:	6800      	ldr	r0, [r0, #0]
 80094de:	f380 8808 	msr	MSP, r0
 80094e2:	f04f 0000 	mov.w	r0, #0
 80094e6:	f380 8814 	msr	CONTROL, r0
 80094ea:	b662      	cpsie	i
 80094ec:	b661      	cpsie	f
 80094ee:	f3bf 8f4f 	dsb	sy
 80094f2:	f3bf 8f6f 	isb	sy
 80094f6:	df00      	svc	0
 80094f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80094fa:	bf00      	nop
 80094fc:	e000ed08 	.word	0xe000ed08

08009500 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b086      	sub	sp, #24
 8009504:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009506:	4b47      	ldr	r3, [pc, #284]	@ (8009624 <xPortStartScheduler+0x124>)
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4a47      	ldr	r2, [pc, #284]	@ (8009628 <xPortStartScheduler+0x128>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d10b      	bne.n	8009528 <xPortStartScheduler+0x28>
	__asm volatile
 8009510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009514:	f383 8811 	msr	BASEPRI, r3
 8009518:	f3bf 8f6f 	isb	sy
 800951c:	f3bf 8f4f 	dsb	sy
 8009520:	613b      	str	r3, [r7, #16]
}
 8009522:	bf00      	nop
 8009524:	bf00      	nop
 8009526:	e7fd      	b.n	8009524 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009528:	4b3e      	ldr	r3, [pc, #248]	@ (8009624 <xPortStartScheduler+0x124>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a3f      	ldr	r2, [pc, #252]	@ (800962c <xPortStartScheduler+0x12c>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d10b      	bne.n	800954a <xPortStartScheduler+0x4a>
	__asm volatile
 8009532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009536:	f383 8811 	msr	BASEPRI, r3
 800953a:	f3bf 8f6f 	isb	sy
 800953e:	f3bf 8f4f 	dsb	sy
 8009542:	60fb      	str	r3, [r7, #12]
}
 8009544:	bf00      	nop
 8009546:	bf00      	nop
 8009548:	e7fd      	b.n	8009546 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800954a:	4b39      	ldr	r3, [pc, #228]	@ (8009630 <xPortStartScheduler+0x130>)
 800954c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	781b      	ldrb	r3, [r3, #0]
 8009552:	b2db      	uxtb	r3, r3
 8009554:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	22ff      	movs	r2, #255	@ 0xff
 800955a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	781b      	ldrb	r3, [r3, #0]
 8009560:	b2db      	uxtb	r3, r3
 8009562:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009564:	78fb      	ldrb	r3, [r7, #3]
 8009566:	b2db      	uxtb	r3, r3
 8009568:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800956c:	b2da      	uxtb	r2, r3
 800956e:	4b31      	ldr	r3, [pc, #196]	@ (8009634 <xPortStartScheduler+0x134>)
 8009570:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009572:	4b31      	ldr	r3, [pc, #196]	@ (8009638 <xPortStartScheduler+0x138>)
 8009574:	2207      	movs	r2, #7
 8009576:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009578:	e009      	b.n	800958e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800957a:	4b2f      	ldr	r3, [pc, #188]	@ (8009638 <xPortStartScheduler+0x138>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	3b01      	subs	r3, #1
 8009580:	4a2d      	ldr	r2, [pc, #180]	@ (8009638 <xPortStartScheduler+0x138>)
 8009582:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009584:	78fb      	ldrb	r3, [r7, #3]
 8009586:	b2db      	uxtb	r3, r3
 8009588:	005b      	lsls	r3, r3, #1
 800958a:	b2db      	uxtb	r3, r3
 800958c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800958e:	78fb      	ldrb	r3, [r7, #3]
 8009590:	b2db      	uxtb	r3, r3
 8009592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009596:	2b80      	cmp	r3, #128	@ 0x80
 8009598:	d0ef      	beq.n	800957a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800959a:	4b27      	ldr	r3, [pc, #156]	@ (8009638 <xPortStartScheduler+0x138>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f1c3 0307 	rsb	r3, r3, #7
 80095a2:	2b04      	cmp	r3, #4
 80095a4:	d00b      	beq.n	80095be <xPortStartScheduler+0xbe>
	__asm volatile
 80095a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095aa:	f383 8811 	msr	BASEPRI, r3
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f3bf 8f4f 	dsb	sy
 80095b6:	60bb      	str	r3, [r7, #8]
}
 80095b8:	bf00      	nop
 80095ba:	bf00      	nop
 80095bc:	e7fd      	b.n	80095ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80095be:	4b1e      	ldr	r3, [pc, #120]	@ (8009638 <xPortStartScheduler+0x138>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	021b      	lsls	r3, r3, #8
 80095c4:	4a1c      	ldr	r2, [pc, #112]	@ (8009638 <xPortStartScheduler+0x138>)
 80095c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80095c8:	4b1b      	ldr	r3, [pc, #108]	@ (8009638 <xPortStartScheduler+0x138>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80095d0:	4a19      	ldr	r2, [pc, #100]	@ (8009638 <xPortStartScheduler+0x138>)
 80095d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	b2da      	uxtb	r2, r3
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80095dc:	4b17      	ldr	r3, [pc, #92]	@ (800963c <xPortStartScheduler+0x13c>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a16      	ldr	r2, [pc, #88]	@ (800963c <xPortStartScheduler+0x13c>)
 80095e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80095e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80095e8:	4b14      	ldr	r3, [pc, #80]	@ (800963c <xPortStartScheduler+0x13c>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a13      	ldr	r2, [pc, #76]	@ (800963c <xPortStartScheduler+0x13c>)
 80095ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80095f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80095f4:	f000 f8da 	bl	80097ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80095f8:	4b11      	ldr	r3, [pc, #68]	@ (8009640 <xPortStartScheduler+0x140>)
 80095fa:	2200      	movs	r2, #0
 80095fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80095fe:	f000 f8f9 	bl	80097f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009602:	4b10      	ldr	r3, [pc, #64]	@ (8009644 <xPortStartScheduler+0x144>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a0f      	ldr	r2, [pc, #60]	@ (8009644 <xPortStartScheduler+0x144>)
 8009608:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800960c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800960e:	f7ff ff63 	bl	80094d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009612:	f7ff f82f 	bl	8008674 <vTaskSwitchContext>
	prvTaskExitError();
 8009616:	f7ff ff1b 	bl	8009450 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	3718      	adds	r7, #24
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}
 8009624:	e000ed00 	.word	0xe000ed00
 8009628:	410fc271 	.word	0x410fc271
 800962c:	410fc270 	.word	0x410fc270
 8009630:	e000e400 	.word	0xe000e400
 8009634:	2000133c 	.word	0x2000133c
 8009638:	20001340 	.word	0x20001340
 800963c:	e000ed20 	.word	0xe000ed20
 8009640:	2000000c 	.word	0x2000000c
 8009644:	e000ef34 	.word	0xe000ef34

08009648 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009648:	b480      	push	{r7}
 800964a:	b083      	sub	sp, #12
 800964c:	af00      	add	r7, sp, #0
	__asm volatile
 800964e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009652:	f383 8811 	msr	BASEPRI, r3
 8009656:	f3bf 8f6f 	isb	sy
 800965a:	f3bf 8f4f 	dsb	sy
 800965e:	607b      	str	r3, [r7, #4]
}
 8009660:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009662:	4b10      	ldr	r3, [pc, #64]	@ (80096a4 <vPortEnterCritical+0x5c>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	3301      	adds	r3, #1
 8009668:	4a0e      	ldr	r2, [pc, #56]	@ (80096a4 <vPortEnterCritical+0x5c>)
 800966a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800966c:	4b0d      	ldr	r3, [pc, #52]	@ (80096a4 <vPortEnterCritical+0x5c>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2b01      	cmp	r3, #1
 8009672:	d110      	bne.n	8009696 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009674:	4b0c      	ldr	r3, [pc, #48]	@ (80096a8 <vPortEnterCritical+0x60>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	b2db      	uxtb	r3, r3
 800967a:	2b00      	cmp	r3, #0
 800967c:	d00b      	beq.n	8009696 <vPortEnterCritical+0x4e>
	__asm volatile
 800967e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009682:	f383 8811 	msr	BASEPRI, r3
 8009686:	f3bf 8f6f 	isb	sy
 800968a:	f3bf 8f4f 	dsb	sy
 800968e:	603b      	str	r3, [r7, #0]
}
 8009690:	bf00      	nop
 8009692:	bf00      	nop
 8009694:	e7fd      	b.n	8009692 <vPortEnterCritical+0x4a>
	}
}
 8009696:	bf00      	nop
 8009698:	370c      	adds	r7, #12
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr
 80096a2:	bf00      	nop
 80096a4:	2000000c 	.word	0x2000000c
 80096a8:	e000ed04 	.word	0xe000ed04

080096ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80096ac:	b480      	push	{r7}
 80096ae:	b083      	sub	sp, #12
 80096b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80096b2:	4b12      	ldr	r3, [pc, #72]	@ (80096fc <vPortExitCritical+0x50>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d10b      	bne.n	80096d2 <vPortExitCritical+0x26>
	__asm volatile
 80096ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096be:	f383 8811 	msr	BASEPRI, r3
 80096c2:	f3bf 8f6f 	isb	sy
 80096c6:	f3bf 8f4f 	dsb	sy
 80096ca:	607b      	str	r3, [r7, #4]
}
 80096cc:	bf00      	nop
 80096ce:	bf00      	nop
 80096d0:	e7fd      	b.n	80096ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80096d2:	4b0a      	ldr	r3, [pc, #40]	@ (80096fc <vPortExitCritical+0x50>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	3b01      	subs	r3, #1
 80096d8:	4a08      	ldr	r2, [pc, #32]	@ (80096fc <vPortExitCritical+0x50>)
 80096da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80096dc:	4b07      	ldr	r3, [pc, #28]	@ (80096fc <vPortExitCritical+0x50>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d105      	bne.n	80096f0 <vPortExitCritical+0x44>
 80096e4:	2300      	movs	r3, #0
 80096e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	f383 8811 	msr	BASEPRI, r3
}
 80096ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80096f0:	bf00      	nop
 80096f2:	370c      	adds	r7, #12
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr
 80096fc:	2000000c 	.word	0x2000000c

08009700 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009700:	f3ef 8009 	mrs	r0, PSP
 8009704:	f3bf 8f6f 	isb	sy
 8009708:	4b15      	ldr	r3, [pc, #84]	@ (8009760 <pxCurrentTCBConst>)
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	f01e 0f10 	tst.w	lr, #16
 8009710:	bf08      	it	eq
 8009712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800971a:	6010      	str	r0, [r2, #0]
 800971c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009720:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009724:	f380 8811 	msr	BASEPRI, r0
 8009728:	f3bf 8f4f 	dsb	sy
 800972c:	f3bf 8f6f 	isb	sy
 8009730:	f7fe ffa0 	bl	8008674 <vTaskSwitchContext>
 8009734:	f04f 0000 	mov.w	r0, #0
 8009738:	f380 8811 	msr	BASEPRI, r0
 800973c:	bc09      	pop	{r0, r3}
 800973e:	6819      	ldr	r1, [r3, #0]
 8009740:	6808      	ldr	r0, [r1, #0]
 8009742:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009746:	f01e 0f10 	tst.w	lr, #16
 800974a:	bf08      	it	eq
 800974c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009750:	f380 8809 	msr	PSP, r0
 8009754:	f3bf 8f6f 	isb	sy
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop
 800975c:	f3af 8000 	nop.w

08009760 <pxCurrentTCBConst>:
 8009760:	20000d10 	.word	0x20000d10
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009764:	bf00      	nop
 8009766:	bf00      	nop

08009768 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b082      	sub	sp, #8
 800976c:	af00      	add	r7, sp, #0
	__asm volatile
 800976e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	607b      	str	r3, [r7, #4]
}
 8009780:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009782:	f7fe febd 	bl	8008500 <xTaskIncrementTick>
 8009786:	4603      	mov	r3, r0
 8009788:	2b00      	cmp	r3, #0
 800978a:	d003      	beq.n	8009794 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800978c:	4b06      	ldr	r3, [pc, #24]	@ (80097a8 <xPortSysTickHandler+0x40>)
 800978e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009792:	601a      	str	r2, [r3, #0]
 8009794:	2300      	movs	r3, #0
 8009796:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	f383 8811 	msr	BASEPRI, r3
}
 800979e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80097a0:	bf00      	nop
 80097a2:	3708      	adds	r7, #8
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}
 80097a8:	e000ed04 	.word	0xe000ed04

080097ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80097ac:	b480      	push	{r7}
 80097ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80097b0:	4b0b      	ldr	r3, [pc, #44]	@ (80097e0 <vPortSetupTimerInterrupt+0x34>)
 80097b2:	2200      	movs	r2, #0
 80097b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80097b6:	4b0b      	ldr	r3, [pc, #44]	@ (80097e4 <vPortSetupTimerInterrupt+0x38>)
 80097b8:	2200      	movs	r2, #0
 80097ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80097bc:	4b0a      	ldr	r3, [pc, #40]	@ (80097e8 <vPortSetupTimerInterrupt+0x3c>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a0a      	ldr	r2, [pc, #40]	@ (80097ec <vPortSetupTimerInterrupt+0x40>)
 80097c2:	fba2 2303 	umull	r2, r3, r2, r3
 80097c6:	099b      	lsrs	r3, r3, #6
 80097c8:	4a09      	ldr	r2, [pc, #36]	@ (80097f0 <vPortSetupTimerInterrupt+0x44>)
 80097ca:	3b01      	subs	r3, #1
 80097cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80097ce:	4b04      	ldr	r3, [pc, #16]	@ (80097e0 <vPortSetupTimerInterrupt+0x34>)
 80097d0:	2207      	movs	r2, #7
 80097d2:	601a      	str	r2, [r3, #0]
}
 80097d4:	bf00      	nop
 80097d6:	46bd      	mov	sp, r7
 80097d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097dc:	4770      	bx	lr
 80097de:	bf00      	nop
 80097e0:	e000e010 	.word	0xe000e010
 80097e4:	e000e018 	.word	0xe000e018
 80097e8:	20000000 	.word	0x20000000
 80097ec:	10624dd3 	.word	0x10624dd3
 80097f0:	e000e014 	.word	0xe000e014

080097f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80097f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009804 <vPortEnableVFP+0x10>
 80097f8:	6801      	ldr	r1, [r0, #0]
 80097fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80097fe:	6001      	str	r1, [r0, #0]
 8009800:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009802:	bf00      	nop
 8009804:	e000ed88 	.word	0xe000ed88

08009808 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009808:	b480      	push	{r7}
 800980a:	b085      	sub	sp, #20
 800980c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800980e:	f3ef 8305 	mrs	r3, IPSR
 8009812:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2b0f      	cmp	r3, #15
 8009818:	d915      	bls.n	8009846 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800981a:	4a18      	ldr	r2, [pc, #96]	@ (800987c <vPortValidateInterruptPriority+0x74>)
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	4413      	add	r3, r2
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009824:	4b16      	ldr	r3, [pc, #88]	@ (8009880 <vPortValidateInterruptPriority+0x78>)
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	7afa      	ldrb	r2, [r7, #11]
 800982a:	429a      	cmp	r2, r3
 800982c:	d20b      	bcs.n	8009846 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800982e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	607b      	str	r3, [r7, #4]
}
 8009840:	bf00      	nop
 8009842:	bf00      	nop
 8009844:	e7fd      	b.n	8009842 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009846:	4b0f      	ldr	r3, [pc, #60]	@ (8009884 <vPortValidateInterruptPriority+0x7c>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800984e:	4b0e      	ldr	r3, [pc, #56]	@ (8009888 <vPortValidateInterruptPriority+0x80>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	429a      	cmp	r2, r3
 8009854:	d90b      	bls.n	800986e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800985a:	f383 8811 	msr	BASEPRI, r3
 800985e:	f3bf 8f6f 	isb	sy
 8009862:	f3bf 8f4f 	dsb	sy
 8009866:	603b      	str	r3, [r7, #0]
}
 8009868:	bf00      	nop
 800986a:	bf00      	nop
 800986c:	e7fd      	b.n	800986a <vPortValidateInterruptPriority+0x62>
	}
 800986e:	bf00      	nop
 8009870:	3714      	adds	r7, #20
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr
 800987a:	bf00      	nop
 800987c:	e000e3f0 	.word	0xe000e3f0
 8009880:	2000133c 	.word	0x2000133c
 8009884:	e000ed0c 	.word	0xe000ed0c
 8009888:	20001340 	.word	0x20001340

0800988c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b08a      	sub	sp, #40	@ 0x28
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009894:	2300      	movs	r3, #0
 8009896:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009898:	f7fe fd76 	bl	8008388 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800989c:	4b5c      	ldr	r3, [pc, #368]	@ (8009a10 <pvPortMalloc+0x184>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d101      	bne.n	80098a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80098a4:	f000 f924 	bl	8009af0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80098a8:	4b5a      	ldr	r3, [pc, #360]	@ (8009a14 <pvPortMalloc+0x188>)
 80098aa:	681a      	ldr	r2, [r3, #0]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	4013      	ands	r3, r2
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f040 8095 	bne.w	80099e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d01e      	beq.n	80098fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80098bc:	2208      	movs	r2, #8
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	4413      	add	r3, r2
 80098c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f003 0307 	and.w	r3, r3, #7
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d015      	beq.n	80098fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f023 0307 	bic.w	r3, r3, #7
 80098d4:	3308      	adds	r3, #8
 80098d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f003 0307 	and.w	r3, r3, #7
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d00b      	beq.n	80098fa <pvPortMalloc+0x6e>
	__asm volatile
 80098e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e6:	f383 8811 	msr	BASEPRI, r3
 80098ea:	f3bf 8f6f 	isb	sy
 80098ee:	f3bf 8f4f 	dsb	sy
 80098f2:	617b      	str	r3, [r7, #20]
}
 80098f4:	bf00      	nop
 80098f6:	bf00      	nop
 80098f8:	e7fd      	b.n	80098f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d06f      	beq.n	80099e0 <pvPortMalloc+0x154>
 8009900:	4b45      	ldr	r3, [pc, #276]	@ (8009a18 <pvPortMalloc+0x18c>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	687a      	ldr	r2, [r7, #4]
 8009906:	429a      	cmp	r2, r3
 8009908:	d86a      	bhi.n	80099e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800990a:	4b44      	ldr	r3, [pc, #272]	@ (8009a1c <pvPortMalloc+0x190>)
 800990c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800990e:	4b43      	ldr	r3, [pc, #268]	@ (8009a1c <pvPortMalloc+0x190>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009914:	e004      	b.n	8009920 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009918:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800991a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009922:	685b      	ldr	r3, [r3, #4]
 8009924:	687a      	ldr	r2, [r7, #4]
 8009926:	429a      	cmp	r2, r3
 8009928:	d903      	bls.n	8009932 <pvPortMalloc+0xa6>
 800992a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d1f1      	bne.n	8009916 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009932:	4b37      	ldr	r3, [pc, #220]	@ (8009a10 <pvPortMalloc+0x184>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009938:	429a      	cmp	r2, r3
 800993a:	d051      	beq.n	80099e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800993c:	6a3b      	ldr	r3, [r7, #32]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	2208      	movs	r2, #8
 8009942:	4413      	add	r3, r2
 8009944:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	6a3b      	ldr	r3, [r7, #32]
 800994c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800994e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009950:	685a      	ldr	r2, [r3, #4]
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	1ad2      	subs	r2, r2, r3
 8009956:	2308      	movs	r3, #8
 8009958:	005b      	lsls	r3, r3, #1
 800995a:	429a      	cmp	r2, r3
 800995c:	d920      	bls.n	80099a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800995e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	4413      	add	r3, r2
 8009964:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009966:	69bb      	ldr	r3, [r7, #24]
 8009968:	f003 0307 	and.w	r3, r3, #7
 800996c:	2b00      	cmp	r3, #0
 800996e:	d00b      	beq.n	8009988 <pvPortMalloc+0xfc>
	__asm volatile
 8009970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009974:	f383 8811 	msr	BASEPRI, r3
 8009978:	f3bf 8f6f 	isb	sy
 800997c:	f3bf 8f4f 	dsb	sy
 8009980:	613b      	str	r3, [r7, #16]
}
 8009982:	bf00      	nop
 8009984:	bf00      	nop
 8009986:	e7fd      	b.n	8009984 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800998a:	685a      	ldr	r2, [r3, #4]
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	1ad2      	subs	r2, r2, r3
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009996:	687a      	ldr	r2, [r7, #4]
 8009998:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800999a:	69b8      	ldr	r0, [r7, #24]
 800999c:	f000 f90a 	bl	8009bb4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80099a0:	4b1d      	ldr	r3, [pc, #116]	@ (8009a18 <pvPortMalloc+0x18c>)
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	1ad3      	subs	r3, r2, r3
 80099aa:	4a1b      	ldr	r2, [pc, #108]	@ (8009a18 <pvPortMalloc+0x18c>)
 80099ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80099ae:	4b1a      	ldr	r3, [pc, #104]	@ (8009a18 <pvPortMalloc+0x18c>)
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	4b1b      	ldr	r3, [pc, #108]	@ (8009a20 <pvPortMalloc+0x194>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	429a      	cmp	r2, r3
 80099b8:	d203      	bcs.n	80099c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80099ba:	4b17      	ldr	r3, [pc, #92]	@ (8009a18 <pvPortMalloc+0x18c>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	4a18      	ldr	r2, [pc, #96]	@ (8009a20 <pvPortMalloc+0x194>)
 80099c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80099c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c4:	685a      	ldr	r2, [r3, #4]
 80099c6:	4b13      	ldr	r3, [pc, #76]	@ (8009a14 <pvPortMalloc+0x188>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	431a      	orrs	r2, r3
 80099cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80099d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d2:	2200      	movs	r2, #0
 80099d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80099d6:	4b13      	ldr	r3, [pc, #76]	@ (8009a24 <pvPortMalloc+0x198>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	3301      	adds	r3, #1
 80099dc:	4a11      	ldr	r2, [pc, #68]	@ (8009a24 <pvPortMalloc+0x198>)
 80099de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80099e0:	f7fe fce0 	bl	80083a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80099e4:	69fb      	ldr	r3, [r7, #28]
 80099e6:	f003 0307 	and.w	r3, r3, #7
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00b      	beq.n	8009a06 <pvPortMalloc+0x17a>
	__asm volatile
 80099ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f2:	f383 8811 	msr	BASEPRI, r3
 80099f6:	f3bf 8f6f 	isb	sy
 80099fa:	f3bf 8f4f 	dsb	sy
 80099fe:	60fb      	str	r3, [r7, #12]
}
 8009a00:	bf00      	nop
 8009a02:	bf00      	nop
 8009a04:	e7fd      	b.n	8009a02 <pvPortMalloc+0x176>
	return pvReturn;
 8009a06:	69fb      	ldr	r3, [r7, #28]
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3728      	adds	r7, #40	@ 0x28
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	20004f4c 	.word	0x20004f4c
 8009a14:	20004f60 	.word	0x20004f60
 8009a18:	20004f50 	.word	0x20004f50
 8009a1c:	20004f44 	.word	0x20004f44
 8009a20:	20004f54 	.word	0x20004f54
 8009a24:	20004f58 	.word	0x20004f58

08009a28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b086      	sub	sp, #24
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d04f      	beq.n	8009ada <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009a3a:	2308      	movs	r3, #8
 8009a3c:	425b      	negs	r3, r3
 8009a3e:	697a      	ldr	r2, [r7, #20]
 8009a40:	4413      	add	r3, r2
 8009a42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	685a      	ldr	r2, [r3, #4]
 8009a4c:	4b25      	ldr	r3, [pc, #148]	@ (8009ae4 <vPortFree+0xbc>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	4013      	ands	r3, r2
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d10b      	bne.n	8009a6e <vPortFree+0x46>
	__asm volatile
 8009a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a5a:	f383 8811 	msr	BASEPRI, r3
 8009a5e:	f3bf 8f6f 	isb	sy
 8009a62:	f3bf 8f4f 	dsb	sy
 8009a66:	60fb      	str	r3, [r7, #12]
}
 8009a68:	bf00      	nop
 8009a6a:	bf00      	nop
 8009a6c:	e7fd      	b.n	8009a6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d00b      	beq.n	8009a8e <vPortFree+0x66>
	__asm volatile
 8009a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a7a:	f383 8811 	msr	BASEPRI, r3
 8009a7e:	f3bf 8f6f 	isb	sy
 8009a82:	f3bf 8f4f 	dsb	sy
 8009a86:	60bb      	str	r3, [r7, #8]
}
 8009a88:	bf00      	nop
 8009a8a:	bf00      	nop
 8009a8c:	e7fd      	b.n	8009a8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	685a      	ldr	r2, [r3, #4]
 8009a92:	4b14      	ldr	r3, [pc, #80]	@ (8009ae4 <vPortFree+0xbc>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4013      	ands	r3, r2
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d01e      	beq.n	8009ada <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d11a      	bne.n	8009ada <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	685a      	ldr	r2, [r3, #4]
 8009aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8009ae4 <vPortFree+0xbc>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	43db      	mvns	r3, r3
 8009aae:	401a      	ands	r2, r3
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009ab4:	f7fe fc68 	bl	8008388 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	685a      	ldr	r2, [r3, #4]
 8009abc:	4b0a      	ldr	r3, [pc, #40]	@ (8009ae8 <vPortFree+0xc0>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	4413      	add	r3, r2
 8009ac2:	4a09      	ldr	r2, [pc, #36]	@ (8009ae8 <vPortFree+0xc0>)
 8009ac4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009ac6:	6938      	ldr	r0, [r7, #16]
 8009ac8:	f000 f874 	bl	8009bb4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009acc:	4b07      	ldr	r3, [pc, #28]	@ (8009aec <vPortFree+0xc4>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	4a06      	ldr	r2, [pc, #24]	@ (8009aec <vPortFree+0xc4>)
 8009ad4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009ad6:	f7fe fc65 	bl	80083a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009ada:	bf00      	nop
 8009adc:	3718      	adds	r7, #24
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	20004f60 	.word	0x20004f60
 8009ae8:	20004f50 	.word	0x20004f50
 8009aec:	20004f5c 	.word	0x20004f5c

08009af0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009af0:	b480      	push	{r7}
 8009af2:	b085      	sub	sp, #20
 8009af4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009af6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009afa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009afc:	4b27      	ldr	r3, [pc, #156]	@ (8009b9c <prvHeapInit+0xac>)
 8009afe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f003 0307 	and.w	r3, r3, #7
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00c      	beq.n	8009b24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	3307      	adds	r3, #7
 8009b0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f023 0307 	bic.w	r3, r3, #7
 8009b16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009b18:	68ba      	ldr	r2, [r7, #8]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	1ad3      	subs	r3, r2, r3
 8009b1e:	4a1f      	ldr	r2, [pc, #124]	@ (8009b9c <prvHeapInit+0xac>)
 8009b20:	4413      	add	r3, r2
 8009b22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b28:	4a1d      	ldr	r2, [pc, #116]	@ (8009ba0 <prvHeapInit+0xb0>)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8009ba0 <prvHeapInit+0xb0>)
 8009b30:	2200      	movs	r2, #0
 8009b32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	68ba      	ldr	r2, [r7, #8]
 8009b38:	4413      	add	r3, r2
 8009b3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009b3c:	2208      	movs	r2, #8
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	1a9b      	subs	r3, r3, r2
 8009b42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f023 0307 	bic.w	r3, r3, #7
 8009b4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	4a15      	ldr	r2, [pc, #84]	@ (8009ba4 <prvHeapInit+0xb4>)
 8009b50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009b52:	4b14      	ldr	r3, [pc, #80]	@ (8009ba4 <prvHeapInit+0xb4>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	2200      	movs	r2, #0
 8009b58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009b5a:	4b12      	ldr	r3, [pc, #72]	@ (8009ba4 <prvHeapInit+0xb4>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	68fa      	ldr	r2, [r7, #12]
 8009b6a:	1ad2      	subs	r2, r2, r3
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009b70:	4b0c      	ldr	r3, [pc, #48]	@ (8009ba4 <prvHeapInit+0xb4>)
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8009ba8 <prvHeapInit+0xb8>)
 8009b7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	685b      	ldr	r3, [r3, #4]
 8009b84:	4a09      	ldr	r2, [pc, #36]	@ (8009bac <prvHeapInit+0xbc>)
 8009b86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009b88:	4b09      	ldr	r3, [pc, #36]	@ (8009bb0 <prvHeapInit+0xc0>)
 8009b8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009b8e:	601a      	str	r2, [r3, #0]
}
 8009b90:	bf00      	nop
 8009b92:	3714      	adds	r7, #20
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr
 8009b9c:	20001344 	.word	0x20001344
 8009ba0:	20004f44 	.word	0x20004f44
 8009ba4:	20004f4c 	.word	0x20004f4c
 8009ba8:	20004f54 	.word	0x20004f54
 8009bac:	20004f50 	.word	0x20004f50
 8009bb0:	20004f60 	.word	0x20004f60

08009bb4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b085      	sub	sp, #20
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009bbc:	4b28      	ldr	r3, [pc, #160]	@ (8009c60 <prvInsertBlockIntoFreeList+0xac>)
 8009bbe:	60fb      	str	r3, [r7, #12]
 8009bc0:	e002      	b.n	8009bc8 <prvInsertBlockIntoFreeList+0x14>
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	60fb      	str	r3, [r7, #12]
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	687a      	ldr	r2, [r7, #4]
 8009bce:	429a      	cmp	r2, r3
 8009bd0:	d8f7      	bhi.n	8009bc2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	685b      	ldr	r3, [r3, #4]
 8009bda:	68ba      	ldr	r2, [r7, #8]
 8009bdc:	4413      	add	r3, r2
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	429a      	cmp	r2, r3
 8009be2:	d108      	bne.n	8009bf6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	685a      	ldr	r2, [r3, #4]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	441a      	add	r2, r3
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	68ba      	ldr	r2, [r7, #8]
 8009c00:	441a      	add	r2, r3
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d118      	bne.n	8009c3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681a      	ldr	r2, [r3, #0]
 8009c0e:	4b15      	ldr	r3, [pc, #84]	@ (8009c64 <prvInsertBlockIntoFreeList+0xb0>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d00d      	beq.n	8009c32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	685a      	ldr	r2, [r3, #4]
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	685b      	ldr	r3, [r3, #4]
 8009c20:	441a      	add	r2, r3
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	601a      	str	r2, [r3, #0]
 8009c30:	e008      	b.n	8009c44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009c32:	4b0c      	ldr	r3, [pc, #48]	@ (8009c64 <prvInsertBlockIntoFreeList+0xb0>)
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	601a      	str	r2, [r3, #0]
 8009c3a:	e003      	b.n	8009c44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009c44:	68fa      	ldr	r2, [r7, #12]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d002      	beq.n	8009c52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	687a      	ldr	r2, [r7, #4]
 8009c50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c52:	bf00      	nop
 8009c54:	3714      	adds	r7, #20
 8009c56:	46bd      	mov	sp, r7
 8009c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5c:	4770      	bx	lr
 8009c5e:	bf00      	nop
 8009c60:	20004f44 	.word	0x20004f44
 8009c64:	20004f4c 	.word	0x20004f4c

08009c68 <std>:
 8009c68:	2300      	movs	r3, #0
 8009c6a:	b510      	push	{r4, lr}
 8009c6c:	4604      	mov	r4, r0
 8009c6e:	e9c0 3300 	strd	r3, r3, [r0]
 8009c72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c76:	6083      	str	r3, [r0, #8]
 8009c78:	8181      	strh	r1, [r0, #12]
 8009c7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c7c:	81c2      	strh	r2, [r0, #14]
 8009c7e:	6183      	str	r3, [r0, #24]
 8009c80:	4619      	mov	r1, r3
 8009c82:	2208      	movs	r2, #8
 8009c84:	305c      	adds	r0, #92	@ 0x5c
 8009c86:	f000 f906 	bl	8009e96 <memset>
 8009c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8009cc0 <std+0x58>)
 8009c8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009cc4 <std+0x5c>)
 8009c90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c92:	4b0d      	ldr	r3, [pc, #52]	@ (8009cc8 <std+0x60>)
 8009c94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c96:	4b0d      	ldr	r3, [pc, #52]	@ (8009ccc <std+0x64>)
 8009c98:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009cd0 <std+0x68>)
 8009c9c:	6224      	str	r4, [r4, #32]
 8009c9e:	429c      	cmp	r4, r3
 8009ca0:	d006      	beq.n	8009cb0 <std+0x48>
 8009ca2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ca6:	4294      	cmp	r4, r2
 8009ca8:	d002      	beq.n	8009cb0 <std+0x48>
 8009caa:	33d0      	adds	r3, #208	@ 0xd0
 8009cac:	429c      	cmp	r4, r3
 8009cae:	d105      	bne.n	8009cbc <std+0x54>
 8009cb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cb8:	f000 b9bc 	b.w	800a034 <__retarget_lock_init_recursive>
 8009cbc:	bd10      	pop	{r4, pc}
 8009cbe:	bf00      	nop
 8009cc0:	08009e11 	.word	0x08009e11
 8009cc4:	08009e33 	.word	0x08009e33
 8009cc8:	08009e6b 	.word	0x08009e6b
 8009ccc:	08009e8f 	.word	0x08009e8f
 8009cd0:	20004f64 	.word	0x20004f64

08009cd4 <stdio_exit_handler>:
 8009cd4:	4a02      	ldr	r2, [pc, #8]	@ (8009ce0 <stdio_exit_handler+0xc>)
 8009cd6:	4903      	ldr	r1, [pc, #12]	@ (8009ce4 <stdio_exit_handler+0x10>)
 8009cd8:	4803      	ldr	r0, [pc, #12]	@ (8009ce8 <stdio_exit_handler+0x14>)
 8009cda:	f000 b869 	b.w	8009db0 <_fwalk_sglue>
 8009cde:	bf00      	nop
 8009ce0:	20000010 	.word	0x20000010
 8009ce4:	0800a8f1 	.word	0x0800a8f1
 8009ce8:	20000020 	.word	0x20000020

08009cec <cleanup_stdio>:
 8009cec:	6841      	ldr	r1, [r0, #4]
 8009cee:	4b0c      	ldr	r3, [pc, #48]	@ (8009d20 <cleanup_stdio+0x34>)
 8009cf0:	4299      	cmp	r1, r3
 8009cf2:	b510      	push	{r4, lr}
 8009cf4:	4604      	mov	r4, r0
 8009cf6:	d001      	beq.n	8009cfc <cleanup_stdio+0x10>
 8009cf8:	f000 fdfa 	bl	800a8f0 <_fflush_r>
 8009cfc:	68a1      	ldr	r1, [r4, #8]
 8009cfe:	4b09      	ldr	r3, [pc, #36]	@ (8009d24 <cleanup_stdio+0x38>)
 8009d00:	4299      	cmp	r1, r3
 8009d02:	d002      	beq.n	8009d0a <cleanup_stdio+0x1e>
 8009d04:	4620      	mov	r0, r4
 8009d06:	f000 fdf3 	bl	800a8f0 <_fflush_r>
 8009d0a:	68e1      	ldr	r1, [r4, #12]
 8009d0c:	4b06      	ldr	r3, [pc, #24]	@ (8009d28 <cleanup_stdio+0x3c>)
 8009d0e:	4299      	cmp	r1, r3
 8009d10:	d004      	beq.n	8009d1c <cleanup_stdio+0x30>
 8009d12:	4620      	mov	r0, r4
 8009d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d18:	f000 bdea 	b.w	800a8f0 <_fflush_r>
 8009d1c:	bd10      	pop	{r4, pc}
 8009d1e:	bf00      	nop
 8009d20:	20004f64 	.word	0x20004f64
 8009d24:	20004fcc 	.word	0x20004fcc
 8009d28:	20005034 	.word	0x20005034

08009d2c <global_stdio_init.part.0>:
 8009d2c:	b510      	push	{r4, lr}
 8009d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8009d5c <global_stdio_init.part.0+0x30>)
 8009d30:	4c0b      	ldr	r4, [pc, #44]	@ (8009d60 <global_stdio_init.part.0+0x34>)
 8009d32:	4a0c      	ldr	r2, [pc, #48]	@ (8009d64 <global_stdio_init.part.0+0x38>)
 8009d34:	601a      	str	r2, [r3, #0]
 8009d36:	4620      	mov	r0, r4
 8009d38:	2200      	movs	r2, #0
 8009d3a:	2104      	movs	r1, #4
 8009d3c:	f7ff ff94 	bl	8009c68 <std>
 8009d40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009d44:	2201      	movs	r2, #1
 8009d46:	2109      	movs	r1, #9
 8009d48:	f7ff ff8e 	bl	8009c68 <std>
 8009d4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d50:	2202      	movs	r2, #2
 8009d52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d56:	2112      	movs	r1, #18
 8009d58:	f7ff bf86 	b.w	8009c68 <std>
 8009d5c:	2000509c 	.word	0x2000509c
 8009d60:	20004f64 	.word	0x20004f64
 8009d64:	08009cd5 	.word	0x08009cd5

08009d68 <__sfp_lock_acquire>:
 8009d68:	4801      	ldr	r0, [pc, #4]	@ (8009d70 <__sfp_lock_acquire+0x8>)
 8009d6a:	f000 b964 	b.w	800a036 <__retarget_lock_acquire_recursive>
 8009d6e:	bf00      	nop
 8009d70:	200050a5 	.word	0x200050a5

08009d74 <__sfp_lock_release>:
 8009d74:	4801      	ldr	r0, [pc, #4]	@ (8009d7c <__sfp_lock_release+0x8>)
 8009d76:	f000 b95f 	b.w	800a038 <__retarget_lock_release_recursive>
 8009d7a:	bf00      	nop
 8009d7c:	200050a5 	.word	0x200050a5

08009d80 <__sinit>:
 8009d80:	b510      	push	{r4, lr}
 8009d82:	4604      	mov	r4, r0
 8009d84:	f7ff fff0 	bl	8009d68 <__sfp_lock_acquire>
 8009d88:	6a23      	ldr	r3, [r4, #32]
 8009d8a:	b11b      	cbz	r3, 8009d94 <__sinit+0x14>
 8009d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d90:	f7ff bff0 	b.w	8009d74 <__sfp_lock_release>
 8009d94:	4b04      	ldr	r3, [pc, #16]	@ (8009da8 <__sinit+0x28>)
 8009d96:	6223      	str	r3, [r4, #32]
 8009d98:	4b04      	ldr	r3, [pc, #16]	@ (8009dac <__sinit+0x2c>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d1f5      	bne.n	8009d8c <__sinit+0xc>
 8009da0:	f7ff ffc4 	bl	8009d2c <global_stdio_init.part.0>
 8009da4:	e7f2      	b.n	8009d8c <__sinit+0xc>
 8009da6:	bf00      	nop
 8009da8:	08009ced 	.word	0x08009ced
 8009dac:	2000509c 	.word	0x2000509c

08009db0 <_fwalk_sglue>:
 8009db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009db4:	4607      	mov	r7, r0
 8009db6:	4688      	mov	r8, r1
 8009db8:	4614      	mov	r4, r2
 8009dba:	2600      	movs	r6, #0
 8009dbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009dc0:	f1b9 0901 	subs.w	r9, r9, #1
 8009dc4:	d505      	bpl.n	8009dd2 <_fwalk_sglue+0x22>
 8009dc6:	6824      	ldr	r4, [r4, #0]
 8009dc8:	2c00      	cmp	r4, #0
 8009dca:	d1f7      	bne.n	8009dbc <_fwalk_sglue+0xc>
 8009dcc:	4630      	mov	r0, r6
 8009dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dd2:	89ab      	ldrh	r3, [r5, #12]
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d907      	bls.n	8009de8 <_fwalk_sglue+0x38>
 8009dd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ddc:	3301      	adds	r3, #1
 8009dde:	d003      	beq.n	8009de8 <_fwalk_sglue+0x38>
 8009de0:	4629      	mov	r1, r5
 8009de2:	4638      	mov	r0, r7
 8009de4:	47c0      	blx	r8
 8009de6:	4306      	orrs	r6, r0
 8009de8:	3568      	adds	r5, #104	@ 0x68
 8009dea:	e7e9      	b.n	8009dc0 <_fwalk_sglue+0x10>

08009dec <iprintf>:
 8009dec:	b40f      	push	{r0, r1, r2, r3}
 8009dee:	b507      	push	{r0, r1, r2, lr}
 8009df0:	4906      	ldr	r1, [pc, #24]	@ (8009e0c <iprintf+0x20>)
 8009df2:	ab04      	add	r3, sp, #16
 8009df4:	6808      	ldr	r0, [r1, #0]
 8009df6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dfa:	6881      	ldr	r1, [r0, #8]
 8009dfc:	9301      	str	r3, [sp, #4]
 8009dfe:	f000 fa4d 	bl	800a29c <_vfiprintf_r>
 8009e02:	b003      	add	sp, #12
 8009e04:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e08:	b004      	add	sp, #16
 8009e0a:	4770      	bx	lr
 8009e0c:	2000001c 	.word	0x2000001c

08009e10 <__sread>:
 8009e10:	b510      	push	{r4, lr}
 8009e12:	460c      	mov	r4, r1
 8009e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e18:	f000 f8be 	bl	8009f98 <_read_r>
 8009e1c:	2800      	cmp	r0, #0
 8009e1e:	bfab      	itete	ge
 8009e20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009e22:	89a3      	ldrhlt	r3, [r4, #12]
 8009e24:	181b      	addge	r3, r3, r0
 8009e26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009e2a:	bfac      	ite	ge
 8009e2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009e2e:	81a3      	strhlt	r3, [r4, #12]
 8009e30:	bd10      	pop	{r4, pc}

08009e32 <__swrite>:
 8009e32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e36:	461f      	mov	r7, r3
 8009e38:	898b      	ldrh	r3, [r1, #12]
 8009e3a:	05db      	lsls	r3, r3, #23
 8009e3c:	4605      	mov	r5, r0
 8009e3e:	460c      	mov	r4, r1
 8009e40:	4616      	mov	r6, r2
 8009e42:	d505      	bpl.n	8009e50 <__swrite+0x1e>
 8009e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e48:	2302      	movs	r3, #2
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	f000 f892 	bl	8009f74 <_lseek_r>
 8009e50:	89a3      	ldrh	r3, [r4, #12]
 8009e52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e5a:	81a3      	strh	r3, [r4, #12]
 8009e5c:	4632      	mov	r2, r6
 8009e5e:	463b      	mov	r3, r7
 8009e60:	4628      	mov	r0, r5
 8009e62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e66:	f000 b8a9 	b.w	8009fbc <_write_r>

08009e6a <__sseek>:
 8009e6a:	b510      	push	{r4, lr}
 8009e6c:	460c      	mov	r4, r1
 8009e6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e72:	f000 f87f 	bl	8009f74 <_lseek_r>
 8009e76:	1c43      	adds	r3, r0, #1
 8009e78:	89a3      	ldrh	r3, [r4, #12]
 8009e7a:	bf15      	itete	ne
 8009e7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009e7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009e82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009e86:	81a3      	strheq	r3, [r4, #12]
 8009e88:	bf18      	it	ne
 8009e8a:	81a3      	strhne	r3, [r4, #12]
 8009e8c:	bd10      	pop	{r4, pc}

08009e8e <__sclose>:
 8009e8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e92:	f000 b809 	b.w	8009ea8 <_close_r>

08009e96 <memset>:
 8009e96:	4402      	add	r2, r0
 8009e98:	4603      	mov	r3, r0
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d100      	bne.n	8009ea0 <memset+0xa>
 8009e9e:	4770      	bx	lr
 8009ea0:	f803 1b01 	strb.w	r1, [r3], #1
 8009ea4:	e7f9      	b.n	8009e9a <memset+0x4>
	...

08009ea8 <_close_r>:
 8009ea8:	b538      	push	{r3, r4, r5, lr}
 8009eaa:	4d06      	ldr	r5, [pc, #24]	@ (8009ec4 <_close_r+0x1c>)
 8009eac:	2300      	movs	r3, #0
 8009eae:	4604      	mov	r4, r0
 8009eb0:	4608      	mov	r0, r1
 8009eb2:	602b      	str	r3, [r5, #0]
 8009eb4:	f7f7 ff69 	bl	8001d8a <_close>
 8009eb8:	1c43      	adds	r3, r0, #1
 8009eba:	d102      	bne.n	8009ec2 <_close_r+0x1a>
 8009ebc:	682b      	ldr	r3, [r5, #0]
 8009ebe:	b103      	cbz	r3, 8009ec2 <_close_r+0x1a>
 8009ec0:	6023      	str	r3, [r4, #0]
 8009ec2:	bd38      	pop	{r3, r4, r5, pc}
 8009ec4:	200050a0 	.word	0x200050a0

08009ec8 <_reclaim_reent>:
 8009ec8:	4b29      	ldr	r3, [pc, #164]	@ (8009f70 <_reclaim_reent+0xa8>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	4283      	cmp	r3, r0
 8009ece:	b570      	push	{r4, r5, r6, lr}
 8009ed0:	4604      	mov	r4, r0
 8009ed2:	d04b      	beq.n	8009f6c <_reclaim_reent+0xa4>
 8009ed4:	69c3      	ldr	r3, [r0, #28]
 8009ed6:	b1ab      	cbz	r3, 8009f04 <_reclaim_reent+0x3c>
 8009ed8:	68db      	ldr	r3, [r3, #12]
 8009eda:	b16b      	cbz	r3, 8009ef8 <_reclaim_reent+0x30>
 8009edc:	2500      	movs	r5, #0
 8009ede:	69e3      	ldr	r3, [r4, #28]
 8009ee0:	68db      	ldr	r3, [r3, #12]
 8009ee2:	5959      	ldr	r1, [r3, r5]
 8009ee4:	2900      	cmp	r1, #0
 8009ee6:	d13b      	bne.n	8009f60 <_reclaim_reent+0x98>
 8009ee8:	3504      	adds	r5, #4
 8009eea:	2d80      	cmp	r5, #128	@ 0x80
 8009eec:	d1f7      	bne.n	8009ede <_reclaim_reent+0x16>
 8009eee:	69e3      	ldr	r3, [r4, #28]
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	68d9      	ldr	r1, [r3, #12]
 8009ef4:	f000 f8b0 	bl	800a058 <_free_r>
 8009ef8:	69e3      	ldr	r3, [r4, #28]
 8009efa:	6819      	ldr	r1, [r3, #0]
 8009efc:	b111      	cbz	r1, 8009f04 <_reclaim_reent+0x3c>
 8009efe:	4620      	mov	r0, r4
 8009f00:	f000 f8aa 	bl	800a058 <_free_r>
 8009f04:	6961      	ldr	r1, [r4, #20]
 8009f06:	b111      	cbz	r1, 8009f0e <_reclaim_reent+0x46>
 8009f08:	4620      	mov	r0, r4
 8009f0a:	f000 f8a5 	bl	800a058 <_free_r>
 8009f0e:	69e1      	ldr	r1, [r4, #28]
 8009f10:	b111      	cbz	r1, 8009f18 <_reclaim_reent+0x50>
 8009f12:	4620      	mov	r0, r4
 8009f14:	f000 f8a0 	bl	800a058 <_free_r>
 8009f18:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009f1a:	b111      	cbz	r1, 8009f22 <_reclaim_reent+0x5a>
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	f000 f89b 	bl	800a058 <_free_r>
 8009f22:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f24:	b111      	cbz	r1, 8009f2c <_reclaim_reent+0x64>
 8009f26:	4620      	mov	r0, r4
 8009f28:	f000 f896 	bl	800a058 <_free_r>
 8009f2c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009f2e:	b111      	cbz	r1, 8009f36 <_reclaim_reent+0x6e>
 8009f30:	4620      	mov	r0, r4
 8009f32:	f000 f891 	bl	800a058 <_free_r>
 8009f36:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009f38:	b111      	cbz	r1, 8009f40 <_reclaim_reent+0x78>
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	f000 f88c 	bl	800a058 <_free_r>
 8009f40:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009f42:	b111      	cbz	r1, 8009f4a <_reclaim_reent+0x82>
 8009f44:	4620      	mov	r0, r4
 8009f46:	f000 f887 	bl	800a058 <_free_r>
 8009f4a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009f4c:	b111      	cbz	r1, 8009f54 <_reclaim_reent+0x8c>
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f000 f882 	bl	800a058 <_free_r>
 8009f54:	6a23      	ldr	r3, [r4, #32]
 8009f56:	b14b      	cbz	r3, 8009f6c <_reclaim_reent+0xa4>
 8009f58:	4620      	mov	r0, r4
 8009f5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009f5e:	4718      	bx	r3
 8009f60:	680e      	ldr	r6, [r1, #0]
 8009f62:	4620      	mov	r0, r4
 8009f64:	f000 f878 	bl	800a058 <_free_r>
 8009f68:	4631      	mov	r1, r6
 8009f6a:	e7bb      	b.n	8009ee4 <_reclaim_reent+0x1c>
 8009f6c:	bd70      	pop	{r4, r5, r6, pc}
 8009f6e:	bf00      	nop
 8009f70:	2000001c 	.word	0x2000001c

08009f74 <_lseek_r>:
 8009f74:	b538      	push	{r3, r4, r5, lr}
 8009f76:	4d07      	ldr	r5, [pc, #28]	@ (8009f94 <_lseek_r+0x20>)
 8009f78:	4604      	mov	r4, r0
 8009f7a:	4608      	mov	r0, r1
 8009f7c:	4611      	mov	r1, r2
 8009f7e:	2200      	movs	r2, #0
 8009f80:	602a      	str	r2, [r5, #0]
 8009f82:	461a      	mov	r2, r3
 8009f84:	f7f7 ff28 	bl	8001dd8 <_lseek>
 8009f88:	1c43      	adds	r3, r0, #1
 8009f8a:	d102      	bne.n	8009f92 <_lseek_r+0x1e>
 8009f8c:	682b      	ldr	r3, [r5, #0]
 8009f8e:	b103      	cbz	r3, 8009f92 <_lseek_r+0x1e>
 8009f90:	6023      	str	r3, [r4, #0]
 8009f92:	bd38      	pop	{r3, r4, r5, pc}
 8009f94:	200050a0 	.word	0x200050a0

08009f98 <_read_r>:
 8009f98:	b538      	push	{r3, r4, r5, lr}
 8009f9a:	4d07      	ldr	r5, [pc, #28]	@ (8009fb8 <_read_r+0x20>)
 8009f9c:	4604      	mov	r4, r0
 8009f9e:	4608      	mov	r0, r1
 8009fa0:	4611      	mov	r1, r2
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	602a      	str	r2, [r5, #0]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	f7f7 feb6 	bl	8001d18 <_read>
 8009fac:	1c43      	adds	r3, r0, #1
 8009fae:	d102      	bne.n	8009fb6 <_read_r+0x1e>
 8009fb0:	682b      	ldr	r3, [r5, #0]
 8009fb2:	b103      	cbz	r3, 8009fb6 <_read_r+0x1e>
 8009fb4:	6023      	str	r3, [r4, #0]
 8009fb6:	bd38      	pop	{r3, r4, r5, pc}
 8009fb8:	200050a0 	.word	0x200050a0

08009fbc <_write_r>:
 8009fbc:	b538      	push	{r3, r4, r5, lr}
 8009fbe:	4d07      	ldr	r5, [pc, #28]	@ (8009fdc <_write_r+0x20>)
 8009fc0:	4604      	mov	r4, r0
 8009fc2:	4608      	mov	r0, r1
 8009fc4:	4611      	mov	r1, r2
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	602a      	str	r2, [r5, #0]
 8009fca:	461a      	mov	r2, r3
 8009fcc:	f7f7 fec1 	bl	8001d52 <_write>
 8009fd0:	1c43      	adds	r3, r0, #1
 8009fd2:	d102      	bne.n	8009fda <_write_r+0x1e>
 8009fd4:	682b      	ldr	r3, [r5, #0]
 8009fd6:	b103      	cbz	r3, 8009fda <_write_r+0x1e>
 8009fd8:	6023      	str	r3, [r4, #0]
 8009fda:	bd38      	pop	{r3, r4, r5, pc}
 8009fdc:	200050a0 	.word	0x200050a0

08009fe0 <__errno>:
 8009fe0:	4b01      	ldr	r3, [pc, #4]	@ (8009fe8 <__errno+0x8>)
 8009fe2:	6818      	ldr	r0, [r3, #0]
 8009fe4:	4770      	bx	lr
 8009fe6:	bf00      	nop
 8009fe8:	2000001c 	.word	0x2000001c

08009fec <__libc_init_array>:
 8009fec:	b570      	push	{r4, r5, r6, lr}
 8009fee:	4d0d      	ldr	r5, [pc, #52]	@ (800a024 <__libc_init_array+0x38>)
 8009ff0:	4c0d      	ldr	r4, [pc, #52]	@ (800a028 <__libc_init_array+0x3c>)
 8009ff2:	1b64      	subs	r4, r4, r5
 8009ff4:	10a4      	asrs	r4, r4, #2
 8009ff6:	2600      	movs	r6, #0
 8009ff8:	42a6      	cmp	r6, r4
 8009ffa:	d109      	bne.n	800a010 <__libc_init_array+0x24>
 8009ffc:	4d0b      	ldr	r5, [pc, #44]	@ (800a02c <__libc_init_array+0x40>)
 8009ffe:	4c0c      	ldr	r4, [pc, #48]	@ (800a030 <__libc_init_array+0x44>)
 800a000:	f000 fdc6 	bl	800ab90 <_init>
 800a004:	1b64      	subs	r4, r4, r5
 800a006:	10a4      	asrs	r4, r4, #2
 800a008:	2600      	movs	r6, #0
 800a00a:	42a6      	cmp	r6, r4
 800a00c:	d105      	bne.n	800a01a <__libc_init_array+0x2e>
 800a00e:	bd70      	pop	{r4, r5, r6, pc}
 800a010:	f855 3b04 	ldr.w	r3, [r5], #4
 800a014:	4798      	blx	r3
 800a016:	3601      	adds	r6, #1
 800a018:	e7ee      	b.n	8009ff8 <__libc_init_array+0xc>
 800a01a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a01e:	4798      	blx	r3
 800a020:	3601      	adds	r6, #1
 800a022:	e7f2      	b.n	800a00a <__libc_init_array+0x1e>
 800a024:	0800acdc 	.word	0x0800acdc
 800a028:	0800acdc 	.word	0x0800acdc
 800a02c:	0800acdc 	.word	0x0800acdc
 800a030:	0800ace0 	.word	0x0800ace0

0800a034 <__retarget_lock_init_recursive>:
 800a034:	4770      	bx	lr

0800a036 <__retarget_lock_acquire_recursive>:
 800a036:	4770      	bx	lr

0800a038 <__retarget_lock_release_recursive>:
 800a038:	4770      	bx	lr

0800a03a <memcpy>:
 800a03a:	440a      	add	r2, r1
 800a03c:	4291      	cmp	r1, r2
 800a03e:	f100 33ff 	add.w	r3, r0, #4294967295
 800a042:	d100      	bne.n	800a046 <memcpy+0xc>
 800a044:	4770      	bx	lr
 800a046:	b510      	push	{r4, lr}
 800a048:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a04c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a050:	4291      	cmp	r1, r2
 800a052:	d1f9      	bne.n	800a048 <memcpy+0xe>
 800a054:	bd10      	pop	{r4, pc}
	...

0800a058 <_free_r>:
 800a058:	b538      	push	{r3, r4, r5, lr}
 800a05a:	4605      	mov	r5, r0
 800a05c:	2900      	cmp	r1, #0
 800a05e:	d041      	beq.n	800a0e4 <_free_r+0x8c>
 800a060:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a064:	1f0c      	subs	r4, r1, #4
 800a066:	2b00      	cmp	r3, #0
 800a068:	bfb8      	it	lt
 800a06a:	18e4      	addlt	r4, r4, r3
 800a06c:	f000 f8e0 	bl	800a230 <__malloc_lock>
 800a070:	4a1d      	ldr	r2, [pc, #116]	@ (800a0e8 <_free_r+0x90>)
 800a072:	6813      	ldr	r3, [r2, #0]
 800a074:	b933      	cbnz	r3, 800a084 <_free_r+0x2c>
 800a076:	6063      	str	r3, [r4, #4]
 800a078:	6014      	str	r4, [r2, #0]
 800a07a:	4628      	mov	r0, r5
 800a07c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a080:	f000 b8dc 	b.w	800a23c <__malloc_unlock>
 800a084:	42a3      	cmp	r3, r4
 800a086:	d908      	bls.n	800a09a <_free_r+0x42>
 800a088:	6820      	ldr	r0, [r4, #0]
 800a08a:	1821      	adds	r1, r4, r0
 800a08c:	428b      	cmp	r3, r1
 800a08e:	bf01      	itttt	eq
 800a090:	6819      	ldreq	r1, [r3, #0]
 800a092:	685b      	ldreq	r3, [r3, #4]
 800a094:	1809      	addeq	r1, r1, r0
 800a096:	6021      	streq	r1, [r4, #0]
 800a098:	e7ed      	b.n	800a076 <_free_r+0x1e>
 800a09a:	461a      	mov	r2, r3
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	b10b      	cbz	r3, 800a0a4 <_free_r+0x4c>
 800a0a0:	42a3      	cmp	r3, r4
 800a0a2:	d9fa      	bls.n	800a09a <_free_r+0x42>
 800a0a4:	6811      	ldr	r1, [r2, #0]
 800a0a6:	1850      	adds	r0, r2, r1
 800a0a8:	42a0      	cmp	r0, r4
 800a0aa:	d10b      	bne.n	800a0c4 <_free_r+0x6c>
 800a0ac:	6820      	ldr	r0, [r4, #0]
 800a0ae:	4401      	add	r1, r0
 800a0b0:	1850      	adds	r0, r2, r1
 800a0b2:	4283      	cmp	r3, r0
 800a0b4:	6011      	str	r1, [r2, #0]
 800a0b6:	d1e0      	bne.n	800a07a <_free_r+0x22>
 800a0b8:	6818      	ldr	r0, [r3, #0]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	6053      	str	r3, [r2, #4]
 800a0be:	4408      	add	r0, r1
 800a0c0:	6010      	str	r0, [r2, #0]
 800a0c2:	e7da      	b.n	800a07a <_free_r+0x22>
 800a0c4:	d902      	bls.n	800a0cc <_free_r+0x74>
 800a0c6:	230c      	movs	r3, #12
 800a0c8:	602b      	str	r3, [r5, #0]
 800a0ca:	e7d6      	b.n	800a07a <_free_r+0x22>
 800a0cc:	6820      	ldr	r0, [r4, #0]
 800a0ce:	1821      	adds	r1, r4, r0
 800a0d0:	428b      	cmp	r3, r1
 800a0d2:	bf04      	itt	eq
 800a0d4:	6819      	ldreq	r1, [r3, #0]
 800a0d6:	685b      	ldreq	r3, [r3, #4]
 800a0d8:	6063      	str	r3, [r4, #4]
 800a0da:	bf04      	itt	eq
 800a0dc:	1809      	addeq	r1, r1, r0
 800a0de:	6021      	streq	r1, [r4, #0]
 800a0e0:	6054      	str	r4, [r2, #4]
 800a0e2:	e7ca      	b.n	800a07a <_free_r+0x22>
 800a0e4:	bd38      	pop	{r3, r4, r5, pc}
 800a0e6:	bf00      	nop
 800a0e8:	200050ac 	.word	0x200050ac

0800a0ec <sbrk_aligned>:
 800a0ec:	b570      	push	{r4, r5, r6, lr}
 800a0ee:	4e0f      	ldr	r6, [pc, #60]	@ (800a12c <sbrk_aligned+0x40>)
 800a0f0:	460c      	mov	r4, r1
 800a0f2:	6831      	ldr	r1, [r6, #0]
 800a0f4:	4605      	mov	r5, r0
 800a0f6:	b911      	cbnz	r1, 800a0fe <sbrk_aligned+0x12>
 800a0f8:	f000 fcb6 	bl	800aa68 <_sbrk_r>
 800a0fc:	6030      	str	r0, [r6, #0]
 800a0fe:	4621      	mov	r1, r4
 800a100:	4628      	mov	r0, r5
 800a102:	f000 fcb1 	bl	800aa68 <_sbrk_r>
 800a106:	1c43      	adds	r3, r0, #1
 800a108:	d103      	bne.n	800a112 <sbrk_aligned+0x26>
 800a10a:	f04f 34ff 	mov.w	r4, #4294967295
 800a10e:	4620      	mov	r0, r4
 800a110:	bd70      	pop	{r4, r5, r6, pc}
 800a112:	1cc4      	adds	r4, r0, #3
 800a114:	f024 0403 	bic.w	r4, r4, #3
 800a118:	42a0      	cmp	r0, r4
 800a11a:	d0f8      	beq.n	800a10e <sbrk_aligned+0x22>
 800a11c:	1a21      	subs	r1, r4, r0
 800a11e:	4628      	mov	r0, r5
 800a120:	f000 fca2 	bl	800aa68 <_sbrk_r>
 800a124:	3001      	adds	r0, #1
 800a126:	d1f2      	bne.n	800a10e <sbrk_aligned+0x22>
 800a128:	e7ef      	b.n	800a10a <sbrk_aligned+0x1e>
 800a12a:	bf00      	nop
 800a12c:	200050a8 	.word	0x200050a8

0800a130 <_malloc_r>:
 800a130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a134:	1ccd      	adds	r5, r1, #3
 800a136:	f025 0503 	bic.w	r5, r5, #3
 800a13a:	3508      	adds	r5, #8
 800a13c:	2d0c      	cmp	r5, #12
 800a13e:	bf38      	it	cc
 800a140:	250c      	movcc	r5, #12
 800a142:	2d00      	cmp	r5, #0
 800a144:	4606      	mov	r6, r0
 800a146:	db01      	blt.n	800a14c <_malloc_r+0x1c>
 800a148:	42a9      	cmp	r1, r5
 800a14a:	d904      	bls.n	800a156 <_malloc_r+0x26>
 800a14c:	230c      	movs	r3, #12
 800a14e:	6033      	str	r3, [r6, #0]
 800a150:	2000      	movs	r0, #0
 800a152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a156:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a22c <_malloc_r+0xfc>
 800a15a:	f000 f869 	bl	800a230 <__malloc_lock>
 800a15e:	f8d8 3000 	ldr.w	r3, [r8]
 800a162:	461c      	mov	r4, r3
 800a164:	bb44      	cbnz	r4, 800a1b8 <_malloc_r+0x88>
 800a166:	4629      	mov	r1, r5
 800a168:	4630      	mov	r0, r6
 800a16a:	f7ff ffbf 	bl	800a0ec <sbrk_aligned>
 800a16e:	1c43      	adds	r3, r0, #1
 800a170:	4604      	mov	r4, r0
 800a172:	d158      	bne.n	800a226 <_malloc_r+0xf6>
 800a174:	f8d8 4000 	ldr.w	r4, [r8]
 800a178:	4627      	mov	r7, r4
 800a17a:	2f00      	cmp	r7, #0
 800a17c:	d143      	bne.n	800a206 <_malloc_r+0xd6>
 800a17e:	2c00      	cmp	r4, #0
 800a180:	d04b      	beq.n	800a21a <_malloc_r+0xea>
 800a182:	6823      	ldr	r3, [r4, #0]
 800a184:	4639      	mov	r1, r7
 800a186:	4630      	mov	r0, r6
 800a188:	eb04 0903 	add.w	r9, r4, r3
 800a18c:	f000 fc6c 	bl	800aa68 <_sbrk_r>
 800a190:	4581      	cmp	r9, r0
 800a192:	d142      	bne.n	800a21a <_malloc_r+0xea>
 800a194:	6821      	ldr	r1, [r4, #0]
 800a196:	1a6d      	subs	r5, r5, r1
 800a198:	4629      	mov	r1, r5
 800a19a:	4630      	mov	r0, r6
 800a19c:	f7ff ffa6 	bl	800a0ec <sbrk_aligned>
 800a1a0:	3001      	adds	r0, #1
 800a1a2:	d03a      	beq.n	800a21a <_malloc_r+0xea>
 800a1a4:	6823      	ldr	r3, [r4, #0]
 800a1a6:	442b      	add	r3, r5
 800a1a8:	6023      	str	r3, [r4, #0]
 800a1aa:	f8d8 3000 	ldr.w	r3, [r8]
 800a1ae:	685a      	ldr	r2, [r3, #4]
 800a1b0:	bb62      	cbnz	r2, 800a20c <_malloc_r+0xdc>
 800a1b2:	f8c8 7000 	str.w	r7, [r8]
 800a1b6:	e00f      	b.n	800a1d8 <_malloc_r+0xa8>
 800a1b8:	6822      	ldr	r2, [r4, #0]
 800a1ba:	1b52      	subs	r2, r2, r5
 800a1bc:	d420      	bmi.n	800a200 <_malloc_r+0xd0>
 800a1be:	2a0b      	cmp	r2, #11
 800a1c0:	d917      	bls.n	800a1f2 <_malloc_r+0xc2>
 800a1c2:	1961      	adds	r1, r4, r5
 800a1c4:	42a3      	cmp	r3, r4
 800a1c6:	6025      	str	r5, [r4, #0]
 800a1c8:	bf18      	it	ne
 800a1ca:	6059      	strne	r1, [r3, #4]
 800a1cc:	6863      	ldr	r3, [r4, #4]
 800a1ce:	bf08      	it	eq
 800a1d0:	f8c8 1000 	streq.w	r1, [r8]
 800a1d4:	5162      	str	r2, [r4, r5]
 800a1d6:	604b      	str	r3, [r1, #4]
 800a1d8:	4630      	mov	r0, r6
 800a1da:	f000 f82f 	bl	800a23c <__malloc_unlock>
 800a1de:	f104 000b 	add.w	r0, r4, #11
 800a1e2:	1d23      	adds	r3, r4, #4
 800a1e4:	f020 0007 	bic.w	r0, r0, #7
 800a1e8:	1ac2      	subs	r2, r0, r3
 800a1ea:	bf1c      	itt	ne
 800a1ec:	1a1b      	subne	r3, r3, r0
 800a1ee:	50a3      	strne	r3, [r4, r2]
 800a1f0:	e7af      	b.n	800a152 <_malloc_r+0x22>
 800a1f2:	6862      	ldr	r2, [r4, #4]
 800a1f4:	42a3      	cmp	r3, r4
 800a1f6:	bf0c      	ite	eq
 800a1f8:	f8c8 2000 	streq.w	r2, [r8]
 800a1fc:	605a      	strne	r2, [r3, #4]
 800a1fe:	e7eb      	b.n	800a1d8 <_malloc_r+0xa8>
 800a200:	4623      	mov	r3, r4
 800a202:	6864      	ldr	r4, [r4, #4]
 800a204:	e7ae      	b.n	800a164 <_malloc_r+0x34>
 800a206:	463c      	mov	r4, r7
 800a208:	687f      	ldr	r7, [r7, #4]
 800a20a:	e7b6      	b.n	800a17a <_malloc_r+0x4a>
 800a20c:	461a      	mov	r2, r3
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	42a3      	cmp	r3, r4
 800a212:	d1fb      	bne.n	800a20c <_malloc_r+0xdc>
 800a214:	2300      	movs	r3, #0
 800a216:	6053      	str	r3, [r2, #4]
 800a218:	e7de      	b.n	800a1d8 <_malloc_r+0xa8>
 800a21a:	230c      	movs	r3, #12
 800a21c:	6033      	str	r3, [r6, #0]
 800a21e:	4630      	mov	r0, r6
 800a220:	f000 f80c 	bl	800a23c <__malloc_unlock>
 800a224:	e794      	b.n	800a150 <_malloc_r+0x20>
 800a226:	6005      	str	r5, [r0, #0]
 800a228:	e7d6      	b.n	800a1d8 <_malloc_r+0xa8>
 800a22a:	bf00      	nop
 800a22c:	200050ac 	.word	0x200050ac

0800a230 <__malloc_lock>:
 800a230:	4801      	ldr	r0, [pc, #4]	@ (800a238 <__malloc_lock+0x8>)
 800a232:	f7ff bf00 	b.w	800a036 <__retarget_lock_acquire_recursive>
 800a236:	bf00      	nop
 800a238:	200050a4 	.word	0x200050a4

0800a23c <__malloc_unlock>:
 800a23c:	4801      	ldr	r0, [pc, #4]	@ (800a244 <__malloc_unlock+0x8>)
 800a23e:	f7ff befb 	b.w	800a038 <__retarget_lock_release_recursive>
 800a242:	bf00      	nop
 800a244:	200050a4 	.word	0x200050a4

0800a248 <__sfputc_r>:
 800a248:	6893      	ldr	r3, [r2, #8]
 800a24a:	3b01      	subs	r3, #1
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	b410      	push	{r4}
 800a250:	6093      	str	r3, [r2, #8]
 800a252:	da08      	bge.n	800a266 <__sfputc_r+0x1e>
 800a254:	6994      	ldr	r4, [r2, #24]
 800a256:	42a3      	cmp	r3, r4
 800a258:	db01      	blt.n	800a25e <__sfputc_r+0x16>
 800a25a:	290a      	cmp	r1, #10
 800a25c:	d103      	bne.n	800a266 <__sfputc_r+0x1e>
 800a25e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a262:	f000 bb6d 	b.w	800a940 <__swbuf_r>
 800a266:	6813      	ldr	r3, [r2, #0]
 800a268:	1c58      	adds	r0, r3, #1
 800a26a:	6010      	str	r0, [r2, #0]
 800a26c:	7019      	strb	r1, [r3, #0]
 800a26e:	4608      	mov	r0, r1
 800a270:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a274:	4770      	bx	lr

0800a276 <__sfputs_r>:
 800a276:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a278:	4606      	mov	r6, r0
 800a27a:	460f      	mov	r7, r1
 800a27c:	4614      	mov	r4, r2
 800a27e:	18d5      	adds	r5, r2, r3
 800a280:	42ac      	cmp	r4, r5
 800a282:	d101      	bne.n	800a288 <__sfputs_r+0x12>
 800a284:	2000      	movs	r0, #0
 800a286:	e007      	b.n	800a298 <__sfputs_r+0x22>
 800a288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a28c:	463a      	mov	r2, r7
 800a28e:	4630      	mov	r0, r6
 800a290:	f7ff ffda 	bl	800a248 <__sfputc_r>
 800a294:	1c43      	adds	r3, r0, #1
 800a296:	d1f3      	bne.n	800a280 <__sfputs_r+0xa>
 800a298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a29c <_vfiprintf_r>:
 800a29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a0:	460d      	mov	r5, r1
 800a2a2:	b09d      	sub	sp, #116	@ 0x74
 800a2a4:	4614      	mov	r4, r2
 800a2a6:	4698      	mov	r8, r3
 800a2a8:	4606      	mov	r6, r0
 800a2aa:	b118      	cbz	r0, 800a2b4 <_vfiprintf_r+0x18>
 800a2ac:	6a03      	ldr	r3, [r0, #32]
 800a2ae:	b90b      	cbnz	r3, 800a2b4 <_vfiprintf_r+0x18>
 800a2b0:	f7ff fd66 	bl	8009d80 <__sinit>
 800a2b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2b6:	07d9      	lsls	r1, r3, #31
 800a2b8:	d405      	bmi.n	800a2c6 <_vfiprintf_r+0x2a>
 800a2ba:	89ab      	ldrh	r3, [r5, #12]
 800a2bc:	059a      	lsls	r2, r3, #22
 800a2be:	d402      	bmi.n	800a2c6 <_vfiprintf_r+0x2a>
 800a2c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2c2:	f7ff feb8 	bl	800a036 <__retarget_lock_acquire_recursive>
 800a2c6:	89ab      	ldrh	r3, [r5, #12]
 800a2c8:	071b      	lsls	r3, r3, #28
 800a2ca:	d501      	bpl.n	800a2d0 <_vfiprintf_r+0x34>
 800a2cc:	692b      	ldr	r3, [r5, #16]
 800a2ce:	b99b      	cbnz	r3, 800a2f8 <_vfiprintf_r+0x5c>
 800a2d0:	4629      	mov	r1, r5
 800a2d2:	4630      	mov	r0, r6
 800a2d4:	f000 fb72 	bl	800a9bc <__swsetup_r>
 800a2d8:	b170      	cbz	r0, 800a2f8 <_vfiprintf_r+0x5c>
 800a2da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2dc:	07dc      	lsls	r4, r3, #31
 800a2de:	d504      	bpl.n	800a2ea <_vfiprintf_r+0x4e>
 800a2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a2e4:	b01d      	add	sp, #116	@ 0x74
 800a2e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ea:	89ab      	ldrh	r3, [r5, #12]
 800a2ec:	0598      	lsls	r0, r3, #22
 800a2ee:	d4f7      	bmi.n	800a2e0 <_vfiprintf_r+0x44>
 800a2f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2f2:	f7ff fea1 	bl	800a038 <__retarget_lock_release_recursive>
 800a2f6:	e7f3      	b.n	800a2e0 <_vfiprintf_r+0x44>
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2fc:	2320      	movs	r3, #32
 800a2fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a302:	f8cd 800c 	str.w	r8, [sp, #12]
 800a306:	2330      	movs	r3, #48	@ 0x30
 800a308:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a4b8 <_vfiprintf_r+0x21c>
 800a30c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a310:	f04f 0901 	mov.w	r9, #1
 800a314:	4623      	mov	r3, r4
 800a316:	469a      	mov	sl, r3
 800a318:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a31c:	b10a      	cbz	r2, 800a322 <_vfiprintf_r+0x86>
 800a31e:	2a25      	cmp	r2, #37	@ 0x25
 800a320:	d1f9      	bne.n	800a316 <_vfiprintf_r+0x7a>
 800a322:	ebba 0b04 	subs.w	fp, sl, r4
 800a326:	d00b      	beq.n	800a340 <_vfiprintf_r+0xa4>
 800a328:	465b      	mov	r3, fp
 800a32a:	4622      	mov	r2, r4
 800a32c:	4629      	mov	r1, r5
 800a32e:	4630      	mov	r0, r6
 800a330:	f7ff ffa1 	bl	800a276 <__sfputs_r>
 800a334:	3001      	adds	r0, #1
 800a336:	f000 80a7 	beq.w	800a488 <_vfiprintf_r+0x1ec>
 800a33a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a33c:	445a      	add	r2, fp
 800a33e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a340:	f89a 3000 	ldrb.w	r3, [sl]
 800a344:	2b00      	cmp	r3, #0
 800a346:	f000 809f 	beq.w	800a488 <_vfiprintf_r+0x1ec>
 800a34a:	2300      	movs	r3, #0
 800a34c:	f04f 32ff 	mov.w	r2, #4294967295
 800a350:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a354:	f10a 0a01 	add.w	sl, sl, #1
 800a358:	9304      	str	r3, [sp, #16]
 800a35a:	9307      	str	r3, [sp, #28]
 800a35c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a360:	931a      	str	r3, [sp, #104]	@ 0x68
 800a362:	4654      	mov	r4, sl
 800a364:	2205      	movs	r2, #5
 800a366:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a36a:	4853      	ldr	r0, [pc, #332]	@ (800a4b8 <_vfiprintf_r+0x21c>)
 800a36c:	f7f5 ff38 	bl	80001e0 <memchr>
 800a370:	9a04      	ldr	r2, [sp, #16]
 800a372:	b9d8      	cbnz	r0, 800a3ac <_vfiprintf_r+0x110>
 800a374:	06d1      	lsls	r1, r2, #27
 800a376:	bf44      	itt	mi
 800a378:	2320      	movmi	r3, #32
 800a37a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a37e:	0713      	lsls	r3, r2, #28
 800a380:	bf44      	itt	mi
 800a382:	232b      	movmi	r3, #43	@ 0x2b
 800a384:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a388:	f89a 3000 	ldrb.w	r3, [sl]
 800a38c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a38e:	d015      	beq.n	800a3bc <_vfiprintf_r+0x120>
 800a390:	9a07      	ldr	r2, [sp, #28]
 800a392:	4654      	mov	r4, sl
 800a394:	2000      	movs	r0, #0
 800a396:	f04f 0c0a 	mov.w	ip, #10
 800a39a:	4621      	mov	r1, r4
 800a39c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3a0:	3b30      	subs	r3, #48	@ 0x30
 800a3a2:	2b09      	cmp	r3, #9
 800a3a4:	d94b      	bls.n	800a43e <_vfiprintf_r+0x1a2>
 800a3a6:	b1b0      	cbz	r0, 800a3d6 <_vfiprintf_r+0x13a>
 800a3a8:	9207      	str	r2, [sp, #28]
 800a3aa:	e014      	b.n	800a3d6 <_vfiprintf_r+0x13a>
 800a3ac:	eba0 0308 	sub.w	r3, r0, r8
 800a3b0:	fa09 f303 	lsl.w	r3, r9, r3
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	9304      	str	r3, [sp, #16]
 800a3b8:	46a2      	mov	sl, r4
 800a3ba:	e7d2      	b.n	800a362 <_vfiprintf_r+0xc6>
 800a3bc:	9b03      	ldr	r3, [sp, #12]
 800a3be:	1d19      	adds	r1, r3, #4
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	9103      	str	r1, [sp, #12]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	bfbb      	ittet	lt
 800a3c8:	425b      	neglt	r3, r3
 800a3ca:	f042 0202 	orrlt.w	r2, r2, #2
 800a3ce:	9307      	strge	r3, [sp, #28]
 800a3d0:	9307      	strlt	r3, [sp, #28]
 800a3d2:	bfb8      	it	lt
 800a3d4:	9204      	strlt	r2, [sp, #16]
 800a3d6:	7823      	ldrb	r3, [r4, #0]
 800a3d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3da:	d10a      	bne.n	800a3f2 <_vfiprintf_r+0x156>
 800a3dc:	7863      	ldrb	r3, [r4, #1]
 800a3de:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3e0:	d132      	bne.n	800a448 <_vfiprintf_r+0x1ac>
 800a3e2:	9b03      	ldr	r3, [sp, #12]
 800a3e4:	1d1a      	adds	r2, r3, #4
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	9203      	str	r2, [sp, #12]
 800a3ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3ee:	3402      	adds	r4, #2
 800a3f0:	9305      	str	r3, [sp, #20]
 800a3f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a4c8 <_vfiprintf_r+0x22c>
 800a3f6:	7821      	ldrb	r1, [r4, #0]
 800a3f8:	2203      	movs	r2, #3
 800a3fa:	4650      	mov	r0, sl
 800a3fc:	f7f5 fef0 	bl	80001e0 <memchr>
 800a400:	b138      	cbz	r0, 800a412 <_vfiprintf_r+0x176>
 800a402:	9b04      	ldr	r3, [sp, #16]
 800a404:	eba0 000a 	sub.w	r0, r0, sl
 800a408:	2240      	movs	r2, #64	@ 0x40
 800a40a:	4082      	lsls	r2, r0
 800a40c:	4313      	orrs	r3, r2
 800a40e:	3401      	adds	r4, #1
 800a410:	9304      	str	r3, [sp, #16]
 800a412:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a416:	4829      	ldr	r0, [pc, #164]	@ (800a4bc <_vfiprintf_r+0x220>)
 800a418:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a41c:	2206      	movs	r2, #6
 800a41e:	f7f5 fedf 	bl	80001e0 <memchr>
 800a422:	2800      	cmp	r0, #0
 800a424:	d03f      	beq.n	800a4a6 <_vfiprintf_r+0x20a>
 800a426:	4b26      	ldr	r3, [pc, #152]	@ (800a4c0 <_vfiprintf_r+0x224>)
 800a428:	bb1b      	cbnz	r3, 800a472 <_vfiprintf_r+0x1d6>
 800a42a:	9b03      	ldr	r3, [sp, #12]
 800a42c:	3307      	adds	r3, #7
 800a42e:	f023 0307 	bic.w	r3, r3, #7
 800a432:	3308      	adds	r3, #8
 800a434:	9303      	str	r3, [sp, #12]
 800a436:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a438:	443b      	add	r3, r7
 800a43a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a43c:	e76a      	b.n	800a314 <_vfiprintf_r+0x78>
 800a43e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a442:	460c      	mov	r4, r1
 800a444:	2001      	movs	r0, #1
 800a446:	e7a8      	b.n	800a39a <_vfiprintf_r+0xfe>
 800a448:	2300      	movs	r3, #0
 800a44a:	3401      	adds	r4, #1
 800a44c:	9305      	str	r3, [sp, #20]
 800a44e:	4619      	mov	r1, r3
 800a450:	f04f 0c0a 	mov.w	ip, #10
 800a454:	4620      	mov	r0, r4
 800a456:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a45a:	3a30      	subs	r2, #48	@ 0x30
 800a45c:	2a09      	cmp	r2, #9
 800a45e:	d903      	bls.n	800a468 <_vfiprintf_r+0x1cc>
 800a460:	2b00      	cmp	r3, #0
 800a462:	d0c6      	beq.n	800a3f2 <_vfiprintf_r+0x156>
 800a464:	9105      	str	r1, [sp, #20]
 800a466:	e7c4      	b.n	800a3f2 <_vfiprintf_r+0x156>
 800a468:	fb0c 2101 	mla	r1, ip, r1, r2
 800a46c:	4604      	mov	r4, r0
 800a46e:	2301      	movs	r3, #1
 800a470:	e7f0      	b.n	800a454 <_vfiprintf_r+0x1b8>
 800a472:	ab03      	add	r3, sp, #12
 800a474:	9300      	str	r3, [sp, #0]
 800a476:	462a      	mov	r2, r5
 800a478:	4b12      	ldr	r3, [pc, #72]	@ (800a4c4 <_vfiprintf_r+0x228>)
 800a47a:	a904      	add	r1, sp, #16
 800a47c:	4630      	mov	r0, r6
 800a47e:	f3af 8000 	nop.w
 800a482:	4607      	mov	r7, r0
 800a484:	1c78      	adds	r0, r7, #1
 800a486:	d1d6      	bne.n	800a436 <_vfiprintf_r+0x19a>
 800a488:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a48a:	07d9      	lsls	r1, r3, #31
 800a48c:	d405      	bmi.n	800a49a <_vfiprintf_r+0x1fe>
 800a48e:	89ab      	ldrh	r3, [r5, #12]
 800a490:	059a      	lsls	r2, r3, #22
 800a492:	d402      	bmi.n	800a49a <_vfiprintf_r+0x1fe>
 800a494:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a496:	f7ff fdcf 	bl	800a038 <__retarget_lock_release_recursive>
 800a49a:	89ab      	ldrh	r3, [r5, #12]
 800a49c:	065b      	lsls	r3, r3, #25
 800a49e:	f53f af1f 	bmi.w	800a2e0 <_vfiprintf_r+0x44>
 800a4a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4a4:	e71e      	b.n	800a2e4 <_vfiprintf_r+0x48>
 800a4a6:	ab03      	add	r3, sp, #12
 800a4a8:	9300      	str	r3, [sp, #0]
 800a4aa:	462a      	mov	r2, r5
 800a4ac:	4b05      	ldr	r3, [pc, #20]	@ (800a4c4 <_vfiprintf_r+0x228>)
 800a4ae:	a904      	add	r1, sp, #16
 800a4b0:	4630      	mov	r0, r6
 800a4b2:	f000 f879 	bl	800a5a8 <_printf_i>
 800a4b6:	e7e4      	b.n	800a482 <_vfiprintf_r+0x1e6>
 800a4b8:	0800aca0 	.word	0x0800aca0
 800a4bc:	0800acaa 	.word	0x0800acaa
 800a4c0:	00000000 	.word	0x00000000
 800a4c4:	0800a277 	.word	0x0800a277
 800a4c8:	0800aca6 	.word	0x0800aca6

0800a4cc <_printf_common>:
 800a4cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4d0:	4616      	mov	r6, r2
 800a4d2:	4698      	mov	r8, r3
 800a4d4:	688a      	ldr	r2, [r1, #8]
 800a4d6:	690b      	ldr	r3, [r1, #16]
 800a4d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	bfb8      	it	lt
 800a4e0:	4613      	movlt	r3, r2
 800a4e2:	6033      	str	r3, [r6, #0]
 800a4e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a4e8:	4607      	mov	r7, r0
 800a4ea:	460c      	mov	r4, r1
 800a4ec:	b10a      	cbz	r2, 800a4f2 <_printf_common+0x26>
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	6033      	str	r3, [r6, #0]
 800a4f2:	6823      	ldr	r3, [r4, #0]
 800a4f4:	0699      	lsls	r1, r3, #26
 800a4f6:	bf42      	ittt	mi
 800a4f8:	6833      	ldrmi	r3, [r6, #0]
 800a4fa:	3302      	addmi	r3, #2
 800a4fc:	6033      	strmi	r3, [r6, #0]
 800a4fe:	6825      	ldr	r5, [r4, #0]
 800a500:	f015 0506 	ands.w	r5, r5, #6
 800a504:	d106      	bne.n	800a514 <_printf_common+0x48>
 800a506:	f104 0a19 	add.w	sl, r4, #25
 800a50a:	68e3      	ldr	r3, [r4, #12]
 800a50c:	6832      	ldr	r2, [r6, #0]
 800a50e:	1a9b      	subs	r3, r3, r2
 800a510:	42ab      	cmp	r3, r5
 800a512:	dc26      	bgt.n	800a562 <_printf_common+0x96>
 800a514:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a518:	6822      	ldr	r2, [r4, #0]
 800a51a:	3b00      	subs	r3, #0
 800a51c:	bf18      	it	ne
 800a51e:	2301      	movne	r3, #1
 800a520:	0692      	lsls	r2, r2, #26
 800a522:	d42b      	bmi.n	800a57c <_printf_common+0xb0>
 800a524:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a528:	4641      	mov	r1, r8
 800a52a:	4638      	mov	r0, r7
 800a52c:	47c8      	blx	r9
 800a52e:	3001      	adds	r0, #1
 800a530:	d01e      	beq.n	800a570 <_printf_common+0xa4>
 800a532:	6823      	ldr	r3, [r4, #0]
 800a534:	6922      	ldr	r2, [r4, #16]
 800a536:	f003 0306 	and.w	r3, r3, #6
 800a53a:	2b04      	cmp	r3, #4
 800a53c:	bf02      	ittt	eq
 800a53e:	68e5      	ldreq	r5, [r4, #12]
 800a540:	6833      	ldreq	r3, [r6, #0]
 800a542:	1aed      	subeq	r5, r5, r3
 800a544:	68a3      	ldr	r3, [r4, #8]
 800a546:	bf0c      	ite	eq
 800a548:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a54c:	2500      	movne	r5, #0
 800a54e:	4293      	cmp	r3, r2
 800a550:	bfc4      	itt	gt
 800a552:	1a9b      	subgt	r3, r3, r2
 800a554:	18ed      	addgt	r5, r5, r3
 800a556:	2600      	movs	r6, #0
 800a558:	341a      	adds	r4, #26
 800a55a:	42b5      	cmp	r5, r6
 800a55c:	d11a      	bne.n	800a594 <_printf_common+0xc8>
 800a55e:	2000      	movs	r0, #0
 800a560:	e008      	b.n	800a574 <_printf_common+0xa8>
 800a562:	2301      	movs	r3, #1
 800a564:	4652      	mov	r2, sl
 800a566:	4641      	mov	r1, r8
 800a568:	4638      	mov	r0, r7
 800a56a:	47c8      	blx	r9
 800a56c:	3001      	adds	r0, #1
 800a56e:	d103      	bne.n	800a578 <_printf_common+0xac>
 800a570:	f04f 30ff 	mov.w	r0, #4294967295
 800a574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a578:	3501      	adds	r5, #1
 800a57a:	e7c6      	b.n	800a50a <_printf_common+0x3e>
 800a57c:	18e1      	adds	r1, r4, r3
 800a57e:	1c5a      	adds	r2, r3, #1
 800a580:	2030      	movs	r0, #48	@ 0x30
 800a582:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a586:	4422      	add	r2, r4
 800a588:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a58c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a590:	3302      	adds	r3, #2
 800a592:	e7c7      	b.n	800a524 <_printf_common+0x58>
 800a594:	2301      	movs	r3, #1
 800a596:	4622      	mov	r2, r4
 800a598:	4641      	mov	r1, r8
 800a59a:	4638      	mov	r0, r7
 800a59c:	47c8      	blx	r9
 800a59e:	3001      	adds	r0, #1
 800a5a0:	d0e6      	beq.n	800a570 <_printf_common+0xa4>
 800a5a2:	3601      	adds	r6, #1
 800a5a4:	e7d9      	b.n	800a55a <_printf_common+0x8e>
	...

0800a5a8 <_printf_i>:
 800a5a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5ac:	7e0f      	ldrb	r7, [r1, #24]
 800a5ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a5b0:	2f78      	cmp	r7, #120	@ 0x78
 800a5b2:	4691      	mov	r9, r2
 800a5b4:	4680      	mov	r8, r0
 800a5b6:	460c      	mov	r4, r1
 800a5b8:	469a      	mov	sl, r3
 800a5ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a5be:	d807      	bhi.n	800a5d0 <_printf_i+0x28>
 800a5c0:	2f62      	cmp	r7, #98	@ 0x62
 800a5c2:	d80a      	bhi.n	800a5da <_printf_i+0x32>
 800a5c4:	2f00      	cmp	r7, #0
 800a5c6:	f000 80d2 	beq.w	800a76e <_printf_i+0x1c6>
 800a5ca:	2f58      	cmp	r7, #88	@ 0x58
 800a5cc:	f000 80b9 	beq.w	800a742 <_printf_i+0x19a>
 800a5d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a5d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a5d8:	e03a      	b.n	800a650 <_printf_i+0xa8>
 800a5da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a5de:	2b15      	cmp	r3, #21
 800a5e0:	d8f6      	bhi.n	800a5d0 <_printf_i+0x28>
 800a5e2:	a101      	add	r1, pc, #4	@ (adr r1, 800a5e8 <_printf_i+0x40>)
 800a5e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a5e8:	0800a641 	.word	0x0800a641
 800a5ec:	0800a655 	.word	0x0800a655
 800a5f0:	0800a5d1 	.word	0x0800a5d1
 800a5f4:	0800a5d1 	.word	0x0800a5d1
 800a5f8:	0800a5d1 	.word	0x0800a5d1
 800a5fc:	0800a5d1 	.word	0x0800a5d1
 800a600:	0800a655 	.word	0x0800a655
 800a604:	0800a5d1 	.word	0x0800a5d1
 800a608:	0800a5d1 	.word	0x0800a5d1
 800a60c:	0800a5d1 	.word	0x0800a5d1
 800a610:	0800a5d1 	.word	0x0800a5d1
 800a614:	0800a755 	.word	0x0800a755
 800a618:	0800a67f 	.word	0x0800a67f
 800a61c:	0800a70f 	.word	0x0800a70f
 800a620:	0800a5d1 	.word	0x0800a5d1
 800a624:	0800a5d1 	.word	0x0800a5d1
 800a628:	0800a777 	.word	0x0800a777
 800a62c:	0800a5d1 	.word	0x0800a5d1
 800a630:	0800a67f 	.word	0x0800a67f
 800a634:	0800a5d1 	.word	0x0800a5d1
 800a638:	0800a5d1 	.word	0x0800a5d1
 800a63c:	0800a717 	.word	0x0800a717
 800a640:	6833      	ldr	r3, [r6, #0]
 800a642:	1d1a      	adds	r2, r3, #4
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	6032      	str	r2, [r6, #0]
 800a648:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a64c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a650:	2301      	movs	r3, #1
 800a652:	e09d      	b.n	800a790 <_printf_i+0x1e8>
 800a654:	6833      	ldr	r3, [r6, #0]
 800a656:	6820      	ldr	r0, [r4, #0]
 800a658:	1d19      	adds	r1, r3, #4
 800a65a:	6031      	str	r1, [r6, #0]
 800a65c:	0606      	lsls	r6, r0, #24
 800a65e:	d501      	bpl.n	800a664 <_printf_i+0xbc>
 800a660:	681d      	ldr	r5, [r3, #0]
 800a662:	e003      	b.n	800a66c <_printf_i+0xc4>
 800a664:	0645      	lsls	r5, r0, #25
 800a666:	d5fb      	bpl.n	800a660 <_printf_i+0xb8>
 800a668:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a66c:	2d00      	cmp	r5, #0
 800a66e:	da03      	bge.n	800a678 <_printf_i+0xd0>
 800a670:	232d      	movs	r3, #45	@ 0x2d
 800a672:	426d      	negs	r5, r5
 800a674:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a678:	4859      	ldr	r0, [pc, #356]	@ (800a7e0 <_printf_i+0x238>)
 800a67a:	230a      	movs	r3, #10
 800a67c:	e011      	b.n	800a6a2 <_printf_i+0xfa>
 800a67e:	6821      	ldr	r1, [r4, #0]
 800a680:	6833      	ldr	r3, [r6, #0]
 800a682:	0608      	lsls	r0, r1, #24
 800a684:	f853 5b04 	ldr.w	r5, [r3], #4
 800a688:	d402      	bmi.n	800a690 <_printf_i+0xe8>
 800a68a:	0649      	lsls	r1, r1, #25
 800a68c:	bf48      	it	mi
 800a68e:	b2ad      	uxthmi	r5, r5
 800a690:	2f6f      	cmp	r7, #111	@ 0x6f
 800a692:	4853      	ldr	r0, [pc, #332]	@ (800a7e0 <_printf_i+0x238>)
 800a694:	6033      	str	r3, [r6, #0]
 800a696:	bf14      	ite	ne
 800a698:	230a      	movne	r3, #10
 800a69a:	2308      	moveq	r3, #8
 800a69c:	2100      	movs	r1, #0
 800a69e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a6a2:	6866      	ldr	r6, [r4, #4]
 800a6a4:	60a6      	str	r6, [r4, #8]
 800a6a6:	2e00      	cmp	r6, #0
 800a6a8:	bfa2      	ittt	ge
 800a6aa:	6821      	ldrge	r1, [r4, #0]
 800a6ac:	f021 0104 	bicge.w	r1, r1, #4
 800a6b0:	6021      	strge	r1, [r4, #0]
 800a6b2:	b90d      	cbnz	r5, 800a6b8 <_printf_i+0x110>
 800a6b4:	2e00      	cmp	r6, #0
 800a6b6:	d04b      	beq.n	800a750 <_printf_i+0x1a8>
 800a6b8:	4616      	mov	r6, r2
 800a6ba:	fbb5 f1f3 	udiv	r1, r5, r3
 800a6be:	fb03 5711 	mls	r7, r3, r1, r5
 800a6c2:	5dc7      	ldrb	r7, [r0, r7]
 800a6c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a6c8:	462f      	mov	r7, r5
 800a6ca:	42bb      	cmp	r3, r7
 800a6cc:	460d      	mov	r5, r1
 800a6ce:	d9f4      	bls.n	800a6ba <_printf_i+0x112>
 800a6d0:	2b08      	cmp	r3, #8
 800a6d2:	d10b      	bne.n	800a6ec <_printf_i+0x144>
 800a6d4:	6823      	ldr	r3, [r4, #0]
 800a6d6:	07df      	lsls	r7, r3, #31
 800a6d8:	d508      	bpl.n	800a6ec <_printf_i+0x144>
 800a6da:	6923      	ldr	r3, [r4, #16]
 800a6dc:	6861      	ldr	r1, [r4, #4]
 800a6de:	4299      	cmp	r1, r3
 800a6e0:	bfde      	ittt	le
 800a6e2:	2330      	movle	r3, #48	@ 0x30
 800a6e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a6e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a6ec:	1b92      	subs	r2, r2, r6
 800a6ee:	6122      	str	r2, [r4, #16]
 800a6f0:	f8cd a000 	str.w	sl, [sp]
 800a6f4:	464b      	mov	r3, r9
 800a6f6:	aa03      	add	r2, sp, #12
 800a6f8:	4621      	mov	r1, r4
 800a6fa:	4640      	mov	r0, r8
 800a6fc:	f7ff fee6 	bl	800a4cc <_printf_common>
 800a700:	3001      	adds	r0, #1
 800a702:	d14a      	bne.n	800a79a <_printf_i+0x1f2>
 800a704:	f04f 30ff 	mov.w	r0, #4294967295
 800a708:	b004      	add	sp, #16
 800a70a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a70e:	6823      	ldr	r3, [r4, #0]
 800a710:	f043 0320 	orr.w	r3, r3, #32
 800a714:	6023      	str	r3, [r4, #0]
 800a716:	4833      	ldr	r0, [pc, #204]	@ (800a7e4 <_printf_i+0x23c>)
 800a718:	2778      	movs	r7, #120	@ 0x78
 800a71a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a71e:	6823      	ldr	r3, [r4, #0]
 800a720:	6831      	ldr	r1, [r6, #0]
 800a722:	061f      	lsls	r7, r3, #24
 800a724:	f851 5b04 	ldr.w	r5, [r1], #4
 800a728:	d402      	bmi.n	800a730 <_printf_i+0x188>
 800a72a:	065f      	lsls	r7, r3, #25
 800a72c:	bf48      	it	mi
 800a72e:	b2ad      	uxthmi	r5, r5
 800a730:	6031      	str	r1, [r6, #0]
 800a732:	07d9      	lsls	r1, r3, #31
 800a734:	bf44      	itt	mi
 800a736:	f043 0320 	orrmi.w	r3, r3, #32
 800a73a:	6023      	strmi	r3, [r4, #0]
 800a73c:	b11d      	cbz	r5, 800a746 <_printf_i+0x19e>
 800a73e:	2310      	movs	r3, #16
 800a740:	e7ac      	b.n	800a69c <_printf_i+0xf4>
 800a742:	4827      	ldr	r0, [pc, #156]	@ (800a7e0 <_printf_i+0x238>)
 800a744:	e7e9      	b.n	800a71a <_printf_i+0x172>
 800a746:	6823      	ldr	r3, [r4, #0]
 800a748:	f023 0320 	bic.w	r3, r3, #32
 800a74c:	6023      	str	r3, [r4, #0]
 800a74e:	e7f6      	b.n	800a73e <_printf_i+0x196>
 800a750:	4616      	mov	r6, r2
 800a752:	e7bd      	b.n	800a6d0 <_printf_i+0x128>
 800a754:	6833      	ldr	r3, [r6, #0]
 800a756:	6825      	ldr	r5, [r4, #0]
 800a758:	6961      	ldr	r1, [r4, #20]
 800a75a:	1d18      	adds	r0, r3, #4
 800a75c:	6030      	str	r0, [r6, #0]
 800a75e:	062e      	lsls	r6, r5, #24
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	d501      	bpl.n	800a768 <_printf_i+0x1c0>
 800a764:	6019      	str	r1, [r3, #0]
 800a766:	e002      	b.n	800a76e <_printf_i+0x1c6>
 800a768:	0668      	lsls	r0, r5, #25
 800a76a:	d5fb      	bpl.n	800a764 <_printf_i+0x1bc>
 800a76c:	8019      	strh	r1, [r3, #0]
 800a76e:	2300      	movs	r3, #0
 800a770:	6123      	str	r3, [r4, #16]
 800a772:	4616      	mov	r6, r2
 800a774:	e7bc      	b.n	800a6f0 <_printf_i+0x148>
 800a776:	6833      	ldr	r3, [r6, #0]
 800a778:	1d1a      	adds	r2, r3, #4
 800a77a:	6032      	str	r2, [r6, #0]
 800a77c:	681e      	ldr	r6, [r3, #0]
 800a77e:	6862      	ldr	r2, [r4, #4]
 800a780:	2100      	movs	r1, #0
 800a782:	4630      	mov	r0, r6
 800a784:	f7f5 fd2c 	bl	80001e0 <memchr>
 800a788:	b108      	cbz	r0, 800a78e <_printf_i+0x1e6>
 800a78a:	1b80      	subs	r0, r0, r6
 800a78c:	6060      	str	r0, [r4, #4]
 800a78e:	6863      	ldr	r3, [r4, #4]
 800a790:	6123      	str	r3, [r4, #16]
 800a792:	2300      	movs	r3, #0
 800a794:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a798:	e7aa      	b.n	800a6f0 <_printf_i+0x148>
 800a79a:	6923      	ldr	r3, [r4, #16]
 800a79c:	4632      	mov	r2, r6
 800a79e:	4649      	mov	r1, r9
 800a7a0:	4640      	mov	r0, r8
 800a7a2:	47d0      	blx	sl
 800a7a4:	3001      	adds	r0, #1
 800a7a6:	d0ad      	beq.n	800a704 <_printf_i+0x15c>
 800a7a8:	6823      	ldr	r3, [r4, #0]
 800a7aa:	079b      	lsls	r3, r3, #30
 800a7ac:	d413      	bmi.n	800a7d6 <_printf_i+0x22e>
 800a7ae:	68e0      	ldr	r0, [r4, #12]
 800a7b0:	9b03      	ldr	r3, [sp, #12]
 800a7b2:	4298      	cmp	r0, r3
 800a7b4:	bfb8      	it	lt
 800a7b6:	4618      	movlt	r0, r3
 800a7b8:	e7a6      	b.n	800a708 <_printf_i+0x160>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	4632      	mov	r2, r6
 800a7be:	4649      	mov	r1, r9
 800a7c0:	4640      	mov	r0, r8
 800a7c2:	47d0      	blx	sl
 800a7c4:	3001      	adds	r0, #1
 800a7c6:	d09d      	beq.n	800a704 <_printf_i+0x15c>
 800a7c8:	3501      	adds	r5, #1
 800a7ca:	68e3      	ldr	r3, [r4, #12]
 800a7cc:	9903      	ldr	r1, [sp, #12]
 800a7ce:	1a5b      	subs	r3, r3, r1
 800a7d0:	42ab      	cmp	r3, r5
 800a7d2:	dcf2      	bgt.n	800a7ba <_printf_i+0x212>
 800a7d4:	e7eb      	b.n	800a7ae <_printf_i+0x206>
 800a7d6:	2500      	movs	r5, #0
 800a7d8:	f104 0619 	add.w	r6, r4, #25
 800a7dc:	e7f5      	b.n	800a7ca <_printf_i+0x222>
 800a7de:	bf00      	nop
 800a7e0:	0800acb1 	.word	0x0800acb1
 800a7e4:	0800acc2 	.word	0x0800acc2

0800a7e8 <__sflush_r>:
 800a7e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a7ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7f0:	0716      	lsls	r6, r2, #28
 800a7f2:	4605      	mov	r5, r0
 800a7f4:	460c      	mov	r4, r1
 800a7f6:	d454      	bmi.n	800a8a2 <__sflush_r+0xba>
 800a7f8:	684b      	ldr	r3, [r1, #4]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	dc02      	bgt.n	800a804 <__sflush_r+0x1c>
 800a7fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a800:	2b00      	cmp	r3, #0
 800a802:	dd48      	ble.n	800a896 <__sflush_r+0xae>
 800a804:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a806:	2e00      	cmp	r6, #0
 800a808:	d045      	beq.n	800a896 <__sflush_r+0xae>
 800a80a:	2300      	movs	r3, #0
 800a80c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a810:	682f      	ldr	r7, [r5, #0]
 800a812:	6a21      	ldr	r1, [r4, #32]
 800a814:	602b      	str	r3, [r5, #0]
 800a816:	d030      	beq.n	800a87a <__sflush_r+0x92>
 800a818:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a81a:	89a3      	ldrh	r3, [r4, #12]
 800a81c:	0759      	lsls	r1, r3, #29
 800a81e:	d505      	bpl.n	800a82c <__sflush_r+0x44>
 800a820:	6863      	ldr	r3, [r4, #4]
 800a822:	1ad2      	subs	r2, r2, r3
 800a824:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a826:	b10b      	cbz	r3, 800a82c <__sflush_r+0x44>
 800a828:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a82a:	1ad2      	subs	r2, r2, r3
 800a82c:	2300      	movs	r3, #0
 800a82e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a830:	6a21      	ldr	r1, [r4, #32]
 800a832:	4628      	mov	r0, r5
 800a834:	47b0      	blx	r6
 800a836:	1c43      	adds	r3, r0, #1
 800a838:	89a3      	ldrh	r3, [r4, #12]
 800a83a:	d106      	bne.n	800a84a <__sflush_r+0x62>
 800a83c:	6829      	ldr	r1, [r5, #0]
 800a83e:	291d      	cmp	r1, #29
 800a840:	d82b      	bhi.n	800a89a <__sflush_r+0xb2>
 800a842:	4a2a      	ldr	r2, [pc, #168]	@ (800a8ec <__sflush_r+0x104>)
 800a844:	410a      	asrs	r2, r1
 800a846:	07d6      	lsls	r6, r2, #31
 800a848:	d427      	bmi.n	800a89a <__sflush_r+0xb2>
 800a84a:	2200      	movs	r2, #0
 800a84c:	6062      	str	r2, [r4, #4]
 800a84e:	04d9      	lsls	r1, r3, #19
 800a850:	6922      	ldr	r2, [r4, #16]
 800a852:	6022      	str	r2, [r4, #0]
 800a854:	d504      	bpl.n	800a860 <__sflush_r+0x78>
 800a856:	1c42      	adds	r2, r0, #1
 800a858:	d101      	bne.n	800a85e <__sflush_r+0x76>
 800a85a:	682b      	ldr	r3, [r5, #0]
 800a85c:	b903      	cbnz	r3, 800a860 <__sflush_r+0x78>
 800a85e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a860:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a862:	602f      	str	r7, [r5, #0]
 800a864:	b1b9      	cbz	r1, 800a896 <__sflush_r+0xae>
 800a866:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a86a:	4299      	cmp	r1, r3
 800a86c:	d002      	beq.n	800a874 <__sflush_r+0x8c>
 800a86e:	4628      	mov	r0, r5
 800a870:	f7ff fbf2 	bl	800a058 <_free_r>
 800a874:	2300      	movs	r3, #0
 800a876:	6363      	str	r3, [r4, #52]	@ 0x34
 800a878:	e00d      	b.n	800a896 <__sflush_r+0xae>
 800a87a:	2301      	movs	r3, #1
 800a87c:	4628      	mov	r0, r5
 800a87e:	47b0      	blx	r6
 800a880:	4602      	mov	r2, r0
 800a882:	1c50      	adds	r0, r2, #1
 800a884:	d1c9      	bne.n	800a81a <__sflush_r+0x32>
 800a886:	682b      	ldr	r3, [r5, #0]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d0c6      	beq.n	800a81a <__sflush_r+0x32>
 800a88c:	2b1d      	cmp	r3, #29
 800a88e:	d001      	beq.n	800a894 <__sflush_r+0xac>
 800a890:	2b16      	cmp	r3, #22
 800a892:	d11e      	bne.n	800a8d2 <__sflush_r+0xea>
 800a894:	602f      	str	r7, [r5, #0]
 800a896:	2000      	movs	r0, #0
 800a898:	e022      	b.n	800a8e0 <__sflush_r+0xf8>
 800a89a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a89e:	b21b      	sxth	r3, r3
 800a8a0:	e01b      	b.n	800a8da <__sflush_r+0xf2>
 800a8a2:	690f      	ldr	r7, [r1, #16]
 800a8a4:	2f00      	cmp	r7, #0
 800a8a6:	d0f6      	beq.n	800a896 <__sflush_r+0xae>
 800a8a8:	0793      	lsls	r3, r2, #30
 800a8aa:	680e      	ldr	r6, [r1, #0]
 800a8ac:	bf08      	it	eq
 800a8ae:	694b      	ldreq	r3, [r1, #20]
 800a8b0:	600f      	str	r7, [r1, #0]
 800a8b2:	bf18      	it	ne
 800a8b4:	2300      	movne	r3, #0
 800a8b6:	eba6 0807 	sub.w	r8, r6, r7
 800a8ba:	608b      	str	r3, [r1, #8]
 800a8bc:	f1b8 0f00 	cmp.w	r8, #0
 800a8c0:	dde9      	ble.n	800a896 <__sflush_r+0xae>
 800a8c2:	6a21      	ldr	r1, [r4, #32]
 800a8c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a8c6:	4643      	mov	r3, r8
 800a8c8:	463a      	mov	r2, r7
 800a8ca:	4628      	mov	r0, r5
 800a8cc:	47b0      	blx	r6
 800a8ce:	2800      	cmp	r0, #0
 800a8d0:	dc08      	bgt.n	800a8e4 <__sflush_r+0xfc>
 800a8d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8da:	81a3      	strh	r3, [r4, #12]
 800a8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8e4:	4407      	add	r7, r0
 800a8e6:	eba8 0800 	sub.w	r8, r8, r0
 800a8ea:	e7e7      	b.n	800a8bc <__sflush_r+0xd4>
 800a8ec:	dfbffffe 	.word	0xdfbffffe

0800a8f0 <_fflush_r>:
 800a8f0:	b538      	push	{r3, r4, r5, lr}
 800a8f2:	690b      	ldr	r3, [r1, #16]
 800a8f4:	4605      	mov	r5, r0
 800a8f6:	460c      	mov	r4, r1
 800a8f8:	b913      	cbnz	r3, 800a900 <_fflush_r+0x10>
 800a8fa:	2500      	movs	r5, #0
 800a8fc:	4628      	mov	r0, r5
 800a8fe:	bd38      	pop	{r3, r4, r5, pc}
 800a900:	b118      	cbz	r0, 800a90a <_fflush_r+0x1a>
 800a902:	6a03      	ldr	r3, [r0, #32]
 800a904:	b90b      	cbnz	r3, 800a90a <_fflush_r+0x1a>
 800a906:	f7ff fa3b 	bl	8009d80 <__sinit>
 800a90a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d0f3      	beq.n	800a8fa <_fflush_r+0xa>
 800a912:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a914:	07d0      	lsls	r0, r2, #31
 800a916:	d404      	bmi.n	800a922 <_fflush_r+0x32>
 800a918:	0599      	lsls	r1, r3, #22
 800a91a:	d402      	bmi.n	800a922 <_fflush_r+0x32>
 800a91c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a91e:	f7ff fb8a 	bl	800a036 <__retarget_lock_acquire_recursive>
 800a922:	4628      	mov	r0, r5
 800a924:	4621      	mov	r1, r4
 800a926:	f7ff ff5f 	bl	800a7e8 <__sflush_r>
 800a92a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a92c:	07da      	lsls	r2, r3, #31
 800a92e:	4605      	mov	r5, r0
 800a930:	d4e4      	bmi.n	800a8fc <_fflush_r+0xc>
 800a932:	89a3      	ldrh	r3, [r4, #12]
 800a934:	059b      	lsls	r3, r3, #22
 800a936:	d4e1      	bmi.n	800a8fc <_fflush_r+0xc>
 800a938:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a93a:	f7ff fb7d 	bl	800a038 <__retarget_lock_release_recursive>
 800a93e:	e7dd      	b.n	800a8fc <_fflush_r+0xc>

0800a940 <__swbuf_r>:
 800a940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a942:	460e      	mov	r6, r1
 800a944:	4614      	mov	r4, r2
 800a946:	4605      	mov	r5, r0
 800a948:	b118      	cbz	r0, 800a952 <__swbuf_r+0x12>
 800a94a:	6a03      	ldr	r3, [r0, #32]
 800a94c:	b90b      	cbnz	r3, 800a952 <__swbuf_r+0x12>
 800a94e:	f7ff fa17 	bl	8009d80 <__sinit>
 800a952:	69a3      	ldr	r3, [r4, #24]
 800a954:	60a3      	str	r3, [r4, #8]
 800a956:	89a3      	ldrh	r3, [r4, #12]
 800a958:	071a      	lsls	r2, r3, #28
 800a95a:	d501      	bpl.n	800a960 <__swbuf_r+0x20>
 800a95c:	6923      	ldr	r3, [r4, #16]
 800a95e:	b943      	cbnz	r3, 800a972 <__swbuf_r+0x32>
 800a960:	4621      	mov	r1, r4
 800a962:	4628      	mov	r0, r5
 800a964:	f000 f82a 	bl	800a9bc <__swsetup_r>
 800a968:	b118      	cbz	r0, 800a972 <__swbuf_r+0x32>
 800a96a:	f04f 37ff 	mov.w	r7, #4294967295
 800a96e:	4638      	mov	r0, r7
 800a970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a972:	6823      	ldr	r3, [r4, #0]
 800a974:	6922      	ldr	r2, [r4, #16]
 800a976:	1a98      	subs	r0, r3, r2
 800a978:	6963      	ldr	r3, [r4, #20]
 800a97a:	b2f6      	uxtb	r6, r6
 800a97c:	4283      	cmp	r3, r0
 800a97e:	4637      	mov	r7, r6
 800a980:	dc05      	bgt.n	800a98e <__swbuf_r+0x4e>
 800a982:	4621      	mov	r1, r4
 800a984:	4628      	mov	r0, r5
 800a986:	f7ff ffb3 	bl	800a8f0 <_fflush_r>
 800a98a:	2800      	cmp	r0, #0
 800a98c:	d1ed      	bne.n	800a96a <__swbuf_r+0x2a>
 800a98e:	68a3      	ldr	r3, [r4, #8]
 800a990:	3b01      	subs	r3, #1
 800a992:	60a3      	str	r3, [r4, #8]
 800a994:	6823      	ldr	r3, [r4, #0]
 800a996:	1c5a      	adds	r2, r3, #1
 800a998:	6022      	str	r2, [r4, #0]
 800a99a:	701e      	strb	r6, [r3, #0]
 800a99c:	6962      	ldr	r2, [r4, #20]
 800a99e:	1c43      	adds	r3, r0, #1
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d004      	beq.n	800a9ae <__swbuf_r+0x6e>
 800a9a4:	89a3      	ldrh	r3, [r4, #12]
 800a9a6:	07db      	lsls	r3, r3, #31
 800a9a8:	d5e1      	bpl.n	800a96e <__swbuf_r+0x2e>
 800a9aa:	2e0a      	cmp	r6, #10
 800a9ac:	d1df      	bne.n	800a96e <__swbuf_r+0x2e>
 800a9ae:	4621      	mov	r1, r4
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	f7ff ff9d 	bl	800a8f0 <_fflush_r>
 800a9b6:	2800      	cmp	r0, #0
 800a9b8:	d0d9      	beq.n	800a96e <__swbuf_r+0x2e>
 800a9ba:	e7d6      	b.n	800a96a <__swbuf_r+0x2a>

0800a9bc <__swsetup_r>:
 800a9bc:	b538      	push	{r3, r4, r5, lr}
 800a9be:	4b29      	ldr	r3, [pc, #164]	@ (800aa64 <__swsetup_r+0xa8>)
 800a9c0:	4605      	mov	r5, r0
 800a9c2:	6818      	ldr	r0, [r3, #0]
 800a9c4:	460c      	mov	r4, r1
 800a9c6:	b118      	cbz	r0, 800a9d0 <__swsetup_r+0x14>
 800a9c8:	6a03      	ldr	r3, [r0, #32]
 800a9ca:	b90b      	cbnz	r3, 800a9d0 <__swsetup_r+0x14>
 800a9cc:	f7ff f9d8 	bl	8009d80 <__sinit>
 800a9d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9d4:	0719      	lsls	r1, r3, #28
 800a9d6:	d422      	bmi.n	800aa1e <__swsetup_r+0x62>
 800a9d8:	06da      	lsls	r2, r3, #27
 800a9da:	d407      	bmi.n	800a9ec <__swsetup_r+0x30>
 800a9dc:	2209      	movs	r2, #9
 800a9de:	602a      	str	r2, [r5, #0]
 800a9e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9e4:	81a3      	strh	r3, [r4, #12]
 800a9e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a9ea:	e033      	b.n	800aa54 <__swsetup_r+0x98>
 800a9ec:	0758      	lsls	r0, r3, #29
 800a9ee:	d512      	bpl.n	800aa16 <__swsetup_r+0x5a>
 800a9f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a9f2:	b141      	cbz	r1, 800aa06 <__swsetup_r+0x4a>
 800a9f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a9f8:	4299      	cmp	r1, r3
 800a9fa:	d002      	beq.n	800aa02 <__swsetup_r+0x46>
 800a9fc:	4628      	mov	r0, r5
 800a9fe:	f7ff fb2b 	bl	800a058 <_free_r>
 800aa02:	2300      	movs	r3, #0
 800aa04:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa06:	89a3      	ldrh	r3, [r4, #12]
 800aa08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aa0c:	81a3      	strh	r3, [r4, #12]
 800aa0e:	2300      	movs	r3, #0
 800aa10:	6063      	str	r3, [r4, #4]
 800aa12:	6923      	ldr	r3, [r4, #16]
 800aa14:	6023      	str	r3, [r4, #0]
 800aa16:	89a3      	ldrh	r3, [r4, #12]
 800aa18:	f043 0308 	orr.w	r3, r3, #8
 800aa1c:	81a3      	strh	r3, [r4, #12]
 800aa1e:	6923      	ldr	r3, [r4, #16]
 800aa20:	b94b      	cbnz	r3, 800aa36 <__swsetup_r+0x7a>
 800aa22:	89a3      	ldrh	r3, [r4, #12]
 800aa24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aa28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa2c:	d003      	beq.n	800aa36 <__swsetup_r+0x7a>
 800aa2e:	4621      	mov	r1, r4
 800aa30:	4628      	mov	r0, r5
 800aa32:	f000 f84f 	bl	800aad4 <__smakebuf_r>
 800aa36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa3a:	f013 0201 	ands.w	r2, r3, #1
 800aa3e:	d00a      	beq.n	800aa56 <__swsetup_r+0x9a>
 800aa40:	2200      	movs	r2, #0
 800aa42:	60a2      	str	r2, [r4, #8]
 800aa44:	6962      	ldr	r2, [r4, #20]
 800aa46:	4252      	negs	r2, r2
 800aa48:	61a2      	str	r2, [r4, #24]
 800aa4a:	6922      	ldr	r2, [r4, #16]
 800aa4c:	b942      	cbnz	r2, 800aa60 <__swsetup_r+0xa4>
 800aa4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aa52:	d1c5      	bne.n	800a9e0 <__swsetup_r+0x24>
 800aa54:	bd38      	pop	{r3, r4, r5, pc}
 800aa56:	0799      	lsls	r1, r3, #30
 800aa58:	bf58      	it	pl
 800aa5a:	6962      	ldrpl	r2, [r4, #20]
 800aa5c:	60a2      	str	r2, [r4, #8]
 800aa5e:	e7f4      	b.n	800aa4a <__swsetup_r+0x8e>
 800aa60:	2000      	movs	r0, #0
 800aa62:	e7f7      	b.n	800aa54 <__swsetup_r+0x98>
 800aa64:	2000001c 	.word	0x2000001c

0800aa68 <_sbrk_r>:
 800aa68:	b538      	push	{r3, r4, r5, lr}
 800aa6a:	4d06      	ldr	r5, [pc, #24]	@ (800aa84 <_sbrk_r+0x1c>)
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	4604      	mov	r4, r0
 800aa70:	4608      	mov	r0, r1
 800aa72:	602b      	str	r3, [r5, #0]
 800aa74:	f7f7 f9be 	bl	8001df4 <_sbrk>
 800aa78:	1c43      	adds	r3, r0, #1
 800aa7a:	d102      	bne.n	800aa82 <_sbrk_r+0x1a>
 800aa7c:	682b      	ldr	r3, [r5, #0]
 800aa7e:	b103      	cbz	r3, 800aa82 <_sbrk_r+0x1a>
 800aa80:	6023      	str	r3, [r4, #0]
 800aa82:	bd38      	pop	{r3, r4, r5, pc}
 800aa84:	200050a0 	.word	0x200050a0

0800aa88 <__swhatbuf_r>:
 800aa88:	b570      	push	{r4, r5, r6, lr}
 800aa8a:	460c      	mov	r4, r1
 800aa8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa90:	2900      	cmp	r1, #0
 800aa92:	b096      	sub	sp, #88	@ 0x58
 800aa94:	4615      	mov	r5, r2
 800aa96:	461e      	mov	r6, r3
 800aa98:	da0d      	bge.n	800aab6 <__swhatbuf_r+0x2e>
 800aa9a:	89a3      	ldrh	r3, [r4, #12]
 800aa9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aaa0:	f04f 0100 	mov.w	r1, #0
 800aaa4:	bf14      	ite	ne
 800aaa6:	2340      	movne	r3, #64	@ 0x40
 800aaa8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aaac:	2000      	movs	r0, #0
 800aaae:	6031      	str	r1, [r6, #0]
 800aab0:	602b      	str	r3, [r5, #0]
 800aab2:	b016      	add	sp, #88	@ 0x58
 800aab4:	bd70      	pop	{r4, r5, r6, pc}
 800aab6:	466a      	mov	r2, sp
 800aab8:	f000 f848 	bl	800ab4c <_fstat_r>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	dbec      	blt.n	800aa9a <__swhatbuf_r+0x12>
 800aac0:	9901      	ldr	r1, [sp, #4]
 800aac2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aac6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aaca:	4259      	negs	r1, r3
 800aacc:	4159      	adcs	r1, r3
 800aace:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aad2:	e7eb      	b.n	800aaac <__swhatbuf_r+0x24>

0800aad4 <__smakebuf_r>:
 800aad4:	898b      	ldrh	r3, [r1, #12]
 800aad6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aad8:	079d      	lsls	r5, r3, #30
 800aada:	4606      	mov	r6, r0
 800aadc:	460c      	mov	r4, r1
 800aade:	d507      	bpl.n	800aaf0 <__smakebuf_r+0x1c>
 800aae0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aae4:	6023      	str	r3, [r4, #0]
 800aae6:	6123      	str	r3, [r4, #16]
 800aae8:	2301      	movs	r3, #1
 800aaea:	6163      	str	r3, [r4, #20]
 800aaec:	b003      	add	sp, #12
 800aaee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aaf0:	ab01      	add	r3, sp, #4
 800aaf2:	466a      	mov	r2, sp
 800aaf4:	f7ff ffc8 	bl	800aa88 <__swhatbuf_r>
 800aaf8:	9f00      	ldr	r7, [sp, #0]
 800aafa:	4605      	mov	r5, r0
 800aafc:	4639      	mov	r1, r7
 800aafe:	4630      	mov	r0, r6
 800ab00:	f7ff fb16 	bl	800a130 <_malloc_r>
 800ab04:	b948      	cbnz	r0, 800ab1a <__smakebuf_r+0x46>
 800ab06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab0a:	059a      	lsls	r2, r3, #22
 800ab0c:	d4ee      	bmi.n	800aaec <__smakebuf_r+0x18>
 800ab0e:	f023 0303 	bic.w	r3, r3, #3
 800ab12:	f043 0302 	orr.w	r3, r3, #2
 800ab16:	81a3      	strh	r3, [r4, #12]
 800ab18:	e7e2      	b.n	800aae0 <__smakebuf_r+0xc>
 800ab1a:	89a3      	ldrh	r3, [r4, #12]
 800ab1c:	6020      	str	r0, [r4, #0]
 800ab1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab22:	81a3      	strh	r3, [r4, #12]
 800ab24:	9b01      	ldr	r3, [sp, #4]
 800ab26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ab2a:	b15b      	cbz	r3, 800ab44 <__smakebuf_r+0x70>
 800ab2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab30:	4630      	mov	r0, r6
 800ab32:	f000 f81d 	bl	800ab70 <_isatty_r>
 800ab36:	b128      	cbz	r0, 800ab44 <__smakebuf_r+0x70>
 800ab38:	89a3      	ldrh	r3, [r4, #12]
 800ab3a:	f023 0303 	bic.w	r3, r3, #3
 800ab3e:	f043 0301 	orr.w	r3, r3, #1
 800ab42:	81a3      	strh	r3, [r4, #12]
 800ab44:	89a3      	ldrh	r3, [r4, #12]
 800ab46:	431d      	orrs	r5, r3
 800ab48:	81a5      	strh	r5, [r4, #12]
 800ab4a:	e7cf      	b.n	800aaec <__smakebuf_r+0x18>

0800ab4c <_fstat_r>:
 800ab4c:	b538      	push	{r3, r4, r5, lr}
 800ab4e:	4d07      	ldr	r5, [pc, #28]	@ (800ab6c <_fstat_r+0x20>)
 800ab50:	2300      	movs	r3, #0
 800ab52:	4604      	mov	r4, r0
 800ab54:	4608      	mov	r0, r1
 800ab56:	4611      	mov	r1, r2
 800ab58:	602b      	str	r3, [r5, #0]
 800ab5a:	f7f7 f922 	bl	8001da2 <_fstat>
 800ab5e:	1c43      	adds	r3, r0, #1
 800ab60:	d102      	bne.n	800ab68 <_fstat_r+0x1c>
 800ab62:	682b      	ldr	r3, [r5, #0]
 800ab64:	b103      	cbz	r3, 800ab68 <_fstat_r+0x1c>
 800ab66:	6023      	str	r3, [r4, #0]
 800ab68:	bd38      	pop	{r3, r4, r5, pc}
 800ab6a:	bf00      	nop
 800ab6c:	200050a0 	.word	0x200050a0

0800ab70 <_isatty_r>:
 800ab70:	b538      	push	{r3, r4, r5, lr}
 800ab72:	4d06      	ldr	r5, [pc, #24]	@ (800ab8c <_isatty_r+0x1c>)
 800ab74:	2300      	movs	r3, #0
 800ab76:	4604      	mov	r4, r0
 800ab78:	4608      	mov	r0, r1
 800ab7a:	602b      	str	r3, [r5, #0]
 800ab7c:	f7f7 f921 	bl	8001dc2 <_isatty>
 800ab80:	1c43      	adds	r3, r0, #1
 800ab82:	d102      	bne.n	800ab8a <_isatty_r+0x1a>
 800ab84:	682b      	ldr	r3, [r5, #0]
 800ab86:	b103      	cbz	r3, 800ab8a <_isatty_r+0x1a>
 800ab88:	6023      	str	r3, [r4, #0]
 800ab8a:	bd38      	pop	{r3, r4, r5, pc}
 800ab8c:	200050a0 	.word	0x200050a0

0800ab90 <_init>:
 800ab90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab92:	bf00      	nop
 800ab94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab96:	bc08      	pop	{r3}
 800ab98:	469e      	mov	lr, r3
 800ab9a:	4770      	bx	lr

0800ab9c <_fini>:
 800ab9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab9e:	bf00      	nop
 800aba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aba2:	bc08      	pop	{r3}
 800aba4:	469e      	mov	lr, r3
 800aba6:	4770      	bx	lr
