

================================================================
== Vitis HLS Report for 'sum'
================================================================
* Date:           Tue May  6 14:38:19 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sum
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.631 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_14_2  |       10|       10|         3|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    119|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   -|    218|    179|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     81|    -|
|Register         |        -|   -|     54|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    272|    379|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+----+-----+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+----------------+---------+----+-----+-----+-----+
    |CTRL_BUS_s_axi_U  |CTRL_BUS_s_axi  |        0|   0|  218|  179|    0|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Total             |                |        0|   0|  218|  179|    0|
    +------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_151_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln13_fu_238_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln15_fu_215_p2     |         +|   0|  0|   7|           4|           4|
    |j_fu_226_p2            |         +|   0|  0|  10|           2|           1|
    |res                    |         +|   0|  0|  39|          32|          32|
    |empty_fu_205_p2        |         -|   0|  0|   7|           4|           4|
    |ap_condition_138       |       and|   0|  0|   2|           1|           1|
    |ap_condition_140       |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_157_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln14_fu_232_p2    |      icmp|   0|  0|  10|           2|           2|
    |i_fu_185_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln13_fu_177_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 119|          59|          57|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |add_ln138_fu_88                        |   9|          2|    2|          4|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln147_phi_fu_115_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten2_load  |   9|          2|    4|          8|
    |i3_fu_76                               |   9|          2|    2|          4|
    |indvar_flatten2_fu_72                  |   9|          2|    4|          8|
    |j4_fu_80                               |   9|          2|    2|          4|
    |s_15_fu_84                             |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   49|         98|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln138_fu_88                                   |   2|   0|    2|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |i3_fu_76                                          |   2|   0|    2|          0|
    |icmp_ln13_reg_309                                 |   1|   0|    1|          0|
    |icmp_ln13_reg_309_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln14_reg_318                                 |   1|   0|    1|          0|
    |indvar_flatten2_fu_72                             |   4|   0|    4|          0|
    |j4_fu_80                                          |   2|   0|    2|          0|
    |s_15_fu_84                                        |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  54|   0|   54|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_AWADDR   |   in|    7|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_ARADDR   |   in|    7|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|      CTRL_BUS|         array|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|      CTRL_BUS|         array|
|ap_clk                  |   in|    1|  ap_ctrl_hs|           sum|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|           sum|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|           sum|  return value|
+------------------------+-----+-----+------------+--------------+--------------+

