// Seed: 990750648
module module_0;
  always @(posedge id_1) id_1 = 1'b0;
  assign id_1 = 1'b0;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always_comb @(*) begin
    ;
  end
  module_0(); id_13(
      .id_0(id_3), .id_1(1'd0 >= id_4)
  );
endmodule
