$date
	Sun Apr 13 11:41:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' sum [3:0] $end
$var wire 1 " carry_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 '
b11 &
b101 %
b11 $
b101 #
0"
b1000 !
$end
#10000
1"
b0 !
b0 '
b1001 $
b1001 &
b111 #
b111 %
#20000
b1 $
b1 &
b1111 #
b1111 %
#30000
