###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       153762   # Number of WRITE/WRITEP commands
num_reads_done                 =      1053905   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       819086   # Number of read row buffer hits
num_read_cmds                  =      1053906   # Number of READ/READP commands
num_writes_done                =       153772   # Number of read requests issued
num_write_row_hits             =        97313   # Number of write row buffer hits
num_act_cmds                   =       292860   # Number of ACT commands
num_pre_cmds                   =       292830   # Number of PRE commands
num_ondemand_pres              =       268052   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9490327   # Cyles of rank active rank.0
rank_active_cycles.1           =      9231377   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       509673   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       768623   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1145735   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16675   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5144   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3135   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4089   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3885   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2054   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2925   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2485   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          481   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21098   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =           90   # Write cmd latency (cycles)
write_latency[40-59]           =           92   # Write cmd latency (cycles)
write_latency[60-79]           =          223   # Write cmd latency (cycles)
write_latency[80-99]           =          371   # Write cmd latency (cycles)
write_latency[100-119]         =          584   # Write cmd latency (cycles)
write_latency[120-139]         =         1037   # Write cmd latency (cycles)
write_latency[140-159]         =         1540   # Write cmd latency (cycles)
write_latency[160-179]         =         2510   # Write cmd latency (cycles)
write_latency[180-199]         =         3669   # Write cmd latency (cycles)
write_latency[200-]            =       143631   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       329606   # Read request latency (cycles)
read_latency[40-59]            =       117092   # Read request latency (cycles)
read_latency[60-79]            =       136735   # Read request latency (cycles)
read_latency[80-99]            =        70948   # Read request latency (cycles)
read_latency[100-119]          =        56056   # Read request latency (cycles)
read_latency[120-139]          =        47021   # Read request latency (cycles)
read_latency[140-159]          =        35355   # Read request latency (cycles)
read_latency[160-179]          =        28418   # Read request latency (cycles)
read_latency[180-199]          =        23358   # Read request latency (cycles)
read_latency[200-]             =       209313   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   7.6758e+08   # Write energy
read_energy                    =  4.24935e+09   # Read energy
act_energy                     =  8.01265e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.44643e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.68939e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92196e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76038e+09   # Active standby energy rank.1
average_read_latency           =      149.534   # Average read request latency (cycles)
average_interarrival           =      8.28011   # Average request interarrival latency (cycles)
total_energy                   =  1.88188e+10   # Total energy (pJ)
average_power                  =      1881.88   # Average power (mW)
average_bandwidth              =      10.3055   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       154039   # Number of WRITE/WRITEP commands
num_reads_done                 =      1094401   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       839930   # Number of read row buffer hits
num_read_cmds                  =      1094402   # Number of READ/READP commands
num_writes_done                =       154066   # Number of read requests issued
num_write_row_hits             =       100537   # Number of write row buffer hits
num_act_cmds                   =       309817   # Number of ACT commands
num_pre_cmds                   =       309789   # Number of PRE commands
num_ondemand_pres              =       285550   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9351215   # Cyles of rank active rank.0
rank_active_cycles.1           =      9301950   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       648785   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       698050   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1188175   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15500   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5031   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3086   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4161   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3741   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2096   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2926   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2394   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          467   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20962   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =           73   # Write cmd latency (cycles)
write_latency[40-59]           =           81   # Write cmd latency (cycles)
write_latency[60-79]           =          160   # Write cmd latency (cycles)
write_latency[80-99]           =          300   # Write cmd latency (cycles)
write_latency[100-119]         =          470   # Write cmd latency (cycles)
write_latency[120-139]         =          781   # Write cmd latency (cycles)
write_latency[140-159]         =         1310   # Write cmd latency (cycles)
write_latency[160-179]         =         2006   # Write cmd latency (cycles)
write_latency[180-199]         =         2883   # Write cmd latency (cycles)
write_latency[200-]            =       145956   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       323175   # Read request latency (cycles)
read_latency[40-59]            =       116359   # Read request latency (cycles)
read_latency[60-79]            =       136314   # Read request latency (cycles)
read_latency[80-99]            =        73333   # Read request latency (cycles)
read_latency[100-119]          =        57551   # Read request latency (cycles)
read_latency[120-139]          =        49438   # Read request latency (cycles)
read_latency[140-159]          =        37483   # Read request latency (cycles)
read_latency[160-179]          =        31285   # Read request latency (cycles)
read_latency[180-199]          =        25830   # Read request latency (cycles)
read_latency[200-]             =       243630   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.68963e+08   # Write energy
read_energy                    =  4.41263e+09   # Read energy
act_energy                     =  8.47659e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.11417e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.35064e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83516e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80442e+09   # Active standby energy rank.1
average_read_latency           =      169.067   # Average read request latency (cycles)
average_interarrival           =      8.00931   # Average request interarrival latency (cycles)
total_energy                   =    1.902e+10   # Total energy (pJ)
average_power                  =         1902   # Average power (mW)
average_bandwidth              =      10.6536   # Average bandwidth
