# âš™ï¸ Chapter 3: Build Your Own Arithmetic Circuits
## Adders à¦¥à§‡à¦•à§‡ ALU - à¦¤à§‹à¦®à¦¾à¦° Processor à¦à¦° Calculator à¦¬à¦¾à¦¨à¦¾à¦“!

> **"Every processor needs a calculator. You're about to build yours!"**
>
> **"à¦ªà§à¦°à¦¤à¦¿à¦Ÿà¦¿ processor à¦ calculator à¦²à¦¾à¦—à§‡à¥¤ à¦¤à§à¦®à¦¿ à¦à¦–à¦¨ à¦¤à§‹à¦®à¦¾à¦°à¦Ÿà¦¾ à¦¬à¦¾à¦¨à¦¾à¦¬à§‡!"**

---

## ğŸ¯ à¦à¦‡ Chapter à¦ à¦¤à§à¦®à¦¿ à¦¬à¦¾à¦¨à¦¾à¦¬à§‡:

```
âœ… Half Adder - à¦¤à§‹à¦®à¦¾à¦° à¦ªà§à¦°à¦¥à¦® adder
âœ… Full Adder - carry à¦¸à¦¹ à¦¯à§‹à¦—
âœ… 4-bit Ripple Carry Adder - à¦¬à¦¡à¦¼ à¦¸à¦‚à¦–à§à¦¯à¦¾ à¦¯à§‹à¦—
âœ… Subtractor - à¦¬à¦¿à¦¯à¦¼à§‹à¦— à¦•à¦°à¦¾à¦° circuit
âœ… Multiplexer - data selector
âœ… Demultiplexer - data distributor
âœ… Decoder - address decoder
âœ… Encoder - priority encoder
âœ… ALU - à¦¤à§‹à¦®à¦¾à¦° processor à¦à¦° brain! ğŸ‰
```

**Time Required:** 2 weeks (3-4 hours/day)  
**Tools Needed:** CircuitVerse, Paper, Calculator

---

## ğŸš€ Quick Win - 5 à¦®à¦¿à¦¨à¦¿à¦Ÿà§‡ à¦¤à§‹à¦®à¦¾à¦° à¦ªà§à¦°à¦¥à¦® Adder!

### à¦à¦–à¦¨à¦‡ à¦¬à¦¾à¦¨à¦¾à¦“ - Half Adder:

**à¦¯à¦¾à¦“ CircuitVerse.org à¦ à¦à¦¬à¦‚:**

```
Components (drag à¦•à¦°à§‹):
- 2 Ã— Input switches (A, B)
- 1 Ã— XOR gate
- 1 Ã— AND gate  
- 2 Ã— Output LEDs (Sum, Carry)

Connections:
A â”€â”€â”¬â”€â”€[XOR]â”€â”€ Sum LED
    â”‚
B â”€â”€â”¼â”€â”€[XOR]
    â”‚
    â””â”€â”€[AND]â”€â”€ Carry LED

Test:
0+0 = 00 (Sum=0, Carry=0) âœ“
0+1 = 01 (Sum=1, Carry=0) âœ“
1+0 = 01 (Sum=1, Carry=0) âœ“
1+1 = 10 (Sum=0, Carry=1) âœ“
```

ğŸ‰ **Congratulations! à¦¤à§à¦®à¦¿ à¦à¦•à¦Ÿà¦¾ working adder à¦¬à¦¾à¦¨à¦¿à¦¯à¦¼à§‡à¦›à§‹!**

**à¦à¦Ÿà¦¾à¦‡ à¦¤à§‹à¦®à¦¾à¦° processor à¦à¦° ALU à¦à¦° building block!**

---

## à§©.à§§ Combinational Circuits à¦•à§€?

### Definition:

```
Combinational Circuit:
- Output à¦¶à§à¦§à§à¦®à¦¾à¦¤à§à¦° current input à¦à¦° à¦‰à¦ªà¦° à¦¨à¦¿à¦°à§à¦­à¦° à¦•à¦°à§‡
- à¦•à§‹à¦¨à§‹ memory/state à¦¨à§‡à¦‡
- à¦¯à§‡à¦•à§‹à¦¨à§‹ à¦¸à¦®à¦¯à¦¼ same input = same output

Examples à¦¤à§à¦®à¦¿ à¦¬à¦¾à¦¨à¦¾à¦¬à§‡:
âœ… Adders
âœ… Subtractors  
âœ… Multiplexers
âœ… Decoders
âœ… ALU
```

### Sequential vs Combinational:

```
Combinational (This chapter):
Input â†’ [Logic Gates] â†’ Output
        No memory!

Sequential (Next chapter):
Input â†’ [Logic + Memory] â†’ Output
        Has memory!
```

---

## à§©.à§¨ Build Half Adder - à¦¤à§‹à¦®à¦¾à¦° First Adder

### à¦•à§€ à¦•à¦°à§‡?

```
1-bit addition:
A + B = Sum + Carry

Truth Table:
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”
â”‚ A â”‚ B â”‚ Sum  â”‚ Carry â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0 â”‚ 0 â”‚  0   â”‚   0   â”‚
â”‚ 0 â”‚ 1 â”‚  1   â”‚   0   â”‚
â”‚ 1 â”‚ 0 â”‚  1   â”‚   0   â”‚
â”‚ 1 â”‚ 1 â”‚  0   â”‚   1   â”‚ â† Carry generated!
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Design Steps:

**Step 1: Find Sum logic**
```
Sum = 1 when Aâ‰ B (different)
Sum = A âŠ• B (XOR)
```

**Step 2: Find Carry logic**
```
Carry = 1 when A=1 AND B=1
Carry = A Â· B (AND)
```

**Step 3: Build Circuit**
```
        A â”€â”€â”¬â”€â”€[XOR]â”€â”€ Sum
            â”‚
        B â”€â”€â”¼â”€â”€[XOR]
            â”‚
            â””â”€â”€[AND]â”€â”€ Carry

Gates needed: 1 XOR + 1 AND
```

### ğŸ¯ Your Turn - Build & Test!

**Build in CircuitVerse:**
1. Create circuit as shown above
2. Test all 4 combinations
3. Screenshot à¦¤à§‹à¦²à§‹
4. Share with #BuildYourOwnProcessor

**Verify Results:**
```
Test Case 1: 0+0 = ?
Expected: Sum=0, Carry=0
Your Result: Sum=___, Carry=___

Test Case 2: 0+1 = ?
Expected: Sum=1, Carry=0  
Your Result: Sum=___, Carry=___

Test Case 3: 1+0 = ?
Expected: Sum=1, Carry=0
Your Result: Sum=___, Carry=___

Test Case 4: 1+1 = ?
Expected: Sum=0, Carry=1
Your Result: Sum=___, Carry=___
```

---

## à§©.à§© Build Full Adder - The Complete Adder

### Half Adder à¦à¦° Problem:

```
Half Adder: A + B = Sum + Carry
Problem: Previous carry à¦¨à¦¿à¦¤à§‡ à¦ªà¦¾à¦°à§‡ à¦¨à¦¾!

Example:
  1 1  â† carries
  1 0 1
+ 0 1 1
-------
Need to add 3 bits at a time!
```

### Full Adder Solution:

```
Full Adder: A + B + Cin = Sum + Cout

Truth Table:
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ A â”‚ B â”‚ Cin â”‚ Sum  â”‚ Cout â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0 â”‚ 0 â”‚  0  â”‚  0   â”‚  0   â”‚
â”‚ 0 â”‚ 0 â”‚  1  â”‚  1   â”‚  0   â”‚
â”‚ 0 â”‚ 1 â”‚  0  â”‚  1   â”‚  0   â”‚
â”‚ 0 â”‚ 1 â”‚  1  â”‚  0   â”‚  1   â”‚
â”‚ 1 â”‚ 0 â”‚  0  â”‚  1   â”‚  0   â”‚
â”‚ 1 â”‚ 0 â”‚  1  â”‚  0   â”‚  1   â”‚
â”‚ 1 â”‚ 1 â”‚  0  â”‚  0   â”‚  1   â”‚
â”‚ 1 â”‚ 1 â”‚  1  â”‚  1   â”‚  1   â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
```

### Design Method 1: Using Half Adders

```
Circuit: 2 Half Adders + 1 OR

        A â”€â”€â”
            â”œâ”€[HA1]â”€â”€ S1
        B â”€â”€â”˜          |
                      C1
                       |
       Cin â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
                       â”œâ”€[HA2]â”€â”€ Sum
                       |
                      C2
                       |
           C1 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
                       â”œâ”€[OR]â”€â”€ Cout
           C2 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Logic:
S1, C1 = HalfAdder(A, B)
Sum, C2 = HalfAdder(S1, Cin)
Cout = C1 OR C2
```

### Design Method 2: Using Logic Gates

**Boolean Expressions:**
```
Sum = A âŠ• B âŠ• Cin
Cout = AÂ·B + BÂ·Cin + AÂ·Cin
     = AÂ·B + CinÂ·(AâŠ•B)  (optimized)
```

**Gate Count:**
```
Method 1 (2 HA): 2 XOR + 2 AND + 1 OR = 5 gates
Method 2 (direct): 2 XOR + 2 AND + 1 OR = 5 gates

Same! But Method 1 is modular (reuse Half Adder)
```

### ğŸ¯ Build Challenge - Full Adder

**Build using 2 Half Adders:**

```
Step 1: Build Half Adder 1
Inputs: A, B
Outputs: S1, C1

Step 2: Build Half Adder 2  
Inputs: S1, Cin
Outputs: Sum, C2

Step 3: OR gate for carries
Inputs: C1, C2
Output: Cout

Step 4: Test all 8 cases!
```

**Test Cases:**
```
1. 0+0+0 = 00 âœ“
2. 0+0+1 = 01 âœ“
3. 0+1+0 = 01 âœ“
4. 0+1+1 = 10 âœ“
5. 1+0+0 = 01 âœ“
6. 1+0+1 = 10 âœ“
7. 1+1+0 = 10 âœ“
8. 1+1+1 = 11 âœ“
```

---

## à§©.à§ª Build 4-bit Ripple Carry Adder - Real Addition!

### The Big One!

```
Goal: Add two 4-bit numbers

Example: 1011â‚‚ + 0110â‚‚ = ?

  1011  (11â‚â‚€)
+ 0110  (6â‚â‚€)
-------
 10001  (17â‚â‚€)

Need 4 Full Adders chained together!
```

### Circuit Architecture:

```
           A3 B3    A2 B2    A1 B1    A0 B0
            â”‚ â”‚      â”‚ â”‚      â”‚ â”‚      â”‚ â”‚
            â†“ â†“      â†“ â†“      â†“ â†“      â†“ â†“
      â”Œâ”€â”€â”€â”€[FA3]â”€â”€â”€â”€[FA2]â”€â”€â”€â”€[FA1]â”€â”€â”€â”€[FA0]â”€â”€â”€â”€
Coutâ”€â”€â”¤     â”‚        â”‚        â”‚        â”‚
      â”‚   S3       S2       S1       S0
      â”‚
    (MSB)                              (LSB)

Carry ripples from right to left!
```

**Detailed Connections:**
```
FA0: A=A0, B=B0, Cin=0    â†’ Sum=S0, Cout=C0
FA1: A=A1, B=B1, Cin=C0   â†’ Sum=S1, Cout=C1
FA2: A=A2, B=B2, Cin=C1   â†’ Sum=S2, Cout=C2
FA3: A=A3, B=B3, Cin=C2   â†’ Sum=S3, Cout=C3

Final Result: C3 S3 S2 S1 S0 (5 bits)
```

### ğŸ¯ Build Project - 4-bit Adder

**Components Needed:**
```
- 8 Input switches (A3-A0, B3-B0)
- 4 Full Adders (reuse your design!)
- 5 Output LEDs (S3-S0, Cout)
```

**Build Steps:**

1. **Build Full Adder Module** (if not done)
2. **Create 4 instances** (FA0, FA1, FA2, FA3)
3. **Connect inputs** (A and B bits)
4. **Chain carries** (Cout â†’ Cin)
5. **Connect outputs** (Sum bits + final carry)
6. **Test thoroughly!**

**Test Cases:**
```
Test 1: 0000 + 0000 = 00000 âœ“
Test 2: 0001 + 0001 = 00010 (1+1=2) âœ“
Test 3: 0111 + 0001 = 01000 (7+1=8) âœ“
Test 4: 1111 + 0001 = 10000 (15+1=16) âœ“
Test 5: 1111 + 1111 = 11110 (15+15=30) âœ“

Test your age + friend's age!
```

### Timing Analysis:

```
Problem: Carry has to "ripple" through!

Delay per FA: ~2 gate delays
4-bit adder: 4 Ã— 2 = 8 gate delays
32-bit adder: 32 Ã— 2 = 64 gate delays (slow!)

Solution: Carry Look-Ahead Adder (advanced topic)
```

---

## à§©.à§« Build Subtractor - à¦¬à¦¿à¦¯à¦¼à§‹à¦— Machine

### à¦•à¦¿à¦­à¦¾à¦¬à§‡ Subtract à¦•à¦°à¦¬à§‡?

**Method: 2's Complement Addition!**

```
A - B = A + (-B)
      = A + (2's complement of B)

2's Complement = 1's complement + 1
               = NOT B + 1
```

### Circuit Design:

```
        B3 B2 B1 B0
         â”‚  â”‚  â”‚  â”‚
     â”Œâ”€â”€[NOT NOT NOT NOT]â”€â”€ (1's complement)
     â”‚   â”‚  â”‚  â”‚  â”‚
     â”‚   â†“  â†“  â†“  â†“
Subâ”€â”€â”¤  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚  â”‚   4-bit Adder    â”‚
     â””â†’ â”‚   (Cin = 1)      â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        A3 A2 A1 A0
         â”‚  â”‚  â”‚  â”‚
         â†“  â†“  â†“  â†“
        S3 S2 S1 S0

When Sub=1: NOT B is applied, Cin=1
Result: A + NOT B + 1 = A - B
```

### Adder-Subtractor Combined:

```
Control Signal: M
- M=0: Addition (A + B)
- M=1: Subtraction (A - B)

Circuit:
        B â”€â”€â”¬â”€â”€ M=0 (direct)
            â”‚
            â””â”€[XOR with M]â”€â”€ M=1 (inverted)
                    â†“
              [4-bit Adder]
              Cin = M
```

### ğŸ¯ Build Project - Adder/Subtractor

**Build Circuit:**
```
Components:
- 9 inputs (A3-A0, B3-B0, M)
- 4 XOR gates (for B inversion)
- 1 Ã— 4-bit adder (your previous design!)
- 5 outputs (S3-S0, overflow)

Connections:
B[i] XOR M â†’ Adder B input
M â†’ Adder Cin
```

**Test:**
```
Addition (M=0):
5 + 3 = 8    (0101 + 0011 = 1000) âœ“
7 + 6 = 13   (0111 + 0110 = 1101) âœ“

Subtraction (M=1):
8 - 3 = 5    (1000 - 0011 = 0101) âœ“
10 - 4 = 6   (1010 - 0100 = 0110) âœ“
```

---

## à§©.à§¬ Build Multiplexer (MUX) - Data Selector

### à¦•à§€ à¦•à¦°à§‡?

```
Multiplexer = Data Selector
Multiple inputs â†’ Select one â†’ Output

Like a switch!
```

### 2:1 MUX (Simplest):

**Truth Table:**
```
â”Œâ”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
â”‚ S â”‚ I0 â”‚ I1 â”‚  Y  â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚ 0 â”‚  0 â”‚  X â”‚  0  â”‚  S=0 â†’ Select I0
â”‚ 0 â”‚  1 â”‚  X â”‚  1  â”‚
â”‚ 1 â”‚  X â”‚  0 â”‚  0  â”‚  S=1 â†’ Select I1
â”‚ 1 â”‚  X â”‚  1 â”‚  1  â”‚
â””â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜

Boolean: Y = S'Â·I0 + SÂ·I1
```

**Circuit:**
```
    I0 â”€â”€â”
         â”œâ”€[AND]â”€â”€â”
    S'â”€â”€â”€â”˜        â”‚
                  â”œâ”€[OR]â”€â”€ Y
    I1 â”€â”€â”        â”‚
         â”œâ”€[AND]â”€â”€â”˜
    S â”€â”€â”€â”˜
```

### 4:1 MUX:

**Inputs:** 4 data (I0-I3), 2 select (S1,S0)

**Selection:**
```
S1 S0 | Output
------+-------
 0  0 |  I0
 0  1 |  I1
 1  0 |  I2
 1  1 |  I3
```

**Circuit:** Use 3 Ã— 2:1 MUX
```
         I0 â”€â”€â”
              â”œâ”€[MUX]â”€â”€â”
         I1 â”€â”€â”˜  S0    â”‚
                       â”œâ”€[MUX]â”€â”€ Y
         I2 â”€â”€â”        â”‚  S1
              â”œâ”€[MUX]â”€â”€â”˜
         I3 â”€â”€â”˜  S0
```

### ğŸ¯ Build Project - 4:1 MUX

**Method 1: Using 2:1 MUX**
- Build three 2:1 MUX
- Connect as tree structure

**Method 2: Using Gates**
```
Boolean:
Y = S1'Â·S0'Â·I0 + S1'Â·S0Â·I1 + S1Â·S0'Â·I2 + S1Â·S0Â·I3

Gates: 4 AND + 1 OR(4-input)
```

**Application:** à¦¤à§‹à¦®à¦¾à¦° processor à¦ register selection!

---

## à§©.à§­ Build Demultiplexer (DEMUX) - Data Distributor

### Opposite of MUX!

```
DEMUX: 1 input â†’ Multiple outputs
       Select which output gets the data
```

### 1:4 DEMUX:

**Truth Table:**
```
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ S1 â”‚ S0 â”‚ D  â”‚ Y0 â”‚ Y1 â”‚ Y2 â”‚ Y3 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 0  â”‚ 0  â”‚ D  â”‚ D  â”‚ 0  â”‚ 0  â”‚ 0  â”‚
â”‚ 0  â”‚ 1  â”‚ D  â”‚ 0  â”‚ D  â”‚ 0  â”‚ 0  â”‚
â”‚ 1  â”‚ 0  â”‚ D  â”‚ 0  â”‚ 0  â”‚ D  â”‚ 0  â”‚
â”‚ 1  â”‚ 1  â”‚ D  â”‚ 0  â”‚ 0  â”‚ 0  â”‚ D  â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

**Boolean:**
```
Y0 = S1'Â·S0'Â·D
Y1 = S1'Â·S0Â·D
Y2 = S1Â·S0'Â·D
Y3 = S1Â·S0Â·D
```

**Application:** Memory address decoding!

---

## à§©.à§® Build Decoder - Address Decoder

### à¦•à§€ à¦•à¦°à§‡?

```
n inputs â†’ 2â¿ outputs
Only ONE output is 1 at a time
```

### 2:4 Decoder:

**Truth Table:**
```
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ A1 â”‚ A0 â”‚ Y0 â”‚ Y1 â”‚ Y2 â”‚ Y3 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 0  â”‚ 0  â”‚ 1  â”‚ 0  â”‚ 0  â”‚ 0  â”‚
â”‚ 0  â”‚ 1  â”‚ 0  â”‚ 1  â”‚ 0  â”‚ 0  â”‚
â”‚ 1  â”‚ 0  â”‚ 0  â”‚ 0  â”‚ 1  â”‚ 0  â”‚
â”‚ 1  â”‚ 1  â”‚ 0  â”‚ 0  â”‚ 0  â”‚ 1  â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

**Boolean:**
```
Y0 = A1'Â·A0'
Y1 = A1'Â·A0
Y2 = A1Â·A0'
Y3 = A1Â·A0
```

**Circuit:** 2 NOT + 4 AND gates

### 3:8 Decoder:

```
3 inputs (A2,A1,A0) â†’ 8 outputs (Y0-Y7)

Can build using: 2 Ã— 2:4 Decoder + enable!
```

**Application:** à¦¤à§‹à¦®à¦¾à¦° processor à¦ instruction decoding!

---

## à§©.à§¯ Build Encoder - Priority Encoder

### Opposite of Decoder!

```
2â¿ inputs â†’ n outputs
Encode which input is active
```

### 4:2 Encoder:

**Truth Table:**
```
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ I0 â”‚ I1 â”‚ I2 â”‚ I3 â”‚ A1 â”‚ A0 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 1  â”‚ 0  â”‚ 0  â”‚ 0  â”‚ 0  â”‚ 0  â”‚
â”‚ 0  â”‚ 1  â”‚ 0  â”‚ 0  â”‚ 0  â”‚ 1  â”‚
â”‚ 0  â”‚ 0  â”‚ 1  â”‚ 0  â”‚ 1  â”‚ 0  â”‚
â”‚ 0  â”‚ 0  â”‚ 0  â”‚ 1  â”‚ 1  â”‚ 1  â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

### Priority Encoder:

```
If multiple inputs active â†’ Select highest priority

Truth Table:
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ I3 â”‚ I2 â”‚ I1 â”‚ I0 â”‚ A1 â”‚ A0 â”‚
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
â”‚ 0  â”‚ 0  â”‚ 0  â”‚ 1  â”‚ 0  â”‚ 0  â”‚
â”‚ 0  â”‚ 0  â”‚ 1  â”‚ X  â”‚ 0  â”‚ 1  â”‚
â”‚ 0  â”‚ 1  â”‚ X  â”‚ X  â”‚ 1  â”‚ 0  â”‚
â”‚ 1  â”‚ X  â”‚ X  â”‚ X  â”‚ 1  â”‚ 1  â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜

X = Don't care
```

**Application:** Interrupt handling in processor!

---

## à§©.à§§à§¦ Build ALU - à¦¤à§‹à¦®à¦¾à¦° Processor à¦à¦° Brain! ğŸ‰

### The Ultimate Circuit!

```
ALU = Arithmetic Logic Unit
- Does ALL math operations
- Does ALL logic operations
- Core of your processor!
```

### Simple 1-bit ALU Design:

**Operations:**
```
S1 S0 | Operation
------+-----------
 0  0 | A AND B
 0  1 | A OR B
 1  0 | A + B (add)
 1  1 | A - B (subtract)
```

**Block Diagram:**
```
        A â”€â”€â”¬â”€â”€[AND]â”€â”€â”
            â”‚         â”‚
        B â”€â”€â”¤         â”œâ”€â”€[MUX 4:1]â”€â”€ Result
            â”‚         â”‚     S1 S0
            â”œâ”€â”€[OR]â”€â”€â”€â”¤
            â”‚         â”‚
            â””â”€â”€[ADD]â”€â”€â”˜
```

### 4-bit ALU Design:

**Features:**
```
âœ… Addition (A + B)
âœ… Subtraction (A - B)
âœ… AND (A & B)
âœ… OR (A | B)
âœ… XOR (A ^ B)
âœ… NOT A
âœ… Increment (A + 1)
âœ… Decrement (A - 1)
```

**Control Signals:**
```
3-bit opcode (Op2 Op1 Op0) â†’ 8 operations

Op2 Op1 Op0 | Operation
------------+-----------
 0   0   0  | A AND B
 0   0   1  | A OR B
 0   1   0  | A XOR B
 0   1   1  | NOT A
 1   0   0  | A + B
 1   0   1  | A - B
 1   1   0  | A + 1
 1   1   1  | A - 1
```

### ğŸ¯ Build Project - Complete ALU!

**Your Ultimate Build:**

```
Components:
- 2 Ã— 4-bit inputs (A, B)
- 3-bit operation select
- Logic unit (AND, OR, XOR, NOT)
- Arithmetic unit (Adder/Subtractor)
- 8:1 MUX (result selector)
- 4-bit output + flags

Flags:
- Zero (Z): Result = 0
- Carry (C): Overflow
- Negative (N): MSB = 1
- Overflow (V): Signed overflow
```

**Build Steps:**

1. **Logic Unit:** AND, OR, XOR gates (parallel)
2. **Arithmetic Unit:** Adder/Subtractor
3. **Result MUX:** 8:1 multiplexer
4. **Flag Generation:** Zero detect, carry, etc.
5. **Integration:** Connect all units
6. **Testing:** All 8 operations!

**Test Cases:**
```
Operation: A=5, B=3

AND: 0101 & 0011 = 0001 (1) âœ“
OR:  0101 | 0011 = 0111 (7) âœ“
XOR: 0101 ^ 0011 = 0110 (6) âœ“
NOT: ~0101 = 1010 (10 in 4-bit) âœ“
ADD: 0101 + 0011 = 1000 (8) âœ“
SUB: 0101 - 0011 = 0010 (2) âœ“
INC: 0101 + 1 = 0110 (6) âœ“
DEC: 0101 - 1 = 0100 (4) âœ“
```

---

## à§©.à§§à§§ Your 2-Week Build Plan

### Week 1: Foundation Circuits

**Day 1-2: Adders**
```
â–¡ Build Half Adder
â–¡ Build Full Adder
â–¡ Test thoroughly
â–¡ Share screenshots!
```

**Day 3-4: Multi-bit Adder**
```
â–¡ Build 4-bit Ripple Carry Adder
â–¡ Test with various numbers
â–¡ Try 8-bit version (bonus!)
```

**Day 5-6: Subtractor**
```
â–¡ Understand 2's complement
â–¡ Build Adder/Subtractor
â–¡ Test addition and subtraction
```

**Day 7: Review**
```
â–¡ Review all arithmetic circuits
â–¡ Fix any issues
â–¡ Prepare for Week 2
```

---

### Week 2: Data Path Circuits + ALU

**Day 8-9: MUX/DEMUX**
```
â–¡ Build 2:1 MUX
â–¡ Build 4:1 MUX
â–¡ Build 1:4 DEMUX
â–¡ Understand applications
```

**Day 10-11: Decoder/Encoder**
```
â–¡ Build 2:4 Decoder
â–¡ Build 3:8 Decoder
â–¡ Build Priority Encoder
â–¡ Test each
```

**Day 12-14: ALU - The Big One!**
```
â–¡ Design your ALU architecture
â–¡ Build logic unit
â–¡ Build arithmetic unit
â–¡ Integrate with MUX
â–¡ Add flag generation
â–¡ Test ALL operations
â–¡ Share your ALU! #BuildYourOwnProcessor
```

---

## à§©.à§§à§¨ Pro Tips & Common Mistakes

### âœ… Do This:
```
âœ… Test each gate before connecting
âœ… Build modularly (reuse circuits)
âœ… Label all wires clearly
âœ… Save intermediate designs
âœ… Test with boundary values (0, max)
âœ… Document your designs
```

### âŒ Avoid This:
```
âŒ Building everything at once
âŒ Not testing incrementally
âŒ Forgetting carry connections
âŒ Wrong carry direction (right to left!)
âŒ Not handling overflow
âŒ Skipping test cases
```

### Common Circuit Bugs:
```
1. Carry direction reversed
   Fix: LSB on right, carry flows left

2. XOR gate mistake in adders
   Fix: Double-check XOR connections

3. MUX select lines swapped
   Fix: Test each combination

4. Missing NOT gates in subtractor
   Fix: B must be inverted when M=1
```

---

## à§©.à§§à§© Chapter 3 Mission Complete!

### à¦¤à§à¦®à¦¿ à¦à¦–à¦¨ à¦ªà¦¾à¦°à§‹:

```
âœ… Build adders (half, full, multi-bit)
âœ… Build subtractors (2's complement)
âœ… Build data selectors (MUX/DEMUX)
âœ… Build decoders and encoders
âœ… Build complete ALU
âœ… à¦¤à§‹à¦®à¦¾à¦° processor à¦à¦° arithmetic brain à¦¤à§ˆà¦°à¦¿!
```

### à¦¤à§à¦®à¦¿ à¦¬à¦¾à¦¨à¦¿à¦¯à¦¼à§‡à¦›à§‹:
```
âœ… Half Adder
âœ… Full Adder
âœ… 4-bit Adder
âœ… Adder/Subtractor
âœ… 4:1 MUX
âœ… 2:4 Decoder
âœ… Priority Encoder
âœ… Complete 4-bit ALU! ğŸ‰
```

### Stats:
```
Total circuits built: 10+
Total gates used: 100+
Total test cases: 50+
Level: Combinational Master! ğŸ†
```

### Next Level Unlocked:
```
â†’ Chapter 4: Sequential Circuits
   à¦¤à§à¦®à¦¿ à¦¬à¦¾à¦¨à¦¾à¦¬à§‡: Flip-flops, Registers, Counters, FSM
   
   Sequential = Combinational + Memory!
```

---

## ğŸ¯ Final Project - Before Next Chapter

### Project: Calculator Circuit

**Build a simple calculator:**
```
Requirements:
- 2 Ã— 4-bit inputs (operands)
- 3-bit operation select
- Operations: +, -, AND, OR
- 4-bit output + overflow flag
- 7-segment display (optional!)

Bonus:
- Add more operations
- Make 8-bit version
- Add display
- Share on social media!
```

---

## ğŸ† Achievement Unlocked!

```
Level 3: âœ… COMPLETE - Arithmetic Architect!
Progress: [â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘] 15%

XP Gained: +1000
Skills: Adders, ALU, Data Path Design

Badges Earned:
ğŸ¥‰ Half Adder Builder
ğŸ¥ˆ Full Adder Master  
ğŸ¥‡ ALU Architect
ğŸ† Combinational Circuit Expert

Next: Chapter 4 - Add Memory to Your Circuits!
      Flip-flops incoming! ğŸš€
```

---

**[â¬…ï¸ Previous: Chapter 2](Chapter_02_Number_Systems_Boolean_Algebra.md)** | **[â¡ï¸ Next: Chapter 4](Chapter_04_Sequential_Circuits.md)**

---

<div align="center">

**"You just built the calculator of your processor. Next, you'll add memory!"**

**"à¦¤à§à¦®à¦¿ à¦¤à§‹à¦®à¦¾à¦° processor à¦à¦° calculator à¦¬à¦¾à¦¨à¦¿à¦¯à¦¼à§‡ à¦«à§‡à¦²à§‡à¦›à§‹à¥¤ à¦à¦¬à¦¾à¦° memory à¦¯à§‹à¦— à¦•à¦°à¦¬à§‡!"**

Made with â¤ï¸ for builders | à¦¬à¦¾à¦¨à¦¾à¦¨à§‹à¦° à¦œà¦¨à§à¦¯ à¦­à¦¾à¦²à§‹à¦¬à¦¾à¦¸à¦¾ à¦¦à¦¿à¦¯à¦¼à§‡ à¦¤à§ˆà¦°à¦¿

</div>
