// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_square_Pipeline_sum_square (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add8_6372_out,
        add8_6372_out_ap_vld,
        add8_6271_out,
        add8_6271_out_ap_vld,
        add8_6170_out,
        add8_6170_out_ap_vld,
        add8_6069_out,
        add8_6069_out_ap_vld,
        add8_5968_out,
        add8_5968_out_ap_vld,
        add8_5867_out,
        add8_5867_out_ap_vld,
        add8_5766_out,
        add8_5766_out_ap_vld,
        add8_5665_out,
        add8_5665_out_ap_vld,
        add8_5564_out,
        add8_5564_out_ap_vld,
        add8_5463_out,
        add8_5463_out_ap_vld,
        add8_5362_out,
        add8_5362_out_ap_vld,
        add8_5261_out,
        add8_5261_out_ap_vld,
        add8_5160_out,
        add8_5160_out_ap_vld,
        add8_5059_out,
        add8_5059_out_ap_vld,
        add8_4958_out,
        add8_4958_out_ap_vld,
        add8_4857_out,
        add8_4857_out_ap_vld,
        add8_4756_out,
        add8_4756_out_ap_vld,
        add8_4655_out,
        add8_4655_out_ap_vld,
        add8_4554_out,
        add8_4554_out_ap_vld,
        add8_4453_out,
        add8_4453_out_ap_vld,
        add8_4352_out,
        add8_4352_out_ap_vld,
        add8_4251_out,
        add8_4251_out_ap_vld,
        add8_4150_out,
        add8_4150_out_ap_vld,
        add8_4049_out,
        add8_4049_out_ap_vld,
        add8_3948_out,
        add8_3948_out_ap_vld,
        add8_3847_out,
        add8_3847_out_ap_vld,
        add8_3746_out,
        add8_3746_out_ap_vld,
        add8_3645_out,
        add8_3645_out_ap_vld,
        add8_3544_out,
        add8_3544_out_ap_vld,
        add8_3443_out,
        add8_3443_out_ap_vld,
        add8_3342_out,
        add8_3342_out_ap_vld,
        add8_3241_out,
        add8_3241_out_ap_vld,
        add8_3140_out,
        add8_3140_out_ap_vld,
        add8_3039_out,
        add8_3039_out_ap_vld,
        add8_2938_out,
        add8_2938_out_ap_vld,
        add8_2837_out,
        add8_2837_out_ap_vld,
        add8_2736_out,
        add8_2736_out_ap_vld,
        add8_2635_out,
        add8_2635_out_ap_vld,
        add8_2534_out,
        add8_2534_out_ap_vld,
        add8_2433_out,
        add8_2433_out_ap_vld,
        add8_2332_out,
        add8_2332_out_ap_vld,
        add8_2231_out,
        add8_2231_out_ap_vld,
        add8_2130_out,
        add8_2130_out_ap_vld,
        add8_2029_out,
        add8_2029_out_ap_vld,
        add8_1928_out,
        add8_1928_out_ap_vld,
        add8_1827_out,
        add8_1827_out_ap_vld,
        add8_1726_out,
        add8_1726_out_ap_vld,
        add8_1625_out,
        add8_1625_out_ap_vld,
        add8_1524_out,
        add8_1524_out_ap_vld,
        add8_1423_out,
        add8_1423_out_ap_vld,
        add8_1322_out,
        add8_1322_out_ap_vld,
        add8_1221_out,
        add8_1221_out_ap_vld,
        add8_1120_out,
        add8_1120_out_ap_vld,
        add8_1019_out,
        add8_1019_out_ap_vld,
        add8_918_out,
        add8_918_out_ap_vld,
        add8_817_out,
        add8_817_out_ap_vld,
        add8_716_out,
        add8_716_out_ap_vld,
        add8_615_out,
        add8_615_out_ap_vld,
        add8_514_out,
        add8_514_out_ap_vld,
        add8_413_out,
        add8_413_out_ap_vld,
        add8_312_out,
        add8_312_out_ap_vld,
        add8_211_out,
        add8_211_out_ap_vld,
        add8_110_out,
        add8_110_out_ap_vld,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] add8_6372_out;
output   add8_6372_out_ap_vld;
output  [31:0] add8_6271_out;
output   add8_6271_out_ap_vld;
output  [31:0] add8_6170_out;
output   add8_6170_out_ap_vld;
output  [31:0] add8_6069_out;
output   add8_6069_out_ap_vld;
output  [31:0] add8_5968_out;
output   add8_5968_out_ap_vld;
output  [31:0] add8_5867_out;
output   add8_5867_out_ap_vld;
output  [31:0] add8_5766_out;
output   add8_5766_out_ap_vld;
output  [31:0] add8_5665_out;
output   add8_5665_out_ap_vld;
output  [31:0] add8_5564_out;
output   add8_5564_out_ap_vld;
output  [31:0] add8_5463_out;
output   add8_5463_out_ap_vld;
output  [31:0] add8_5362_out;
output   add8_5362_out_ap_vld;
output  [31:0] add8_5261_out;
output   add8_5261_out_ap_vld;
output  [31:0] add8_5160_out;
output   add8_5160_out_ap_vld;
output  [31:0] add8_5059_out;
output   add8_5059_out_ap_vld;
output  [31:0] add8_4958_out;
output   add8_4958_out_ap_vld;
output  [31:0] add8_4857_out;
output   add8_4857_out_ap_vld;
output  [31:0] add8_4756_out;
output   add8_4756_out_ap_vld;
output  [31:0] add8_4655_out;
output   add8_4655_out_ap_vld;
output  [31:0] add8_4554_out;
output   add8_4554_out_ap_vld;
output  [31:0] add8_4453_out;
output   add8_4453_out_ap_vld;
output  [31:0] add8_4352_out;
output   add8_4352_out_ap_vld;
output  [31:0] add8_4251_out;
output   add8_4251_out_ap_vld;
output  [31:0] add8_4150_out;
output   add8_4150_out_ap_vld;
output  [31:0] add8_4049_out;
output   add8_4049_out_ap_vld;
output  [31:0] add8_3948_out;
output   add8_3948_out_ap_vld;
output  [31:0] add8_3847_out;
output   add8_3847_out_ap_vld;
output  [31:0] add8_3746_out;
output   add8_3746_out_ap_vld;
output  [31:0] add8_3645_out;
output   add8_3645_out_ap_vld;
output  [31:0] add8_3544_out;
output   add8_3544_out_ap_vld;
output  [31:0] add8_3443_out;
output   add8_3443_out_ap_vld;
output  [31:0] add8_3342_out;
output   add8_3342_out_ap_vld;
output  [31:0] add8_3241_out;
output   add8_3241_out_ap_vld;
output  [31:0] add8_3140_out;
output   add8_3140_out_ap_vld;
output  [31:0] add8_3039_out;
output   add8_3039_out_ap_vld;
output  [31:0] add8_2938_out;
output   add8_2938_out_ap_vld;
output  [31:0] add8_2837_out;
output   add8_2837_out_ap_vld;
output  [31:0] add8_2736_out;
output   add8_2736_out_ap_vld;
output  [31:0] add8_2635_out;
output   add8_2635_out_ap_vld;
output  [31:0] add8_2534_out;
output   add8_2534_out_ap_vld;
output  [31:0] add8_2433_out;
output   add8_2433_out_ap_vld;
output  [31:0] add8_2332_out;
output   add8_2332_out_ap_vld;
output  [31:0] add8_2231_out;
output   add8_2231_out_ap_vld;
output  [31:0] add8_2130_out;
output   add8_2130_out_ap_vld;
output  [31:0] add8_2029_out;
output   add8_2029_out_ap_vld;
output  [31:0] add8_1928_out;
output   add8_1928_out_ap_vld;
output  [31:0] add8_1827_out;
output   add8_1827_out_ap_vld;
output  [31:0] add8_1726_out;
output   add8_1726_out_ap_vld;
output  [31:0] add8_1625_out;
output   add8_1625_out_ap_vld;
output  [31:0] add8_1524_out;
output   add8_1524_out_ap_vld;
output  [31:0] add8_1423_out;
output   add8_1423_out_ap_vld;
output  [31:0] add8_1322_out;
output   add8_1322_out_ap_vld;
output  [31:0] add8_1221_out;
output   add8_1221_out_ap_vld;
output  [31:0] add8_1120_out;
output   add8_1120_out_ap_vld;
output  [31:0] add8_1019_out;
output   add8_1019_out_ap_vld;
output  [31:0] add8_918_out;
output   add8_918_out_ap_vld;
output  [31:0] add8_817_out;
output   add8_817_out_ap_vld;
output  [31:0] add8_716_out;
output   add8_716_out_ap_vld;
output  [31:0] add8_615_out;
output   add8_615_out_ap_vld;
output  [31:0] add8_514_out;
output   add8_514_out_ap_vld;
output  [31:0] add8_413_out;
output   add8_413_out_ap_vld;
output  [31:0] add8_312_out;
output   add8_312_out_ap_vld;
output  [31:0] add8_211_out;
output   add8_211_out_ap_vld;
output  [31:0] add8_110_out;
output   add8_110_out_ap_vld;
output  [31:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg add8_6372_out_ap_vld;
reg add8_6271_out_ap_vld;
reg add8_6170_out_ap_vld;
reg add8_6069_out_ap_vld;
reg add8_5968_out_ap_vld;
reg add8_5867_out_ap_vld;
reg add8_5766_out_ap_vld;
reg add8_5665_out_ap_vld;
reg add8_5564_out_ap_vld;
reg add8_5463_out_ap_vld;
reg add8_5362_out_ap_vld;
reg add8_5261_out_ap_vld;
reg add8_5160_out_ap_vld;
reg add8_5059_out_ap_vld;
reg add8_4958_out_ap_vld;
reg add8_4857_out_ap_vld;
reg add8_4756_out_ap_vld;
reg add8_4655_out_ap_vld;
reg add8_4554_out_ap_vld;
reg add8_4453_out_ap_vld;
reg add8_4352_out_ap_vld;
reg add8_4251_out_ap_vld;
reg add8_4150_out_ap_vld;
reg add8_4049_out_ap_vld;
reg add8_3948_out_ap_vld;
reg add8_3847_out_ap_vld;
reg add8_3746_out_ap_vld;
reg add8_3645_out_ap_vld;
reg add8_3544_out_ap_vld;
reg add8_3443_out_ap_vld;
reg add8_3342_out_ap_vld;
reg add8_3241_out_ap_vld;
reg add8_3140_out_ap_vld;
reg add8_3039_out_ap_vld;
reg add8_2938_out_ap_vld;
reg add8_2837_out_ap_vld;
reg add8_2736_out_ap_vld;
reg add8_2635_out_ap_vld;
reg add8_2534_out_ap_vld;
reg add8_2433_out_ap_vld;
reg add8_2332_out_ap_vld;
reg add8_2231_out_ap_vld;
reg add8_2130_out_ap_vld;
reg add8_2029_out_ap_vld;
reg add8_1928_out_ap_vld;
reg add8_1827_out_ap_vld;
reg add8_1726_out_ap_vld;
reg add8_1625_out_ap_vld;
reg add8_1524_out_ap_vld;
reg add8_1423_out_ap_vld;
reg add8_1322_out_ap_vld;
reg add8_1221_out_ap_vld;
reg add8_1120_out_ap_vld;
reg add8_1019_out_ap_vld;
reg add8_918_out_ap_vld;
reg add8_817_out_ap_vld;
reg add8_716_out_ap_vld;
reg add8_615_out_ap_vld;
reg add8_514_out_ap_vld;
reg add8_413_out_ap_vld;
reg add8_312_out_ap_vld;
reg add8_211_out_ap_vld;
reg add8_110_out_ap_vld;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln329_reg_2615;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln329_fu_1247_p2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage5_11001;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [31:0] empty_fu_156;
wire   [31:0] grp_fu_864_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage3;
reg   [31:0] add8_110_fu_160;
wire   [31:0] grp_fu_869_p2;
reg   [31:0] add8_211_fu_164;
wire   [31:0] grp_fu_874_p2;
reg   [31:0] add8_312_fu_168;
wire   [31:0] grp_fu_879_p2;
reg   [31:0] add8_413_fu_172;
wire   [31:0] grp_fu_884_p2;
reg   [31:0] add8_514_fu_176;
wire   [31:0] grp_fu_889_p2;
reg   [31:0] add8_615_fu_180;
wire   [31:0] grp_fu_894_p2;
reg   [31:0] add8_716_fu_184;
wire   [31:0] grp_fu_899_p2;
reg   [31:0] add8_817_fu_188;
wire   [31:0] grp_fu_904_p2;
reg   [31:0] add8_918_fu_192;
wire   [31:0] grp_fu_909_p2;
reg   [31:0] add8_1019_fu_196;
wire   [31:0] grp_fu_914_p2;
reg   [31:0] add8_1120_fu_200;
wire    ap_block_pp0_stage2;
reg   [31:0] add8_1221_fu_204;
reg   [31:0] add8_1322_fu_208;
reg   [31:0] add8_1423_fu_212;
reg   [31:0] add8_1524_fu_216;
reg   [31:0] add8_1625_fu_220;
reg   [31:0] add8_1726_fu_224;
reg   [31:0] add8_1827_fu_228;
reg   [31:0] add8_1928_fu_232;
reg   [31:0] add8_2029_fu_236;
reg   [31:0] add8_2130_fu_240;
reg   [31:0] add8_2231_fu_244;
reg   [31:0] add8_2332_fu_248;
reg   [31:0] add8_2433_fu_252;
reg   [31:0] add8_2534_fu_256;
reg   [31:0] add8_2635_fu_260;
reg   [31:0] add8_2736_fu_264;
reg   [31:0] add8_2837_fu_268;
reg   [31:0] add8_2938_fu_272;
reg   [31:0] add8_3039_fu_276;
reg   [31:0] add8_3140_fu_280;
reg   [31:0] add8_3241_fu_284;
reg   [31:0] add8_3342_fu_288;
wire    ap_block_pp0_stage4;
reg   [31:0] add8_3443_fu_292;
reg   [31:0] add8_3544_fu_296;
reg   [31:0] add8_3645_fu_300;
reg   [31:0] add8_3746_fu_304;
reg   [31:0] add8_3847_fu_308;
reg   [31:0] add8_3948_fu_312;
reg   [31:0] add8_4049_fu_316;
reg   [31:0] add8_4150_fu_320;
reg   [31:0] add8_4251_fu_324;
reg   [31:0] add8_4352_fu_328;
reg   [31:0] add8_4453_fu_332;
wire    ap_block_pp0_stage5;
reg   [31:0] add8_4554_fu_336;
reg   [31:0] add8_4655_fu_340;
reg   [31:0] add8_4756_fu_344;
reg   [31:0] add8_4857_fu_348;
reg   [31:0] add8_4958_fu_352;
reg   [31:0] add8_5059_fu_356;
reg   [31:0] add8_5160_fu_360;
reg   [31:0] add8_5261_fu_364;
reg   [31:0] add8_5362_fu_368;
reg   [31:0] add8_5463_fu_372;
reg   [31:0] add8_5564_fu_376;
wire    ap_block_pp0_stage0;
reg   [31:0] add8_5665_fu_380;
reg   [31:0] add8_5766_fu_384;
reg   [31:0] add8_5867_fu_388;
reg   [31:0] add8_5968_fu_392;
reg   [31:0] add8_6069_fu_396;
reg   [31:0] add8_6170_fu_400;
reg   [31:0] add8_6271_fu_404;
reg   [31:0] add8_6372_fu_408;
reg   [9:0] idx_fu_412;
wire   [9:0] add_ln329_fu_1253_p2;
wire    ap_block_pp0_stage3_01001;
reg   [31:0] grp_fu_864_p0;
reg   [31:0] grp_fu_869_p0;
reg   [31:0] grp_fu_874_p0;
reg   [31:0] grp_fu_879_p0;
reg   [31:0] grp_fu_884_p0;
reg   [31:0] grp_fu_889_p0;
reg   [31:0] grp_fu_894_p0;
reg   [31:0] grp_fu_899_p0;
reg   [31:0] grp_fu_904_p0;
reg   [31:0] grp_fu_909_p0;
reg   [31:0] grp_fu_914_p0;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U368(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_864_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_864_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_869_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_869_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U370(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_874_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_874_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U371(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_879_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_879_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U372(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_884_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_884_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U373(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_889_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_889_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U374(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_894_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_894_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U375(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_899_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_899_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U376(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_904_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_904_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U377(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_909_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_909_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U378(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_914_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_914_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1019_fu_196 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_1019_fu_196 <= grp_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_110_fu_160 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_110_fu_160 <= grp_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1120_fu_200 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_1120_fu_200 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1221_fu_204 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_1221_fu_204 <= grp_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1322_fu_208 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_1322_fu_208 <= grp_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1423_fu_212 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_1423_fu_212 <= grp_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1524_fu_216 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_1524_fu_216 <= grp_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1625_fu_220 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_1625_fu_220 <= grp_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1726_fu_224 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_1726_fu_224 <= grp_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1827_fu_228 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_1827_fu_228 <= grp_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_1928_fu_232 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_1928_fu_232 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_2029_fu_236 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_2029_fu_236 <= grp_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_211_fu_164 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_211_fu_164 <= grp_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_2130_fu_240 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add8_2130_fu_240 <= grp_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_2231_fu_244 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_2231_fu_244 <= grp_fu_864_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_2332_fu_248 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_2332_fu_248 <= grp_fu_869_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_2433_fu_252 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_2433_fu_252 <= grp_fu_874_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_2534_fu_256 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_2534_fu_256 <= grp_fu_879_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_2635_fu_260 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_2635_fu_260 <= grp_fu_884_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_2736_fu_264 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_2736_fu_264 <= grp_fu_889_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_2837_fu_268 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_2837_fu_268 <= grp_fu_894_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_2938_fu_272 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_2938_fu_272 <= grp_fu_899_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_3039_fu_276 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_3039_fu_276 <= grp_fu_904_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_312_fu_168 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_312_fu_168 <= grp_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_3140_fu_280 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_3140_fu_280 <= grp_fu_909_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add8_3241_fu_284 <= 32'd0;
        end else if (((icmp_ln329_reg_2615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            add8_3241_fu_284 <= grp_fu_914_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_3342_fu_288 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_3342_fu_288 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_3443_fu_292 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_3443_fu_292 <= grp_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_3544_fu_296 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_3544_fu_296 <= grp_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_3645_fu_300 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_3645_fu_300 <= grp_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_3746_fu_304 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_3746_fu_304 <= grp_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_3847_fu_308 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_3847_fu_308 <= grp_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_3948_fu_312 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_3948_fu_312 <= grp_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4049_fu_316 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_4049_fu_316 <= grp_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_413_fu_172 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_413_fu_172 <= grp_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4150_fu_320 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_4150_fu_320 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4251_fu_324 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_4251_fu_324 <= grp_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4352_fu_328 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add8_4352_fu_328 <= grp_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4453_fu_332 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_4453_fu_332 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4554_fu_336 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_4554_fu_336 <= grp_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4655_fu_340 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_4655_fu_340 <= grp_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4756_fu_344 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_4756_fu_344 <= grp_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4857_fu_348 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_4857_fu_348 <= grp_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_4958_fu_352 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_4958_fu_352 <= grp_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5059_fu_356 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_5059_fu_356 <= grp_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_514_fu_176 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_514_fu_176 <= grp_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5160_fu_360 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_5160_fu_360 <= grp_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5261_fu_364 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_5261_fu_364 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5362_fu_368 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_5362_fu_368 <= grp_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5463_fu_372 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add8_5463_fu_372 <= grp_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5564_fu_376 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5564_fu_376 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5665_fu_380 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5665_fu_380 <= grp_fu_869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5766_fu_384 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5766_fu_384 <= grp_fu_874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5867_fu_388 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5867_fu_388 <= grp_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_5968_fu_392 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5968_fu_392 <= grp_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_6069_fu_396 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_6069_fu_396 <= grp_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_615_fu_180 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_615_fu_180 <= grp_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_6170_fu_400 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_6170_fu_400 <= grp_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_6271_fu_404 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_6271_fu_404 <= grp_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_6372_fu_408 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_6372_fu_408 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_716_fu_184 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_716_fu_184 <= grp_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_817_fu_188 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_817_fu_188 <= grp_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add8_918_fu_192 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add8_918_fu_192 <= grp_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_fu_156 <= 32'd0;
    end else if (((icmp_ln329_reg_2615 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        empty_fu_156 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        idx_fu_412 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln329_fu_1247_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        idx_fu_412 <= add_ln329_fu_1253_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln329_reg_2615 <= icmp_ln329_fu_1247_p2;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1019_out_ap_vld = 1'b1;
    end else begin
        add8_1019_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_110_out_ap_vld = 1'b1;
    end else begin
        add8_110_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1120_out_ap_vld = 1'b1;
    end else begin
        add8_1120_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1221_out_ap_vld = 1'b1;
    end else begin
        add8_1221_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1322_out_ap_vld = 1'b1;
    end else begin
        add8_1322_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1423_out_ap_vld = 1'b1;
    end else begin
        add8_1423_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1524_out_ap_vld = 1'b1;
    end else begin
        add8_1524_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1625_out_ap_vld = 1'b1;
    end else begin
        add8_1625_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1726_out_ap_vld = 1'b1;
    end else begin
        add8_1726_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1827_out_ap_vld = 1'b1;
    end else begin
        add8_1827_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_1928_out_ap_vld = 1'b1;
    end else begin
        add8_1928_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2029_out_ap_vld = 1'b1;
    end else begin
        add8_2029_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_211_out_ap_vld = 1'b1;
    end else begin
        add8_211_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2130_out_ap_vld = 1'b1;
    end else begin
        add8_2130_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2231_out_ap_vld = 1'b1;
    end else begin
        add8_2231_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2332_out_ap_vld = 1'b1;
    end else begin
        add8_2332_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2433_out_ap_vld = 1'b1;
    end else begin
        add8_2433_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2534_out_ap_vld = 1'b1;
    end else begin
        add8_2534_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2635_out_ap_vld = 1'b1;
    end else begin
        add8_2635_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2736_out_ap_vld = 1'b1;
    end else begin
        add8_2736_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2837_out_ap_vld = 1'b1;
    end else begin
        add8_2837_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_2938_out_ap_vld = 1'b1;
    end else begin
        add8_2938_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3039_out_ap_vld = 1'b1;
    end else begin
        add8_3039_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_312_out_ap_vld = 1'b1;
    end else begin
        add8_312_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3140_out_ap_vld = 1'b1;
    end else begin
        add8_3140_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3241_out_ap_vld = 1'b1;
    end else begin
        add8_3241_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3342_out_ap_vld = 1'b1;
    end else begin
        add8_3342_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3443_out_ap_vld = 1'b1;
    end else begin
        add8_3443_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3544_out_ap_vld = 1'b1;
    end else begin
        add8_3544_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3645_out_ap_vld = 1'b1;
    end else begin
        add8_3645_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3746_out_ap_vld = 1'b1;
    end else begin
        add8_3746_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3847_out_ap_vld = 1'b1;
    end else begin
        add8_3847_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_3948_out_ap_vld = 1'b1;
    end else begin
        add8_3948_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4049_out_ap_vld = 1'b1;
    end else begin
        add8_4049_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_413_out_ap_vld = 1'b1;
    end else begin
        add8_413_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4150_out_ap_vld = 1'b1;
    end else begin
        add8_4150_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4251_out_ap_vld = 1'b1;
    end else begin
        add8_4251_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4352_out_ap_vld = 1'b1;
    end else begin
        add8_4352_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4453_out_ap_vld = 1'b1;
    end else begin
        add8_4453_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4554_out_ap_vld = 1'b1;
    end else begin
        add8_4554_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4655_out_ap_vld = 1'b1;
    end else begin
        add8_4655_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4756_out_ap_vld = 1'b1;
    end else begin
        add8_4756_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4857_out_ap_vld = 1'b1;
    end else begin
        add8_4857_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_4958_out_ap_vld = 1'b1;
    end else begin
        add8_4958_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5059_out_ap_vld = 1'b1;
    end else begin
        add8_5059_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_514_out_ap_vld = 1'b1;
    end else begin
        add8_514_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5160_out_ap_vld = 1'b1;
    end else begin
        add8_5160_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5261_out_ap_vld = 1'b1;
    end else begin
        add8_5261_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5362_out_ap_vld = 1'b1;
    end else begin
        add8_5362_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5463_out_ap_vld = 1'b1;
    end else begin
        add8_5463_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5564_out_ap_vld = 1'b1;
    end else begin
        add8_5564_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5665_out_ap_vld = 1'b1;
    end else begin
        add8_5665_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5766_out_ap_vld = 1'b1;
    end else begin
        add8_5766_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5867_out_ap_vld = 1'b1;
    end else begin
        add8_5867_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_5968_out_ap_vld = 1'b1;
    end else begin
        add8_5968_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_6069_out_ap_vld = 1'b1;
    end else begin
        add8_6069_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_615_out_ap_vld = 1'b1;
    end else begin
        add8_615_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_6170_out_ap_vld = 1'b1;
    end else begin
        add8_6170_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_6271_out_ap_vld = 1'b1;
    end else begin
        add8_6271_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_6372_out_ap_vld = 1'b1;
    end else begin
        add8_6372_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_716_out_ap_vld = 1'b1;
    end else begin
        add8_716_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_817_out_ap_vld = 1'b1;
    end else begin
        add8_817_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add8_918_out_ap_vld = 1'b1;
    end else begin
        add8_918_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_864_p0 = add8_5564_fu_376;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_864_p0 = add8_4453_fu_332;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_864_p0 = add8_3342_fu_288;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_864_p0 = add8_2231_fu_244;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_864_p0 = add8_1120_fu_200;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_864_p0 = empty_fu_156;
    end else begin
        grp_fu_864_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_869_p0 = add8_5665_fu_380;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_869_p0 = add8_4554_fu_336;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_869_p0 = add8_3443_fu_292;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_869_p0 = add8_2332_fu_248;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_869_p0 = add8_1221_fu_204;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_869_p0 = add8_110_fu_160;
    end else begin
        grp_fu_869_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_874_p0 = add8_5766_fu_384;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_874_p0 = add8_4655_fu_340;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_874_p0 = add8_3544_fu_296;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_874_p0 = add8_2433_fu_252;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_874_p0 = add8_1322_fu_208;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_874_p0 = add8_211_fu_164;
    end else begin
        grp_fu_874_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_879_p0 = add8_5867_fu_388;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_879_p0 = add8_4756_fu_344;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_879_p0 = add8_3645_fu_300;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_879_p0 = add8_2534_fu_256;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_879_p0 = add8_1423_fu_212;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_879_p0 = add8_312_fu_168;
    end else begin
        grp_fu_879_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_884_p0 = add8_5968_fu_392;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_884_p0 = add8_4857_fu_348;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_884_p0 = add8_3746_fu_304;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_884_p0 = add8_2635_fu_260;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_884_p0 = add8_1524_fu_216;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_884_p0 = add8_413_fu_172;
    end else begin
        grp_fu_884_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_889_p0 = add8_6069_fu_396;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_889_p0 = add8_4958_fu_352;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_889_p0 = add8_3847_fu_308;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_889_p0 = add8_2736_fu_264;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_889_p0 = add8_1625_fu_220;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_889_p0 = add8_514_fu_176;
    end else begin
        grp_fu_889_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_894_p0 = add8_6170_fu_400;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_894_p0 = add8_5059_fu_356;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_894_p0 = add8_3948_fu_312;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_894_p0 = add8_2837_fu_268;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_894_p0 = add8_1726_fu_224;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_894_p0 = add8_615_fu_180;
    end else begin
        grp_fu_894_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_899_p0 = add8_6271_fu_404;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_899_p0 = add8_5160_fu_360;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_899_p0 = add8_4049_fu_316;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_899_p0 = add8_2938_fu_272;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_899_p0 = add8_1827_fu_228;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_899_p0 = add8_716_fu_184;
    end else begin
        grp_fu_899_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_904_p0 = add8_6372_fu_408;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_904_p0 = add8_5261_fu_364;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_904_p0 = add8_4150_fu_320;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_904_p0 = add8_3039_fu_276;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_904_p0 = add8_1928_fu_232;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_904_p0 = add8_817_fu_188;
    end else begin
        grp_fu_904_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_909_p0 = add8_5362_fu_368;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_909_p0 = add8_4251_fu_324;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_909_p0 = add8_3140_fu_280;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_909_p0 = add8_2029_fu_236;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_909_p0 = add8_918_fu_192;
        end else begin
            grp_fu_909_p0 = 'bx;
        end
    end else begin
        grp_fu_909_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_914_p0 = add8_5463_fu_372;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_914_p0 = add8_4352_fu_328;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_914_p0 = add8_3241_fu_284;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_914_p0 = add8_2130_fu_240;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_914_p0 = add8_1019_fu_196;
        end else begin
            grp_fu_914_p0 = 'bx;
        end
    end else begin
        grp_fu_914_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln329_reg_2615 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add8_1019_out = add8_1019_fu_196;

assign add8_110_out = add8_110_fu_160;

assign add8_1120_out = add8_1120_fu_200;

assign add8_1221_out = add8_1221_fu_204;

assign add8_1322_out = add8_1322_fu_208;

assign add8_1423_out = add8_1423_fu_212;

assign add8_1524_out = add8_1524_fu_216;

assign add8_1625_out = add8_1625_fu_220;

assign add8_1726_out = add8_1726_fu_224;

assign add8_1827_out = add8_1827_fu_228;

assign add8_1928_out = add8_1928_fu_232;

assign add8_2029_out = add8_2029_fu_236;

assign add8_211_out = add8_211_fu_164;

assign add8_2130_out = add8_2130_fu_240;

assign add8_2231_out = add8_2231_fu_244;

assign add8_2332_out = add8_2332_fu_248;

assign add8_2433_out = add8_2433_fu_252;

assign add8_2534_out = add8_2534_fu_256;

assign add8_2635_out = add8_2635_fu_260;

assign add8_2736_out = add8_2736_fu_264;

assign add8_2837_out = add8_2837_fu_268;

assign add8_2938_out = add8_2938_fu_272;

assign add8_3039_out = add8_3039_fu_276;

assign add8_312_out = add8_312_fu_168;

assign add8_3140_out = add8_3140_fu_280;

assign add8_3241_out = add8_3241_fu_284;

assign add8_3342_out = add8_3342_fu_288;

assign add8_3443_out = add8_3443_fu_292;

assign add8_3544_out = add8_3544_fu_296;

assign add8_3645_out = add8_3645_fu_300;

assign add8_3746_out = add8_3746_fu_304;

assign add8_3847_out = add8_3847_fu_308;

assign add8_3948_out = add8_3948_fu_312;

assign add8_4049_out = add8_4049_fu_316;

assign add8_413_out = add8_413_fu_172;

assign add8_4150_out = add8_4150_fu_320;

assign add8_4251_out = add8_4251_fu_324;

assign add8_4352_out = add8_4352_fu_328;

assign add8_4453_out = add8_4453_fu_332;

assign add8_4554_out = add8_4554_fu_336;

assign add8_4655_out = add8_4655_fu_340;

assign add8_4756_out = add8_4756_fu_344;

assign add8_4857_out = add8_4857_fu_348;

assign add8_4958_out = add8_4958_fu_352;

assign add8_5059_out = add8_5059_fu_356;

assign add8_514_out = add8_514_fu_176;

assign add8_5160_out = add8_5160_fu_360;

assign add8_5261_out = add8_5261_fu_364;

assign add8_5362_out = add8_5362_fu_368;

assign add8_5463_out = add8_5463_fu_372;

assign add8_5564_out = add8_5564_fu_376;

assign add8_5665_out = add8_5665_fu_380;

assign add8_5766_out = add8_5766_fu_384;

assign add8_5867_out = add8_5867_fu_388;

assign add8_5968_out = add8_5968_fu_392;

assign add8_6069_out = add8_6069_fu_396;

assign add8_615_out = add8_615_fu_180;

assign add8_6170_out = add8_6170_fu_400;

assign add8_6271_out = add8_6271_fu_404;

assign add8_6372_out = add8_6372_fu_408;

assign add8_716_out = add8_716_fu_184;

assign add8_817_out = add8_817_fu_188;

assign add8_918_out = add8_918_fu_192;

assign add_ln329_fu_1253_p2 = (idx_fu_412 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign icmp_ln329_fu_1247_p2 = ((idx_fu_412 == 10'd768) ? 1'b1 : 1'b0);

assign p_out = empty_fu_156;

endmodule //activation_accelerator_square_Pipeline_sum_square
