<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='47' type='16'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='96' u='r' c='_ZNK4llvm19MachineInstrBuilder6addRegEjjj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='475' u='r' c='_ZN4llvm15getDeadRegStateEb'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1298' u='r' c='_ZN12_GLOBAL__N_18MIParser17parseRegisterFlagERj'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1468' u='r' c='_ZN12_GLOBAL__N_18MIParser20parseRegisterOperandERN4llvm14MachineOperandERNS1_8OptionalIjEEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='638' u='r' c='_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='140' u='r' c='_ZL11getMopStateRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='378' u='r' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='8718' u='r' c='_ZNK4llvm17ARMTargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9569' u='r' c='_ZL23attachMEMCPYScratchRegsPKN4llvm12ARMSubtargetERNS_12MachineInstrEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='587' u='r' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce15ReduceLoadStoreERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='612' u='r' c='_ZNK4llvm17BPFTargetLowering33EmitInstrWithCustomInserterMemcpyERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30586' u='r' c='_ZNK4llvm17X86TargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
