{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1485364281058 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trx EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"trx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1485364281243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485364281344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485364281344 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mem_module:inst5\|clk_mux1:inst13\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for mem_module:inst5\|clk_mux1:inst13\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] port" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4586 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1485364281559 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 48 25 0 0 " "Implementing clock multiplication of 48, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 3055 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1485364281559 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 24 25 0 0 " "Implementing clock multiplication of 24, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 3056 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1485364281559 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 24 3125 0 0 " "Implementing clock multiplication of 24, clock division of 3125, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 3057 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1485364281559 ""}  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4586 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1485364281559 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1485364282028 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1485364282575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1485364282575 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1485364282575 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1485364282575 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 15807 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1485364282629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 15809 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1485364282629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 15811 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1485364282629 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 15813 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1485364282629 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1485364282629 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1485364282644 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1485364282914 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "eth_in eth_in(n) " "Pin \"eth_in\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"eth_in(n)\"" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { eth_in } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_in" } { 0 "eth_in(n)" } } } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 192 224 400 208 "eth_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 125 10611 11489 0 0 ""} { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } } { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { eth_in(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1485364283663 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1485364283663 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "adc_in\[3\] D11 151 eth_in(n) C14 149 4 pads " "Pad 151 of non-differential I/O pin 'adc_in\[3\]' in pin location D11 is too close to pad 149 of differential I/O pin 'eth_in(n)' in pin location C14  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { adc_in[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_in\[3\]" } { 0 "eth_in(n)" } } } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 280 280 480 296 "adc_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 113 10611 11489 0 0 ""} { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } } { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { eth_in(n) } } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1485364284079 ""}
{ "Error" "EFIOMGR_IO_CLOSE_TO_LVDS" "adc_in\[3\] D11 151 eth_in D14 150 4 pads " "Pad 151 of non-differential I/O pin 'adc_in\[3\]' in pin location D11 is too close to pad 150 of differential I/O pin 'eth_in' in pin location D14  --  pads must be separated by a minimum of 4 pads. Use the Pad View of Pin Planner to debug." {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { adc_in[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_in\[3\]" } { 0 "eth_in" } } } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 280 280 480 296 "adc_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 113 10611 11489 0 0 ""} { 0 { 0 ""} 0 125 10611 11489 0 0 ""}  }  } } { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { eth_in } } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 192 224 400 208 "eth_in" "" } } } }  } 0 169079 "Pad %3!d! of non-differential I/O pin '%1!s!' in pin location %2!s! is too close to pad %6!d! of differential I/O pin '%4!s!' in pin location %5!s!  --  pads must be separated by a minimum of %7!d! %8!s!. Use the Pad View of Pin Planner to debug." 0 0 "Fitter" 0 -1 1485364284079 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485364284079 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1485364295052 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1485364295069 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1089 " "Peak virtual memory: 1089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485364296077 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 25 20:11:36 2017 " "Processing ended: Wed Jan 25 20:11:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485364296077 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485364296077 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485364296077 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1485364296077 ""}
