// Seed: 2860082183
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
  ;
  wire id_4;
  wire id_5;
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_10 = 32'd37
) (
    output supply1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri id_3,
    input tri1 id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 _id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri0 id_13
);
  parameter id_15 = -1;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  wire [id_10 : -1 'h0] id_16;
endmodule
