<html>
<head>
<title> jayresearch </title>
<link rel="stylesheet"
href = "../mystyle.css"
type = "text/css"
/>

</head>

<body>

<h2> Computer System Aarchitecture (CS5202) </h2>
<h3>Dept of Computer Sci and Engg <br> Indian Institute of Technology Tirupati, India</h3>

<hr>

<p> This is a master level course on Computer Architecture. The objective is to study the architectural
concepts and to understand some of the issues of current computer architecture and design
(microarchitecture). The primary attention of the course will be on performance enhancement. The power and
energy efficient architecture will also be discussed. The course has companion CS5292 as a laboratory course
where the programming, simulator (design and use), and analysis related exercises will be carried out. <br> <br>
 
Here is the course content: <a href="./cs5202/cs5202_syllabus.pdf"> cs5202 content. </a> <br>
Here is a link to laboratory course: <a href=""> cs5292 </a> </p>

Following would be the tentative lecture plan. 

<hr align="left" width="50%">

<table>

<tr>
<td valign="top"> Lecture 0 (Jan 14): </td> <td> Organisational meeting; <a href="./cs5202_syllabus.pdf"> Presentation, Handnotes </a><br>
                           Additional material:
                           <ul> 
                               <li> Moore law: past, present and future, IEEE spectrum, June 1997. </li>
                               <li> Gordon Moore, Intel-Memories and the Mircoprocessor, MIT Press 1996. (dowaloadable from JSTOR archives) </li>
                           </ul> 
                               
                      </td>
</tr>

<tr>
<td valign="top"> Lecture 1 (Jan 16): </td> <td> Performance modeling and measurement;  Presentation, Handnotes <br>
                           Additional material:
                            <ul>
                             <li> Chapter 1, Computer Architecture: A Quantitative approach, 5th/6th Edition </li>
                             <li> <a href="https://www.cis.upenn.edu/~milom/cis501-Fall12/lectures/04_performance.pdf"> Lecture notes of Prof Milo</a> </li>
                            </ul>
                      </td>
</tr>


<tr>
<td valign="top"> Lecture 2 (Jan 21): </td> <td> Benchmark program and reporting/summarising performance; <a href="./lecture2.pdf"> Presentation, Handnotes </a> <br>
     Additional material:
          <ul>
            <li> Chapter 1, Computer Architecture: A Quantitative approach, 5th/6th Edition </li>
            <li> J.E. Smith, Characterizing Computer Performance with a Single Number, CACM Volume 31, Issue 10 (October 1988), pp.1202-1206  </li>
            <li> <a href="https://www.cis.upenn.edu/~milom/cis501-Fall12/lectures/04_performance.pdf"> Lecture notes of Prof Milo</a> </li>
         </ul>
 </td>
</tr>


<tr>
<td valign="top"> Lecture 3 (Jan 23): </td> 
<td> Measuring and modeling the power and energy consumption; <br> 
     Additional material: 
             <ul>
              <li> Chapter 1, Computer Architecture: A Quantitative approach, 5th/6th Edition </li>
              <li> <a href="./power-energy.pdf"> A note from Digital Intergrated Circuit, Jan M Rabaey et al </a> </li> 
             </ul>
</td>
</tr>

<tr>
<td valign="top"> Lecture 4 (Feb 4): </td> <td> Memory hierarchy: cache memory design </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 5 (Feb 6): </td> <td> Cache memory optimization 1 </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 6 (Feb 11): </td> <td> Cache memory optimization 2 </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 7 (Feb 13):</td> <td> Main memory (DRAM) architecture and design </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 8 (Feb 18): </td> <td> DRAM system organization: DIMM </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 9 (Feb 20): </td> <td> DRAM controller: Address mapping </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 10 (Feb 27): </td> <td> Virtual memory architecture </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 11 (Mar 3): </td> <td> Virtual machine concept </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 12 (Mar 5): </td> <td> Virtual memory case study: ARM and Intel </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 13 (Mar 12): </td> <td> Instruction set principles </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 14 (Mar 17): </td> <td> Comparison of ISAs (RISC-V, X86, ARM) </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 15 (Mar 19): </td> <td> Processor design principles (RISC and CISC) </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 16 (Mar 24): </td> <td> Instruction level parallelism: Pipeline architecture and issues </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 17 (Mar 31): </td> <td> Branch prediction and its impact on performance </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 18 (Apr 2): </td> <td> Data dependency and dynamic scheduling </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 19 (Apr 7): </td> <td> Hardware-based speculation </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 20 (Apr 9): </td> <td> Multiple issues and scheduling </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 21 (Apr 14): </td> <td> Instruction delivery and speculative execution </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 22 (Apr 16): </td> <td> Thread-level parallelism </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 23 (Apr 21): </td> <td> SMT-Simultaneous multithreading </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 24 (TBS): </td> <td> Multiprocessor: Shared memory architecture </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 25 (TBS): </td> <td> Synchronization and Memory consistency  </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 26 (TBS): </td> <td> Vector architecture </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 27 (TBS): </td> <td> SIMD and Graphics processing unit </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 28: </td> <td> Discussion 1: Project and problem set </td> <td> </td>
</tr>
<tr>
<td valign="top"> Lecture 29: </td> <td> Discussion 2: Project and problem set </td> <td> </td>
</tr>

</table>

<hr>



<h3>Useful Resources</h3>

<dl> 
<dt>The git repository for Rocket and chisel:</dt>
        <dd> <a href="https://github.com/chipsalliance/rocket-chip">Rocket chip origin </a> </dd>
        <dd> <a href="https://github.com/freechipsproject/chisel3#installation">Installation </a> </dd>

<dt> RISC-V Cores: </dt>
       <dd> <a href="https://riscv.org/risc-v-cores/">Designs using RISC-V</a> </dd>

<dt> Shakti processor: </dt> 
      <dd> <a href="http://shakti.org.in/index.html">Home page </a> </dd>
           <dd> <a href="http://shakti.org.in/resources/bsv_coding_guideline.pdf">BlueSpec
Coding guide</a> </dd> 
      <dd> Shakti C-class Core: <a href="https://gitlab.com/shaktiproject/cores/c-class">Core repo</a> </dd>

<dt>BlueSpec: </dt> 
      <dd> Home: <a href="https://bluespec.com/"> Look for some links </a> </dd>
      <dd> User guide: <a href="http://csg.csail.mit.edu/6.375/6_375_2016_www/resources/bsv-user-guide.pdf"> How to code </a> </dd>

<dt> Open source synthesis </dt>
 
           <dd> Git repository of Yosys: <a href="https://github.com/YosysHQ/yosys"> This is open source </a> </dd>
           <dd> Research paper: <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5474055">IEEE explorer</a> </dd>

</dl>
<hr>
</body>
</html> 


