library verilog;
use verilog.vl_types.all;
entity MULT_DEC is
    port(
        OPCODE          : in     vl_logic_vector(15 downto 0);
        Cnt             : in     vl_logic_vector(1 downto 0);
        \Out\           : out    vl_logic_vector(3 downto 0);
        Order           : in     vl_logic
    );
end MULT_DEC;
