#include "tmc2209.h"

#include <math.h>

#include "hardware/gpio.h"
#include "hardware/sync.h"
#include "pico/stdlib.h"

#define TMC_BAUD 115200u
#define TMC_BIT_NS 8681u
#define TMC_HALF_BIT_NS (TMC_BIT_NS / 2u)

static inline void tmc_delay_ns(uint32_t ns) {
    busy_wait_us_32((ns + 999u) / 1000u);
}

static inline void line_idle(uint pin) {
    gpio_set_dir(pin, GPIO_IN);
    gpio_pull_up(pin);
}

static inline void line_drive_low(uint pin) {
    gpio_put(pin, 0);
    gpio_set_dir(pin, GPIO_OUT);
}

static void tx_byte(uint pin, uint8_t b) {
    line_drive_low(pin);
    tmc_delay_ns(TMC_BIT_NS);

    for (int i = 0; i < 8; i++) {
        if (b & 0x01) {
            line_idle(pin);
        } else {
            line_drive_low(pin);
        }
        b >>= 1;
        tmc_delay_ns(TMC_BIT_NS);
    }

    line_idle(pin);
    tmc_delay_ns(TMC_BIT_NS);
}

static bool rx_wait_start(uint pin, uint32_t timeout_us) {
    absolute_time_t deadline = make_timeout_time_us(timeout_us);
    line_idle(pin);

    while (gpio_get(pin)) {
        if (time_reached(deadline)) {
            return false;
        }
    }

    tmc_delay_ns(TMC_HALF_BIT_NS);
    tmc_delay_ns(TMC_BIT_NS);
    return true;
}

static uint8_t rx_byte_after_start(uint pin) {
    uint8_t b = 0;
    for (int i = 0; i < 8; i++) {
        if (gpio_get(pin)) {
            b |= (1u << i);
        }
        tmc_delay_ns(TMC_BIT_NS);
    }
    tmc_delay_ns(TMC_HALF_BIT_NS);
    return b;
}

uint8_t tmc_crc8(const uint8_t *data, uint8_t len) {
    uint8_t crc = 0;
    for (uint8_t i = 0; i < len; i++) {
        uint8_t b = data[i];
        for (uint8_t j = 0; j < 8; j++) {
            uint8_t mix = (crc >> 7) ^ (b & 1u);
            crc <<= 1;
            if (mix) {
                crc ^= 0x07;
            }
            b >>= 1;
        }
    }
    return crc;
}

bool tmc_write(tmc_t *t, uint8_t reg, uint32_t val) {
    uint8_t buf[8];

    buf[0] = 0x05;
    buf[1] = t->addr;
    buf[2] = reg | 0x80;
    buf[3] = (uint8_t)((val >> 24) & 0xFFu);
    buf[4] = (uint8_t)((val >> 16) & 0xFFu);
    buf[5] = (uint8_t)((val >> 8) & 0xFFu);
    buf[6] = (uint8_t)(val & 0xFFu);
    buf[7] = tmc_crc8(buf, 7);

    uint32_t ints = save_and_disable_interrupts();
    for (int i = 0; i < 8; i++) {
        tx_byte(t->tx_pin, buf[i]);
    }
    line_idle(t->tx_pin);
    restore_interrupts(ints);
    return true;
}

bool tmc_read(tmc_t *t, uint8_t reg, uint32_t *out) {
    uint8_t req[4];
    uint8_t rep[8];

    req[0] = 0x05;
    req[1] = t->addr;
    req[2] = reg & 0x7Fu;
    req[3] = tmc_crc8(req, 3);

    uint32_t ints = save_and_disable_interrupts();
    for (int i = 0; i < 4; i++) {
        tx_byte(t->tx_pin, req[i]);
    }
    line_idle(t->tx_pin);
    tmc_delay_ns(TMC_BIT_NS * 8);

    if (!rx_wait_start(t->rx_pin, 2000)) {
        restore_interrupts(ints);
        return false;
    }
    rep[0] = rx_byte_after_start(t->rx_pin);

    for (int i = 1; i < 8; i++) {
        if (!rx_wait_start(t->rx_pin, 200)) {
            restore_interrupts(ints);
            return false;
        }
        rep[i] = rx_byte_after_start(t->rx_pin);
    }
    restore_interrupts(ints);

    if (rep[0] != 0x05 || rep[1] != 0xFF || (rep[2] & 0x7Fu) != reg) {
        return false;
    }
    if (tmc_crc8(rep, 7) != rep[7]) {
        return false;
    }

    *out = ((uint32_t)rep[3] << 24) |
           ((uint32_t)rep[4] << 16) |
           ((uint32_t)rep[5] << 8) |
           (uint32_t)rep[6];
    return true;
}

static uint8_t clamp_u5_from_ma(int ma) {
    // TUNE: This assumes ERB Rsense ~= 0.11R and maps practical current to IRUN/IHOLD.
    // Keep conservative default mapping; refine empirically during bringup.
    if (ma <= 0) {
        return 0;
    }
    int v = (ma * 31) / 1000;
    if (v < 1) {
        v = 1;
    }
    if (v > 31) {
        v = 31;
    }
    return (uint8_t)v;
}

bool tmc_set_run_current_ma(tmc_t *t, int run_ma, int hold_ma) {
    uint8_t irun = clamp_u5_from_ma(run_ma);
    uint8_t ihold = clamp_u5_from_ma(hold_ma);
    uint32_t reg = ((uint32_t)ihold) | ((uint32_t)irun << 8) | (8u << 16);
    return tmc_write(t, TMC_REG_IHOLD_IRUN, reg);
}

bool tmc_set_microsteps(tmc_t *t, int microsteps) {
    int mres;
    switch (microsteps) {
        case 256: mres = 0; break;
        case 128: mres = 1; break;
        case 64:  mres = 2; break;
        case 32:  mres = 3; break;
        case 16:  mres = 4; break;
        case 8:   mres = 5; break;
        case 4:   mres = 6; break;
        case 2:   mres = 7; break;
        case 1:   mres = 8; break;
        default:  return false;
    }

    uint32_t chop = 0;
    if (!tmc_read(t, TMC_REG_CHOPCONF, &chop)) {
        return false;
    }
    chop &= ~(0x0Fu << 24);
    chop |= ((uint32_t)mres << 24);
    return tmc_write(t, TMC_REG_CHOPCONF, chop);
}

bool tmc_set_spreadcycle(tmc_t *t, bool spreadcycle) {
    uint32_t gconf = 0;
    if (!tmc_read(t, TMC_REG_GCONF, &gconf)) {
        return false;
    }
    if (spreadcycle) {
        gconf |= (1u << 2);
    } else {
        gconf &= ~(1u << 2);
    }
    gconf |= (1u << 6) | (1u << 7);
    return tmc_write(t, TMC_REG_GCONF, gconf);
}

bool tmc_set_sgthrs(tmc_t *t, uint8_t sgt) {
    return tmc_write(t, TMC_REG_SGTHRS, (uint32_t)sgt);
}

bool tmc_set_tcoolthrs(tmc_t *t, uint32_t v) {
    return tmc_write(t, TMC_REG_TCOOLTHRS, v);
}

bool tmc_read_sg_result(tmc_t *t, uint16_t *out) {
    uint32_t v = 0;
    if (!tmc_read(t, TMC_REG_SG_RESULT, &v)) {
        return false;
    }
    *out = (uint16_t)(v & 0x03FFu);
    return true;
}

bool tmc_init(tmc_t *t, uint tx_pin, uint rx_pin, uint8_t addr) {
    t->tx_pin = tx_pin;
    t->rx_pin = rx_pin;
    t->addr = addr;
    gpio_init(tx_pin);
    line_idle(tx_pin);
    gpio_init(rx_pin);
    line_idle(rx_pin);
    return true;
}
