#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000020300bb3cb0 .scope module, "tb_r2r" "tb_r2r" 2 3;
 .timescale -9 -12;
v0000020300c13530_0 .var "clk", 0 0;
v0000020300c12f90_0 .net "finish", 0 0, v0000020300c12ef0_0;  1 drivers
v0000020300c12090_0 .var "ram_read_addr", 7 0;
v0000020300c13210_0 .net "ram_read_data", 31 0, L_0000020300bb7af0;  1 drivers
v0000020300c12590_0 .var "reset", 0 0;
v0000020300c12130_0 .var "start", 0 0;
S_0000020300bb3e40 .scope module, "circ3" "ROM2RAM" 2 12, 3 1 0, S_0000020300bb3cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "finish";
    .port_info 4 /INPUT 8 "ram_read_addr";
    .port_info 5 /OUTPUT 32 "ram_read_data";
P_0000020300ba82b0 .param/l "addr_width" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000020300ba82e8 .param/l "data_width" 0 3 2, +C4<00000000000000000000000000100000>;
P_0000020300ba8320 .param/l "rom_theke_ram" 1 3 10, C4<01>;
P_0000020300ba8358 .param/l "sesh" 1 3 11, C4<10>;
P_0000020300ba8390 .param/l "suru" 1 3 9, C4<00>;
P_0000020300ba83c8 .param/l "vul" 1 3 12, C4<11>;
L_0000020300c13978 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020300b9ec50_0 .net/2u *"_ivl_0", 1 0, L_0000020300c13978;  1 drivers
v0000020300b9ee30_0 .net *"_ivl_10", 0 0, L_0000020300c13170;  1 drivers
L_0000020300c13a50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020300b9e9d0_0 .net/2u *"_ivl_12", 0 0, L_0000020300c13a50;  1 drivers
L_0000020300c13a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000020300b9ecf0_0 .net/2u *"_ivl_14", 0 0, L_0000020300c13a98;  1 drivers
L_0000020300c13ae0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020300b9ed90_0 .net/2u *"_ivl_18", 1 0, L_0000020300c13ae0;  1 drivers
v0000020300b9e110_0 .net *"_ivl_2", 0 0, L_0000020300c12a90;  1 drivers
v0000020300b9eed0_0 .net *"_ivl_20", 0 0, L_0000020300c12bd0;  1 drivers
L_0000020300c13b28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020300b9e1b0_0 .net/2u *"_ivl_22", 7 0, L_0000020300c13b28;  1 drivers
L_0000020300c13b70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020300b9ef70_0 .net/2u *"_ivl_26", 1 0, L_0000020300c13b70;  1 drivers
v0000020300c12270_0 .net *"_ivl_28", 0 0, L_0000020300c11b90;  1 drivers
L_0000020300c13bb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020300c11cd0_0 .net/2u *"_ivl_30", 31 0, L_0000020300c13bb8;  1 drivers
L_0000020300c13c00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020300c11a50_0 .net/2u *"_ivl_34", 1 0, L_0000020300c13c00;  1 drivers
v0000020300c137b0_0 .net *"_ivl_36", 0 0, L_0000020300c12810;  1 drivers
L_0000020300c13c48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020300c12db0_0 .net/2u *"_ivl_38", 7 0, L_0000020300c13c48;  1 drivers
L_0000020300c139c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020300c124f0_0 .net/2u *"_ivl_4", 7 0, L_0000020300c139c0;  1 drivers
L_0000020300c13a08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020300c11f50_0 .net/2u *"_ivl_8", 1 0, L_0000020300c13a08;  1 drivers
v0000020300c12e50_0 .var "addr_counter_next", 7 0;
v0000020300c12310_0 .var "addr_counter_reg", 7 0;
v0000020300c129f0_0 .net "clk", 0 0, v0000020300c13530_0;  1 drivers
v0000020300c12ef0_0 .var "finish", 0 0;
v0000020300c11eb0_0 .net "local_ram_read_addr", 7 0, L_0000020300c11af0;  1 drivers
v0000020300c132b0_0 .net "ram_read_addr", 7 0, v0000020300c12090_0;  1 drivers
v0000020300c13850_0 .net "ram_read_data", 31 0, L_0000020300bb7af0;  alias, 1 drivers
v0000020300c13350_0 .net "ram_we", 0 0, L_0000020300c121d0;  1 drivers
v0000020300c13490_0 .net "ram_wr_addr", 7 0, L_0000020300c135d0;  1 drivers
v0000020300c13030_0 .net "ram_write_data", 31 0, L_0000020300c13710;  1 drivers
v0000020300c126d0_0 .net "reset", 0 0, v0000020300c12590_0;  1 drivers
v0000020300c133f0_0 .net "rom_data", 31 0, v0000020300b9e750_0;  1 drivers
v0000020300c11c30_0 .net "rom_read_addr", 7 0, L_0000020300c11d70;  1 drivers
v0000020300c11ff0_0 .net "start", 0 0, v0000020300c12130_0;  1 drivers
v0000020300c119b0_0 .var "state_next", 1 0;
v0000020300c12770_0 .var "state_reg", 1 0;
E_0000020300b9d080 .event anyedge, v0000020300c12770_0, v0000020300c12310_0, v0000020300c11ff0_0;
E_0000020300b9d440/0 .event anyedge, v0000020300c126d0_0;
E_0000020300b9d440/1 .event posedge, v0000020300b9e2f0_0;
E_0000020300b9d440 .event/or E_0000020300b9d440/0, E_0000020300b9d440/1;
L_0000020300c12a90 .cmp/eq 2, v0000020300c12770_0, L_0000020300c13978;
L_0000020300c11af0 .functor MUXZ 8, L_0000020300c139c0, v0000020300c12090_0, L_0000020300c12a90, C4<>;
L_0000020300c13170 .cmp/eq 2, v0000020300c12770_0, L_0000020300c13a08;
L_0000020300c121d0 .functor MUXZ 1, L_0000020300c13a98, L_0000020300c13a50, L_0000020300c13170, C4<>;
L_0000020300c12bd0 .cmp/eq 2, v0000020300c12770_0, L_0000020300c13ae0;
L_0000020300c135d0 .functor MUXZ 8, L_0000020300c13b28, v0000020300c12310_0, L_0000020300c12bd0, C4<>;
L_0000020300c11b90 .cmp/eq 2, v0000020300c12770_0, L_0000020300c13b70;
L_0000020300c13710 .functor MUXZ 32, L_0000020300c13bb8, v0000020300b9e750_0, L_0000020300c11b90, C4<>;
L_0000020300c12810 .cmp/eq 2, v0000020300c12770_0, L_0000020300c13c00;
L_0000020300c11d70 .functor MUXZ 8, L_0000020300c13c48, v0000020300c12310_0, L_0000020300c12810, C4<>;
S_0000020300ba8410 .scope module, "circ1" "RAM" 3 21, 4 1 0, S_0000020300bb3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "read_addr";
    .port_info 3 /INPUT 8 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "read_data";
P_0000020300ba32c0 .param/l "addr_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_0000020300ba32f8 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
L_0000020300bb7af0 .functor BUFZ 32, L_0000020300c12630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020300b9e390_0 .net *"_ivl_0", 31 0, L_0000020300c12630;  1 drivers
v0000020300b9e2f0_0 .net "clk", 0 0, v0000020300c13530_0;  alias, 1 drivers
v0000020300b9eb10 .array "ram", 0 15, 31 0;
v0000020300b9e6b0_0 .net "read_addr", 7 0, L_0000020300c11af0;  alias, 1 drivers
v0000020300b9e930_0 .net "read_data", 31 0, L_0000020300bb7af0;  alias, 1 drivers
v0000020300b9e430_0 .net "we", 0 0, L_0000020300c121d0;  alias, 1 drivers
v0000020300b9ebb0_0 .net "wr_addr", 7 0, L_0000020300c135d0;  alias, 1 drivers
v0000020300b9e070_0 .net "wr_data", 31 0, L_0000020300c13710;  alias, 1 drivers
E_0000020300b9d4c0 .event posedge, v0000020300b9e2f0_0;
L_0000020300c12630 .array/port v0000020300b9eb10, L_0000020300c11af0;
S_0000020300ba85a0 .scope module, "circ2" "ROM" 3 32, 5 1 0, S_0000020300bb3e40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "read_addr";
    .port_info 1 /OUTPUT 32 "read_data";
P_0000020300ba3040 .param/l "addr_width" 0 5 2, +C4<00000000000000000000000000001000>;
P_0000020300ba3078 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000100000>;
v0000020300b9e750_0 .var "data", 31 0;
v0000020300b9e250_0 .net "read_addr", 7 0, L_0000020300c11d70;  alias, 1 drivers
v0000020300b9e7f0_0 .net "read_data", 31 0, v0000020300b9e750_0;  alias, 1 drivers
E_0000020300b9cb00 .event anyedge, v0000020300b9e250_0;
    .scope S_0000020300ba8410;
T_0 ;
    %wait E_0000020300b9d4c0;
    %load/vec4 v0000020300b9e430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000020300b9e070_0;
    %ix/getv 4, v0000020300b9ebb0_0;
    %store/vec4a v0000020300b9eb10, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020300ba85a0;
T_1 ;
    %wait E_0000020300b9cb00;
    %load/vec4 v0000020300b9e250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020300b9e750_0, 0, 32;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020300b9e750_0, 0, 32;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000020300b9e750_0, 0, 32;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0000020300b9e750_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000020300b9e750_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v0000020300b9e750_0, 0, 32;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000020300b9e750_0, 0, 32;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020300bb3e40;
T_2 ;
    %wait E_0000020300b9d440;
    %load/vec4 v0000020300c126d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020300c12770_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020300c12310_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020300c119b0_0;
    %assign/vec4 v0000020300c12770_0, 0;
T_2.1 ;
    %load/vec4 v0000020300c12e50_0;
    %assign/vec4 v0000020300c12310_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020300bb3e40;
T_3 ;
    %wait E_0000020300b9d080;
    %load/vec4 v0000020300c12770_0;
    %store/vec4 v0000020300c119b0_0, 0, 2;
    %load/vec4 v0000020300c12310_0;
    %store/vec4 v0000020300c12e50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020300c12ef0_0, 0, 1;
    %load/vec4 v0000020300c12770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000020300c11ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020300c119b0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020300c12e50_0, 0, 8;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0000020300c12310_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v0000020300c12310_0;
    %addi 1, 0, 8;
    %store/vec4 v0000020300c12e50_0, 0, 8;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020300c119b0_0, 0, 2;
T_3.8 ;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020300c12ef0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020300bb3cb0;
T_4 ;
    %load/vec4 v0000020300c13530_0;
    %inv;
    %store/vec4 v0000020300c13530_0, 0, 1;
    %delay 10000, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020300bb3cb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020300c13530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020300c12590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020300c12130_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020300c12590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020300c12130_0, 0, 1;
    %delay 140000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000020300c12090_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000020300c12090_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000020300c12090_0, 0, 8;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000020300bb3cb0;
T_6 ;
    %vpi_call 2 43 "$monitor", "done_loading=%b\012ram_read_addr_after_load=%d\012 data_on_above_address=%d\012", v0000020300c12f90_0, v0000020300c12090_0, v0000020300c13210_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "rom_to_ram_tb.v";
    "ROM_TO_RAM_LOADER.v";
    "RAM.v";
    "ROM.v";
