{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 15 13:20:16 2016 " "Info: Processing started: Mon Aug 15 13:20:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DHT11 -c DHT11 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DHT11 -c DHT11" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dht11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11-A " "Info: Found design unit 1: DHT11-A" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Info: Found entity 1: DHT11" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DHT11 " "Info: Elaborating entity \"DHT11\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET DHT11.vhd(38) " "Warning (10492): VHDL Process Statement warning at DHT11.vhd(38): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CK1 DHT11.vhd(109) " "Warning (10492): VHDL Process Statement warning at DHT11.vhd(109): signal \"CK1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEGCHANG DHT11.vhd(119) " "Warning (10492): VHDL Process Statement warning at DHT11.vhd(119): signal \"SEGCHANG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEGOUT DHT11.vhd(35) " "Warning (10631): VHDL Process Statement warning at DHT11.vhd(35): inferring latch(es) for signal or variable \"SEGOUT\", which holds its previous value in one or more paths through the process" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 DHT11.vhd(9) " "Warning (10034): Output port \"LED2\" at DHT11.vhd(9) has no driver" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[0\] DHT11.vhd(35) " "Info (10041): Inferred latch for \"SEGOUT\[0\]\" at DHT11.vhd(35)" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[1\] DHT11.vhd(35) " "Info (10041): Inferred latch for \"SEGOUT\[1\]\" at DHT11.vhd(35)" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[2\] DHT11.vhd(35) " "Info (10041): Inferred latch for \"SEGOUT\[2\]\" at DHT11.vhd(35)" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[3\] DHT11.vhd(35) " "Info (10041): Inferred latch for \"SEGOUT\[3\]\" at DHT11.vhd(35)" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[4\] DHT11.vhd(35) " "Info (10041): Inferred latch for \"SEGOUT\[4\]\" at DHT11.vhd(35)" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[5\] DHT11.vhd(35) " "Info (10041): Inferred latch for \"SEGOUT\[5\]\" at DHT11.vhd(35)" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[6\] DHT11.vhd(35) " "Info (10041): Inferred latch for \"SEGOUT\[6\]\" at DHT11.vhd(35)" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[7\] DHT11.vhd(35) " "Info (10041): Inferred latch for \"SEGOUT\[7\]\" at DHT11.vhd(35)" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SEGOUT\[1\]\$latch " "Warning: Latch SEGOUT\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEGCHANG\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEGCHANG\[1\]" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 109 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SEGOUT\[2\]\$latch " "Warning: Latch SEGOUT\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEGCHANG\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEGCHANG\[1\]" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 109 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SEGOUT\[3\]\$latch " "Warning: Latch SEGOUT\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEGCHANG\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEGCHANG\[2\]" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 109 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SEGOUT\[4\]\$latch " "Warning: Latch SEGOUT\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEGCHANG\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEGCHANG\[1\]" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 109 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SEGOUT\[5\]\$latch " "Warning: Latch SEGOUT\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEGCHANG\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEGCHANG\[2\]" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 109 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SEGOUT\[6\]\$latch " "Warning: Latch SEGOUT\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEGCHANG\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEGCHANG\[2\]" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 109 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SEGOUT\[7\]\$latch " "Warning: Latch SEGOUT\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SEGCHANG\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SEGCHANG\[1\]" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 109 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED2\[0\] GND " "Warning (13410): Pin \"LED2\[0\]\" is stuck at GND" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2\[1\] GND " "Warning (13410): Pin \"LED2\[1\]\" is stuck at GND" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2\[2\] GND " "Warning (13410): Pin \"LED2\[2\]\" is stuck at GND" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2\[3\] GND " "Warning (13410): Pin \"LED2\[3\]\" is stuck at GND" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2\[4\] GND " "Warning (13410): Pin \"LED2\[4\]\" is stuck at GND" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2\[5\] GND " "Warning (13410): Pin \"LED2\[5\]\" is stuck at GND" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2\[6\] GND " "Warning (13410): Pin \"LED2\[6\]\" is stuck at GND" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED2\[7\] GND " "Warning (13410): Pin \"LED2\[7\]\" is stuck at GND" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGOUT\[0\] VCC " "Warning (13410): Pin \"SEGOUT\[0\]\" is stuck at VCC" {  } { { "DHT11.vhd" "" { Text "D:/105年選手日誌/技藝競賽第一題/DHT11 七段顯示/DHT11.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CLK\[15\] " "Info: Register \"CLK\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CLK\[16\] " "Info: Register \"CLK\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CLK\[17\] " "Info: Register \"CLK\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CLK\[18\] " "Info: Register \"CLK\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CLK\[19\] " "Info: Register \"CLK\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CLK\[20\] " "Info: Register \"CLK\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Info: Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Info: Implemented 229 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 15 13:20:17 2016 " "Info: Processing ended: Mon Aug 15 13:20:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
