{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "name": "BFAT_Litex_example.ipynb",
      "provenance": [],
      "toc_visible": true,
      "authorship_tag": "ABX9TyP0hb/GxH6t4m5sRuyaA1Gm",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/AEW2015/fpga-colab/blob/main/BFAT_Litex_example.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# BFAT Litex Example\n"
      ],
      "metadata": {
        "id": "w5S3p7maX-xX"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Install BFAT"
      ],
      "metadata": {
        "id": "zZEjpCyYYD20"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!git clone --recurse-submodules https://github.com/byuccl/bfat.git\n",
        "%cd bfat"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "yjVb8MTw1Ch4",
        "outputId": "176b0332-9093-4675-b534-3c84f2ec5552"
      },
      "execution_count": 1,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Cloning into 'bfat'...\n",
            "remote: Enumerating objects: 218, done.\u001b[K\n",
            "remote: Counting objects: 100% (218/218), done.\u001b[K\n",
            "remote: Compressing objects: 100% (135/135), done.\u001b[K\n",
            "remote: Total 218 (delta 116), reused 152 (delta 72), pack-reused 0\u001b[K\n",
            "Receiving objects: 100% (218/218), 314.99 KiB | 1.17 MiB/s, done.\n",
            "Resolving deltas: 100% (116/116), done.\n",
            "Submodule 'database/prjxray-db' (https://github.com/f4pga/prjxray-db.git) registered for path 'database/prjxray-db'\n",
            "Cloning into '/content/bfat/database/prjxray-db'...\n",
            "remote: Enumerating objects: 7622, done.        \n",
            "remote: Counting objects: 100% (675/675), done.        \n",
            "remote: Compressing objects: 100% (54/54), done.        \n",
            "remote: Total 7622 (delta 642), reused 621 (delta 621), pack-reused 6947        \n",
            "Receiving objects: 100% (7622/7622), 62.16 MiB | 16.46 MiB/s, done.\n",
            "Resolving deltas: 100% (6225/6225), done.\n",
            "Submodule path 'database/prjxray-db': checked out '0a0addedd73e7e4139d52a6d8db4258763e0f1f3'\n",
            "/content/bfat\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!apt install python3 python3-venv default-jdk"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "mdfr-pp22KEu",
        "outputId": "25112274-3e1a-4230-c483-2f87b951ab72"
      },
      "execution_count": 2,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Reading package lists... Done\n",
            "Building dependency tree       \n",
            "Reading state information... Done\n",
            "python3 is already the newest version (3.6.7-1~18.04).\n",
            "python3 set to manually installed.\n",
            "The following package was automatically installed and is no longer required:\n",
            "  libnvidia-common-460\n",
            "Use 'apt autoremove' to remove it.\n",
            "The following additional packages will be installed:\n",
            "  default-jdk-headless openjdk-11-jdk python-pip-whl python3.6-venv\n",
            "Suggested packages:\n",
            "  openjdk-11-demo openjdk-11-source visualvm\n",
            "The following NEW packages will be installed:\n",
            "  default-jdk default-jdk-headless openjdk-11-jdk python-pip-whl python3-venv\n",
            "  python3.6-venv\n",
            "0 upgraded, 6 newly installed, 0 to remove and 20 not upgraded.\n",
            "Need to get 3,224 kB of archives.\n",
            "After this operation, 3,534 kB of additional disk space will be used.\n",
            "Get:1 http://archive.ubuntu.com/ubuntu bionic-updates/main amd64 default-jdk-headless amd64 2:1.11-68ubuntu1~18.04.1 [1,132 B]\n",
            "Get:2 http://archive.ubuntu.com/ubuntu bionic-updates/main amd64 openjdk-11-jdk amd64 11.0.16+8-0ubuntu1~18.04 [1,562 kB]\n",
            "Get:3 http://archive.ubuntu.com/ubuntu bionic-updates/main amd64 default-jdk amd64 2:1.11-68ubuntu1~18.04.1 [1,092 B]\n",
            "Get:4 http://archive.ubuntu.com/ubuntu bionic-updates/universe amd64 python-pip-whl all 9.0.1-2.3~ubuntu1.18.04.5 [1,653 kB]\n",
            "Get:5 http://archive.ubuntu.com/ubuntu bionic-updates/universe amd64 python3.6-venv amd64 3.6.9-1~18.04ubuntu1.8 [6,180 B]\n",
            "Get:6 http://archive.ubuntu.com/ubuntu bionic-updates/universe amd64 python3-venv amd64 3.6.7-1~18.04 [1,208 B]\n",
            "Fetched 3,224 kB in 1s (3,441 kB/s)\n",
            "Selecting previously unselected package default-jdk-headless.\n",
            "(Reading database ... 155676 files and directories currently installed.)\n",
            "Preparing to unpack .../0-default-jdk-headless_2%3a1.11-68ubuntu1~18.04.1_amd64.deb ...\n",
            "Unpacking default-jdk-headless (2:1.11-68ubuntu1~18.04.1) ...\n",
            "Selecting previously unselected package openjdk-11-jdk:amd64.\n",
            "Preparing to unpack .../1-openjdk-11-jdk_11.0.16+8-0ubuntu1~18.04_amd64.deb ...\n",
            "Unpacking openjdk-11-jdk:amd64 (11.0.16+8-0ubuntu1~18.04) ...\n",
            "Selecting previously unselected package default-jdk.\n",
            "Preparing to unpack .../2-default-jdk_2%3a1.11-68ubuntu1~18.04.1_amd64.deb ...\n",
            "Unpacking default-jdk (2:1.11-68ubuntu1~18.04.1) ...\n",
            "Selecting previously unselected package python-pip-whl.\n",
            "Preparing to unpack .../3-python-pip-whl_9.0.1-2.3~ubuntu1.18.04.5_all.deb ...\n",
            "Unpacking python-pip-whl (9.0.1-2.3~ubuntu1.18.04.5) ...\n",
            "Selecting previously unselected package python3.6-venv.\n",
            "Preparing to unpack .../4-python3.6-venv_3.6.9-1~18.04ubuntu1.8_amd64.deb ...\n",
            "Unpacking python3.6-venv (3.6.9-1~18.04ubuntu1.8) ...\n",
            "Selecting previously unselected package python3-venv.\n",
            "Preparing to unpack .../5-python3-venv_3.6.7-1~18.04_amd64.deb ...\n",
            "Unpacking python3-venv (3.6.7-1~18.04) ...\n",
            "Setting up python-pip-whl (9.0.1-2.3~ubuntu1.18.04.5) ...\n",
            "Setting up python3.6-venv (3.6.9-1~18.04ubuntu1.8) ...\n",
            "Setting up openjdk-11-jdk:amd64 (11.0.16+8-0ubuntu1~18.04) ...\n",
            "update-alternatives: using /usr/lib/jvm/java-11-openjdk-amd64/bin/jconsole to provide /usr/bin/jconsole (jconsole) in auto mode\n",
            "Setting up default-jdk-headless (2:1.11-68ubuntu1~18.04.1) ...\n",
            "Setting up python3-venv (3.6.7-1~18.04) ...\n",
            "Setting up default-jdk (2:1.11-68ubuntu1~18.04.1) ...\n",
            "Processing triggers for man-db (2.8.3-2ubuntu0.1) ...\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "pip install -r requirements.txt"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Eg1BWlxi2OTR",
        "outputId": "bf97289f-a681-4895-c8e8-e21962d71f4f"
      },
      "execution_count": 3,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Looking in indexes: https://pypi.org/simple, https://us-python.pkg.dev/colab-wheels/public/simple/\n",
            "Collecting rapidwright==2022.1.1\n",
            "  Downloading rapidwright-2022.1.1-py3-none-any.whl (115 kB)\n",
            "\u001b[K     |████████████████████████████████| 115 kB 13.4 MB/s \n",
            "\u001b[?25hCollecting jpype1\n",
            "  Downloading JPype1-1.4.0-cp37-cp37m-manylinux_2_5_x86_64.manylinux1_x86_64.whl (453 kB)\n",
            "\u001b[K     |████████████████████████████████| 453 kB 59.8 MB/s \n",
            "\u001b[?25hRequirement already satisfied: typing-extensions in /usr/local/lib/python3.7/dist-packages (from jpype1->rapidwright==2022.1.1->-r requirements.txt (line 1)) (4.1.1)\n",
            "Installing collected packages: jpype1, rapidwright\n",
            "Successfully installed jpype1-1.4.0 rapidwright-2022.1.1\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "os.environ['RW_AUTO_GENERATE_READABLE_EDIF'] = \"0\""
      ],
      "metadata": {
        "id": "KhykBnFg2tbd"
      },
      "execution_count": 4,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Download Demo Files"
      ],
      "metadata": {
        "id": "kFJwjq7SYH6H"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!wget https://github.com/AEW2015/fpga-colab/releases/download/v0.0.2/Litex_BFAT_demo.tar.gz"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "aVWjtZFrFUy5",
        "outputId": "ca4999d4-9bac-4337-cdd7-36a0b1400f1a"
      },
      "execution_count": 5,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "--2022-08-23 19:54:02--  https://github.com/AEW2015/fpga-colab/releases/download/v0.0.2/Litex_BFAT_demo.tar.gz\n",
            "Resolving github.com (github.com)... 140.82.121.3\n",
            "Connecting to github.com (github.com)|140.82.121.3|:443... connected.\n",
            "HTTP request sent, awaiting response... 302 Found\n",
            "Location: https://objects.githubusercontent.com/github-production-release-asset-2e65be/526630172/888421f5-0186-4bb9-b886-dbac0718ec2d?X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=AKIAIWNJYAX4CSVEH53A%2F20220823%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Date=20220823T195403Z&X-Amz-Expires=300&X-Amz-Signature=6a9a54d69f7fce991b327b450abf3fd5f6f866a53a8c752376fd726eeb6e6062&X-Amz-SignedHeaders=host&actor_id=0&key_id=0&repo_id=526630172&response-content-disposition=attachment%3B%20filename%3DLitex_BFAT_demo.tar.gz&response-content-type=application%2Foctet-stream [following]\n",
            "--2022-08-23 19:54:03--  https://objects.githubusercontent.com/github-production-release-asset-2e65be/526630172/888421f5-0186-4bb9-b886-dbac0718ec2d?X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Credential=AKIAIWNJYAX4CSVEH53A%2F20220823%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Date=20220823T195403Z&X-Amz-Expires=300&X-Amz-Signature=6a9a54d69f7fce991b327b450abf3fd5f6f866a53a8c752376fd726eeb6e6062&X-Amz-SignedHeaders=host&actor_id=0&key_id=0&repo_id=526630172&response-content-disposition=attachment%3B%20filename%3DLitex_BFAT_demo.tar.gz&response-content-type=application%2Foctet-stream\n",
            "Resolving objects.githubusercontent.com (objects.githubusercontent.com)... 185.199.110.133, 185.199.108.133, 185.199.111.133, ...\n",
            "Connecting to objects.githubusercontent.com (objects.githubusercontent.com)|185.199.110.133|:443... connected.\n",
            "HTTP request sent, awaiting response... 200 OK\n",
            "Length: 24846672 (24M) [application/octet-stream]\n",
            "Saving to: ‘Litex_BFAT_demo.tar.gz’\n",
            "\n",
            "Litex_BFAT_demo.tar 100%[===================>]  23.70M  28.6MB/s    in 0.8s    \n",
            "\n",
            "2022-08-23 19:54:04 (28.6 MB/s) - ‘Litex_BFAT_demo.tar.gz’ saved [24846672/24846672]\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!tar -xzvf Litex_BFAT_demo.tar.gz"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "wm7kmwMDFfWh",
        "outputId": "c35fe830-c630-497b-fbcf-10ae7e5395ef"
      },
      "execution_count": 6,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Litex_BFAT_demo/\n",
            "Litex_BFAT_demo/nexys_video.dcp\n",
            "Litex_BFAT_demo/nexys_video.bit\n",
            "Litex_BFAT_demo/nexys_video.edf\n",
            "Litex_BFAT_demo/error_bits.json\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Run BFAT tool"
      ],
      "metadata": {
        "id": "qs8MclRkYMHu"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!python3 bfat.py Litex_BFAT_demo/nexys_video.bit Litex_BFAT_demo/nexys_video.dcp Litex_BFAT_demo/error_bits.json -rpd -d"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "l38-dS9kFmOh",
        "outputId": "09d1be4d-4d3a-40e3-afda-f0047fcc03e5"
      },
      "execution_count": 7,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Design Bits Read In:\t\t23.13 sec\n",
            "\n",
            "==============================================================================\n",
            "==                       Reading DCP: nexys_video.dcp                       ==\n",
            "==============================================================================\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/virtexu/xcvu440_db.dat\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/virtexu/xcvu440_db.dat.md5\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/virtexuplus/xcvu9p_db.dat\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/virtexuplus/xcvu9p_db.dat.md5\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/zynq/xc7z020_db.dat\n",
            "Unpacking /root/.local/share/RapidWright/data/devices/zynq/xc7z020_db.dat.md5\n",
            "Unpacking /root/.local/share/RapidWright/data/unisim_data.dat\n",
            "Unpacking /root/.local/share/RapidWright/data/partdump.csv\n",
            "Unpacking /root/.local/share/RapidWright/data/parts.db\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/helper_proc/clock_modeling_util.tcl\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/find_clock_route_template.tcl\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/README\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/dump_all_dsp_delay.tcl\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rwroute/find_clock_tree_template.tcl\n",
            "Unpacking /root/.local/share/RapidWright/tcl/rapidwright.tcl\n",
            "Unpacking /root/.local/share/RapidWright/images/addPblock.png\n",
            "Unpacking /root/.local/share/RapidWright/images/anchor.bmp\n",
            "Unpacking /root/.local/share/RapidWright/images/design.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editcopy.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editcut.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editpaste.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editredo.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editselectall.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editundo.png\n",
            "Unpacking /root/.local/share/RapidWright/images/editunselectall.png\n",
            "Unpacking /root/.local/share/RapidWright/images/exportpdf.png\n",
            "Unpacking /root/.local/share/RapidWright/images/filenew.png\n",
            "Unpacking /root/.local/share/RapidWright/images/fileopen.png\n",
            "Unpacking /root/.local/share/RapidWright/images/fileprint.png\n",
            "Unpacking /root/.local/share/RapidWright/images/filesave.png\n",
            "Unpacking /root/.local/share/RapidWright/images/filesaveas.png\n",
            "Unpacking /root/.local/share/RapidWright/images/instance.png\n",
            "Unpacking /root/.local/share/RapidWright/images/module.png\n",
            "Unpacking /root/.local/share/RapidWright/images/moduleInstance.png\n",
            "Unpacking /root/.local/share/RapidWright/images/net.png\n",
            "Unpacking /root/.local/share/RapidWright/images/open.png\n",
            "Unpacking /root/.local/share/RapidWright/images/openTimingReport.png\n",
            "Unpacking /root/.local/share/RapidWright/images/opendebug.png\n",
            "Unpacking /root/.local/share/RapidWright/images/pblock.png\n",
            "Unpacking /root/.local/share/RapidWright/images/pin.png\n",
            "Unpacking /root/.local/share/RapidWright/images/pip.png\n",
            "Unpacking /root/.local/share/RapidWright/images/port.png\n",
            "Unpacking /root/.local/share/RapidWright/images/runhmflow.png\n",
            "Unpacking /root/.local/share/RapidWright/images/savencd.png\n",
            "Unpacking /root/.local/share/RapidWright/images/savepdf.png\n",
            "Unpacking /root/.local/share/RapidWright/images/zoomCursor.png\n",
            "Unpacking /root/.local/share/RapidWright/images/zoomin.png\n",
            "Unpacking /root/.local/share/RapidWright/images/zoomout.png\n",
            "Unpacking /root/.local/share/RapidWright/images/zoomselection.png\n",
            "Unpacking /root/.local/share/RapidWright/timing/ultrascaleplus/intersite_delay_terms.txt\n",
            "Unpacking /root/.local/share/RapidWright/timing/ultrascaleplus/intrasite_delay_terms.txt\n",
            " XML Parse & Device Load:    13.621s\n",
            "              EDIF Parse:     5.629s\n",
            "        Read XDEF Header:     0.336s\n",
            "     Read XDEF Placement:     5.027s\n",
            "INFO: Building uncommon Wire->Node cache...\n",
            "      This might take a few seconds for large devices on the first call.  \n",
            "      It is generally triggered when getting the Node from an uncommon Wire object.  \n",
            "      To avoid printing this message, set Device.QUIET_MESSAGE=true or set the ENVIRONMENT variable RW_QUIET_MESSAGE=1.\n",
            "INFO: Finished building uncommon Wire->Node cache\n",
            "       Read XDEF Routing:     8.378s\n",
            "        Read XDEF Caches:     0.000s\n",
            "     Read XDEF Placement:     0.000s\n",
            "       Read XDEF Routing:     0.000s\n",
            "------------------------------------------------------------------------------\n",
            "         [No GC] *Total*:    32.990s\n",
            "\n",
            "Design Query Created:\t\t63.25 sec\n",
            "Input Files Parsed:\t\t65.59 sec\n",
            "Tile Images Generated:\t\t65.83 sec\n",
            "Fault Bits Analyzed:\t\t1477.53 sec\n",
            "Fault Report Printed:\t\t1477.53 sec\n",
            "Statistical Footer Printed:\t1477.53 sec\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Print Results\n"
      ],
      "metadata": {
        "id": "tnudUPYcYPBf"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!cat error_bits_fault_report.txt"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "SmbSf3kSFtcf",
        "outputId": "51a7a293-c792-41f2-adcf-69f143da08eb"
      },
      "execution_count": 8,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "======================================================================\n",
            "                             Bit Group 1\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_0040241c_31_8 (0->1)\n",
            "\tCLBLM_L_X72Y115 - SLICEL_X1.CLUT - INIT[31]\n",
            "\tResource Design Name: OSERDESE2_20_i_9_TMR_0\n",
            "\tINIT[31] bit altered for OSERDESE2_20_i_9_TMR_0\n",
            "\tAffected Resources:\n",
            "\t\tOSERDESE2_20_i_9_TMR_0\n",
            "\n",
            "\tselect_objects [get_cells {OSERDESE2_20_i_9_TMR_0}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 2\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00402921_79_17 (0->1)\n",
            "\tCLBLM_L_X82Y139 - SLICEM_X0.BLUT - INIT[61]\n",
            "\tResource Design Name: builder_csr_bankarray_interface8_bank_bus_dat_r[13]_i_2_TMR_1\n",
            "\tINIT[61] bit altered for builder_csr_bankarray_interface8_bank_bus_dat_r[13]_i_2_TMR_1\n",
            "\tAffected Resources:\n",
            "\t\tbuilder_csr_bankarray_interface8_bank_bus_dat_r[13]_i_2_TMR_1\n",
            "\n",
            "\tselect_objects [get_cells {builder_csr_bankarray_interface8_bank_bus_dat_r[13]_i_2_TMR_1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 3\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00002093_7_1 (0->1)\n",
            "\tINT_R_X65Y153 - FAN_ALT7 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X65Y153/FAN_ALT7\n",
            "\tShorts formed between net(s): Unconnected Wire(SE2END2), VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer_io_output_unburstify/logic_pushing_TMR_2\n",
            "\tAffected PIPs:\n",
            "\t\tSE2END2->>FAN_ALT7 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[0]\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[1]\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[2]\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[3]\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[4]\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[5]\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMA\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMA_D1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMB\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMB_D1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMC\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMC_D1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMD\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMD_D1\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X65Y153/INT_R.SE2END2->>FAN_ALT7}]\n",
            "\tselect_objects [get_nets {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_input_upSizer_io_output_unburstify/logic_pushing_TMR_2}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[0] VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[1] VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[2] VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[3] VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[4] VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/_zz_4_reg_TMR_2[5] VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMA VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMA_D1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMB VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMB_D1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMC VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMC_D1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMD VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/cmdContext_fifo/logic_ram_reg_0_31_0_5_TMR_2/RAMD_D1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 4\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00001c0c_87_20 (0->1)\n",
            "\tINT_L_X56Y193 - NE2BEG1 2-20 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X56Y193/NE2BEG1\n",
            "\tShorts formed between net(s): Unconnected Wire(ER1END1), VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/clint_logic/logic_time_reg[63]_0_TMR_2[17]\n",
            "\tAffected PIPs:\n",
            "\t\tER1END1->>NE2BEG1 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mtvec_base[28]_i_4_TMR_2\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X56Y193/INT_L.ER1END1->>NE2BEG1}]\n",
            "\tselect_objects [get_nets {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/clint_logic/logic_time_reg[63]_0_TMR_2[17]}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mtvec_base[28]_i_4_TMR_2}]\n",
            "\n",
            "bit_00001a22_73_0 (0->1)\n",
            "\tCLBLL_L_X52Y186 - SLICEL_X0.ALUT - INIT[63]\n",
            "\tResource Design Name: VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/HazardSimplePlugin_writeBackBuffer_payload_data[30]_i_1_TMR_2\n",
            "\tINIT[63] bit altered for VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/HazardSimplePlugin_writeBackBuffer_payload_data[30]_i_1_TMR_2\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/HazardSimplePlugin_writeBackBuffer_payload_data[30]_i_1_TMR_2\n",
            "\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_1/ways_0_data/HazardSimplePlugin_writeBackBuffer_payload_data[30]_i_1_TMR_2}]\n",
            "\n",
            "Bits: 2\n",
            "Errors Found: 2 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 5\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00002500_0_29 (0->1)\n",
            "\tINT_L_X74Y150 - CLK_L1 5-16 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X74Y150/CLK_L1\n",
            "\tOpens created for net(s): sys_clk_TMR_0\n",
            "\tAffected PIPs:\n",
            "\t\tGCLK_L_B11_WEST->>CLK_L1 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_416_reg[22]_srl2_TMR_0\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_416_reg[22]_srl2_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_416_reg[22]_srl2_TMR_2\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dBus_rsp_regNext_payload_data_reg[22]__0_TMR_0\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dBus_rsp_regNext_payload_data_reg[22]__0_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dBus_rsp_regNext_payload_data_reg[22]__0_TMR_2\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X74Y150/INT_L.GCLK_L_B11_WEST->>CLK_L1}]\n",
            "\tselect_objects [get_nets {sys_clk_TMR_0}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_416_reg[22]_srl2_TMR_0 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_416_reg[22]_srl2_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/_zz_416_reg[22]_srl2_TMR_2 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dBus_rsp_regNext_payload_data_reg[22]__0_TMR_0 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dBus_rsp_regNext_payload_data_reg[22]__0_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dBus_rsp_regNext_payload_data_reg[22]__0_TMR_2}]\n",
            "\n",
            "bit_00002501_0_28 (0->1)\n",
            "\tINT_L_X74Y150 - CLK_L0 5-16 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X74Y150/CLK_L0\n",
            "\tShorts formed between net(s): Unconnected Wire(GCLK_L_B3), sys_clk_TMR_0\n",
            "\tAffected PIPs:\n",
            "\t\tGCLK_L_B3->>CLK_L0 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_halfPipe_regs_payload_fragment_address_reg_TMR_0[29]\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_halfPipe_regs_payload_fragment_data_reg_TMR_0[0]\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X74Y150/INT_L.GCLK_L_B3->>CLK_L0}]\n",
            "\tselect_objects [get_nets {sys_clk_TMR_0}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_halfPipe_regs_payload_fragment_address_reg_TMR_0[29] VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_halfPipe_regs_payload_fragment_data_reg_TMR_0[0]}]\n",
            "\n",
            "Bits: 2\n",
            "Errors Found: 2 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 6\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_0040258f_60_14 (0->1)\n",
            "\tINT_R_X75Y129 - WW2BEG2 2-20 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X75Y129/WW2BEG2\n",
            "\tShorts formed between net(s): ISERDESE2_5_n_7, Unconnected Wire(LOGIC_OUTS10)\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS10->>WW2BEG2 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_0_i_16_TMR_2\n",
            "\t\tmain_a7ddrphy_bitslip5_r1_reg_TMR_1[9]\n",
            "\t\tmain_a7ddrphy_bitslip5_r1_reg_TMR_2[1]\n",
            "\t\tmain_a7ddrphy_bitslip5_r1_reg_TMR_2[9]\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X75Y129/INT_R.LOGIC_OUTS10->>WW2BEG2}]\n",
            "\tselect_objects [get_nets {ISERDESE2_5_n_7}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_0_i_16_TMR_2 main_a7ddrphy_bitslip5_r1_reg_TMR_1[9] main_a7ddrphy_bitslip5_r1_reg_TMR_2[1] main_a7ddrphy_bitslip5_r1_reg_TMR_2[9]}]\n",
            "\n",
            "bit_000024a0_43_26 (0->1)\n",
            "\tCLBLL_R_X73Y171 - SLICEL_X0.DLUT - INIT[18]\n",
            "\tResource Design Name: VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_3_TMR_2\n",
            "\tINIT[18] bit altered for VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_3_TMR_2\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_3_TMR_2\n",
            "\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]_i_3_TMR_2}]\n",
            "\n",
            "Bits: 2\n",
            "Errors Found: 2 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 7\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_0040340c_82_20 (0->1)\n",
            "\tINT_L_X104Y140 - NE2BEG3 2-20 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X104Y140/NE2BEG3\n",
            "\tShorts formed between net(s): Unconnected Wire(LOGIC_OUTS_L11), main_a7ddrphy_dfi_p1_ras_n\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS_L11->>NE2BEG3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tOSERDESE2_20\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X104Y140/INT_L.LOGIC_OUTS_L11->>NE2BEG3}]\n",
            "\tselect_objects [get_nets {main_a7ddrphy_dfi_p1_ras_n}]\n",
            "\tselect_objects [get_cells {OSERDESE2_20}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 8\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00403093_30_27 (0->1)\n",
            "\tINT_R_X97Y115 - IMUX11 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X97Y115/IMUX11\n",
            "\tShorts formed between net(s): builder_bankmachine4_state_TMR_2[0], p_0_in4_in_TMR_2[5]\n",
            "\tAffected PIPs:\n",
            "\t\tNR1END1->>IMUX11 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tmain_sdram_bankmachine4_row[14]_i_1_TMR_2\n",
            "\t\tmain_sdram_bankmachine4_row_reg_TMR_2[0]\n",
            "\t\tmain_sdram_bankmachine4_row_reg_TMR_2[10]\n",
            "\t\tmain_sdram_bankmachine4_row_reg_TMR_2[2]\n",
            "\t\tmain_sdram_bankmachine4_row_reg_TMR_2[3]\n",
            "\t\tmain_sdram_bankmachine4_row_reg_TMR_2[4]\n",
            "\t\tmain_sdram_bankmachine4_row_reg_TMR_2[5]\n",
            "\t\tmain_sdram_bankmachine4_row_reg_TMR_2[8]\n",
            "\t\tmain_sdram_bankmachine4_row_reg_TMR_2[9]\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X97Y115/INT_R.NR1END1->>IMUX11}]\n",
            "\tselect_objects [get_nets {builder_bankmachine4_state_TMR_2[0] p_0_in4_in_TMR_2[5]}]\n",
            "\tselect_objects [get_cells {main_sdram_bankmachine4_row[14]_i_1_TMR_2 main_sdram_bankmachine4_row_reg_TMR_2[0] main_sdram_bankmachine4_row_reg_TMR_2[10] main_sdram_bankmachine4_row_reg_TMR_2[2] main_sdram_bankmachine4_row_reg_TMR_2[3] main_sdram_bankmachine4_row_reg_TMR_2[4] main_sdram_bankmachine4_row_reg_TMR_2[5] main_sdram_bankmachine4_row_reg_TMR_2[8] main_sdram_bankmachine4_row_reg_TMR_2[9]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 9\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_004024a0_14_29 (0->1)\n",
            "\tCLBLL_R_X73Y107 - SLICEL_X0.BLUT - INIT[04]\n",
            "\tResource Design Name: main_vfb_base_storage_reg_TMR_2[19], main_vfb_offset_reg_TMR_2[2]_Q_VOTER\n",
            "\tINIT[04] bit altered for main_vfb_base_storage_reg_TMR_2[19], main_vfb_offset_reg_TMR_2[2]_Q_VOTER\n",
            "\tAffected Resources:\n",
            "\t\tmain_vfb_base_storage_reg_TMR_2[19], main_vfb_offset_reg_TMR_2[2]_Q_VOTER\n",
            "\n",
            "\tselect_objects [get_cells {main_vfb_base_storage_reg_TMR_2[19], main_vfb_offset_reg_TMR_2[2]_Q_VOTER}]\n",
            "\n",
            "bit_004024a1_14_30 (0->1)\n",
            "\tCLBLL_R_X73Y107 - SLICEL_X0.BLUT - INIT[03]\n",
            "\tResource Design Name: main_vfb_base_storage_reg_TMR_2[19], main_vfb_offset_reg_TMR_2[2]_Q_VOTER\n",
            "\tINIT[03] bit altered for main_vfb_base_storage_reg_TMR_2[19], main_vfb_offset_reg_TMR_2[2]_Q_VOTER\n",
            "\tAffected Resources:\n",
            "\t\tmain_vfb_base_storage_reg_TMR_2[19], main_vfb_offset_reg_TMR_2[2]_Q_VOTER\n",
            "\n",
            "\tselect_objects [get_cells {main_vfb_base_storage_reg_TMR_2[19], main_vfb_offset_reg_TMR_2[2]_Q_VOTER}]\n",
            "\n",
            "Bits: 2\n",
            "Errors Found: 2 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 10\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00401723_93_10 (0->1)\n",
            "\tCLBLM_L_X46Y146 - SLICEM_X0.ALUT - INIT[19]\n",
            "\tResource Design Name: VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/_zz_321[1]_i_1_TMR_2\n",
            "\tINIT[19] bit altered for VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/_zz_321[1]_i_1_TMR_2\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/_zz_321[1]_i_1_TMR_2\n",
            "\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/peripheralBridge_logic/_zz_321[1]_i_1_TMR_2}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 11\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00002017_24_7 (0->1)\n",
            "\tINT_L_X64Y162 - BYP_ALT0 5-24 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X64Y162/BYP_ALT0\n",
            "\tOpens created for net(s): VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mtvec_base[9]_i_1_n_0_TMR_0\n",
            "\tAffected PIPs:\n",
            "\t\tWL1END0->>BYP_ALT0 (deactivated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_stvec_base_reg_TMR_0[9]\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X64Y162/INT_L.WL1END0->>BYP_ALT0}]\n",
            "\tselect_objects [get_nets {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mtvec_base[9]_i_1_n_0_TMR_0}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_stvec_base_reg_TMR_0[9]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 12\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_0000348e_19_2 (0->1)\n",
            "\tINT_R_X105Y159 - NN2BEG2 2-20 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X105Y159/NN2BEG2\n",
            "\tShorts formed between net(s): main_sdram_master_p1_address[5], main_sdram_master_p1_address[6]\n",
            "\tAffected PIPs:\n",
            "\t\tNE2END2->>NN2BEG2 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tOSERDESE2_8\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X105Y159/INT_R.NE2END2->>NN2BEG2}]\n",
            "\tselect_objects [get_nets {main_sdram_master_p1_address[5] main_sdram_master_p1_address[6]}]\n",
            "\tselect_objects [get_cells {OSERDESE2_8}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 13\n",
            "======================================================================\n",
            "\n",
            "Errorless Bits:\n",
            "------------------------------\n",
            "bit_00002380_55_25: INT_R_X71Y177 - CLK0 5-16 Routing Mux - Column Bit - INT_R_X71Y177/CLK0\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 14\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00002d84_29_18 (0->1)\n",
            "\tINT_R_X91Y164 - WW4BEG3 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X91Y164/WW4BEG3\n",
            "\tShorts formed between net(s): ISERDESE2_15_n_5, Unconnected Wire(LOGIC_OUTS17)\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS17->>WW4BEG3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_10_i_12_TMR_0\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_10_i_12_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_1_i_13_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_8_i_10_TMR_0\n",
            "\t\tmain_a7ddrphy_bitslip15_r1_reg_TMR_0[11]\n",
            "\t\tmain_a7ddrphy_bitslip15_r1_reg_TMR_1[11]\n",
            "\t\tmain_a7ddrphy_bitslip15_r1_reg_TMR_1[3]\n",
            "\t\tmain_a7ddrphy_bitslip15_r1_reg_TMR_2[11]\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X91Y164/INT_R.LOGIC_OUTS17->>WW4BEG3}]\n",
            "\tselect_objects [get_nets {ISERDESE2_15_n_5}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_10_i_12_TMR_0 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_10_i_12_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_1_i_13_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_8_i_10_TMR_0 main_a7ddrphy_bitslip15_r1_reg_TMR_0[11] main_a7ddrphy_bitslip15_r1_reg_TMR_1[11] main_a7ddrphy_bitslip15_r1_reg_TMR_1[3] main_a7ddrphy_bitslip15_r1_reg_TMR_2[11]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 15\n",
            "======================================================================\n",
            "\n",
            "Errorless Bits:\n",
            "------------------------------\n",
            "bit_00002f85_53_28: INT_R_X95Y176 - SW6BEG1 2-20 Routing Mux - Row Bit - INT_R_X95Y176/SW6BEG1\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 16\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00002701_67_16 (0->1)\n",
            "\tINT_L_X78Y183 - GFAN0 5-16 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X78Y183/GFAN0\n",
            "\tShorts formed between net(s): Unconnected Wire(GCLK_L_B10_WEST), VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/_zz_78_TMR_0[12]\n",
            "\tAffected PIPs:\n",
            "\t\tGCLK_L_B10_WEST->>GFAN0 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/decode_to_execute_PC_reg_TMR_0[12]\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/decode_to_execute_PC_reg_TMR_0[12]_Q_VOTER\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/decode_to_execute_PC_reg_TMR_1[12]_Q_VOTER\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/decode_to_execute_PC_reg_TMR_2[12]_Q_VOTER\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X78Y183/INT_L.GCLK_L_B10_WEST->>GFAN0}]\n",
            "\tselect_objects [get_nets {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/_zz_78_TMR_0[12]}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/decode_to_execute_PC_reg_TMR_0[12] VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/decode_to_execute_PC_reg_TMR_0[12]_Q_VOTER VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/decode_to_execute_PC_reg_TMR_1[12]_Q_VOTER VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/decode_to_execute_PC_reg_TMR_2[12]_Q_VOTER}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 17\n",
            "======================================================================\n",
            "\n",
            "Errorless Bits:\n",
            "------------------------------\n",
            "bit_00003287_41_7: INT_R_X101Y170 - NN6BEG2 2-20 Routing Mux - Row Bit - INT_R_X101Y170/NN6BEG2\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 18\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00003484_59_18 (0->1)\n",
            "\tINT_R_X105Y179 - WW4BEG1 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X105Y179/WW4BEG1\n",
            "\tShorts formed between net(s): ISERDESE2_13_n_8, Unconnected Wire(LOGIC_OUTS19)\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS19->>WW4BEG1 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_6_i_10_TMR_2\n",
            "\t\tmain_a7ddrphy_bitslip13_r1_reg_TMR_0[8]\n",
            "\t\tmain_a7ddrphy_bitslip13_r1_reg_TMR_1[8]\n",
            "\t\tmain_a7ddrphy_bitslip13_r1_reg_TMR_2[8]\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X105Y179/INT_R.LOGIC_OUTS19->>WW4BEG1}]\n",
            "\tselect_objects [get_nets {ISERDESE2_13_n_8}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_6_i_10_TMR_2 main_a7ddrphy_bitslip13_r1_reg_TMR_0[8] main_a7ddrphy_bitslip13_r1_reg_TMR_1[8] main_a7ddrphy_bitslip13_r1_reg_TMR_2[8]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 19\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00402580_61_30 (0->1)\n",
            "\tINT_R_X75Y130 - CLK1 5-16 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X75Y130/CLK1\n",
            "\tShorts formed between net(s): Unconnected Wire(FAN_BOUNCE5), sys_clk_TMR_0\n",
            "\tAffected PIPs:\n",
            "\t\tFAN_BOUNCE5->>CLK1 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_10_i_18_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_12_i_11_TMR_1\n",
            "\t\tmain_a7ddrphy_bitslip2_r1_reg_TMR_1[14]\n",
            "\t\tmain_a7ddrphy_bitslip2_r1_reg_TMR_1[15]\n",
            "\t\tmain_a7ddrphy_bitslip2_r1_reg_TMR_1[6]\n",
            "\t\tmain_a7ddrphy_bitslip2_r1_reg_TMR_2[14]\n",
            "\t\tmain_a7ddrphy_bitslip2_r1_reg_TMR_2[8]\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X75Y130/INT_R.FAN_BOUNCE5->>CLK1}]\n",
            "\tselect_objects [get_nets {sys_clk_TMR_0}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_10_i_18_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_12_i_11_TMR_1 main_a7ddrphy_bitslip2_r1_reg_TMR_1[14] main_a7ddrphy_bitslip2_r1_reg_TMR_1[15] main_a7ddrphy_bitslip2_r1_reg_TMR_1[6] main_a7ddrphy_bitslip2_r1_reg_TMR_2[14] main_a7ddrphy_bitslip2_r1_reg_TMR_2[8]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 20\n",
            "======================================================================\n",
            "\n",
            "Errorless Bits:\n",
            "------------------------------\n",
            "bit_00003287_2_23: INT_R_X101Y151 - NN6BEG1 2-20 Routing Mux - Row Bit - INT_R_X101Y151/NN6BEG1\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 21\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00402c94_8_21 (0->1)\n",
            "\tINT_R_X89Y104 - IMUX34 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X89Y104/IMUX34\n",
            "\tShorts formed between net(s): main_sdram_bankmachine2_row_hit_TMR_2, main_sdram_tccdcon_ready_i_7_n_0_TMR_1\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS9->>IMUX34 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tmain_sdram_bankmachine2_twtpcon_count[2]_i_8_TMR_2\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X89Y104/INT_R.LOGIC_OUTS9->>IMUX34}]\n",
            "\tselect_objects [get_nets {main_sdram_bankmachine2_row_hit_TMR_2 main_sdram_tccdcon_ready_i_7_n_0_TMR_1}]\n",
            "\tselect_objects [get_cells {main_sdram_bankmachine2_twtpcon_count[2]_i_8_TMR_2}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 22\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_0000270e_57_19 (0->1)\n",
            "\tINT_L_X78Y178 - WR1BEG2 2-20 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X78Y178/WR1BEG2\n",
            "\tShorts formed between net(s): VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mtvec_base[10]_i_4_n_0_TMR_0, VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_decode_data_TMR_2[21]\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS_L13->>WR1BEG2 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/decode_to_execute_RS2[7]_i_4_TMR_2\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/decode_to_execute_RS2[7]_i_5_TMR_2\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X78Y178/INT_L.LOGIC_OUTS_L13->>WR1BEG2}]\n",
            "\tselect_objects [get_nets {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mtvec_base[10]_i_4_n_0_TMR_0 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_decode_data_TMR_2[21]}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/decode_to_execute_RS2[7]_i_4_TMR_2 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/decode_to_execute_RS2[7]_i_5_TMR_2}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 23\n",
            "======================================================================\n",
            "\n",
            "Errorless Bits:\n",
            "------------------------------\n",
            "bit_00002f85_3_8: INT_R_X95Y151 - EE4BEG2 2-20 Routing Mux - Row Bit - INT_R_X95Y151/EE4BEG2\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 24\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00402b82_86_29 (0->1)\n",
            "\tINT_R_X87Y142 - SW6BEG3 2-20 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X87Y142/SW6BEG3\n",
            "\tShorts formed between net(s): ISERDESE2_6_n_7, VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/streamFifoLowLatency_3/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_data_TMR_0[14]\n",
            "\tAffected PIPs:\n",
            "\t\tSW2END3->>SW6BEG3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tmain_a7ddrphy_bitslip6_r1_reg_TMR_0[9]\n",
            "\t\tmain_a7ddrphy_bitslip6_r1_reg_TMR_1[9]\n",
            "\t\tmain_a7ddrphy_bitslip6_r1_reg_TMR_2[1]\n",
            "\t\tmain_a7ddrphy_bitslip6_r1_reg_TMR_2[9]\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X87Y142/INT_R.SW2END3->>SW6BEG3}]\n",
            "\tselect_objects [get_nets {ISERDESE2_6_n_7 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/streamFifoLowLatency_3/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_data_TMR_0[14]}]\n",
            "\tselect_objects [get_cells {main_a7ddrphy_bitslip6_r1_reg_TMR_0[9] main_a7ddrphy_bitslip6_r1_reg_TMR_1[9] main_a7ddrphy_bitslip6_r1_reg_TMR_2[1] main_a7ddrphy_bitslip6_r1_reg_TMR_2[9]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 25\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00402504_85_18 (0->1)\n",
            "\tINT_L_X74Y142 - WW4BEG1 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X74Y142/WW4BEG1\n",
            "\tShorts formed between net(s): ISERDESE2_15_n_7, VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dBus_rsp_regNext_payload_data_TMR_1[4]\n",
            "\tAffected PIPs:\n",
            "\t\tLOGIC_OUTS_L5->>WW4BEG1 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_5_i_20_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_7_i_17_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_8_i_10_TMR_1\n",
            "\t\tmain_a7ddrphy_bitslip15_r1_reg_TMR_1[9]\n",
            "\t\tmain_a7ddrphy_bitslip15_r1_reg_TMR_2[9]\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X74Y142/INT_L.LOGIC_OUTS_L5->>WW4BEG1}]\n",
            "\tselect_objects [get_nets {ISERDESE2_15_n_7 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dBus_rsp_regNext_payload_data_TMR_1[4]}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_5_i_20_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_7_i_17_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_8_i_10_TMR_1 main_a7ddrphy_bitslip15_r1_reg_TMR_1[9] main_a7ddrphy_bitslip15_r1_reg_TMR_2[9]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 26\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00402406_74_31 (0->1)\n",
            "\tINT_L_X72Y136 - WW2BEG3 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_L_X72Y136/WW2BEG3\n",
            "\tShorts formed between net(s): ISERDESE2_9_n_7, VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/io_output_rdata_payload_data_TMR_0[24]\n",
            "\tAffected PIPs:\n",
            "\t\tSW2END3->>WW2BEG3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_2_i_10_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_4_i_14_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_6_i_18_TMR_1\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_8_i_16_TMR_2\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_8_i_7_TMR_2\n",
            "\t\tmain_a7ddrphy_bitslip9_r1_reg_TMR_1[9]\n",
            "\t\tmain_a7ddrphy_bitslip9_r1_reg_TMR_2[1]\n",
            "\t\tmain_a7ddrphy_bitslip9_r1_reg_TMR_2[9]\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X72Y136/INT_L.SW2END3->>WW2BEG3}]\n",
            "\tselect_objects [get_nets {ISERDESE2_9_n_7 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/io_output_rdata_payload_data_TMR_0[24]}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_2_i_10_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_4_i_14_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_6_i_18_TMR_1 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_8_i_16_TMR_2 VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_8_i_7_TMR_2 main_a7ddrphy_bitslip9_r1_reg_TMR_1[9] main_a7ddrphy_bitslip9_r1_reg_TMR_2[1] main_a7ddrphy_bitslip9_r1_reg_TMR_2[9]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 27\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00002f90_98_24 (0->1)\n",
            "\tINT_R_X95Y198 - FAN_ALT3 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X95Y198/FAN_ALT3\n",
            "\tShorts formed between net(s): Unconnected Wire(WR1END3), VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DBusCachedPlugin_mmuBus_rsp_ways_1_sel_TMR_1\n",
            "\tAffected PIPs:\n",
            "\t\tWR1END3->>FAN_ALT3 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_exception_i_3_TMR_1\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X95Y198/INT_R.WR1END3->>FAN_ALT3}]\n",
            "\tselect_objects [get_nets {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/DBusCachedPlugin_mmuBus_rsp_ways_1_sel_TMR_1}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/cores_0_cpu_logic_cpu/dataCache_1/stageB_mmuRsp_exception_i_3_TMR_1}]\n",
            "\n",
            "bit_0000348a_76_1 (0->1)\n",
            "\tINT_R_X105Y187 - NL1BEG1 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X105Y187/NL1BEG1\n",
            "\tShorts formed between net(s): main_a7ddrphy_bitslip100[0], main_a7ddrphy_bitslip10[3]\n",
            "\tAffected PIPs:\n",
            "\t\tNW6END2->>NL1BEG1 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tOSERDESE2_39\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X105Y187/INT_R.NW6END2->>NL1BEG1}]\n",
            "\tselect_objects [get_nets {main_a7ddrphy_bitslip100[0] main_a7ddrphy_bitslip10[3]}]\n",
            "\tselect_objects [get_cells {OSERDESE2_39}]\n",
            "\n",
            "Bits: 2\n",
            "Errors Found: 2 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 28\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00402b84_87_1 (0->1)\n",
            "\tINT_R_X87Y143 - WW4BEG0 2-20 Routing Mux - Column Bit\n",
            "\tResource Design Name: INT_R_X87Y143/WW4BEG0\n",
            "\tShorts formed between net(s): ISERDESE2_13_n_8, Unconnected Wire(SW6END_N0_3)\n",
            "\tAffected PIPs:\n",
            "\t\tSW6END_N0_3->>WW4BEG0 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tVexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_6_i_10_TMR_2\n",
            "\t\tmain_a7ddrphy_bitslip13_r1_reg_TMR_0[8]\n",
            "\t\tmain_a7ddrphy_bitslip13_r1_reg_TMR_1[8]\n",
            "\t\tmain_a7ddrphy_bitslip13_r1_reg_TMR_2[8]\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X87Y143/INT_R.SW6END_N0_3->>WW4BEG0}]\n",
            "\tselect_objects [get_nets {ISERDESE2_13_n_8}]\n",
            "\tselect_objects [get_cells {VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood/dBridge_logic/io_output_rdata_fifo/storage_12_reg_6_i_10_TMR_2 main_a7ddrphy_bitslip13_r1_reg_TMR_0[8] main_a7ddrphy_bitslip13_r1_reg_TMR_1[8] main_a7ddrphy_bitslip13_r1_reg_TMR_2[8]}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 29\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00003223_7_17 (0->1)\n",
            "\tCLBLL_L_X100Y153 - SLICEL_X0.DLUT - INIT[60]\n",
            "\tResource Design Name: OSERDESE2_29_i_19_TMR_0\n",
            "\tINIT[60] bit altered for OSERDESE2_29_i_19_TMR_0\n",
            "\tAffected Resources:\n",
            "\t\tOSERDESE2_29_i_19_TMR_0\n",
            "\n",
            "\tselect_objects [get_cells {OSERDESE2_29_i_19_TMR_0}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 30\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00402713_22_5 (0->1)\n",
            "\tINT_L_X78Y111 - IMUX_L24 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_L_X78Y111/IMUX_L24\n",
            "\tShorts formed between net(s): GLOBAL_LOGIC0, builder_roundrobin7_grant_reg_n_0__TMR_2[1]\n",
            "\tAffected PIPs:\n",
            "\t\tSS2END0->>IMUX_L24 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tmain_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg_TMR_2[1]\n",
            "\t\tmain_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg_TMR_2[2]\n",
            "\t\tstorage_7_reg_0_7_0_5_TMR_2/RAMB\n",
            "\t\tstorage_7_reg_0_7_0_5_TMR_2/RAMB_D1\n",
            "\n",
            "\tselect_objects [get_pips {INT_L_X78Y111/INT_L.SS2END0->>IMUX_L24}]\n",
            "\tselect_objects [get_nets {GND_2 builder_roundrobin7_grant_reg_n_0__TMR_2[1]}]\n",
            "\tselect_objects [get_cells {main_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg_TMR_2[1] main_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg_TMR_2[2] storage_7_reg_0_7_0_5_TMR_2/RAMB storage_7_reg_0_7_0_5_TMR_2/RAMB_D1}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 31\n",
            "======================================================================\n",
            "\n",
            "Errorless Bits:\n",
            "------------------------------\n",
            "bit_00003185_25_12: INT_R_X99Y162 - SW6BEG2 2-20 Routing Mux - Row Bit - INT_R_X99Y162/SW6BEG2\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 32\n",
            "======================================================================\n",
            "\n",
            "Errorless Bits:\n",
            "------------------------------\n",
            "bit_00002701_34_26: INT_L_X78Y167 - CLK_L1 5-16 Routing Mux - Column Bit - INT_L_X78Y167/CLK_L1\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 33\n",
            "======================================================================\n",
            "\n",
            "Errorless Bits:\n",
            "------------------------------\n",
            "bit_0000340d_25_5: INT_L_X104Y162 - EL1BEG1 2-20 Routing Mux - Row Bit - INT_L_X104Y162/EL1BEG1\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 34\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_00403093_30_2 (0->1)\n",
            "\tINT_R_X97Y115 - IMUX16 5-24 Routing Mux - Row Bit\n",
            "\tResource Design Name: INT_R_X97Y115/IMUX16\n",
            "\tShorts formed between net(s): Unconnected Wire(ER1END_N3_3), main_sdram_bankmachine4_row_reg_n_0__TMR_2[4]\n",
            "\tAffected PIPs:\n",
            "\t\tER1END_N3_3->>IMUX16 (activated)\n",
            "\tAffected Resources:\n",
            "\t\tbuilder_bankmachine4_state[2]_i_15_TMR_2\n",
            "\t\tbuilder_bankmachine4_state_reg[2]_i_9_TMR_2\n",
            "\n",
            "\tselect_objects [get_pips {INT_R_X97Y115/INT_R.ER1END_N3_3->>IMUX16}]\n",
            "\tselect_objects [get_nets {main_sdram_bankmachine4_row_reg_n_0__TMR_2[4]}]\n",
            "\tselect_objects [get_cells {builder_bankmachine4_state[2]_i_15_TMR_2 builder_bankmachine4_state_reg[2]_i_9_TMR_2}]\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 1 (100.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 35\n",
            "======================================================================\n",
            "\n",
            "Errorless Bits:\n",
            "------------------------------\n",
            "bit_00001c13_28_21: INT_L_X56Y164 - IMUX_L26 5-24 Routing Mux - Row Bit - INT_L_X56Y164/IMUX_L26\n",
            "\n",
            "Bits: 1\n",
            "Errors Found: 0 (0.0%)\n",
            "\n",
            "======================================================================\n",
            "                             Bit Group 36\n",
            "======================================================================\n",
            "\n",
            "Significant Bits:\n",
            "------------------------------\n",
            "bit_0000329c_23_14 (0->1)\n",
            "\tCLBLM_R_X101Y161 - SLICEL_X1.CLUT - INIT[11]\n",
            "\tResource Design Name: OSERDESE2_31_i_1_TMR_0_O_VOTER\n",
            "\tINIT[11] bit altered for OSERDESE2_31_i_1_TMR_0_O_VOTER\n",
            "\tAffected Resources:\n",
            "\t\tOSERDESE2_31_i_1_TMR_0_O_VOTER\n",
            "\n",
            "\tselect_objects [get_cells {OSERDESE2_31_i_1_TMR_0_O_VOTER}]\n",
            "\n",
            "bit_0000329d_23_13 (0->1)\n",
            "\tCLBLM_R_X101Y161 - SLICEL_X1.CLUT - INIT[12]\n",
            "\tResource Design Name: OSERDESE2_31_i_1_TMR_0_O_VOTER\n",
            "\tINIT[12] bit altered for OSERDESE2_31_i_1_TMR_0_O_VOTER\n",
            "\tAffected Resources:\n",
            "\t\tOSERDESE2_31_i_1_TMR_0_O_VOTER\n",
            "\n",
            "\tselect_objects [get_cells {OSERDESE2_31_i_1_TMR_0_O_VOTER}]\n",
            "\n",
            "Bits: 2\n",
            "Errors Found: 2 (100.0%)\n",
            "\n",
            "\n",
            "======================================================================\n",
            "                   Design modelled: nexys_video.dcp\n",
            "\t\t\t\tTotal time elapsed: 1477.53 sec\t(24 min)\n",
            "----------------------------------------------------------------------\n",
            "\n",
            "Bit Groups: 36\n",
            "Bit Groups w/ Errors: 27 (75.0%)\n",
            "\n",
            "Fault Bits: 42\n",
            "Routing Fault Bits: 32 (76.19%)\n",
            "CLB Fault Bits: 10 (23.81%)\n",
            "Unsupported Fault Bits: 0 (0.0%)\n",
            "Unknown Fault Bits: 0 (0.0%)\n",
            "Bits Driven High: 42 (100.0%)\n",
            "Bits Driven Low: 0 (0.0%)\n",
            "\n",
            "Found Errors: 33 (78.57%)\n",
            "PIP Open Errors: 2 (4.76%)\n",
            "PIP Short Errors: 21 (50.0%)\n",
            "CLB Altered Bit Errors: 10 (23.81%)\n"
          ]
        }
      ]
    }
  ]
}