Info Session started: Sat Nov 11 20:07:06 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32I
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/I-MISALIGN_LDST-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         I
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/I/I-MISALIGN_LDST-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/I/I-MISALIGN_LDST-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/I-MISALIGN_LDST-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:06 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/I-MISALIGN_LDST-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003204 0x00000000 0x00000000 0x0000001e 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x000002f0 0x000002f0 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001204 0x00001204 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800020c0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/I-MISALIGN_LDST-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002010 size 176 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800020c0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002010 bytes 4 0x91a1b1c1
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x800001ac 0011a203 lw      tp,1(gp): Load from unaligned address (0x80002001)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x800001b4 0021a203 lw      tp,2(gp): Load from unaligned address (0x80002002)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x800001bc 0031a203 lw      tp,3(gp): Load from unaligned address (0x80002003)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x800001ec 00119203 lh      tp,1(gp): Load from unaligned address (0x80002005)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x800001fc 00319203 lh      tp,3(gp): Load from unaligned address (0x80002007)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x8000020c 0011d203 lhu     tp,1(gp): Load from unaligned address (0x80002005)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x8000021c 0031d203 lhu     tp,3(gp): Load from unaligned address (0x80002007)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x80000258 006120a3 sw      t1,1(sp): Store/atomic memory operation at unaligned address (0x8000207d)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x80000260 00612123 sw      t1,2(sp): Store/atomic memory operation at unaligned address (0x80002082)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x80000268 006121a3 sw      t1,3(sp): Store/atomic memory operation at unaligned address (0x80002087)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x800002a0 006110a3 sh      t1,1(sp): Store/atomic memory operation at unaligned address (0x800020a5)
Warning (RISCV_IMA) CPU 'riscvOVPsim/cpu' 0x800002b0 006111a3 sh      t1,3(sp): Store/atomic memory operation at unaligned address (0x800020af)
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
91a1b1c1
91a1b1c1
91a1b1c1
91a1b1c1
00000001
00000004
00000002
00000004
00000003
00000004
fffff202
fffff202
ffffd2e2
ffffd2e2
0000f202
0000f202
0000d2e2
0000d2e2
00000001
00000004
00000003
00000004
00000001
00000004
00000003
00000004
00000000
99999999
99999999
99999999
00000001
00000006
00000002
00000006
00000003
00000006
99990000
99999999
00009999
99999999
00000001
00000006
00000003
00000006
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/I/I-MISALIGN_LDST-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : I
Info   Threshold             : 1
Info   Instructions counted  : 147
Info   Unique instructions   : 12/39 :  30.77%
Info   Coverage points hit   : 55/2540 :   2.17%
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32I)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 285
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.02 seconds
Info   System time           : 0.01 seconds
Info   Elapsed time          : 0.03 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:06 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:06 2023

