// Seed: 1345224600
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri id_7,
    input wor id_8,
    output tri1 id_9,
    input tri0 id_10,
    input uwire id_11
);
  generate
    for (id_13 = 1; id_10; ++id_6) begin
      wire id_14;
      assign id_9 = (id_11) == id_11 && id_8;
      assign id_7 = 1 * id_0;
    end
  endgenerate
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8
    , id_16,
    input wand id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12,
    input wand id_13,
    output tri id_14
);
  wire id_17;
  module_0(
      id_6, id_11, id_3, id_0, id_1, id_4, id_5, id_12, id_8, id_14, id_9, id_9
  );
endmodule
