	component Altpll is
		port (
			altpll_100k_clk_clk            : out std_logic;        -- clk
			altpll_12m_clk_clk             : out std_logic;        -- clk
			clk_clk                        : in  std_logic := 'X'; -- clk
			reset_reset_n                  : in  std_logic := 'X'; -- reset_n
			uart_0_external_connection_rxd : in  std_logic := 'X'; -- rxd
			uart_0_external_connection_txd : out std_logic         -- txd
		);
	end component Altpll;

