

================================================================
== Vitis HLS Report for 'qp_interface'
================================================================
* Date:           Tue Aug 15 18:30:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  2.821 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %if2msnTable_init, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i168 %s_axis_qp_interface, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qp_fsmState_load = load i1 %qp_fsmState"   --->   Operation 17 'load' 'qp_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1919 = br i1 %qp_fsmState_load, void %sw.bb.i, void %sw.bb1.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1919]   --->   Operation 18 'br' 'br_ln1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i168P128A, i168 %s_axis_qp_interface, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1922]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = (!qp_fsmState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1922 = br i1 %tmp_i, void %if.end.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1922]   --->   Operation 20 'br' 'br_ln1922' <Predicate = (!qp_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%s_axis_qp_interface_read = read i168 @_ssdm_op_Read.axis.volatile.i168P128A, i168 %s_axis_qp_interface" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 21 'read' 's_axis_qp_interface_read' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1924 = trunc i168 %s_axis_qp_interface_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 22 'trunc' 'trunc_ln1924' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1924_5 = partselect i24 @_ssdm_op_PartSelect.i24.i168.i32.i32, i168 %s_axis_qp_interface_read, i32 80, i32 103" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 23 'partselect' 'trunc_ln1924_5' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1924_6 = partselect i16 @_ssdm_op_PartSelect.i16.i168.i32.i32, i168 %s_axis_qp_interface_read, i32 104, i32 119" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 24 'partselect' 'trunc_ln1924_6' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1924_8 = partselect i24 @_ssdm_op_PartSelect.i24.i168.i32.i32, i168 %s_axis_qp_interface_read, i32 56, i32 79" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 25 'partselect' 'trunc_ln1924_8' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%qpn_V_cast_i = partselect i16 @_ssdm_op_PartSelect.i16.i168.i32.i32, i168 %s_axis_qp_interface_read, i32 32, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 26 'partselect' 'qpn_V_cast_i' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln1924 = store i32 %trunc_ln1924, i32 %context_newState" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 27 'store' 'store_ln1924' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln1924 = store i16 %qpn_V_cast_i, i16 %context_qp_num_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 28 'store' 'store_ln1924' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln1924 = store i24 %trunc_ln1924_8, i24 %context_remote_psn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 29 'store' 'store_ln1924' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln1924 = store i24 %trunc_ln1924_5, i24 %context_local_psn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 30 'store' 'store_ln1924' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln1924 = store i16 %trunc_ln1924_6, i16 %context_r_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1924]   --->   Operation 31 'store' 'store_ln1924' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%store_ln0 = store i1 1, i1 %qp_fsmState"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.84>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1928 = br void %qp_interface.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1928]   --->   Operation 33 'br' 'br_ln1928' <Predicate = (!qp_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i_249 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i123P0A, i123 %stateTable2qpi_rsp, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1930]   --->   Operation 34 'nbreadreq' 'tmp_i_249' <Predicate = (qp_fsmState_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 123> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1930 = br i1 %tmp_i_249, void %if.end11.i, void %if.then3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1930]   --->   Operation 35 'br' 'br_ln1930' <Predicate = (qp_fsmState_load)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.33ns)   --->   "%p_05 = read i123 @_ssdm_op_Read.ap_fifo.volatile.i123P0A, i123 %stateTable2qpi_rsp" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1932]   --->   Operation 36 'read' 'p_05' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 123> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln0 = store i1 0, i1 %qp_fsmState"   --->   Operation 37 'store' 'store_ln0' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1938 = br void %qp_interface.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1938]   --->   Operation 38 'br' 'br_ln1938' <Predicate = (qp_fsmState_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln_i = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 0, i16 %qpn_V_cast_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1925]   --->   Operation 39 'bitconcatenate' 'or_ln_i' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1925 = zext i17 %or_ln_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1925]   --->   Operation 40 'zext' 'zext_ln1925' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.33ns)   --->   "%write_ln1925 = write void @_ssdm_op_Write.ap_fifo.volatile.i97P0A, i97 %qpi2stateTable_upd_req, i97 %zext_ln1925" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1925]   --->   Operation 41 'write' 'write_ln1925' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1927 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1927]   --->   Operation 42 'br' 'br_ln1927' <Predicate = (!qp_fsmState_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%context_qp_num_V_load = load i16 %context_qp_num_V"   --->   Operation 43 'load' 'context_qp_num_V_load' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%context_newState_load = load i32 %context_newState" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1934]   --->   Operation 44 'load' 'context_newState_load' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%context_remote_psn_V_load = load i24 %context_remote_psn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1934]   --->   Operation 45 'load' 'context_remote_psn_V_load' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%context_local_psn_V_load = load i24 %context_local_psn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1934]   --->   Operation 46 'load' 'context_local_psn_V_load' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i24.i24.i32.i16, i1 1, i24 %context_local_psn_V_load, i24 %context_remote_psn_V_load, i32 %context_newState_load, i16 %context_qp_num_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1934]   --->   Operation 47 'bitconcatenate' 'p_03' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.33ns)   --->   "%write_ln1934 = write void @_ssdm_op_Write.ap_fifo.volatile.i97P0A, i97 %qpi2stateTable_upd_req, i97 %p_03" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1934]   --->   Operation 48 'write' 'write_ln1934' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%context_r_key_V_load = load i16 %context_r_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1935]   --->   Operation 49 'load' 'context_r_key_V_load' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_113_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %context_r_key_V_load, i16 %context_qp_num_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1935]   --->   Operation 50 'bitconcatenate' 'tmp_113_i' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1935 = zext i32 %tmp_113_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1935]   --->   Operation 51 'zext' 'zext_ln1935' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.33ns)   --->   "%write_ln1935 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %if2msnTable_init, i48 %zext_ln1935" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1935]   --->   Operation 52 'write' 'write_ln1935' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1937 = br void %if.end11.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1937]   --->   Operation 53 'br' 'br_ln1937' <Predicate = (qp_fsmState_load & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_qp_interface]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ qp_fsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ context_newState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ context_qp_num_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ context_remote_psn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ context_local_psn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ context_r_key_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ qpi2stateTable_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stateTable2qpi_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ if2msnTable_init]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specpipeline_ln0          (specpipeline  ) [ 000]
qp_fsmState_load          (load          ) [ 011]
br_ln1919                 (br            ) [ 000]
tmp_i                     (nbreadreq     ) [ 011]
br_ln1922                 (br            ) [ 000]
s_axis_qp_interface_read  (read          ) [ 000]
trunc_ln1924              (trunc         ) [ 000]
trunc_ln1924_5            (partselect    ) [ 000]
trunc_ln1924_6            (partselect    ) [ 000]
trunc_ln1924_8            (partselect    ) [ 000]
qpn_V_cast_i              (partselect    ) [ 011]
store_ln1924              (store         ) [ 000]
store_ln1924              (store         ) [ 000]
store_ln1924              (store         ) [ 000]
store_ln1924              (store         ) [ 000]
store_ln1924              (store         ) [ 000]
store_ln0                 (store         ) [ 000]
br_ln1928                 (br            ) [ 000]
tmp_i_249                 (nbreadreq     ) [ 011]
br_ln1930                 (br            ) [ 000]
p_05                      (read          ) [ 000]
store_ln0                 (store         ) [ 000]
br_ln1938                 (br            ) [ 000]
or_ln_i                   (bitconcatenate) [ 000]
zext_ln1925               (zext          ) [ 000]
write_ln1925              (write         ) [ 000]
br_ln1927                 (br            ) [ 000]
context_qp_num_V_load     (load          ) [ 000]
context_newState_load     (load          ) [ 000]
context_remote_psn_V_load (load          ) [ 000]
context_local_psn_V_load  (load          ) [ 000]
p_03                      (bitconcatenate) [ 000]
write_ln1934              (write         ) [ 000]
context_r_key_V_load      (load          ) [ 000]
tmp_113_i                 (bitconcatenate) [ 000]
zext_ln1935               (zext          ) [ 000]
write_ln1935              (write         ) [ 000]
br_ln1937                 (br            ) [ 000]
ret_ln0                   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_qp_interface">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_qp_interface"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="qp_fsmState">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qp_fsmState"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="context_newState">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="context_newState"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="context_qp_num_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="context_qp_num_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="context_remote_psn_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="context_remote_psn_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="context_local_psn_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="context_local_psn_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="context_r_key_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="context_r_key_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="qpi2stateTable_upd_req">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qpi2stateTable_upd_req"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stateTable2qpi_rsp">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateTable2qpi_rsp"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="if2msnTable_init">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="if2msnTable_init"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i168P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i168P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i168.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i168.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i123P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i123P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i97P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i1.i24.i24.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_i_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="168" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="s_axis_qp_interface_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="168" slack="0"/>
<pin id="90" dir="0" index="1" bw="168" slack="0"/>
<pin id="91" dir="1" index="2" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_qp_interface_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_249_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="123" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_249/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_05_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="123" slack="0"/>
<pin id="104" dir="0" index="1" bw="123" slack="0"/>
<pin id="105" dir="1" index="2" bw="123" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_05/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="97" slack="0"/>
<pin id="111" dir="0" index="2" bw="97" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1925/2 write_ln1934/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln1935_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="48" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1935/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="qp_fsmState_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qp_fsmState_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln1924_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="168" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1924/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln1924_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="0"/>
<pin id="132" dir="0" index="1" bw="168" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="0" index="3" bw="8" slack="0"/>
<pin id="135" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1924_5/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln1924_6_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="168" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="3" bw="8" slack="0"/>
<pin id="145" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1924_6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln1924_8_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="168" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="0" index="3" bw="8" slack="0"/>
<pin id="155" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1924_8/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="qpn_V_cast_i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="168" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="qpn_V_cast_i/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln1924_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1924/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln1924_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1924/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln1924_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="24" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1924/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln1924_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="24" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1924/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln1924_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1924/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln0_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln_i_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="17" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="1"/>
<pin id="216" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln1925_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="17" slack="0"/>
<pin id="221" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1925/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="context_qp_num_V_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="context_qp_num_V_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="context_newState_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="context_newState_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="context_remote_psn_V_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="context_remote_psn_V_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="context_local_psn_V_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="context_local_psn_V_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_03_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="97" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="24" slack="0"/>
<pin id="244" dir="0" index="3" bw="24" slack="0"/>
<pin id="245" dir="0" index="4" bw="32" slack="0"/>
<pin id="246" dir="0" index="5" bw="16" slack="0"/>
<pin id="247" dir="1" index="6" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_03/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="context_r_key_V_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="context_r_key_V_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_113_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="16" slack="0"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113_i/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln1935_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1935/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="qp_fsmState_load_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="qp_fsmState_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="280" class="1005" name="qpn_V_cast_i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="qpn_V_cast_i "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_i_249_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_249 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="78" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="88" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="88" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="44" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="88" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="88" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="56" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="88" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="126" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="160" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="150" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="130" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="140" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="74" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="232" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="252"><net_src comp="228" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="253"><net_src comp="224" pin="1"/><net_sink comp="240" pin=5"/></net>

<net id="254"><net_src comp="240" pin="6"/><net_sink comp="108" pin=2"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="76" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="224" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="275"><net_src comp="122" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="80" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="160" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="288"><net_src comp="94" pin="3"/><net_sink comp="285" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: qp_fsmState | {1 }
	Port: context_newState | {1 }
	Port: context_qp_num_V | {1 }
	Port: context_remote_psn_V | {1 }
	Port: context_local_psn_V | {1 }
	Port: context_r_key_V | {1 }
	Port: qpi2stateTable_upd_req | {2 }
	Port: if2msnTable_init | {2 }
 - Input state : 
	Port: qp_interface : s_axis_qp_interface | {1 }
	Port: qp_interface : qp_fsmState | {1 }
	Port: qp_interface : context_newState | {2 }
	Port: qp_interface : context_qp_num_V | {2 }
	Port: qp_interface : context_remote_psn_V | {2 }
	Port: qp_interface : context_local_psn_V | {2 }
	Port: qp_interface : context_r_key_V | {2 }
	Port: qp_interface : stateTable2qpi_rsp | {1 }
  - Chain level:
	State 1
		br_ln1919 : 1
		store_ln1924 : 1
		store_ln1924 : 1
		store_ln1924 : 1
		store_ln1924 : 1
		store_ln1924 : 1
	State 2
		zext_ln1925 : 1
		write_ln1925 : 2
		p_03 : 1
		write_ln1934 : 2
		tmp_113_i : 1
		zext_ln1935 : 2
		write_ln1935 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
| nbreadreq|        tmp_i_nbreadreq_fu_80        |
|          |      tmp_i_249_nbreadreq_fu_94      |
|----------|-------------------------------------|
|   read   | s_axis_qp_interface_read_read_fu_88 |
|          |           p_05_read_fu_102          |
|----------|-------------------------------------|
|   write  |           grp_write_fu_108          |
|          |      write_ln1935_write_fu_115      |
|----------|-------------------------------------|
|   trunc  |         trunc_ln1924_fu_126         |
|----------|-------------------------------------|
|          |        trunc_ln1924_5_fu_130        |
|partselect|        trunc_ln1924_6_fu_140        |
|          |        trunc_ln1924_8_fu_150        |
|          |         qpn_V_cast_i_fu_160         |
|----------|-------------------------------------|
|          |            or_ln_i_fu_212           |
|bitconcatenate|             p_03_fu_240             |
|          |           tmp_113_i_fu_259          |
|----------|-------------------------------------|
|   zext   |          zext_ln1925_fu_219         |
|          |          zext_ln1935_fu_267         |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|qp_fsmState_load_reg_272|    1   |
|  qpn_V_cast_i_reg_280  |   16   |
|    tmp_i_249_reg_285   |    1   |
|      tmp_i_reg_276     |    1   |
+------------------------+--------+
|          Total         |   19   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p2  |   2  |  97  |   194  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   194  ||  0.844  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   19   |    9   |
+-----------+--------+--------+--------+
