
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max -67.60

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max -0.48

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.48

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   8.41 source latency if_stage_i.pc_id_o[23]$_DFFE_PN_/CLK ^
  -1.25 target latency gen_regfile_ff.register_file_i.rf_reg[499]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   7.16 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.25    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.11 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.22 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.34 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.45 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.45 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.57 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.57 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.62    0.24    0.22    0.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.24    0.02    0.81 ^ clkbuf_3_6_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.21    0.24    1.05 ^ clkbuf_3_6_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.21    0.01    1.06 ^ clkbuf_6_48__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.48    0.19    0.23    1.29 ^ clkbuf_6_48__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_48__leaf_clk_i_regs (net)
                  0.19    0.01    1.30 ^ clkbuf_leaf_8_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.04    0.13    1.43 ^ clkbuf_leaf_8_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk_i_regs (net)
                  0.04    0.00    1.43 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.01    0.05    0.29    1.72 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    1.72 ^ hold387/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    2.62 ^ hold387/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net642 (net)
                  0.10    0.00    2.62 ^ hold385/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.90    3.53 ^ hold385/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net640 (net)
                  0.09    0.00    3.53 ^ hold384/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.90    4.43 ^ hold384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net639 (net)
                  0.09    0.00    4.43 ^ hold386/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.91    5.34 ^ hold386/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net641 (net)
                  0.10    0.00    5.34 ^ _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  5.34   data arrival time

                          5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock source latency
     2    0.25    0.00    0.00    5.00 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    5.00 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    5.10 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    5.10 v clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    5.20 v clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    5.20 v _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.20   clock reconvergence pessimism
                          0.00    5.20   clock gating hold time
                                  5.20   data required time
-----------------------------------------------------------------------------
                                  5.20   data required time
                                 -5.34   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.pc_id_o[23]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.25    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.44    0.36    0.57 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.44    0.00    0.57 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.25    0.30    0.87 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.25    0.00    0.87 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.54    0.21    0.25    1.12 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.21    0.00    1.13 ^ clkbuf_6_56__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.57    0.22    0.25    1.38 ^ clkbuf_6_56__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_56__leaf_clk (net)
                  0.22    0.00    1.38 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.05    0.14    0.47    1.85 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         cs_registers_i.pc_if_i[23] (net)
                  0.14    0.00    1.85 v _22181_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.22    2.07 v _22181_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01834_ (net)
                  0.07    0.00    2.07 v if_stage_i.pc_id_o[23]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.07   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.25    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.44    0.36    0.57 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.44    0.00    0.57 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.25    0.30    0.87 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.25    0.00    0.87 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.54    0.21    0.25    1.12 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.21    0.01    1.13 ^ clkbuf_6_58__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.63    0.24    0.26    1.39 ^ clkbuf_6_58__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_58__leaf_clk (net)
                  0.24    0.01    1.40 ^ clkbuf_leaf_243_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.05    0.14    1.54 ^ clkbuf_leaf_243_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_243_clk (net)
                  0.05    0.00    1.54 ^ if_stage_i.pc_id_o[23]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.54   clock reconvergence pessimism
                          0.08    1.62   library hold time
                                  1.62   data required time
-----------------------------------------------------------------------------
                                  1.62   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.25    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.11 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.22 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.34 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.45 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.45 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.57 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.57 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.62    0.24    0.22    0.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.24    0.02    0.81 ^ clkbuf_3_6_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.21    0.24    1.05 ^ clkbuf_3_6_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.21    0.01    1.06 ^ clkbuf_6_48__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.48    0.19    0.23    1.29 ^ clkbuf_6_48__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_48__leaf_clk_i_regs (net)
                  0.19    0.01    1.30 ^ clkbuf_leaf_8_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.04    0.13    1.43 ^ clkbuf_leaf_8_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk_i_regs (net)
                  0.04    0.00    1.43 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                          1.94    3.37   time given to startpoint
                  0.12    0.00    3.37 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.01    0.04    0.40    3.76 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    3.76 v hold387/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.03    4.79 v hold387/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net642 (net)
                  0.17    0.00    4.79 v hold385/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.07    5.87 v hold385/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net640 (net)
                  0.16    0.00    5.87 v hold384/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.07    6.93 v hold384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net639 (net)
                  0.16    0.00    6.93 v hold386/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.08    8.01 v hold386/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net641 (net)
                  0.17    0.00    8.01 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  8.01   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.25    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10   10.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.21   clock reconvergence pessimism
                          0.00   10.21   clock gating setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -8.01   data arrival time
-----------------------------------------------------------------------------
                                  2.20   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.25    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.44    0.36    0.57 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.44    0.00    0.57 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.25    0.30    0.87 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.25    0.00    0.87 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.21    0.25    1.12 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.21    0.01    1.13 ^ clkbuf_6_21__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.32    0.14    0.20    1.33 ^ clkbuf_6_21__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_21__leaf_clk (net)
                  0.14    0.00    1.33 ^ clkbuf_leaf_502_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.12    1.45 ^ clkbuf_leaf_502_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_502_clk (net)
                  0.04    0.00    1.45 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     3    0.19    0.36    0.56    2.01 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.36    0.00    2.01 ^ place3606/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     8    0.42    0.17    0.19    2.21 ^ place3606/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net3606 (net)
                  0.17    0.01    2.22 ^ rebuffer161/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.13    0.07    0.15    2.37 ^ rebuffer161/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net416 (net)
                  0.07    0.00    2.37 ^ _12424_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.60 v _12424_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06921_ (net)
                  0.08    0.00    2.60 v _12426_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    2.81 v _12426_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06923_ (net)
                  0.08    0.00    2.81 v _12429_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
     2    0.05    0.21    0.41    3.22 v _12429_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
                                         _06926_ (net)
                  0.21    0.00    3.22 v _14197_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     2    0.17    0.26    0.46    3.68 v _14197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _08505_ (net)
                  0.26    0.00    3.68 v _14198_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.03    0.19    0.13    3.81 ^ _14198_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _08506_ (net)
                  0.19    0.00    3.81 ^ _14199_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.07    0.36    0.14    3.95 v _14199_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08507_ (net)
                  0.36    0.00    3.95 v _14313_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.23    4.17 v _14313_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _10116_[0] (net)
                  0.08    0.00    4.18 v _22448_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.52    4.70 ^ _22448_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10120_[0] (net)
                  0.11    0.00    4.70 ^ _14776_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.07    4.77 v _14776_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10121_[0] (net)
                  0.08    0.00    4.77 v _22449_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.12    0.53    5.30 ^ _22449_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10123_[0] (net)
                  0.12    0.00    5.30 ^ _15076_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    5.39 v _15076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10125_[0] (net)
                  0.09    0.00    5.39 v _22450_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.53    5.91 ^ _22450_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10128_[0] (net)
                  0.11    0.00    5.91 ^ _14763_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.08    5.99 v _14763_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10129_[0] (net)
                  0.08    0.00    5.99 v _22451_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.16    0.37    6.36 v _22451_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10131_[0] (net)
                  0.16    0.00    6.36 v _22452_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.55    6.91 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10134_[0] (net)
                  0.11    0.00    6.91 ^ _15143_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.11    0.10    7.00 v _15143_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10137_[0] (net)
                  0.11    0.00    7.00 v _22453_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.15    0.56    7.57 ^ _22453_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10139_[0] (net)
                  0.15    0.00    7.57 ^ _22790_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.12    0.33    7.89 v _22790_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11279_[0] (net)
                  0.12    0.00    7.90 v _18190_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.16    8.06 v _18190_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03513_ (net)
                  0.08    0.00    8.06 v _18196_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    8.29 v _18196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _03519_ (net)
                  0.09    0.00    8.29 v _18197_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.17    8.45 ^ _18197_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03520_ (net)
                  0.22    0.00    8.45 ^ _18198_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.22    0.16    8.61 v _18198_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03521_ (net)
                  0.22    0.00    8.62 v _18383_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.28    0.19    8.81 ^ _18383_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03699_ (net)
                  0.28    0.00    8.81 ^ _18431_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.05    0.13    0.26    9.07 ^ _18431_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _03745_ (net)
                  0.13    0.00    9.07 ^ _18537_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     2    0.03    0.17    0.11    9.18 v _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03847_ (net)
                  0.17    0.00    9.18 v _18599_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.02    0.38    0.25    9.43 ^ _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _03906_ (net)
                  0.38    0.00    9.43 ^ _18600_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.13    9.56 v _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03907_ (net)
                  0.19    0.00    9.56 v _18671_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.08    0.22    9.78 v _18671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _03976_ (net)
                  0.08    0.00    9.78 v _18672_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.03    0.32    0.22   10.00 ^ _18672_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03977_ (net)
                  0.32    0.00   10.01 ^ _18673_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.28   10.28 v _18673_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03978_ (net)
                  0.12    0.00   10.28 v _18677_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.08    0.35    0.21   10.49 ^ _18677_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03982_ (net)
                  0.35    0.00   10.49 ^ _18679_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     1    0.06    0.23    0.15   10.65 v _18679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _03984_ (net)
                  0.23    0.00   10.65 v _18680_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.08    0.20   10.85 v _18680_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _03985_ (net)
                  0.08    0.00   10.85 v _18681_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.31    0.21   11.07 ^ _18681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03986_ (net)
                  0.31    0.00   11.07 ^ rebuffer205/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.19    0.19    0.25   11.31 ^ rebuffer205/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net460 (net)
                  0.19    0.00   11.31 ^ rebuffer12/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
     2    0.13    0.09    0.14   11.45 ^ rebuffer12/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net335 (net)
                  0.09    0.00   11.46 ^ clone204/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     8    0.10    0.07    0.13   11.59 ^ clone204/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net459 (net)
                  0.07    0.00   11.59 ^ _19333_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.11    0.17   11.76 ^ _19333_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00967_ (net)
                  0.11    0.00   11.76 ^ gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 11.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.25    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10   10.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00   10.11 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00   10.22 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00   10.34 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.45 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00   10.45 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11   10.57 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00   10.57 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.62    0.24    0.22   10.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.24    0.01   10.80 ^ clkbuf_3_4_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.52    0.20    0.24   11.04 ^ clkbuf_3_4_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk_i_regs (net)
                  0.20    0.01   11.06 ^ clkbuf_6_32__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.44    0.18    0.22   11.28 ^ clkbuf_6_32__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_32__leaf_clk_i_regs (net)
                  0.18    0.01   11.28 ^ clkbuf_leaf_233_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.04    0.05    0.13   11.41 ^ clkbuf_leaf_233_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_233_clk_i_regs (net)
                  0.05    0.00   11.41 ^ gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   11.41   clock reconvergence pessimism
                         -0.14   11.28   library setup time
                                 11.28   data required time
-----------------------------------------------------------------------------
                                 11.28   data required time
                                -11.76   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22202_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.25    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.11 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.22 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.34 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.45 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.45 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.57 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.57 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.62    0.24    0.22    0.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.24    0.02    0.81 ^ clkbuf_3_6_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.21    0.24    1.05 ^ clkbuf_3_6_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6_0_clk_i_regs (net)
                  0.21    0.01    1.06 ^ clkbuf_6_48__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.48    0.19    0.23    1.29 ^ clkbuf_6_48__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_48__leaf_clk_i_regs (net)
                  0.19    0.01    1.30 ^ clkbuf_leaf_8_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.03    0.04    0.13    1.43 ^ clkbuf_leaf_8_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_8_clk_i_regs (net)
                  0.04    0.00    1.43 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                          1.94    3.37   time given to startpoint
                  0.12    0.00    3.37 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
     1    0.01    0.04    0.40    3.76 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_2)
                                         core_clock_gate_i.en_latch (net)
                  0.04    0.00    3.76 v hold387/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.03    4.79 v hold387/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net642 (net)
                  0.17    0.00    4.79 v hold385/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.07    5.87 v hold385/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net640 (net)
                  0.16    0.00    5.87 v hold384/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.07    6.93 v hold384/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net639 (net)
                  0.16    0.00    6.93 v hold386/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.08    8.01 v hold386/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net641 (net)
                  0.17    0.00    8.01 v _22202_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  8.01   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.25    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10   10.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.21   clock reconvergence pessimism
                          0.00   10.21   clock gating setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -8.01   data arrival time
-----------------------------------------------------------------------------
                                  2.20   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.25    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.11 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.02    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22202_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.12    0.44    0.36    0.57 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.44    0.00    0.57 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.64    0.25    0.30    0.87 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.25    0.00    0.87 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.53    0.21    0.25    1.12 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2_0_clk (net)
                  0.21    0.01    1.13 ^ clkbuf_6_21__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.32    0.14    0.20    1.33 ^ clkbuf_6_21__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_21__leaf_clk (net)
                  0.14    0.00    1.33 ^ clkbuf_leaf_502_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.04    0.12    1.45 ^ clkbuf_leaf_502_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_502_clk (net)
                  0.04    0.00    1.45 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     3    0.19    0.36    0.56    2.01 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.36    0.00    2.01 ^ place3606/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     8    0.42    0.17    0.19    2.21 ^ place3606/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net3606 (net)
                  0.17    0.01    2.22 ^ rebuffer161/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.13    0.07    0.15    2.37 ^ rebuffer161/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net416 (net)
                  0.07    0.00    2.37 ^ _12424_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.60 v _12424_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06921_ (net)
                  0.08    0.00    2.60 v _12426_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    2.81 v _12426_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _06923_ (net)
                  0.08    0.00    2.81 v _12429_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
     2    0.05    0.21    0.41    3.22 v _12429_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
                                         _06926_ (net)
                  0.21    0.00    3.22 v _14197_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     2    0.17    0.26    0.46    3.68 v _14197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _08505_ (net)
                  0.26    0.00    3.68 v _14198_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.03    0.19    0.13    3.81 ^ _14198_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _08506_ (net)
                  0.19    0.00    3.81 ^ _14199_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.07    0.36    0.14    3.95 v _14199_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _08507_ (net)
                  0.36    0.00    3.95 v _14313_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.23    4.17 v _14313_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _10116_[0] (net)
                  0.08    0.00    4.18 v _22448_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.52    4.70 ^ _22448_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10120_[0] (net)
                  0.11    0.00    4.70 ^ _14776_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.07    4.77 v _14776_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10121_[0] (net)
                  0.08    0.00    4.77 v _22449_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.12    0.53    5.30 ^ _22449_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10123_[0] (net)
                  0.12    0.00    5.30 ^ _15076_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    5.39 v _15076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10125_[0] (net)
                  0.09    0.00    5.39 v _22450_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.53    5.91 ^ _22450_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10128_[0] (net)
                  0.11    0.00    5.91 ^ _14763_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.08    5.99 v _14763_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10129_[0] (net)
                  0.08    0.00    5.99 v _22451_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.16    0.37    6.36 v _22451_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10131_[0] (net)
                  0.16    0.00    6.36 v _22452_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.55    6.91 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10134_[0] (net)
                  0.11    0.00    6.91 ^ _15143_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.11    0.10    7.00 v _15143_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _10137_[0] (net)
                  0.11    0.00    7.00 v _22453_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.15    0.56    7.57 ^ _22453_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _10139_[0] (net)
                  0.15    0.00    7.57 ^ _22790_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.12    0.33    7.89 v _22790_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _11279_[0] (net)
                  0.12    0.00    7.90 v _18190_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.16    8.06 v _18190_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03513_ (net)
                  0.08    0.00    8.06 v _18196_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.23    8.29 v _18196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _03519_ (net)
                  0.09    0.00    8.29 v _18197_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.17    8.45 ^ _18197_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _03520_ (net)
                  0.22    0.00    8.45 ^ _18198_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.22    0.16    8.61 v _18198_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _03521_ (net)
                  0.22    0.00    8.62 v _18383_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.28    0.19    8.81 ^ _18383_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _03699_ (net)
                  0.28    0.00    8.81 ^ _18431_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     2    0.05    0.13    0.26    9.07 ^ _18431_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _03745_ (net)
                  0.13    0.00    9.07 ^ _18537_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     2    0.03    0.17    0.11    9.18 v _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03847_ (net)
                  0.17    0.00    9.18 v _18599_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.02    0.38    0.25    9.43 ^ _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _03906_ (net)
                  0.38    0.00    9.43 ^ _18600_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.13    9.56 v _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03907_ (net)
                  0.19    0.00    9.56 v _18671_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.08    0.22    9.78 v _18671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _03976_ (net)
                  0.08    0.00    9.78 v _18672_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     2    0.03    0.32    0.22   10.00 ^ _18672_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03977_ (net)
                  0.32    0.00   10.01 ^ _18673_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.12    0.28   10.28 v _18673_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _03978_ (net)
                  0.12    0.00   10.28 v _18677_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.08    0.35    0.21   10.49 ^ _18677_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03982_ (net)
                  0.35    0.00   10.49 ^ _18679_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     1    0.06    0.23    0.15   10.65 v _18679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _03984_ (net)
                  0.23    0.00   10.65 v _18680_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.03    0.08    0.20   10.85 v _18680_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _03985_ (net)
                  0.08    0.00   10.85 v _18681_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     1    0.03    0.31    0.21   11.07 ^ _18681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03986_ (net)
                  0.31    0.00   11.07 ^ rebuffer205/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     3    0.19    0.19    0.25   11.31 ^ rebuffer205/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net460 (net)
                  0.19    0.00   11.31 ^ rebuffer12/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
     2    0.13    0.09    0.14   11.45 ^ rebuffer12/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net335 (net)
                  0.09    0.00   11.46 ^ clone204/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     8    0.10    0.07    0.13   11.59 ^ clone204/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net459 (net)
                  0.07    0.00   11.59 ^ _19333_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.11    0.17   11.76 ^ _19333_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00967_ (net)
                  0.11    0.00   11.76 ^ gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                 11.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.25    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10   10.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00   10.11 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00   10.22 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00   10.34 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.45 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00   10.45 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11   10.57 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00   10.57 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.62    0.24    0.22   10.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.24    0.01   10.80 ^ clkbuf_3_4_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.52    0.20    0.24   11.04 ^ clkbuf_3_4_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk_i_regs (net)
                  0.20    0.01   11.06 ^ clkbuf_6_32__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.44    0.18    0.22   11.28 ^ clkbuf_6_32__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_32__leaf_clk_i_regs (net)
                  0.18    0.01   11.28 ^ clkbuf_leaf_233_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.04    0.05    0.13   11.41 ^ clkbuf_leaf_233_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_233_clk_i_regs (net)
                  0.05    0.00   11.41 ^ gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   11.41   clock reconvergence pessimism
                         -0.14   11.28   library setup time
                                 11.28   data required time
-----------------------------------------------------------------------------
                                 11.28   data required time
                                -11.76   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.016432523727417

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3630

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.18850509822368622

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8449

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 389

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.57 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    0.87 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.12 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    1.33 ^ clkbuf_6_21__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    1.45 ^ clkbuf_leaf_502_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.45 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.56    2.01 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.20    2.21 ^ place3606/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.16    2.37 ^ rebuffer161/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    2.60 v _12424_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    2.81 v _12426_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.41    3.22 v _12429_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_4)
   0.46    3.68 v _14197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.13    3.81 ^ _14198_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.14    3.95 v _14199_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.23    4.17 v _14313_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.52    4.70 ^ _22448_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.07    4.77 v _14776_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.53    5.30 ^ _22449_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.08    5.39 v _15076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.53    5.91 ^ _22450_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.08    5.99 v _14763_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.37    6.36 v _22451_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.55    6.91 ^ _22452_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.10    7.00 v _15143_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.56    7.57 ^ _22453_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.33    7.89 v _22790_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.16    8.06 v _18190_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.23    8.29 v _18196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.17    8.45 ^ _18197_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.16    8.61 v _18198_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.20    8.81 ^ _18383_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.26    9.07 ^ _18431_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
   0.11    9.18 v _18537_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.25    9.43 ^ _18599_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.13    9.56 v _18600_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.22    9.78 v _18671_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.22   10.00 ^ _18672_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.28   10.28 v _18673_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21   10.49 ^ _18677_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.16   10.65 v _18679_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.21   10.85 v _18680_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.21   11.07 ^ _18681_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.25   11.31 ^ rebuffer205/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.14   11.45 ^ rebuffer12/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
   0.14   11.59 ^ clone204/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.17   11.76 ^ _19333_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00   11.76 ^ gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
          11.76   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk_i (in)
   0.11   10.11 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.22 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.33 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.45 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.57 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22   10.79 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25   11.04 ^ clkbuf_3_4_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23   11.28 ^ clkbuf_6_32__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14   11.41 ^ clkbuf_leaf_233_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   11.41 ^ gen_regfile_ff.register_file_i.rf_reg[511]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   11.41   clock reconvergence pessimism
  -0.14   11.28   library setup time
          11.28   data required time
---------------------------------------------------------
          11.28   data required time
         -11.76   data arrival time
---------------------------------------------------------
          -0.48   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.pc_id_o[23]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.57 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    0.87 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.12 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.38 ^ clkbuf_6_56__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.38 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.47    1.85 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q[22]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.22    2.07 v _22181_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.07 v if_stage_i.pc_id_o[23]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.07   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.11    0.11 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.57 ^ _22202_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    0.87 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.12 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26    1.39 ^ clkbuf_6_58__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    1.54 ^ clkbuf_leaf_243_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.54 ^ if_stage_i.pc_id_o[23]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.54   clock reconvergence pessimism
   0.08    1.62   library hold time
           1.62   data required time
---------------------------------------------------------
           1.62   data required time
          -2.07   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
1.4298

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
1.4659

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
11.7600

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.4841

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-4.116497

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.49e-01   7.52e-02   1.12e-06   4.24e-01  10.5%
Combinational          1.51e+00   1.17e+00   3.15e-06   2.68e+00  66.7%
Clock                  6.83e-01   2.33e-01   9.76e-07   9.16e-01  22.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.54e+00   1.48e+00   5.25e-06   4.02e+00 100.0%
                          63.1%      36.9%       0.0%
