<stg><name>fc_layer1</name>


<trans_list>

<trans id="755" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="6" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="49" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="51" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="54" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool1_out5, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:2 %output = alloca i64 1

]]></Node>
<StgValue><ssdm name="output"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln16 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i4 0, void, i4 %empty_22, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:1 %empty_22 = add i4 %empty, i4 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:3 %exitcond201 = icmp_eq  i4 %empty, i4 10

]]></Node>
<StgValue><ssdm name="exitcond201"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond201, void %memset.loop.split, void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
memset.loop.split:0 %p_cast = zext i4 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %output_addr = getelementptr i32 %output, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i32 0, i4 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
split.preheader:0 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
split:0 %indvars_iv17 = phi i4 %add_ln19, void, i4 0, void %split.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv17"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
split:1 %add_ln19 = add i4 %indvars_iv17, i4 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
split:3 %icmp_ln19 = icmp_eq  i4 %indvars_iv17, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:5 %br_ln19 = br i1 %icmp_ln19, void, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
:0 %indvars_iv17_cast = zext i4 %indvars_iv17

]]></Node>
<StgValue><ssdm name="indvars_iv17_cast"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %output_addr_1 = getelementptr i32 %output, i64 0, i64 %indvars_iv17_cast

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3 %store_ln20 = store i32 0, i4 %output_addr_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln19 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:0 %output_addr_3 = getelementptr i32 %output, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:1 %output_addr_4 = getelementptr i32 %output, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:2 %output_addr_5 = getelementptr i32 %output, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:3 %output_addr_6 = getelementptr i32 %output, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:4 %output_addr_7 = getelementptr i32 %output, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:5 %output_addr_8 = getelementptr i32 %output, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_addr_8"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:6 %output_addr_9 = getelementptr i32 %output, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_addr_9"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:7 %output_addr_10 = getelementptr i32 %output, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_addr_10"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:8 %output_addr_11 = getelementptr i32 %output, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_addr_11"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:9 %output_addr_12 = getelementptr i32 %output, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_addr_12"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:10 %br_ln22 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader1:0 %indvars_iv14 = phi i8 %add_ln22, void, i8 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv14"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:1 %add_ln22 = add i8 %indvars_iv14, i8 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:2 %icmp_ln22 = icmp_eq  i8 %indvars_iv14, i8 196

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4 %br_ln22 = br i1 %icmp_ln22, void, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
:0 %zext_ln22 = zext i8 %indvars_iv14

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %fc_layer1_weights_0_addr = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_addr"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="11">
<![CDATA[
:9 %fc_layer1_weights_0_load = load i11 %fc_layer1_weights_0_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
:11 %output_load_1 = load i4 %output_addr_3

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %fc_layer1_weights_1_addr = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_addr"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="11">
<![CDATA[
:14 %fc_layer1_weights_1_load = load i11 %fc_layer1_weights_1_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
:16 %output_load_2 = load i4 %output_addr_4

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %fc_layer1_weights_2_addr = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_addr"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="11">
<![CDATA[
:19 %fc_layer1_weights_2_load = load i11 %fc_layer1_weights_2_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %fc_layer1_weights_3_addr = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_addr"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
:24 %fc_layer1_weights_3_load = load i11 %fc_layer1_weights_3_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %fc_layer1_weights_4_addr = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_addr"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="11">
<![CDATA[
:29 %fc_layer1_weights_4_load = load i11 %fc_layer1_weights_4_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %fc_layer1_weights_5_addr = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_addr"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="11">
<![CDATA[
:34 %fc_layer1_weights_5_load = load i11 %fc_layer1_weights_5_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %fc_layer1_weights_6_addr = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_addr"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="11">
<![CDATA[
:39 %fc_layer1_weights_6_load = load i11 %fc_layer1_weights_6_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %fc_layer1_weights_7_addr = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_addr"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="11">
<![CDATA[
:44 %fc_layer1_weights_7_load = load i11 %fc_layer1_weights_7_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %fc_layer1_weights_8_addr = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_addr"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="11">
<![CDATA[
:49 %fc_layer1_weights_8_load = load i11 %fc_layer1_weights_8_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %fc_layer1_weights_9_addr = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_addr"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="11">
<![CDATA[
:54 %fc_layer1_weights_9_load = load i11 %fc_layer1_weights_9_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln22_3 = zext i8 %indvars_iv14

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %pool1_out5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5

]]></Node>
<StgValue><ssdm name="pool1_out5_read"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
:7 %bitcast_ln145 = bitcast i32 %pool1_out5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="11">
<![CDATA[
:9 %fc_layer1_weights_0_load = load i11 %fc_layer1_weights_0_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %mul8 = fmul i32 %fc_layer1_weights_0_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
:11 %output_load_1 = load i4 %output_addr_3

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="11">
<![CDATA[
:14 %fc_layer1_weights_1_load = load i11 %fc_layer1_weights_1_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %mul8_0_1 = fmul i32 %fc_layer1_weights_1_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_1"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
:16 %output_load_2 = load i4 %output_addr_4

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="11">
<![CDATA[
:19 %fc_layer1_weights_2_load = load i11 %fc_layer1_weights_2_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
:21 %output_load_3 = load i4 %output_addr_5

]]></Node>
<StgValue><ssdm name="output_load_3"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
:24 %fc_layer1_weights_3_load = load i11 %fc_layer1_weights_3_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
:26 %output_load_4 = load i4 %output_addr_6

]]></Node>
<StgValue><ssdm name="output_load_4"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="11">
<![CDATA[
:29 %fc_layer1_weights_4_load = load i11 %fc_layer1_weights_4_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="11">
<![CDATA[
:34 %fc_layer1_weights_5_load = load i11 %fc_layer1_weights_5_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="11">
<![CDATA[
:39 %fc_layer1_weights_6_load = load i11 %fc_layer1_weights_6_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="11">
<![CDATA[
:44 %fc_layer1_weights_7_load = load i11 %fc_layer1_weights_7_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="11">
<![CDATA[
:49 %fc_layer1_weights_8_load = load i11 %fc_layer1_weights_8_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="11">
<![CDATA[
:54 %fc_layer1_weights_9_load = load i11 %fc_layer1_weights_9_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:60 %empty_26 = add i9 %zext_ln22_3, i9 196

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="9">
<![CDATA[
:61 %zext_ln29 = zext i9 %empty_26

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %fc_layer1_weights_0_addr_1 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
:63 %fc_layer1_weights_0_load_1 = load i11 %fc_layer1_weights_0_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %fc_layer1_weights_1_addr_1 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="11">
<![CDATA[
:67 %fc_layer1_weights_1_load_1 = load i11 %fc_layer1_weights_1_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_1"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %fc_layer1_weights_2_addr_1 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_addr_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="11">
<![CDATA[
:71 %fc_layer1_weights_2_load_1 = load i11 %fc_layer1_weights_2_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_1"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %fc_layer1_weights_3_addr_1 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="11">
<![CDATA[
:75 %fc_layer1_weights_3_load_1 = load i11 %fc_layer1_weights_3_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %fc_layer1_weights_4_addr_1 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="11">
<![CDATA[
:79 %fc_layer1_weights_4_load_1 = load i11 %fc_layer1_weights_4_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_1"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82 %fc_layer1_weights_5_addr_1 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="11">
<![CDATA[
:83 %fc_layer1_weights_5_load_1 = load i11 %fc_layer1_weights_5_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_1"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %fc_layer1_weights_6_addr_1 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="11">
<![CDATA[
:87 %fc_layer1_weights_6_load_1 = load i11 %fc_layer1_weights_6_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90 %fc_layer1_weights_7_addr_1 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="11">
<![CDATA[
:91 %fc_layer1_weights_7_load_1 = load i11 %fc_layer1_weights_7_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_1"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %fc_layer1_weights_8_addr_1 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="11">
<![CDATA[
:95 %fc_layer1_weights_8_load_1 = load i11 %fc_layer1_weights_8_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %fc_layer1_weights_9_addr_1 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="11">
<![CDATA[
:99 %fc_layer1_weights_9_load_1 = load i11 %fc_layer1_weights_9_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="8">
<![CDATA[
:1 %zext_ln22_1 = zext i8 %indvars_iv14

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="8">
<![CDATA[
:2 %zext_ln22_2 = zext i8 %indvars_iv14

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %mul8 = fmul i32 %fc_layer1_weights_0_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %mul8_0_1 = fmul i32 %fc_layer1_weights_1_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %mul8_0_2 = fmul i32 %fc_layer1_weights_2_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_2"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
:21 %output_load_3 = load i4 %output_addr_5

]]></Node>
<StgValue><ssdm name="output_load_3"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %mul8_0_3 = fmul i32 %fc_layer1_weights_3_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_3"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
:26 %output_load_4 = load i4 %output_addr_6

]]></Node>
<StgValue><ssdm name="output_load_4"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
:31 %output_load_5 = load i4 %output_addr_7

]]></Node>
<StgValue><ssdm name="output_load_5"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
:36 %output_load_6 = load i4 %output_addr_8

]]></Node>
<StgValue><ssdm name="output_load_6"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:58 %pool1_out5_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5

]]></Node>
<StgValue><ssdm name="pool1_out5_read_1"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
:63 %fc_layer1_weights_0_load_1 = load i11 %fc_layer1_weights_0_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="11">
<![CDATA[
:67 %fc_layer1_weights_1_load_1 = load i11 %fc_layer1_weights_1_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="11">
<![CDATA[
:71 %fc_layer1_weights_2_load_1 = load i11 %fc_layer1_weights_2_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="11">
<![CDATA[
:75 %fc_layer1_weights_3_load_1 = load i11 %fc_layer1_weights_3_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="11">
<![CDATA[
:79 %fc_layer1_weights_4_load_1 = load i11 %fc_layer1_weights_4_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="11">
<![CDATA[
:83 %fc_layer1_weights_5_load_1 = load i11 %fc_layer1_weights_5_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_1"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="11">
<![CDATA[
:87 %fc_layer1_weights_6_load_1 = load i11 %fc_layer1_weights_6_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="11">
<![CDATA[
:91 %fc_layer1_weights_7_load_1 = load i11 %fc_layer1_weights_7_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="11">
<![CDATA[
:95 %fc_layer1_weights_8_load_1 = load i11 %fc_layer1_weights_8_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_1"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="11">
<![CDATA[
:99 %fc_layer1_weights_9_load_1 = load i11 %fc_layer1_weights_9_addr_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_1"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:104 %empty_27 = add i10 %zext_ln22_2, i10 392

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="10">
<![CDATA[
:105 %zext_ln29_1 = zext i10 %empty_27

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %fc_layer1_weights_0_addr_2 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_addr_2"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="11">
<![CDATA[
:107 %fc_layer1_weights_0_load_2 = load i11 %fc_layer1_weights_0_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_2"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %fc_layer1_weights_1_addr_2 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_addr_2"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="11">
<![CDATA[
:111 %fc_layer1_weights_1_load_2 = load i11 %fc_layer1_weights_1_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_2"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114 %fc_layer1_weights_2_addr_2 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_addr_2"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="11">
<![CDATA[
:115 %fc_layer1_weights_2_load_2 = load i11 %fc_layer1_weights_2_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_2"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118 %fc_layer1_weights_3_addr_2 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="11">
<![CDATA[
:119 %fc_layer1_weights_3_load_2 = load i11 %fc_layer1_weights_3_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_2"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %fc_layer1_weights_4_addr_2 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="11">
<![CDATA[
:123 %fc_layer1_weights_4_load_2 = load i11 %fc_layer1_weights_4_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_2"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126 %fc_layer1_weights_5_addr_2 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_addr_2"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="11">
<![CDATA[
:127 %fc_layer1_weights_5_load_2 = load i11 %fc_layer1_weights_5_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_2"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %fc_layer1_weights_6_addr_2 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="11">
<![CDATA[
:131 %fc_layer1_weights_6_load_2 = load i11 %fc_layer1_weights_6_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_2"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134 %fc_layer1_weights_7_addr_2 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="11">
<![CDATA[
:135 %fc_layer1_weights_7_load_2 = load i11 %fc_layer1_weights_7_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_2"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138 %fc_layer1_weights_8_addr_2 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="11">
<![CDATA[
:139 %fc_layer1_weights_8_load_2 = load i11 %fc_layer1_weights_8_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_2"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142 %fc_layer1_weights_9_addr_2 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="11">
<![CDATA[
:143 %fc_layer1_weights_9_load_2 = load i11 %fc_layer1_weights_9_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="205" st_id="9" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %add = fadd i32 %output_load_1, i32 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add_0_1 = fadd i32 %output_load_2, i32 %mul8_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %mul8_0_2 = fmul i32 %fc_layer1_weights_2_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_2"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %mul8_0_3 = fmul i32 %fc_layer1_weights_3_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_3"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %mul8_0_4 = fmul i32 %fc_layer1_weights_4_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_4"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
:31 %output_load_5 = load i4 %output_addr_7

]]></Node>
<StgValue><ssdm name="output_load_5"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %mul8_0_5 = fmul i32 %fc_layer1_weights_5_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_5"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
:36 %output_load_6 = load i4 %output_addr_8

]]></Node>
<StgValue><ssdm name="output_load_6"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
:41 %output_load_7 = load i4 %output_addr_9

]]></Node>
<StgValue><ssdm name="output_load_7"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
:46 %output_load_8 = load i4 %output_addr_10

]]></Node>
<StgValue><ssdm name="output_load_8"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:102 %pool1_out5_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5

]]></Node>
<StgValue><ssdm name="pool1_out5_read_2"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="11">
<![CDATA[
:107 %fc_layer1_weights_0_load_2 = load i11 %fc_layer1_weights_0_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_2"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="11">
<![CDATA[
:111 %fc_layer1_weights_1_load_2 = load i11 %fc_layer1_weights_1_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_2"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="11">
<![CDATA[
:115 %fc_layer1_weights_2_load_2 = load i11 %fc_layer1_weights_2_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_2"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="11">
<![CDATA[
:119 %fc_layer1_weights_3_load_2 = load i11 %fc_layer1_weights_3_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_2"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="11">
<![CDATA[
:123 %fc_layer1_weights_4_load_2 = load i11 %fc_layer1_weights_4_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_2"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="11">
<![CDATA[
:127 %fc_layer1_weights_5_load_2 = load i11 %fc_layer1_weights_5_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_2"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="11">
<![CDATA[
:131 %fc_layer1_weights_6_load_2 = load i11 %fc_layer1_weights_6_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_2"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="11">
<![CDATA[
:135 %fc_layer1_weights_7_load_2 = load i11 %fc_layer1_weights_7_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_2"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="11">
<![CDATA[
:139 %fc_layer1_weights_8_load_2 = load i11 %fc_layer1_weights_8_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_2"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="11">
<![CDATA[
:143 %fc_layer1_weights_9_load_2 = load i11 %fc_layer1_weights_9_addr_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_2"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:148 %empty_28 = add i10 %zext_ln22_2, i10 588

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="10">
<![CDATA[
:149 %zext_ln29_2 = zext i10 %empty_28

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150 %fc_layer1_weights_0_addr_3 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_addr_3"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="11">
<![CDATA[
:151 %fc_layer1_weights_0_load_3 = load i11 %fc_layer1_weights_0_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_3"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154 %fc_layer1_weights_1_addr_3 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_addr_3"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="11">
<![CDATA[
:155 %fc_layer1_weights_1_load_3 = load i11 %fc_layer1_weights_1_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_3"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158 %fc_layer1_weights_2_addr_3 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_addr_3"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
:159 %fc_layer1_weights_2_load_3 = load i11 %fc_layer1_weights_2_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_3"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162 %fc_layer1_weights_3_addr_3 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_addr_3"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="11">
<![CDATA[
:163 %fc_layer1_weights_3_load_3 = load i11 %fc_layer1_weights_3_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_3"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166 %fc_layer1_weights_4_addr_3 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_addr_3"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="11">
<![CDATA[
:167 %fc_layer1_weights_4_load_3 = load i11 %fc_layer1_weights_4_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_3"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170 %fc_layer1_weights_5_addr_3 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_addr_3"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="11">
<![CDATA[
:171 %fc_layer1_weights_5_load_3 = load i11 %fc_layer1_weights_5_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_3"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174 %fc_layer1_weights_6_addr_3 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_addr_3"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="11">
<![CDATA[
:175 %fc_layer1_weights_6_load_3 = load i11 %fc_layer1_weights_6_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_3"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178 %fc_layer1_weights_7_addr_3 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
:179 %fc_layer1_weights_7_load_3 = load i11 %fc_layer1_weights_7_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_3"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182 %fc_layer1_weights_8_addr_3 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_addr_3"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="11">
<![CDATA[
:183 %fc_layer1_weights_8_load_3 = load i11 %fc_layer1_weights_8_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_3"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186 %fc_layer1_weights_9_addr_3 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_addr_3"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="11">
<![CDATA[
:187 %fc_layer1_weights_9_load_3 = load i11 %fc_layer1_weights_9_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="248" st_id="10" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %add = fadd i32 %output_load_1, i32 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %add_0_1 = fadd i32 %output_load_2, i32 %mul8_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %add_0_2 = fadd i32 %output_load_3, i32 %mul8_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %add_0_3 = fadd i32 %output_load_4, i32 %mul8_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30 %mul8_0_4 = fmul i32 %fc_layer1_weights_4_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_4"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %mul8_0_5 = fmul i32 %fc_layer1_weights_5_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_5"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %mul8_0_6 = fmul i32 %fc_layer1_weights_6_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_6"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
:41 %output_load_7 = load i4 %output_addr_9

]]></Node>
<StgValue><ssdm name="output_load_7"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %mul8_0_7 = fmul i32 %fc_layer1_weights_7_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_7"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
:46 %output_load_8 = load i4 %output_addr_10

]]></Node>
<StgValue><ssdm name="output_load_8"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="4">
<![CDATA[
:51 %output_load_9 = load i4 %output_addr_11

]]></Node>
<StgValue><ssdm name="output_load_9"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
:56 %output_load_10 = load i4 %output_addr_12

]]></Node>
<StgValue><ssdm name="output_load_10"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:146 %pool1_out5_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5

]]></Node>
<StgValue><ssdm name="pool1_out5_read_3"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="11">
<![CDATA[
:151 %fc_layer1_weights_0_load_3 = load i11 %fc_layer1_weights_0_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_3"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="11">
<![CDATA[
:155 %fc_layer1_weights_1_load_3 = load i11 %fc_layer1_weights_1_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_3"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
:159 %fc_layer1_weights_2_load_3 = load i11 %fc_layer1_weights_2_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_3"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="11">
<![CDATA[
:163 %fc_layer1_weights_3_load_3 = load i11 %fc_layer1_weights_3_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_3"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="11">
<![CDATA[
:167 %fc_layer1_weights_4_load_3 = load i11 %fc_layer1_weights_4_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_3"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="11">
<![CDATA[
:171 %fc_layer1_weights_5_load_3 = load i11 %fc_layer1_weights_5_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_3"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="11">
<![CDATA[
:175 %fc_layer1_weights_6_load_3 = load i11 %fc_layer1_weights_6_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_3"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
:179 %fc_layer1_weights_7_load_3 = load i11 %fc_layer1_weights_7_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_3"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="11">
<![CDATA[
:183 %fc_layer1_weights_8_load_3 = load i11 %fc_layer1_weights_8_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_3"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="11">
<![CDATA[
:187 %fc_layer1_weights_9_load_3 = load i11 %fc_layer1_weights_9_addr_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_3"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:192 %empty_29 = add i9 %zext_ln22_3, i9 272

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="9">
<![CDATA[
:193 %sext_ln29 = sext i9 %empty_29

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="10">
<![CDATA[
:194 %zext_ln29_3 = zext i10 %sext_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %fc_layer1_weights_0_addr_4 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_addr_4"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="11">
<![CDATA[
:196 %fc_layer1_weights_0_load_4 = load i11 %fc_layer1_weights_0_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_4"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %fc_layer1_weights_1_addr_4 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_addr_4"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="11">
<![CDATA[
:200 %fc_layer1_weights_1_load_4 = load i11 %fc_layer1_weights_1_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_4"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %fc_layer1_weights_2_addr_4 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_addr_4"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="11">
<![CDATA[
:204 %fc_layer1_weights_2_load_4 = load i11 %fc_layer1_weights_2_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_4"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207 %fc_layer1_weights_3_addr_4 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_addr_4"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="11">
<![CDATA[
:208 %fc_layer1_weights_3_load_4 = load i11 %fc_layer1_weights_3_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_4"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %fc_layer1_weights_4_addr_4 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_addr_4"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="11">
<![CDATA[
:212 %fc_layer1_weights_4_load_4 = load i11 %fc_layer1_weights_4_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_4"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %fc_layer1_weights_5_addr_4 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_addr_4"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="11">
<![CDATA[
:216 %fc_layer1_weights_5_load_4 = load i11 %fc_layer1_weights_5_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_4"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219 %fc_layer1_weights_6_addr_4 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_addr_4"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="11">
<![CDATA[
:220 %fc_layer1_weights_6_load_4 = load i11 %fc_layer1_weights_6_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_4"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223 %fc_layer1_weights_7_addr_4 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_addr_4"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="11">
<![CDATA[
:224 %fc_layer1_weights_7_load_4 = load i11 %fc_layer1_weights_7_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_4"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %fc_layer1_weights_8_addr_4 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_addr_4"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="11">
<![CDATA[
:228 %fc_layer1_weights_8_load_4 = load i11 %fc_layer1_weights_8_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_4"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231 %fc_layer1_weights_9_addr_4 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_addr_4"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="11">
<![CDATA[
:232 %fc_layer1_weights_9_load_4 = load i11 %fc_layer1_weights_9_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="294" st_id="11" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %add_0_2 = fadd i32 %output_load_3, i32 %mul8_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27 %add_0_3 = fadd i32 %output_load_4, i32 %mul8_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %add_0_4 = fadd i32 %output_load_5, i32 %mul8_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %add_0_5 = fadd i32 %output_load_6, i32 %mul8_0_5

]]></Node>
<StgValue><ssdm name="add_0_5"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %mul8_0_6 = fmul i32 %fc_layer1_weights_6_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_6"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %mul8_0_7 = fmul i32 %fc_layer1_weights_7_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_7"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %mul8_0_8 = fmul i32 %fc_layer1_weights_8_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_8"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="4">
<![CDATA[
:51 %output_load_9 = load i4 %output_addr_11

]]></Node>
<StgValue><ssdm name="output_load_9"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %mul8_0_9 = fmul i32 %fc_layer1_weights_9_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_9"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
:56 %output_load_10 = load i4 %output_addr_12

]]></Node>
<StgValue><ssdm name="output_load_10"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:190 %pool1_out5_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5

]]></Node>
<StgValue><ssdm name="pool1_out5_read_4"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="11">
<![CDATA[
:196 %fc_layer1_weights_0_load_4 = load i11 %fc_layer1_weights_0_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_4"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="11">
<![CDATA[
:200 %fc_layer1_weights_1_load_4 = load i11 %fc_layer1_weights_1_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_4"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="11">
<![CDATA[
:204 %fc_layer1_weights_2_load_4 = load i11 %fc_layer1_weights_2_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_4"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="11">
<![CDATA[
:208 %fc_layer1_weights_3_load_4 = load i11 %fc_layer1_weights_3_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_4"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="11">
<![CDATA[
:212 %fc_layer1_weights_4_load_4 = load i11 %fc_layer1_weights_4_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_4"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="11">
<![CDATA[
:216 %fc_layer1_weights_5_load_4 = load i11 %fc_layer1_weights_5_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_4"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="11">
<![CDATA[
:220 %fc_layer1_weights_6_load_4 = load i11 %fc_layer1_weights_6_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_4"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="11">
<![CDATA[
:224 %fc_layer1_weights_7_load_4 = load i11 %fc_layer1_weights_7_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_4"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="11">
<![CDATA[
:228 %fc_layer1_weights_8_load_4 = load i11 %fc_layer1_weights_8_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_4"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="11">
<![CDATA[
:232 %fc_layer1_weights_9_load_4 = load i11 %fc_layer1_weights_9_addr_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_4"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:237 %empty_30 = add i11 %zext_ln22_1, i11 980

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="11">
<![CDATA[
:238 %zext_ln29_4 = zext i11 %empty_30

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %fc_layer1_weights_0_addr_5 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_addr_5"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="11">
<![CDATA[
:240 %fc_layer1_weights_0_load_5 = load i11 %fc_layer1_weights_0_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_5"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243 %fc_layer1_weights_1_addr_5 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_addr_5"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="11">
<![CDATA[
:244 %fc_layer1_weights_1_load_5 = load i11 %fc_layer1_weights_1_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_5"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247 %fc_layer1_weights_2_addr_5 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_addr_5"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="11">
<![CDATA[
:248 %fc_layer1_weights_2_load_5 = load i11 %fc_layer1_weights_2_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_5"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %fc_layer1_weights_3_addr_5 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_addr_5"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="11">
<![CDATA[
:252 %fc_layer1_weights_3_load_5 = load i11 %fc_layer1_weights_3_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_5"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255 %fc_layer1_weights_4_addr_5 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_addr_5"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="11">
<![CDATA[
:256 %fc_layer1_weights_4_load_5 = load i11 %fc_layer1_weights_4_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_5"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %fc_layer1_weights_5_addr_5 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_addr_5"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="11">
<![CDATA[
:260 %fc_layer1_weights_5_load_5 = load i11 %fc_layer1_weights_5_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_5"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263 %fc_layer1_weights_6_addr_5 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_addr_5"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="11">
<![CDATA[
:264 %fc_layer1_weights_6_load_5 = load i11 %fc_layer1_weights_6_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_5"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267 %fc_layer1_weights_7_addr_5 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_addr_5"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="11">
<![CDATA[
:268 %fc_layer1_weights_7_load_5 = load i11 %fc_layer1_weights_7_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_5"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %fc_layer1_weights_8_addr_5 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_addr_5"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="11">
<![CDATA[
:272 %fc_layer1_weights_8_load_5 = load i11 %fc_layer1_weights_8_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_5"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %fc_layer1_weights_9_addr_5 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_addr_5"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="11">
<![CDATA[
:276 %fc_layer1_weights_9_load_5 = load i11 %fc_layer1_weights_9_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="337" st_id="12" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %add_0_4 = fadd i32 %output_load_5, i32 %mul8_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %add_0_5 = fadd i32 %output_load_6, i32 %mul8_0_5

]]></Node>
<StgValue><ssdm name="add_0_5"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %add_0_6 = fadd i32 %output_load_7, i32 %mul8_0_6

]]></Node>
<StgValue><ssdm name="add_0_6"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %add_0_7 = fadd i32 %output_load_8, i32 %mul8_0_7

]]></Node>
<StgValue><ssdm name="add_0_7"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %mul8_0_8 = fmul i32 %fc_layer1_weights_8_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_8"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %mul8_0_9 = fmul i32 %fc_layer1_weights_9_load, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="mul8_0_9"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:59 %bitcast_ln145_1 = bitcast i32 %pool1_out5_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln145_1"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64 %mul8_1 = fmul i32 %fc_layer1_weights_0_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68 %mul8_1_1 = fmul i32 %fc_layer1_weights_1_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_1"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:235 %pool1_out5_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5

]]></Node>
<StgValue><ssdm name="pool1_out5_read_5"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="11">
<![CDATA[
:240 %fc_layer1_weights_0_load_5 = load i11 %fc_layer1_weights_0_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_5"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="11">
<![CDATA[
:244 %fc_layer1_weights_1_load_5 = load i11 %fc_layer1_weights_1_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_5"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="11">
<![CDATA[
:248 %fc_layer1_weights_2_load_5 = load i11 %fc_layer1_weights_2_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_5"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="11">
<![CDATA[
:252 %fc_layer1_weights_3_load_5 = load i11 %fc_layer1_weights_3_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_5"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="11">
<![CDATA[
:256 %fc_layer1_weights_4_load_5 = load i11 %fc_layer1_weights_4_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_5"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="11">
<![CDATA[
:260 %fc_layer1_weights_5_load_5 = load i11 %fc_layer1_weights_5_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_5"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="11">
<![CDATA[
:264 %fc_layer1_weights_6_load_5 = load i11 %fc_layer1_weights_6_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_5"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="11">
<![CDATA[
:268 %fc_layer1_weights_7_load_5 = load i11 %fc_layer1_weights_7_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_5"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="11">
<![CDATA[
:272 %fc_layer1_weights_8_load_5 = load i11 %fc_layer1_weights_8_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_5"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="11">
<![CDATA[
:276 %fc_layer1_weights_9_load_5 = load i11 %fc_layer1_weights_9_addr_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_5"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:281 %empty_31 = add i11 %zext_ln22_1, i11 1176

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="11">
<![CDATA[
:282 %zext_ln29_5 = zext i11 %empty_31

]]></Node>
<StgValue><ssdm name="zext_ln29_5"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %fc_layer1_weights_0_addr_6 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_addr_6"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="11">
<![CDATA[
:284 %fc_layer1_weights_0_load_6 = load i11 %fc_layer1_weights_0_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_6"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %fc_layer1_weights_1_addr_6 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_addr_6"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="11">
<![CDATA[
:288 %fc_layer1_weights_1_load_6 = load i11 %fc_layer1_weights_1_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_6"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291 %fc_layer1_weights_2_addr_6 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_addr_6"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="11">
<![CDATA[
:292 %fc_layer1_weights_2_load_6 = load i11 %fc_layer1_weights_2_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_6"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295 %fc_layer1_weights_3_addr_6 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_addr_6"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="11">
<![CDATA[
:296 %fc_layer1_weights_3_load_6 = load i11 %fc_layer1_weights_3_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_6"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299 %fc_layer1_weights_4_addr_6 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_addr_6"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="11">
<![CDATA[
:300 %fc_layer1_weights_4_load_6 = load i11 %fc_layer1_weights_4_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_6"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %fc_layer1_weights_5_addr_6 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_addr_6"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="11">
<![CDATA[
:304 %fc_layer1_weights_5_load_6 = load i11 %fc_layer1_weights_5_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_6"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307 %fc_layer1_weights_6_addr_6 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_addr_6"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="11">
<![CDATA[
:308 %fc_layer1_weights_6_load_6 = load i11 %fc_layer1_weights_6_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_6"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311 %fc_layer1_weights_7_addr_6 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_addr_6"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="11">
<![CDATA[
:312 %fc_layer1_weights_7_load_6 = load i11 %fc_layer1_weights_7_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_6"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315 %fc_layer1_weights_8_addr_6 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_addr_6"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
:316 %fc_layer1_weights_8_load_6 = load i11 %fc_layer1_weights_8_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_6"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319 %fc_layer1_weights_9_addr_6 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_addr_6"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="11">
<![CDATA[
:320 %fc_layer1_weights_9_load_6 = load i11 %fc_layer1_weights_9_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="379" st_id="13" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %add_0_6 = fadd i32 %output_load_7, i32 %mul8_0_6

]]></Node>
<StgValue><ssdm name="add_0_6"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %add_0_7 = fadd i32 %output_load_8, i32 %mul8_0_7

]]></Node>
<StgValue><ssdm name="add_0_7"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_0_8 = fadd i32 %output_load_9, i32 %mul8_0_8

]]></Node>
<StgValue><ssdm name="add_0_8"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57 %add_0_9 = fadd i32 %output_load_10, i32 %mul8_0_9

]]></Node>
<StgValue><ssdm name="add_0_9"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64 %mul8_1 = fmul i32 %fc_layer1_weights_0_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68 %mul8_1_1 = fmul i32 %fc_layer1_weights_1_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_1"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72 %mul8_1_2 = fmul i32 %fc_layer1_weights_2_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_2"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76 %mul8_1_3 = fmul i32 %fc_layer1_weights_3_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_3"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:279 %pool1_out5_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5

]]></Node>
<StgValue><ssdm name="pool1_out5_read_6"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="11">
<![CDATA[
:284 %fc_layer1_weights_0_load_6 = load i11 %fc_layer1_weights_0_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_6"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="11">
<![CDATA[
:288 %fc_layer1_weights_1_load_6 = load i11 %fc_layer1_weights_1_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_6"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="11">
<![CDATA[
:292 %fc_layer1_weights_2_load_6 = load i11 %fc_layer1_weights_2_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_6"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="11">
<![CDATA[
:296 %fc_layer1_weights_3_load_6 = load i11 %fc_layer1_weights_3_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_6"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="11">
<![CDATA[
:300 %fc_layer1_weights_4_load_6 = load i11 %fc_layer1_weights_4_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_6"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="11">
<![CDATA[
:304 %fc_layer1_weights_5_load_6 = load i11 %fc_layer1_weights_5_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_6"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="11">
<![CDATA[
:308 %fc_layer1_weights_6_load_6 = load i11 %fc_layer1_weights_6_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_6"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="11">
<![CDATA[
:312 %fc_layer1_weights_7_load_6 = load i11 %fc_layer1_weights_7_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_6"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
:316 %fc_layer1_weights_8_load_6 = load i11 %fc_layer1_weights_8_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_6"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="11">
<![CDATA[
:320 %fc_layer1_weights_9_load_6 = load i11 %fc_layer1_weights_9_addr_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_6"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:325 %empty_32 = add i11 %zext_ln22_1, i11 1372

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="11">
<![CDATA[
:326 %zext_ln29_6 = zext i11 %empty_32

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327 %fc_layer1_weights_0_addr_7 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_addr_7"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="11">
<![CDATA[
:328 %fc_layer1_weights_0_load_7 = load i11 %fc_layer1_weights_0_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_7"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332 %fc_layer1_weights_1_addr_7 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_addr_7"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="11">
<![CDATA[
:333 %fc_layer1_weights_1_load_7 = load i11 %fc_layer1_weights_1_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_7"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337 %fc_layer1_weights_2_addr_7 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_addr_7"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="11">
<![CDATA[
:338 %fc_layer1_weights_2_load_7 = load i11 %fc_layer1_weights_2_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_7"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:342 %fc_layer1_weights_3_addr_7 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_addr_7"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="11">
<![CDATA[
:343 %fc_layer1_weights_3_load_7 = load i11 %fc_layer1_weights_3_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_7"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347 %fc_layer1_weights_4_addr_7 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_addr_7"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="11">
<![CDATA[
:348 %fc_layer1_weights_4_load_7 = load i11 %fc_layer1_weights_4_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_7"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:352 %fc_layer1_weights_5_addr_7 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_addr_7"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="11">
<![CDATA[
:353 %fc_layer1_weights_5_load_7 = load i11 %fc_layer1_weights_5_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_7"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:357 %fc_layer1_weights_6_addr_7 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_addr_7"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="11">
<![CDATA[
:358 %fc_layer1_weights_6_load_7 = load i11 %fc_layer1_weights_6_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_7"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:362 %fc_layer1_weights_7_addr_7 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_addr_7"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="11">
<![CDATA[
:363 %fc_layer1_weights_7_load_7 = load i11 %fc_layer1_weights_7_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_7"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367 %fc_layer1_weights_8_addr_7 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_addr_7"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="11">
<![CDATA[
:368 %fc_layer1_weights_8_load_7 = load i11 %fc_layer1_weights_8_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_7"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:372 %fc_layer1_weights_9_addr_7 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_addr_7"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="11">
<![CDATA[
:373 %fc_layer1_weights_9_load_7 = load i11 %fc_layer1_weights_9_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="420" st_id="14" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_0_8 = fadd i32 %output_load_9, i32 %mul8_0_8

]]></Node>
<StgValue><ssdm name="add_0_8"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57 %add_0_9 = fadd i32 %output_load_10, i32 %mul8_0_9

]]></Node>
<StgValue><ssdm name="add_0_9"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65 %add_1 = fadd i32 %add, i32 %mul8_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69 %add_1_1 = fadd i32 %add_0_1, i32 %mul8_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72 %mul8_1_2 = fmul i32 %fc_layer1_weights_2_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_2"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76 %mul8_1_3 = fmul i32 %fc_layer1_weights_3_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_3"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80 %mul8_1_4 = fmul i32 %fc_layer1_weights_4_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_4"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84 %mul8_1_5 = fmul i32 %fc_layer1_weights_5_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_5"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:323 %pool1_out5_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5

]]></Node>
<StgValue><ssdm name="pool1_out5_read_7"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="11">
<![CDATA[
:328 %fc_layer1_weights_0_load_7 = load i11 %fc_layer1_weights_0_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_0_load_7"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="11">
<![CDATA[
:333 %fc_layer1_weights_1_load_7 = load i11 %fc_layer1_weights_1_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_1_load_7"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="11">
<![CDATA[
:338 %fc_layer1_weights_2_load_7 = load i11 %fc_layer1_weights_2_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_2_load_7"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="11">
<![CDATA[
:343 %fc_layer1_weights_3_load_7 = load i11 %fc_layer1_weights_3_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_3_load_7"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="11">
<![CDATA[
:348 %fc_layer1_weights_4_load_7 = load i11 %fc_layer1_weights_4_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_4_load_7"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="11">
<![CDATA[
:353 %fc_layer1_weights_5_load_7 = load i11 %fc_layer1_weights_5_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_5_load_7"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="11">
<![CDATA[
:358 %fc_layer1_weights_6_load_7 = load i11 %fc_layer1_weights_6_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_6_load_7"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="11">
<![CDATA[
:363 %fc_layer1_weights_7_load_7 = load i11 %fc_layer1_weights_7_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_7_load_7"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="11">
<![CDATA[
:368 %fc_layer1_weights_8_load_7 = load i11 %fc_layer1_weights_8_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_8_load_7"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="11">
<![CDATA[
:373 %fc_layer1_weights_9_load_7 = load i11 %fc_layer1_weights_9_addr_7

]]></Node>
<StgValue><ssdm name="fc_layer1_weights_9_load_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="439" st_id="15" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65 %add_1 = fadd i32 %add, i32 %mul8_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69 %add_1_1 = fadd i32 %add_0_1, i32 %mul8_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73 %add_1_2 = fadd i32 %add_0_2, i32 %mul8_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77 %add_1_3 = fadd i32 %add_0_3, i32 %mul8_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80 %mul8_1_4 = fmul i32 %fc_layer1_weights_4_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_4"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84 %mul8_1_5 = fmul i32 %fc_layer1_weights_5_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_5"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88 %mul8_1_6 = fmul i32 %fc_layer1_weights_6_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_6"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92 %mul8_1_7 = fmul i32 %fc_layer1_weights_7_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="447" st_id="16" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73 %add_1_2 = fadd i32 %add_0_2, i32 %mul8_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77 %add_1_3 = fadd i32 %add_0_3, i32 %mul8_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81 %add_1_4 = fadd i32 %add_0_4, i32 %mul8_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85 %add_1_5 = fadd i32 %add_0_5, i32 %mul8_1_5

]]></Node>
<StgValue><ssdm name="add_1_5"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88 %mul8_1_6 = fmul i32 %fc_layer1_weights_6_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_6"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92 %mul8_1_7 = fmul i32 %fc_layer1_weights_7_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_7"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96 %mul8_1_8 = fmul i32 %fc_layer1_weights_8_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_8"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100 %mul8_1_9 = fmul i32 %fc_layer1_weights_9_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="455" st_id="17" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81 %add_1_4 = fadd i32 %add_0_4, i32 %mul8_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85 %add_1_5 = fadd i32 %add_0_5, i32 %mul8_1_5

]]></Node>
<StgValue><ssdm name="add_1_5"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89 %add_1_6 = fadd i32 %add_0_6, i32 %mul8_1_6

]]></Node>
<StgValue><ssdm name="add_1_6"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93 %add_1_7 = fadd i32 %add_0_7, i32 %mul8_1_7

]]></Node>
<StgValue><ssdm name="add_1_7"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96 %mul8_1_8 = fmul i32 %fc_layer1_weights_8_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_8"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100 %mul8_1_9 = fmul i32 %fc_layer1_weights_9_load_1, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="mul8_1_9"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
:103 %bitcast_ln145_2 = bitcast i32 %pool1_out5_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln145_2"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108 %mul8_2 = fmul i32 %fc_layer1_weights_0_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112 %mul8_2_1 = fmul i32 %fc_layer1_weights_1_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="464" st_id="18" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89 %add_1_6 = fadd i32 %add_0_6, i32 %mul8_1_6

]]></Node>
<StgValue><ssdm name="add_1_6"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93 %add_1_7 = fadd i32 %add_0_7, i32 %mul8_1_7

]]></Node>
<StgValue><ssdm name="add_1_7"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97 %add_1_8 = fadd i32 %add_0_8, i32 %mul8_1_8

]]></Node>
<StgValue><ssdm name="add_1_8"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101 %add_1_9 = fadd i32 %add_0_9, i32 %mul8_1_9

]]></Node>
<StgValue><ssdm name="add_1_9"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108 %mul8_2 = fmul i32 %fc_layer1_weights_0_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2"/></StgValue>
</operation>

<operation id="469" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112 %mul8_2_1 = fmul i32 %fc_layer1_weights_1_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_1"/></StgValue>
</operation>

<operation id="470" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116 %mul8_2_2 = fmul i32 %fc_layer1_weights_2_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_2"/></StgValue>
</operation>

<operation id="471" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120 %mul8_2_3 = fmul i32 %fc_layer1_weights_3_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="472" st_id="19" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97 %add_1_8 = fadd i32 %add_0_8, i32 %mul8_1_8

]]></Node>
<StgValue><ssdm name="add_1_8"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101 %add_1_9 = fadd i32 %add_0_9, i32 %mul8_1_9

]]></Node>
<StgValue><ssdm name="add_1_9"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109 %add_2 = fadd i32 %add_1, i32 %mul8_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113 %add_2_1 = fadd i32 %add_1_1, i32 %mul8_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116 %mul8_2_2 = fmul i32 %fc_layer1_weights_2_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_2"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120 %mul8_2_3 = fmul i32 %fc_layer1_weights_3_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_3"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124 %mul8_2_4 = fmul i32 %fc_layer1_weights_4_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_4"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128 %mul8_2_5 = fmul i32 %fc_layer1_weights_5_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="480" st_id="20" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109 %add_2 = fadd i32 %add_1, i32 %mul8_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113 %add_2_1 = fadd i32 %add_1_1, i32 %mul8_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117 %add_2_2 = fadd i32 %add_1_2, i32 %mul8_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121 %add_2_3 = fadd i32 %add_1_3, i32 %mul8_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124 %mul8_2_4 = fmul i32 %fc_layer1_weights_4_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_4"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128 %mul8_2_5 = fmul i32 %fc_layer1_weights_5_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_5"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132 %mul8_2_6 = fmul i32 %fc_layer1_weights_6_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_6"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136 %mul8_2_7 = fmul i32 %fc_layer1_weights_7_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="488" st_id="21" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117 %add_2_2 = fadd i32 %add_1_2, i32 %mul8_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121 %add_2_3 = fadd i32 %add_1_3, i32 %mul8_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125 %add_2_4 = fadd i32 %add_1_4, i32 %mul8_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129 %add_2_5 = fadd i32 %add_1_5, i32 %mul8_2_5

]]></Node>
<StgValue><ssdm name="add_2_5"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132 %mul8_2_6 = fmul i32 %fc_layer1_weights_6_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_6"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136 %mul8_2_7 = fmul i32 %fc_layer1_weights_7_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_7"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140 %mul8_2_8 = fmul i32 %fc_layer1_weights_8_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_8"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144 %mul8_2_9 = fmul i32 %fc_layer1_weights_9_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="496" st_id="22" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125 %add_2_4 = fadd i32 %add_1_4, i32 %mul8_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>

<operation id="497" st_id="22" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129 %add_2_5 = fadd i32 %add_1_5, i32 %mul8_2_5

]]></Node>
<StgValue><ssdm name="add_2_5"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133 %add_2_6 = fadd i32 %add_1_6, i32 %mul8_2_6

]]></Node>
<StgValue><ssdm name="add_2_6"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137 %add_2_7 = fadd i32 %add_1_7, i32 %mul8_2_7

]]></Node>
<StgValue><ssdm name="add_2_7"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140 %mul8_2_8 = fmul i32 %fc_layer1_weights_8_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_8"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144 %mul8_2_9 = fmul i32 %fc_layer1_weights_9_load_2, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="mul8_2_9"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
:147 %bitcast_ln145_3 = bitcast i32 %pool1_out5_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln145_3"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152 %mul8_3 = fmul i32 %fc_layer1_weights_0_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:156 %mul8_3_1 = fmul i32 %fc_layer1_weights_1_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="505" st_id="23" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133 %add_2_6 = fadd i32 %add_1_6, i32 %mul8_2_6

]]></Node>
<StgValue><ssdm name="add_2_6"/></StgValue>
</operation>

<operation id="506" st_id="23" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137 %add_2_7 = fadd i32 %add_1_7, i32 %mul8_2_7

]]></Node>
<StgValue><ssdm name="add_2_7"/></StgValue>
</operation>

<operation id="507" st_id="23" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141 %add_2_8 = fadd i32 %add_1_8, i32 %mul8_2_8

]]></Node>
<StgValue><ssdm name="add_2_8"/></StgValue>
</operation>

<operation id="508" st_id="23" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145 %add_2_9 = fadd i32 %add_1_9, i32 %mul8_2_9

]]></Node>
<StgValue><ssdm name="add_2_9"/></StgValue>
</operation>

<operation id="509" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152 %mul8_3 = fmul i32 %fc_layer1_weights_0_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3"/></StgValue>
</operation>

<operation id="510" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:156 %mul8_3_1 = fmul i32 %fc_layer1_weights_1_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_1"/></StgValue>
</operation>

<operation id="511" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160 %mul8_3_2 = fmul i32 %fc_layer1_weights_2_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_2"/></StgValue>
</operation>

<operation id="512" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164 %mul8_3_3 = fmul i32 %fc_layer1_weights_3_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="513" st_id="24" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141 %add_2_8 = fadd i32 %add_1_8, i32 %mul8_2_8

]]></Node>
<StgValue><ssdm name="add_2_8"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145 %add_2_9 = fadd i32 %add_1_9, i32 %mul8_2_9

]]></Node>
<StgValue><ssdm name="add_2_9"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153 %add_3 = fadd i32 %add_2, i32 %mul8_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157 %add_3_1 = fadd i32 %add_2_1, i32 %mul8_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160 %mul8_3_2 = fmul i32 %fc_layer1_weights_2_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_2"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:164 %mul8_3_3 = fmul i32 %fc_layer1_weights_3_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_3"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168 %mul8_3_4 = fmul i32 %fc_layer1_weights_4_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_4"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172 %mul8_3_5 = fmul i32 %fc_layer1_weights_5_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="521" st_id="25" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153 %add_3 = fadd i32 %add_2, i32 %mul8_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157 %add_3_1 = fadd i32 %add_2_1, i32 %mul8_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161 %add_3_2 = fadd i32 %add_2_2, i32 %mul8_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165 %add_3_3 = fadd i32 %add_2_3, i32 %mul8_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168 %mul8_3_4 = fmul i32 %fc_layer1_weights_4_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_4"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172 %mul8_3_5 = fmul i32 %fc_layer1_weights_5_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_5"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176 %mul8_3_6 = fmul i32 %fc_layer1_weights_6_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_6"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:180 %mul8_3_7 = fmul i32 %fc_layer1_weights_7_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="529" st_id="26" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161 %add_3_2 = fadd i32 %add_2_2, i32 %mul8_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>

<operation id="530" st_id="26" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165 %add_3_3 = fadd i32 %add_2_3, i32 %mul8_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>

<operation id="531" st_id="26" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:169 %add_3_4 = fadd i32 %add_2_4, i32 %mul8_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>

<operation id="532" st_id="26" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173 %add_3_5 = fadd i32 %add_2_5, i32 %mul8_3_5

]]></Node>
<StgValue><ssdm name="add_3_5"/></StgValue>
</operation>

<operation id="533" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176 %mul8_3_6 = fmul i32 %fc_layer1_weights_6_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_6"/></StgValue>
</operation>

<operation id="534" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:180 %mul8_3_7 = fmul i32 %fc_layer1_weights_7_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_7"/></StgValue>
</operation>

<operation id="535" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184 %mul8_3_8 = fmul i32 %fc_layer1_weights_8_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_8"/></StgValue>
</operation>

<operation id="536" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188 %mul8_3_9 = fmul i32 %fc_layer1_weights_9_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="537" st_id="27" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:169 %add_3_4 = fadd i32 %add_2_4, i32 %mul8_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173 %add_3_5 = fadd i32 %add_2_5, i32 %mul8_3_5

]]></Node>
<StgValue><ssdm name="add_3_5"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177 %add_3_6 = fadd i32 %add_2_6, i32 %mul8_3_6

]]></Node>
<StgValue><ssdm name="add_3_6"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:181 %add_3_7 = fadd i32 %add_2_7, i32 %mul8_3_7

]]></Node>
<StgValue><ssdm name="add_3_7"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184 %mul8_3_8 = fmul i32 %fc_layer1_weights_8_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_8"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188 %mul8_3_9 = fmul i32 %fc_layer1_weights_9_load_3, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="mul8_3_9"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
:191 %bitcast_ln145_4 = bitcast i32 %pool1_out5_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln145_4"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:197 %mul8_4 = fmul i32 %fc_layer1_weights_0_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201 %mul8_4_1 = fmul i32 %fc_layer1_weights_1_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="546" st_id="28" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177 %add_3_6 = fadd i32 %add_2_6, i32 %mul8_3_6

]]></Node>
<StgValue><ssdm name="add_3_6"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:181 %add_3_7 = fadd i32 %add_2_7, i32 %mul8_3_7

]]></Node>
<StgValue><ssdm name="add_3_7"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185 %add_3_8 = fadd i32 %add_2_8, i32 %mul8_3_8

]]></Node>
<StgValue><ssdm name="add_3_8"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189 %add_3_9 = fadd i32 %add_2_9, i32 %mul8_3_9

]]></Node>
<StgValue><ssdm name="add_3_9"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:197 %mul8_4 = fmul i32 %fc_layer1_weights_0_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201 %mul8_4_1 = fmul i32 %fc_layer1_weights_1_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_1"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205 %mul8_4_2 = fmul i32 %fc_layer1_weights_2_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_2"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:209 %mul8_4_3 = fmul i32 %fc_layer1_weights_3_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="554" st_id="29" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185 %add_3_8 = fadd i32 %add_2_8, i32 %mul8_3_8

]]></Node>
<StgValue><ssdm name="add_3_8"/></StgValue>
</operation>

<operation id="555" st_id="29" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189 %add_3_9 = fadd i32 %add_2_9, i32 %mul8_3_9

]]></Node>
<StgValue><ssdm name="add_3_9"/></StgValue>
</operation>

<operation id="556" st_id="29" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198 %add_4 = fadd i32 %add_3, i32 %mul8_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="557" st_id="29" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202 %add_4_1 = fadd i32 %add_3_1, i32 %mul8_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>

<operation id="558" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205 %mul8_4_2 = fmul i32 %fc_layer1_weights_2_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_2"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:209 %mul8_4_3 = fmul i32 %fc_layer1_weights_3_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_3"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:213 %mul8_4_4 = fmul i32 %fc_layer1_weights_4_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_4"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:217 %mul8_4_5 = fmul i32 %fc_layer1_weights_5_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="562" st_id="30" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198 %add_4 = fadd i32 %add_3, i32 %mul8_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="563" st_id="30" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202 %add_4_1 = fadd i32 %add_3_1, i32 %mul8_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>

<operation id="564" st_id="30" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206 %add_4_2 = fadd i32 %add_3_2, i32 %mul8_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>

<operation id="565" st_id="30" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210 %add_4_3 = fadd i32 %add_3_3, i32 %mul8_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>

<operation id="566" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:213 %mul8_4_4 = fmul i32 %fc_layer1_weights_4_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_4"/></StgValue>
</operation>

<operation id="567" st_id="30" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:217 %mul8_4_5 = fmul i32 %fc_layer1_weights_5_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_5"/></StgValue>
</operation>

<operation id="568" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221 %mul8_4_6 = fmul i32 %fc_layer1_weights_6_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_6"/></StgValue>
</operation>

<operation id="569" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:225 %mul8_4_7 = fmul i32 %fc_layer1_weights_7_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="570" st_id="31" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206 %add_4_2 = fadd i32 %add_3_2, i32 %mul8_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:210 %add_4_3 = fadd i32 %add_3_3, i32 %mul8_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214 %add_4_4 = fadd i32 %add_3_4, i32 %mul8_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218 %add_4_5 = fadd i32 %add_3_5, i32 %mul8_4_5

]]></Node>
<StgValue><ssdm name="add_4_5"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:221 %mul8_4_6 = fmul i32 %fc_layer1_weights_6_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_6"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:225 %mul8_4_7 = fmul i32 %fc_layer1_weights_7_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_7"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:229 %mul8_4_8 = fmul i32 %fc_layer1_weights_8_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_8"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233 %mul8_4_9 = fmul i32 %fc_layer1_weights_9_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="578" st_id="32" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214 %add_4_4 = fadd i32 %add_3_4, i32 %mul8_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218 %add_4_5 = fadd i32 %add_3_5, i32 %mul8_4_5

]]></Node>
<StgValue><ssdm name="add_4_5"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222 %add_4_6 = fadd i32 %add_3_6, i32 %mul8_4_6

]]></Node>
<StgValue><ssdm name="add_4_6"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226 %add_4_7 = fadd i32 %add_3_7, i32 %mul8_4_7

]]></Node>
<StgValue><ssdm name="add_4_7"/></StgValue>
</operation>

<operation id="582" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:229 %mul8_4_8 = fmul i32 %fc_layer1_weights_8_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_8"/></StgValue>
</operation>

<operation id="583" st_id="32" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233 %mul8_4_9 = fmul i32 %fc_layer1_weights_9_load_4, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="mul8_4_9"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
:236 %bitcast_ln145_5 = bitcast i32 %pool1_out5_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln145_5"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:241 %mul8_5 = fmul i32 %fc_layer1_weights_0_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5"/></StgValue>
</operation>

<operation id="586" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245 %mul8_5_1 = fmul i32 %fc_layer1_weights_1_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="587" st_id="33" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222 %add_4_6 = fadd i32 %add_3_6, i32 %mul8_4_6

]]></Node>
<StgValue><ssdm name="add_4_6"/></StgValue>
</operation>

<operation id="588" st_id="33" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226 %add_4_7 = fadd i32 %add_3_7, i32 %mul8_4_7

]]></Node>
<StgValue><ssdm name="add_4_7"/></StgValue>
</operation>

<operation id="589" st_id="33" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:230 %add_4_8 = fadd i32 %add_3_8, i32 %mul8_4_8

]]></Node>
<StgValue><ssdm name="add_4_8"/></StgValue>
</operation>

<operation id="590" st_id="33" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234 %add_4_9 = fadd i32 %add_3_9, i32 %mul8_4_9

]]></Node>
<StgValue><ssdm name="add_4_9"/></StgValue>
</operation>

<operation id="591" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:241 %mul8_5 = fmul i32 %fc_layer1_weights_0_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245 %mul8_5_1 = fmul i32 %fc_layer1_weights_1_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_1"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:249 %mul8_5_2 = fmul i32 %fc_layer1_weights_2_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_2"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253 %mul8_5_3 = fmul i32 %fc_layer1_weights_3_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="595" st_id="34" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:230 %add_4_8 = fadd i32 %add_3_8, i32 %mul8_4_8

]]></Node>
<StgValue><ssdm name="add_4_8"/></StgValue>
</operation>

<operation id="596" st_id="34" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234 %add_4_9 = fadd i32 %add_3_9, i32 %mul8_4_9

]]></Node>
<StgValue><ssdm name="add_4_9"/></StgValue>
</operation>

<operation id="597" st_id="34" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:242 %add_5 = fadd i32 %add_4, i32 %mul8_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="598" st_id="34" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:246 %add_5_1 = fadd i32 %add_4_1, i32 %mul8_5_1

]]></Node>
<StgValue><ssdm name="add_5_1"/></StgValue>
</operation>

<operation id="599" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:249 %mul8_5_2 = fmul i32 %fc_layer1_weights_2_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_2"/></StgValue>
</operation>

<operation id="600" st_id="34" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253 %mul8_5_3 = fmul i32 %fc_layer1_weights_3_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_3"/></StgValue>
</operation>

<operation id="601" st_id="34" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:257 %mul8_5_4 = fmul i32 %fc_layer1_weights_4_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_4"/></StgValue>
</operation>

<operation id="602" st_id="34" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:261 %mul8_5_5 = fmul i32 %fc_layer1_weights_5_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="603" st_id="35" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:242 %add_5 = fadd i32 %add_4, i32 %mul8_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="604" st_id="35" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:246 %add_5_1 = fadd i32 %add_4_1, i32 %mul8_5_1

]]></Node>
<StgValue><ssdm name="add_5_1"/></StgValue>
</operation>

<operation id="605" st_id="35" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250 %add_5_2 = fadd i32 %add_4_2, i32 %mul8_5_2

]]></Node>
<StgValue><ssdm name="add_5_2"/></StgValue>
</operation>

<operation id="606" st_id="35" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254 %add_5_3 = fadd i32 %add_4_3, i32 %mul8_5_3

]]></Node>
<StgValue><ssdm name="add_5_3"/></StgValue>
</operation>

<operation id="607" st_id="35" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:257 %mul8_5_4 = fmul i32 %fc_layer1_weights_4_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_4"/></StgValue>
</operation>

<operation id="608" st_id="35" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:261 %mul8_5_5 = fmul i32 %fc_layer1_weights_5_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_5"/></StgValue>
</operation>

<operation id="609" st_id="35" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %mul8_5_6 = fmul i32 %fc_layer1_weights_6_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_6"/></StgValue>
</operation>

<operation id="610" st_id="35" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:269 %mul8_5_7 = fmul i32 %fc_layer1_weights_7_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="611" st_id="36" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250 %add_5_2 = fadd i32 %add_4_2, i32 %mul8_5_2

]]></Node>
<StgValue><ssdm name="add_5_2"/></StgValue>
</operation>

<operation id="612" st_id="36" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254 %add_5_3 = fadd i32 %add_4_3, i32 %mul8_5_3

]]></Node>
<StgValue><ssdm name="add_5_3"/></StgValue>
</operation>

<operation id="613" st_id="36" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:258 %add_5_4 = fadd i32 %add_4_4, i32 %mul8_5_4

]]></Node>
<StgValue><ssdm name="add_5_4"/></StgValue>
</operation>

<operation id="614" st_id="36" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262 %add_5_5 = fadd i32 %add_4_5, i32 %mul8_5_5

]]></Node>
<StgValue><ssdm name="add_5_5"/></StgValue>
</operation>

<operation id="615" st_id="36" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %mul8_5_6 = fmul i32 %fc_layer1_weights_6_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_6"/></StgValue>
</operation>

<operation id="616" st_id="36" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:269 %mul8_5_7 = fmul i32 %fc_layer1_weights_7_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_7"/></StgValue>
</operation>

<operation id="617" st_id="36" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273 %mul8_5_8 = fmul i32 %fc_layer1_weights_8_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_8"/></StgValue>
</operation>

<operation id="618" st_id="36" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277 %mul8_5_9 = fmul i32 %fc_layer1_weights_9_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="619" st_id="37" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:258 %add_5_4 = fadd i32 %add_4_4, i32 %mul8_5_4

]]></Node>
<StgValue><ssdm name="add_5_4"/></StgValue>
</operation>

<operation id="620" st_id="37" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262 %add_5_5 = fadd i32 %add_4_5, i32 %mul8_5_5

]]></Node>
<StgValue><ssdm name="add_5_5"/></StgValue>
</operation>

<operation id="621" st_id="37" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %add_5_6 = fadd i32 %add_4_6, i32 %mul8_5_6

]]></Node>
<StgValue><ssdm name="add_5_6"/></StgValue>
</operation>

<operation id="622" st_id="37" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270 %add_5_7 = fadd i32 %add_4_7, i32 %mul8_5_7

]]></Node>
<StgValue><ssdm name="add_5_7"/></StgValue>
</operation>

<operation id="623" st_id="37" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273 %mul8_5_8 = fmul i32 %fc_layer1_weights_8_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_8"/></StgValue>
</operation>

<operation id="624" st_id="37" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277 %mul8_5_9 = fmul i32 %fc_layer1_weights_9_load_5, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="mul8_5_9"/></StgValue>
</operation>

<operation id="625" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
:280 %bitcast_ln145_6 = bitcast i32 %pool1_out5_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln145_6"/></StgValue>
</operation>

<operation id="626" st_id="37" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:285 %mul8_6 = fmul i32 %fc_layer1_weights_0_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6"/></StgValue>
</operation>

<operation id="627" st_id="37" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289 %mul8_6_1 = fmul i32 %fc_layer1_weights_1_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="628" st_id="38" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %add_5_6 = fadd i32 %add_4_6, i32 %mul8_5_6

]]></Node>
<StgValue><ssdm name="add_5_6"/></StgValue>
</operation>

<operation id="629" st_id="38" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270 %add_5_7 = fadd i32 %add_4_7, i32 %mul8_5_7

]]></Node>
<StgValue><ssdm name="add_5_7"/></StgValue>
</operation>

<operation id="630" st_id="38" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274 %add_5_8 = fadd i32 %add_4_8, i32 %mul8_5_8

]]></Node>
<StgValue><ssdm name="add_5_8"/></StgValue>
</operation>

<operation id="631" st_id="38" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278 %add_5_9 = fadd i32 %add_4_9, i32 %mul8_5_9

]]></Node>
<StgValue><ssdm name="add_5_9"/></StgValue>
</operation>

<operation id="632" st_id="38" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:285 %mul8_6 = fmul i32 %fc_layer1_weights_0_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6"/></StgValue>
</operation>

<operation id="633" st_id="38" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:289 %mul8_6_1 = fmul i32 %fc_layer1_weights_1_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_1"/></StgValue>
</operation>

<operation id="634" st_id="38" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:293 %mul8_6_2 = fmul i32 %fc_layer1_weights_2_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_2"/></StgValue>
</operation>

<operation id="635" st_id="38" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:297 %mul8_6_3 = fmul i32 %fc_layer1_weights_3_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="636" st_id="39" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274 %add_5_8 = fadd i32 %add_4_8, i32 %mul8_5_8

]]></Node>
<StgValue><ssdm name="add_5_8"/></StgValue>
</operation>

<operation id="637" st_id="39" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278 %add_5_9 = fadd i32 %add_4_9, i32 %mul8_5_9

]]></Node>
<StgValue><ssdm name="add_5_9"/></StgValue>
</operation>

<operation id="638" st_id="39" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286 %add_6 = fadd i32 %add_5, i32 %mul8_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="639" st_id="39" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290 %add_6_1 = fadd i32 %add_5_1, i32 %mul8_6_1

]]></Node>
<StgValue><ssdm name="add_6_1"/></StgValue>
</operation>

<operation id="640" st_id="39" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:293 %mul8_6_2 = fmul i32 %fc_layer1_weights_2_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_2"/></StgValue>
</operation>

<operation id="641" st_id="39" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:297 %mul8_6_3 = fmul i32 %fc_layer1_weights_3_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_3"/></StgValue>
</operation>

<operation id="642" st_id="39" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:301 %mul8_6_4 = fmul i32 %fc_layer1_weights_4_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_4"/></StgValue>
</operation>

<operation id="643" st_id="39" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:305 %mul8_6_5 = fmul i32 %fc_layer1_weights_5_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="644" st_id="40" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286 %add_6 = fadd i32 %add_5, i32 %mul8_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="645" st_id="40" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:290 %add_6_1 = fadd i32 %add_5_1, i32 %mul8_6_1

]]></Node>
<StgValue><ssdm name="add_6_1"/></StgValue>
</operation>

<operation id="646" st_id="40" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:294 %add_6_2 = fadd i32 %add_5_2, i32 %mul8_6_2

]]></Node>
<StgValue><ssdm name="add_6_2"/></StgValue>
</operation>

<operation id="647" st_id="40" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298 %add_6_3 = fadd i32 %add_5_3, i32 %mul8_6_3

]]></Node>
<StgValue><ssdm name="add_6_3"/></StgValue>
</operation>

<operation id="648" st_id="40" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:301 %mul8_6_4 = fmul i32 %fc_layer1_weights_4_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_4"/></StgValue>
</operation>

<operation id="649" st_id="40" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:305 %mul8_6_5 = fmul i32 %fc_layer1_weights_5_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_5"/></StgValue>
</operation>

<operation id="650" st_id="40" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:309 %mul8_6_6 = fmul i32 %fc_layer1_weights_6_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_6"/></StgValue>
</operation>

<operation id="651" st_id="40" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313 %mul8_6_7 = fmul i32 %fc_layer1_weights_7_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="652" st_id="41" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:294 %add_6_2 = fadd i32 %add_5_2, i32 %mul8_6_2

]]></Node>
<StgValue><ssdm name="add_6_2"/></StgValue>
</operation>

<operation id="653" st_id="41" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298 %add_6_3 = fadd i32 %add_5_3, i32 %mul8_6_3

]]></Node>
<StgValue><ssdm name="add_6_3"/></StgValue>
</operation>

<operation id="654" st_id="41" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302 %add_6_4 = fadd i32 %add_5_4, i32 %mul8_6_4

]]></Node>
<StgValue><ssdm name="add_6_4"/></StgValue>
</operation>

<operation id="655" st_id="41" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:306 %add_6_5 = fadd i32 %add_5_5, i32 %mul8_6_5

]]></Node>
<StgValue><ssdm name="add_6_5"/></StgValue>
</operation>

<operation id="656" st_id="41" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:309 %mul8_6_6 = fmul i32 %fc_layer1_weights_6_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_6"/></StgValue>
</operation>

<operation id="657" st_id="41" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:313 %mul8_6_7 = fmul i32 %fc_layer1_weights_7_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_7"/></StgValue>
</operation>

<operation id="658" st_id="41" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:317 %mul8_6_8 = fmul i32 %fc_layer1_weights_8_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_8"/></StgValue>
</operation>

<operation id="659" st_id="41" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:321 %mul8_6_9 = fmul i32 %fc_layer1_weights_9_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="660" st_id="42" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302 %add_6_4 = fadd i32 %add_5_4, i32 %mul8_6_4

]]></Node>
<StgValue><ssdm name="add_6_4"/></StgValue>
</operation>

<operation id="661" st_id="42" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:306 %add_6_5 = fadd i32 %add_5_5, i32 %mul8_6_5

]]></Node>
<StgValue><ssdm name="add_6_5"/></StgValue>
</operation>

<operation id="662" st_id="42" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310 %add_6_6 = fadd i32 %add_5_6, i32 %mul8_6_6

]]></Node>
<StgValue><ssdm name="add_6_6"/></StgValue>
</operation>

<operation id="663" st_id="42" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:314 %add_6_7 = fadd i32 %add_5_7, i32 %mul8_6_7

]]></Node>
<StgValue><ssdm name="add_6_7"/></StgValue>
</operation>

<operation id="664" st_id="42" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:317 %mul8_6_8 = fmul i32 %fc_layer1_weights_8_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_8"/></StgValue>
</operation>

<operation id="665" st_id="42" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:321 %mul8_6_9 = fmul i32 %fc_layer1_weights_9_load_6, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="mul8_6_9"/></StgValue>
</operation>

<operation id="666" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
:324 %bitcast_ln145_7 = bitcast i32 %pool1_out5_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln145_7"/></StgValue>
</operation>

<operation id="667" st_id="42" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:329 %mul8_7 = fmul i32 %fc_layer1_weights_0_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7"/></StgValue>
</operation>

<operation id="668" st_id="42" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334 %mul8_7_1 = fmul i32 %fc_layer1_weights_1_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="669" st_id="43" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310 %add_6_6 = fadd i32 %add_5_6, i32 %mul8_6_6

]]></Node>
<StgValue><ssdm name="add_6_6"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:314 %add_6_7 = fadd i32 %add_5_7, i32 %mul8_6_7

]]></Node>
<StgValue><ssdm name="add_6_7"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:318 %add_6_8 = fadd i32 %add_5_8, i32 %mul8_6_8

]]></Node>
<StgValue><ssdm name="add_6_8"/></StgValue>
</operation>

<operation id="672" st_id="43" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322 %add_6_9 = fadd i32 %add_5_9, i32 %mul8_6_9

]]></Node>
<StgValue><ssdm name="add_6_9"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:329 %mul8_7 = fmul i32 %fc_layer1_weights_0_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334 %mul8_7_1 = fmul i32 %fc_layer1_weights_1_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_1"/></StgValue>
</operation>

<operation id="675" st_id="43" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:339 %mul8_7_2 = fmul i32 %fc_layer1_weights_2_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_2"/></StgValue>
</operation>

<operation id="676" st_id="43" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344 %mul8_7_3 = fmul i32 %fc_layer1_weights_3_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="677" st_id="44" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:318 %add_6_8 = fadd i32 %add_5_8, i32 %mul8_6_8

]]></Node>
<StgValue><ssdm name="add_6_8"/></StgValue>
</operation>

<operation id="678" st_id="44" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322 %add_6_9 = fadd i32 %add_5_9, i32 %mul8_6_9

]]></Node>
<StgValue><ssdm name="add_6_9"/></StgValue>
</operation>

<operation id="679" st_id="44" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:330 %add_7 = fadd i32 %add_6, i32 %mul8_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="680" st_id="44" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335 %add_7_1 = fadd i32 %add_6_1, i32 %mul8_7_1

]]></Node>
<StgValue><ssdm name="add_7_1"/></StgValue>
</operation>

<operation id="681" st_id="44" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:339 %mul8_7_2 = fmul i32 %fc_layer1_weights_2_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_2"/></StgValue>
</operation>

<operation id="682" st_id="44" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:344 %mul8_7_3 = fmul i32 %fc_layer1_weights_3_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_3"/></StgValue>
</operation>

<operation id="683" st_id="44" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:349 %mul8_7_4 = fmul i32 %fc_layer1_weights_4_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_4"/></StgValue>
</operation>

<operation id="684" st_id="44" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:354 %mul8_7_5 = fmul i32 %fc_layer1_weights_5_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_5"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="685" st_id="45" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:330 %add_7 = fadd i32 %add_6, i32 %mul8_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="686" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:331 %store_ln29 = store i32 %add_7, i4 %output_addr_3

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="687" st_id="45" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:335 %add_7_1 = fadd i32 %add_6_1, i32 %mul8_7_1

]]></Node>
<StgValue><ssdm name="add_7_1"/></StgValue>
</operation>

<operation id="688" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:336 %store_ln29 = store i32 %add_7_1, i4 %output_addr_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="689" st_id="45" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340 %add_7_2 = fadd i32 %add_6_2, i32 %mul8_7_2

]]></Node>
<StgValue><ssdm name="add_7_2"/></StgValue>
</operation>

<operation id="690" st_id="45" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:345 %add_7_3 = fadd i32 %add_6_3, i32 %mul8_7_3

]]></Node>
<StgValue><ssdm name="add_7_3"/></StgValue>
</operation>

<operation id="691" st_id="45" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:349 %mul8_7_4 = fmul i32 %fc_layer1_weights_4_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_4"/></StgValue>
</operation>

<operation id="692" st_id="45" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:354 %mul8_7_5 = fmul i32 %fc_layer1_weights_5_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_5"/></StgValue>
</operation>

<operation id="693" st_id="45" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:359 %mul8_7_6 = fmul i32 %fc_layer1_weights_6_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_6"/></StgValue>
</operation>

<operation id="694" st_id="45" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364 %mul8_7_7 = fmul i32 %fc_layer1_weights_7_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="695" st_id="46" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340 %add_7_2 = fadd i32 %add_6_2, i32 %mul8_7_2

]]></Node>
<StgValue><ssdm name="add_7_2"/></StgValue>
</operation>

<operation id="696" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:341 %store_ln29 = store i32 %add_7_2, i4 %output_addr_5

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="697" st_id="46" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:345 %add_7_3 = fadd i32 %add_6_3, i32 %mul8_7_3

]]></Node>
<StgValue><ssdm name="add_7_3"/></StgValue>
</operation>

<operation id="698" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:346 %store_ln29 = store i32 %add_7_3, i4 %output_addr_6

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="699" st_id="46" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:350 %add_7_4 = fadd i32 %add_6_4, i32 %mul8_7_4

]]></Node>
<StgValue><ssdm name="add_7_4"/></StgValue>
</operation>

<operation id="700" st_id="46" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355 %add_7_5 = fadd i32 %add_6_5, i32 %mul8_7_5

]]></Node>
<StgValue><ssdm name="add_7_5"/></StgValue>
</operation>

<operation id="701" st_id="46" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:359 %mul8_7_6 = fmul i32 %fc_layer1_weights_6_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_6"/></StgValue>
</operation>

<operation id="702" st_id="46" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364 %mul8_7_7 = fmul i32 %fc_layer1_weights_7_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_7"/></StgValue>
</operation>

<operation id="703" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:369 %mul8_7_8 = fmul i32 %fc_layer1_weights_8_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_8"/></StgValue>
</operation>

<operation id="704" st_id="46" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:374 %mul8_7_9 = fmul i32 %fc_layer1_weights_9_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="705" st_id="47" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:350 %add_7_4 = fadd i32 %add_6_4, i32 %mul8_7_4

]]></Node>
<StgValue><ssdm name="add_7_4"/></StgValue>
</operation>

<operation id="706" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:351 %store_ln29 = store i32 %add_7_4, i4 %output_addr_7

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="707" st_id="47" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355 %add_7_5 = fadd i32 %add_6_5, i32 %mul8_7_5

]]></Node>
<StgValue><ssdm name="add_7_5"/></StgValue>
</operation>

<operation id="708" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:356 %store_ln29 = store i32 %add_7_5, i4 %output_addr_8

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="709" st_id="47" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:360 %add_7_6 = fadd i32 %add_6_6, i32 %mul8_7_6

]]></Node>
<StgValue><ssdm name="add_7_6"/></StgValue>
</operation>

<operation id="710" st_id="47" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:365 %add_7_7 = fadd i32 %add_6_7, i32 %mul8_7_7

]]></Node>
<StgValue><ssdm name="add_7_7"/></StgValue>
</operation>

<operation id="711" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:369 %mul8_7_8 = fmul i32 %fc_layer1_weights_8_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_8"/></StgValue>
</operation>

<operation id="712" st_id="47" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:374 %mul8_7_9 = fmul i32 %fc_layer1_weights_9_load_7, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="mul8_7_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="713" st_id="48" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:360 %add_7_6 = fadd i32 %add_6_6, i32 %mul8_7_6

]]></Node>
<StgValue><ssdm name="add_7_6"/></StgValue>
</operation>

<operation id="714" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:361 %store_ln29 = store i32 %add_7_6, i4 %output_addr_9

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="715" st_id="48" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:365 %add_7_7 = fadd i32 %add_6_7, i32 %mul8_7_7

]]></Node>
<StgValue><ssdm name="add_7_7"/></StgValue>
</operation>

<operation id="716" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:366 %store_ln29 = store i32 %add_7_7, i4 %output_addr_10

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="717" st_id="48" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370 %add_7_8 = fadd i32 %add_6_8, i32 %mul8_7_8

]]></Node>
<StgValue><ssdm name="add_7_8"/></StgValue>
</operation>

<operation id="718" st_id="48" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:375 %add_7_9 = fadd i32 %add_6_9, i32 %mul8_7_9

]]></Node>
<StgValue><ssdm name="add_7_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="719" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="720" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="721" st_id="49" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370 %add_7_8 = fadd i32 %add_6_8, i32 %mul8_7_8

]]></Node>
<StgValue><ssdm name="add_7_8"/></StgValue>
</operation>

<operation id="722" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:371 %store_ln29 = store i32 %add_7_8, i4 %output_addr_11

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="723" st_id="49" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:375 %add_7_9 = fadd i32 %add_6_9, i32 %mul8_7_9

]]></Node>
<StgValue><ssdm name="add_7_9"/></StgValue>
</operation>

<operation id="724" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:376 %store_ln29 = store i32 %add_7_9, i4 %output_addr_12

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="725" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
:377 %br_ln22 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="726" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="727" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %indvars_iv = phi i4 %add_ln33, void, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="728" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1 %add_ln33 = add i4 %indvars_iv, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="729" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="730" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3 %icmp_ln33 = icmp_eq  i4 %indvars_iv, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="731" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="732" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln33 = br i1 %icmp_ln33, void, void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="733" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="4">
<![CDATA[
:0 %indvars_iv_cast = zext i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_cast"/></StgValue>
</operation>

<operation id="734" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %output_addr_2 = getelementptr i32 %output, i64 0, i64 %indvars_iv_cast

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="735" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="4">
<![CDATA[
:3 %output_load = load i4 %output_addr_2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="736" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %fc_layer1_bias_addr = getelementptr i32 %fc_layer1_bias, i64 0, i64 %indvars_iv_cast

]]></Node>
<StgValue><ssdm name="fc_layer1_bias_addr"/></StgValue>
</operation>

<operation id="737" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="4">
<![CDATA[
:5 %fc_layer1_bias_load = load i4 %fc_layer1_bias_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_bias_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="738" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="4">
<![CDATA[
:3 %output_load = load i4 %output_addr_2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="739" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="4">
<![CDATA[
:5 %fc_layer1_bias_load = load i4 %fc_layer1_bias_addr

]]></Node>
<StgValue><ssdm name="fc_layer1_bias_load"/></StgValue>
</operation>

<operation id="740" st_id="52" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %a_assign = fadd i32 %output_load, i32 %fc_layer1_bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="741" st_id="53" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %a_assign = fadd i32 %output_load, i32 %fc_layer1_bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="742" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="743" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
:7 %bitcast_ln34 = bitcast i32 %a_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="744" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="745" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="23" op_0_bw="32">
<![CDATA[
:9 %trunc_ln34 = trunc i32 %bitcast_ln34

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="746" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln34 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="747" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln34_1 = icmp_eq  i23 %trunc_ln34, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="748" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln34 = or i1 %icmp_ln34_1, i1 %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="749" st_id="54" stage="1" lat="1">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %tmp_1 = fcmp_ogt  i32 %a_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="750" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %and_ln34 = and i1 %or_ln34, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="751" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %select_ln174 = select i1 %and_ln34, i32 %bitcast_ln34, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="752" st_id="54" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="753" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln33 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="754" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0">
<![CDATA[
:0 %ret_ln37 = ret

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
