# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# Design Explorer: Shortcut to "C:\Users\Asus\Desktop\CoDesign_992_Project_SaharFkhrieh_ParinazMellatdoust\VHDL codes\finalProject\finalProject.aws" design added.
acom -O3 -work project -2002  $dsn/src/memory.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Asus\Desktop\CoDesign_992_Project_SaharFkhrieh_ParinazMellatdoust\VHDL codes\finalProject\project\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "memory" of Entity "memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "$dsn\src\cpu_with_control.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Asus\Desktop\CoDesign_992_Project_SaharFkhrieh_ParinazMellatdoust\VHDL codes\finalProject\project\src\cpu_with_control.vhd
# Compile Entity "cpu_with_control"
# Compile Architecture "cpu_with_control" of Entity "cpu_with_control"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp -include "$dsn\src\TestBench\cpu_with_control_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: C:\Users\Asus\Desktop\CoDesign_992_Project_SaharFkhrieh_ParinazMellatdoust\VHDL codes\finalProject\project\src\TestBench\cpu_with_control_TB.vhd
# Compile Entity "cpu_with_control_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_with_control_tb"
# Compile Configuration "TESTBENCH_FOR_cpu_with_control"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_cpu_with_control 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6452 kB (elbread=1023 elab2=5080 kernel=348 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Asus\Desktop\CoDesign_992_Project_SaharFkhrieh_ParinazMellatdoust\VHDL codes\finalProject\project\src\wave.asdb
#  04:29 E.U, ??C?O?E?, 9 E?? 1400
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_cpu_with_control
wave 
wave -noreg CLOCK
wave -noreg RST
wave -noreg mem_content
wave -noreg out0
wave -noreg out1
wave -noreg out2
wave -noreg out3
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cpu_with_control_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cpu_with_control 
# 7 signal(s) traced.
run 2000 ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /UUT/ALU,  Process: line__13.
# KERNEL: stopped at time: 2 us
# Adding file C:\Users\Asus\Desktop\CoDesign_992_Project_SaharFkhrieh_ParinazMellatdoust\VHDL codes\finalProject\project\src\jam.asdb ... Done
# Adding file C:\Users\Asus\Desktop\CoDesign_992_Project_SaharFkhrieh_ParinazMellatdoust\VHDL codes\finalProject\project\src\jam.awc ... Done
#  Simulation has been stopped
