INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DK2012TX/verilogprojs/fulladder1bit/fulladder1bit.srcs/sim_1/new/tbfa1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbfa1
