

================================================================
== Vivado HLS Report for 'HaarCascadeClassifie'
================================================================
* Date:           Tue Dec  4 20:19:59 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haar
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.464|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   14|  2366|   14|  2366|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+---------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |   12|  2364| 12 ~ 118 |          -|          -|  1 ~ 20 |    no    |
        | + Loop 1.1  |    7|   113|         6|          1|          1| 3 ~ 109 |    yes   |
        +-------------+-----+------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
	12  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	10  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	11  / true
11 --> 
	2  / (!tmp_116)
	12  / (tmp_116)
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%variance_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %variance)"   --->   Operation 13 'read' 'variance_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%swin_val_20_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_20_read)"   --->   Operation 14 'read' 'swin_val_20_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%swin_val_20_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_19_read)"   --->   Operation 15 'read' 'swin_val_20_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%swin_val_20_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_18_read)"   --->   Operation 16 'read' 'swin_val_20_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%swin_val_20_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_17_read)"   --->   Operation 17 'read' 'swin_val_20_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%swin_val_20_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_16_read)"   --->   Operation 18 'read' 'swin_val_20_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%swin_val_20_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_15_read)"   --->   Operation 19 'read' 'swin_val_20_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%swin_val_20_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_14_read)"   --->   Operation 20 'read' 'swin_val_20_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%swin_val_20_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_13_read)"   --->   Operation 21 'read' 'swin_val_20_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%swin_val_20_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_12_read)"   --->   Operation 22 'read' 'swin_val_20_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%swin_val_20_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_11_read)"   --->   Operation 23 'read' 'swin_val_20_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%swin_val_20_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_10_read)"   --->   Operation 24 'read' 'swin_val_20_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%swin_val_20_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_9_read)"   --->   Operation 25 'read' 'swin_val_20_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%swin_val_20_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_8_read)"   --->   Operation 26 'read' 'swin_val_20_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%swin_val_20_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_7_read)"   --->   Operation 27 'read' 'swin_val_20_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%swin_val_20_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_6_read)"   --->   Operation 28 'read' 'swin_val_20_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%swin_val_20_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_5_read)"   --->   Operation 29 'read' 'swin_val_20_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%swin_val_20_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_4_read)"   --->   Operation 30 'read' 'swin_val_20_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%swin_val_20_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_3_read)"   --->   Operation 31 'read' 'swin_val_20_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%swin_val_20_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_2_read)"   --->   Operation 32 'read' 'swin_val_20_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%swin_val_20_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_1_read)"   --->   Operation 33 'read' 'swin_val_20_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%swin_val_20_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_20_0_read)"   --->   Operation 34 'read' 'swin_val_20_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%swin_val_19_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_20_read)"   --->   Operation 35 'read' 'swin_val_19_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%swin_val_19_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_19_read)"   --->   Operation 36 'read' 'swin_val_19_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%swin_val_19_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_18_read)"   --->   Operation 37 'read' 'swin_val_19_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%swin_val_19_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_17_read)"   --->   Operation 38 'read' 'swin_val_19_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%swin_val_19_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_16_read)"   --->   Operation 39 'read' 'swin_val_19_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%swin_val_19_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_15_read)"   --->   Operation 40 'read' 'swin_val_19_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%swin_val_19_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_14_read)"   --->   Operation 41 'read' 'swin_val_19_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%swin_val_19_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_13_read)"   --->   Operation 42 'read' 'swin_val_19_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%swin_val_19_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_12_read)"   --->   Operation 43 'read' 'swin_val_19_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%swin_val_19_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_11_read)"   --->   Operation 44 'read' 'swin_val_19_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%swin_val_19_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_10_read)"   --->   Operation 45 'read' 'swin_val_19_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%swin_val_19_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_9_read)"   --->   Operation 46 'read' 'swin_val_19_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%swin_val_19_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_8_read)"   --->   Operation 47 'read' 'swin_val_19_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%swin_val_19_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_7_read)"   --->   Operation 48 'read' 'swin_val_19_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%swin_val_19_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_6_read)"   --->   Operation 49 'read' 'swin_val_19_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%swin_val_19_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_5_read)"   --->   Operation 50 'read' 'swin_val_19_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%swin_val_19_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_4_read)"   --->   Operation 51 'read' 'swin_val_19_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%swin_val_19_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_3_read)"   --->   Operation 52 'read' 'swin_val_19_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%swin_val_19_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_2_read)"   --->   Operation 53 'read' 'swin_val_19_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%swin_val_19_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_1_read)"   --->   Operation 54 'read' 'swin_val_19_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%swin_val_19_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_19_0_read)"   --->   Operation 55 'read' 'swin_val_19_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%swin_val_18_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_20_read)"   --->   Operation 56 'read' 'swin_val_18_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%swin_val_18_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_19_read)"   --->   Operation 57 'read' 'swin_val_18_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%swin_val_18_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_18_read)"   --->   Operation 58 'read' 'swin_val_18_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%swin_val_18_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_17_read)"   --->   Operation 59 'read' 'swin_val_18_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%swin_val_18_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_16_read)"   --->   Operation 60 'read' 'swin_val_18_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%swin_val_18_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_15_read)"   --->   Operation 61 'read' 'swin_val_18_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%swin_val_18_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_14_read)"   --->   Operation 62 'read' 'swin_val_18_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%swin_val_18_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_13_read)"   --->   Operation 63 'read' 'swin_val_18_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%swin_val_18_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_12_read)"   --->   Operation 64 'read' 'swin_val_18_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%swin_val_18_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_11_read)"   --->   Operation 65 'read' 'swin_val_18_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%swin_val_18_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_10_read)"   --->   Operation 66 'read' 'swin_val_18_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%swin_val_18_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_9_read)"   --->   Operation 67 'read' 'swin_val_18_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%swin_val_18_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_8_read)"   --->   Operation 68 'read' 'swin_val_18_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%swin_val_18_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_7_read)"   --->   Operation 69 'read' 'swin_val_18_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%swin_val_18_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_6_read)"   --->   Operation 70 'read' 'swin_val_18_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%swin_val_18_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_5_read)"   --->   Operation 71 'read' 'swin_val_18_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%swin_val_18_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_4_read)"   --->   Operation 72 'read' 'swin_val_18_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%swin_val_18_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_3_read)"   --->   Operation 73 'read' 'swin_val_18_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%swin_val_18_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_2_read)"   --->   Operation 74 'read' 'swin_val_18_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%swin_val_18_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_1_read)"   --->   Operation 75 'read' 'swin_val_18_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%swin_val_18_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_18_0_read)"   --->   Operation 76 'read' 'swin_val_18_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%swin_val_17_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_20_read)"   --->   Operation 77 'read' 'swin_val_17_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%swin_val_17_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_19_read)"   --->   Operation 78 'read' 'swin_val_17_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%swin_val_17_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_18_read)"   --->   Operation 79 'read' 'swin_val_17_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%swin_val_17_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_17_read)"   --->   Operation 80 'read' 'swin_val_17_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%swin_val_17_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_16_read)"   --->   Operation 81 'read' 'swin_val_17_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%swin_val_17_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_15_read)"   --->   Operation 82 'read' 'swin_val_17_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%swin_val_17_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_14_read)"   --->   Operation 83 'read' 'swin_val_17_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%swin_val_17_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_13_read)"   --->   Operation 84 'read' 'swin_val_17_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%swin_val_17_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_12_read)"   --->   Operation 85 'read' 'swin_val_17_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%swin_val_17_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_11_read)"   --->   Operation 86 'read' 'swin_val_17_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%swin_val_17_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_10_read)"   --->   Operation 87 'read' 'swin_val_17_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%swin_val_17_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_9_read)"   --->   Operation 88 'read' 'swin_val_17_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%swin_val_17_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_8_read)"   --->   Operation 89 'read' 'swin_val_17_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%swin_val_17_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_7_read)"   --->   Operation 90 'read' 'swin_val_17_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%swin_val_17_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_6_read)"   --->   Operation 91 'read' 'swin_val_17_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%swin_val_17_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_5_read)"   --->   Operation 92 'read' 'swin_val_17_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%swin_val_17_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_4_read)"   --->   Operation 93 'read' 'swin_val_17_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%swin_val_17_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_3_read)"   --->   Operation 94 'read' 'swin_val_17_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%swin_val_17_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_2_read)"   --->   Operation 95 'read' 'swin_val_17_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%swin_val_17_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_1_read)"   --->   Operation 96 'read' 'swin_val_17_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%swin_val_17_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_17_0_read)"   --->   Operation 97 'read' 'swin_val_17_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%swin_val_16_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_20_read)"   --->   Operation 98 'read' 'swin_val_16_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%swin_val_16_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_19_read)"   --->   Operation 99 'read' 'swin_val_16_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%swin_val_16_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_18_read)"   --->   Operation 100 'read' 'swin_val_16_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%swin_val_16_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_17_read)"   --->   Operation 101 'read' 'swin_val_16_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%swin_val_16_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_16_read)"   --->   Operation 102 'read' 'swin_val_16_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%swin_val_16_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_15_read)"   --->   Operation 103 'read' 'swin_val_16_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%swin_val_16_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_14_read)"   --->   Operation 104 'read' 'swin_val_16_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%swin_val_16_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_13_read)"   --->   Operation 105 'read' 'swin_val_16_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%swin_val_16_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_12_read)"   --->   Operation 106 'read' 'swin_val_16_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%swin_val_16_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_11_read)"   --->   Operation 107 'read' 'swin_val_16_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%swin_val_16_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_10_read)"   --->   Operation 108 'read' 'swin_val_16_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%swin_val_16_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_9_read)"   --->   Operation 109 'read' 'swin_val_16_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%swin_val_16_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_8_read)"   --->   Operation 110 'read' 'swin_val_16_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%swin_val_16_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_7_read)"   --->   Operation 111 'read' 'swin_val_16_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%swin_val_16_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_6_read)"   --->   Operation 112 'read' 'swin_val_16_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%swin_val_16_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_5_read)"   --->   Operation 113 'read' 'swin_val_16_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%swin_val_16_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_4_read)"   --->   Operation 114 'read' 'swin_val_16_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%swin_val_16_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_3_read)"   --->   Operation 115 'read' 'swin_val_16_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%swin_val_16_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_2_read)"   --->   Operation 116 'read' 'swin_val_16_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%swin_val_16_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_1_read)"   --->   Operation 117 'read' 'swin_val_16_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%swin_val_16_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_16_0_read)"   --->   Operation 118 'read' 'swin_val_16_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%swin_val_15_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_20_read)"   --->   Operation 119 'read' 'swin_val_15_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%swin_val_15_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_19_read)"   --->   Operation 120 'read' 'swin_val_15_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%swin_val_15_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_18_read)"   --->   Operation 121 'read' 'swin_val_15_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%swin_val_15_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_17_read)"   --->   Operation 122 'read' 'swin_val_15_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%swin_val_15_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_16_read)"   --->   Operation 123 'read' 'swin_val_15_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%swin_val_15_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_15_read)"   --->   Operation 124 'read' 'swin_val_15_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%swin_val_15_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_14_read)"   --->   Operation 125 'read' 'swin_val_15_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%swin_val_15_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_13_read)"   --->   Operation 126 'read' 'swin_val_15_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%swin_val_15_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_12_read)"   --->   Operation 127 'read' 'swin_val_15_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%swin_val_15_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_11_read)"   --->   Operation 128 'read' 'swin_val_15_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%swin_val_15_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_10_read)"   --->   Operation 129 'read' 'swin_val_15_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%swin_val_15_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_9_read)"   --->   Operation 130 'read' 'swin_val_15_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%swin_val_15_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_8_read)"   --->   Operation 131 'read' 'swin_val_15_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%swin_val_15_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_7_read)"   --->   Operation 132 'read' 'swin_val_15_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%swin_val_15_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_6_read)"   --->   Operation 133 'read' 'swin_val_15_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%swin_val_15_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_5_read)"   --->   Operation 134 'read' 'swin_val_15_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%swin_val_15_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_4_read)"   --->   Operation 135 'read' 'swin_val_15_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%swin_val_15_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_3_read)"   --->   Operation 136 'read' 'swin_val_15_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%swin_val_15_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_2_read)"   --->   Operation 137 'read' 'swin_val_15_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%swin_val_15_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_1_read)"   --->   Operation 138 'read' 'swin_val_15_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%swin_val_15_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_15_0_read)"   --->   Operation 139 'read' 'swin_val_15_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%swin_val_14_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_20_read)"   --->   Operation 140 'read' 'swin_val_14_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%swin_val_14_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_19_read)"   --->   Operation 141 'read' 'swin_val_14_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%swin_val_14_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_18_read)"   --->   Operation 142 'read' 'swin_val_14_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%swin_val_14_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_17_read)"   --->   Operation 143 'read' 'swin_val_14_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%swin_val_14_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_16_read)"   --->   Operation 144 'read' 'swin_val_14_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%swin_val_14_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_15_read)"   --->   Operation 145 'read' 'swin_val_14_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%swin_val_14_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_14_read)"   --->   Operation 146 'read' 'swin_val_14_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%swin_val_14_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_13_read)"   --->   Operation 147 'read' 'swin_val_14_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%swin_val_14_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_12_read)"   --->   Operation 148 'read' 'swin_val_14_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%swin_val_14_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_11_read)"   --->   Operation 149 'read' 'swin_val_14_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%swin_val_14_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_10_read)"   --->   Operation 150 'read' 'swin_val_14_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%swin_val_14_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_9_read)"   --->   Operation 151 'read' 'swin_val_14_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%swin_val_14_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_8_read)"   --->   Operation 152 'read' 'swin_val_14_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%swin_val_14_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_7_read)"   --->   Operation 153 'read' 'swin_val_14_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%swin_val_14_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_6_read)"   --->   Operation 154 'read' 'swin_val_14_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%swin_val_14_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_5_read)"   --->   Operation 155 'read' 'swin_val_14_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%swin_val_14_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_4_read)"   --->   Operation 156 'read' 'swin_val_14_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%swin_val_14_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_3_read)"   --->   Operation 157 'read' 'swin_val_14_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%swin_val_14_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_2_read)"   --->   Operation 158 'read' 'swin_val_14_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%swin_val_14_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_1_read)"   --->   Operation 159 'read' 'swin_val_14_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%swin_val_14_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_14_0_read)"   --->   Operation 160 'read' 'swin_val_14_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%swin_val_13_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_20_read)"   --->   Operation 161 'read' 'swin_val_13_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%swin_val_13_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_19_read)"   --->   Operation 162 'read' 'swin_val_13_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%swin_val_13_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_18_read)"   --->   Operation 163 'read' 'swin_val_13_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%swin_val_13_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_17_read)"   --->   Operation 164 'read' 'swin_val_13_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%swin_val_13_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_16_read)"   --->   Operation 165 'read' 'swin_val_13_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%swin_val_13_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_15_read)"   --->   Operation 166 'read' 'swin_val_13_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%swin_val_13_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_14_read)"   --->   Operation 167 'read' 'swin_val_13_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%swin_val_13_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_13_read)"   --->   Operation 168 'read' 'swin_val_13_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%swin_val_13_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_12_read)"   --->   Operation 169 'read' 'swin_val_13_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%swin_val_13_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_11_read)"   --->   Operation 170 'read' 'swin_val_13_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%swin_val_13_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_10_read)"   --->   Operation 171 'read' 'swin_val_13_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%swin_val_13_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_9_read)"   --->   Operation 172 'read' 'swin_val_13_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%swin_val_13_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_8_read)"   --->   Operation 173 'read' 'swin_val_13_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%swin_val_13_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_7_read)"   --->   Operation 174 'read' 'swin_val_13_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%swin_val_13_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_6_read)"   --->   Operation 175 'read' 'swin_val_13_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%swin_val_13_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_5_read)"   --->   Operation 176 'read' 'swin_val_13_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%swin_val_13_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_4_read)"   --->   Operation 177 'read' 'swin_val_13_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%swin_val_13_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_3_read)"   --->   Operation 178 'read' 'swin_val_13_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%swin_val_13_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_2_read)"   --->   Operation 179 'read' 'swin_val_13_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%swin_val_13_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_1_read)"   --->   Operation 180 'read' 'swin_val_13_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%swin_val_13_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_13_0_read)"   --->   Operation 181 'read' 'swin_val_13_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%swin_val_12_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_20_read)"   --->   Operation 182 'read' 'swin_val_12_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%swin_val_12_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_19_read)"   --->   Operation 183 'read' 'swin_val_12_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%swin_val_12_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_18_read)"   --->   Operation 184 'read' 'swin_val_12_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%swin_val_12_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_17_read)"   --->   Operation 185 'read' 'swin_val_12_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%swin_val_12_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_16_read)"   --->   Operation 186 'read' 'swin_val_12_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%swin_val_12_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_15_read)"   --->   Operation 187 'read' 'swin_val_12_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%swin_val_12_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_14_read)"   --->   Operation 188 'read' 'swin_val_12_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%swin_val_12_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_13_read)"   --->   Operation 189 'read' 'swin_val_12_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%swin_val_12_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_12_read)"   --->   Operation 190 'read' 'swin_val_12_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%swin_val_12_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_11_read)"   --->   Operation 191 'read' 'swin_val_12_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%swin_val_12_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_10_read)"   --->   Operation 192 'read' 'swin_val_12_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%swin_val_12_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_9_read)"   --->   Operation 193 'read' 'swin_val_12_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%swin_val_12_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_8_read)"   --->   Operation 194 'read' 'swin_val_12_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%swin_val_12_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_7_read)"   --->   Operation 195 'read' 'swin_val_12_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%swin_val_12_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_6_read)"   --->   Operation 196 'read' 'swin_val_12_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%swin_val_12_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_5_read)"   --->   Operation 197 'read' 'swin_val_12_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%swin_val_12_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_4_read)"   --->   Operation 198 'read' 'swin_val_12_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%swin_val_12_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_3_read)"   --->   Operation 199 'read' 'swin_val_12_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%swin_val_12_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_2_read)"   --->   Operation 200 'read' 'swin_val_12_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%swin_val_12_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_1_read)"   --->   Operation 201 'read' 'swin_val_12_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%swin_val_12_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_12_0_read)"   --->   Operation 202 'read' 'swin_val_12_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%swin_val_11_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_20_read)"   --->   Operation 203 'read' 'swin_val_11_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%swin_val_11_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_19_read)"   --->   Operation 204 'read' 'swin_val_11_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%swin_val_11_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_18_read)"   --->   Operation 205 'read' 'swin_val_11_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%swin_val_11_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_17_read)"   --->   Operation 206 'read' 'swin_val_11_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%swin_val_11_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_16_read)"   --->   Operation 207 'read' 'swin_val_11_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%swin_val_11_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_15_read)"   --->   Operation 208 'read' 'swin_val_11_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%swin_val_11_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_14_read)"   --->   Operation 209 'read' 'swin_val_11_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%swin_val_11_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_13_read)"   --->   Operation 210 'read' 'swin_val_11_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%swin_val_11_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_12_read)"   --->   Operation 211 'read' 'swin_val_11_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%swin_val_11_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_11_read)"   --->   Operation 212 'read' 'swin_val_11_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%swin_val_11_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_10_read)"   --->   Operation 213 'read' 'swin_val_11_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%swin_val_11_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_9_read)"   --->   Operation 214 'read' 'swin_val_11_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%swin_val_11_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_8_read)"   --->   Operation 215 'read' 'swin_val_11_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%swin_val_11_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_7_read)"   --->   Operation 216 'read' 'swin_val_11_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%swin_val_11_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_6_read)"   --->   Operation 217 'read' 'swin_val_11_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%swin_val_11_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_5_read)"   --->   Operation 218 'read' 'swin_val_11_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%swin_val_11_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_4_read)"   --->   Operation 219 'read' 'swin_val_11_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%swin_val_11_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_3_read)"   --->   Operation 220 'read' 'swin_val_11_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%swin_val_11_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_2_read)"   --->   Operation 221 'read' 'swin_val_11_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%swin_val_11_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_1_read)"   --->   Operation 222 'read' 'swin_val_11_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%swin_val_11_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_11_0_read)"   --->   Operation 223 'read' 'swin_val_11_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%swin_val_10_20_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_20_read)"   --->   Operation 224 'read' 'swin_val_10_20_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%swin_val_10_19_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_19_read)"   --->   Operation 225 'read' 'swin_val_10_19_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%swin_val_10_18_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_18_read)"   --->   Operation 226 'read' 'swin_val_10_18_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%swin_val_10_17_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_17_read)"   --->   Operation 227 'read' 'swin_val_10_17_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%swin_val_10_16_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_16_read)"   --->   Operation 228 'read' 'swin_val_10_16_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%swin_val_10_15_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_15_read)"   --->   Operation 229 'read' 'swin_val_10_15_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%swin_val_10_14_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_14_read)"   --->   Operation 230 'read' 'swin_val_10_14_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%swin_val_10_13_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_13_read)"   --->   Operation 231 'read' 'swin_val_10_13_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%swin_val_10_12_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_12_read)"   --->   Operation 232 'read' 'swin_val_10_12_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%swin_val_10_11_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_11_read)"   --->   Operation 233 'read' 'swin_val_10_11_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%swin_val_10_10_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_10_read)"   --->   Operation 234 'read' 'swin_val_10_10_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%swin_val_10_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_9_read)"   --->   Operation 235 'read' 'swin_val_10_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%swin_val_10_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_8_read)"   --->   Operation 236 'read' 'swin_val_10_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%swin_val_10_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_7_read)"   --->   Operation 237 'read' 'swin_val_10_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%swin_val_10_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_6_read)"   --->   Operation 238 'read' 'swin_val_10_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%swin_val_10_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_5_read)"   --->   Operation 239 'read' 'swin_val_10_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%swin_val_10_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_4_read)"   --->   Operation 240 'read' 'swin_val_10_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%swin_val_10_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_3_read)"   --->   Operation 241 'read' 'swin_val_10_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%swin_val_10_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_2_read)"   --->   Operation 242 'read' 'swin_val_10_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%swin_val_10_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_1_read)"   --->   Operation 243 'read' 'swin_val_10_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%swin_val_10_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_10_0_read)"   --->   Operation 244 'read' 'swin_val_10_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%swin_val_9_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_20_read)"   --->   Operation 245 'read' 'swin_val_9_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%swin_val_9_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_19_read)"   --->   Operation 246 'read' 'swin_val_9_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%swin_val_9_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_18_read)"   --->   Operation 247 'read' 'swin_val_9_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%swin_val_9_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_17_read)"   --->   Operation 248 'read' 'swin_val_9_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%swin_val_9_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_16_read)"   --->   Operation 249 'read' 'swin_val_9_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%swin_val_9_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_15_read)"   --->   Operation 250 'read' 'swin_val_9_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%swin_val_9_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_14_read)"   --->   Operation 251 'read' 'swin_val_9_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%swin_val_9_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_13_read)"   --->   Operation 252 'read' 'swin_val_9_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%swin_val_9_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_12_read)"   --->   Operation 253 'read' 'swin_val_9_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%swin_val_9_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_11_read)"   --->   Operation 254 'read' 'swin_val_9_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%swin_val_9_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_10_read)"   --->   Operation 255 'read' 'swin_val_9_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%swin_val_9_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_9_read)"   --->   Operation 256 'read' 'swin_val_9_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%swin_val_9_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_8_read)"   --->   Operation 257 'read' 'swin_val_9_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%swin_val_9_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_7_read)"   --->   Operation 258 'read' 'swin_val_9_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%swin_val_9_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_6_read)"   --->   Operation 259 'read' 'swin_val_9_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%swin_val_9_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_5_read)"   --->   Operation 260 'read' 'swin_val_9_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%swin_val_9_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_4_read)"   --->   Operation 261 'read' 'swin_val_9_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%swin_val_9_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_3_read)"   --->   Operation 262 'read' 'swin_val_9_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%swin_val_9_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_2_read)"   --->   Operation 263 'read' 'swin_val_9_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%swin_val_9_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_1_read)"   --->   Operation 264 'read' 'swin_val_9_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%swin_val_9_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_9_0_read)"   --->   Operation 265 'read' 'swin_val_9_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%swin_val_8_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_20_read)"   --->   Operation 266 'read' 'swin_val_8_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%swin_val_8_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_19_read)"   --->   Operation 267 'read' 'swin_val_8_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%swin_val_8_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_18_read)"   --->   Operation 268 'read' 'swin_val_8_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%swin_val_8_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_17_read)"   --->   Operation 269 'read' 'swin_val_8_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%swin_val_8_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_16_read)"   --->   Operation 270 'read' 'swin_val_8_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%swin_val_8_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_15_read)"   --->   Operation 271 'read' 'swin_val_8_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%swin_val_8_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_14_read)"   --->   Operation 272 'read' 'swin_val_8_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%swin_val_8_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_13_read)"   --->   Operation 273 'read' 'swin_val_8_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%swin_val_8_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_12_read)"   --->   Operation 274 'read' 'swin_val_8_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%swin_val_8_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_11_read)"   --->   Operation 275 'read' 'swin_val_8_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%swin_val_8_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_10_read)"   --->   Operation 276 'read' 'swin_val_8_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%swin_val_8_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_9_read)"   --->   Operation 277 'read' 'swin_val_8_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%swin_val_8_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_8_read)"   --->   Operation 278 'read' 'swin_val_8_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%swin_val_8_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_7_read)"   --->   Operation 279 'read' 'swin_val_8_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%swin_val_8_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_6_read)"   --->   Operation 280 'read' 'swin_val_8_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%swin_val_8_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_5_read)"   --->   Operation 281 'read' 'swin_val_8_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%swin_val_8_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_4_read)"   --->   Operation 282 'read' 'swin_val_8_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%swin_val_8_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_3_read)"   --->   Operation 283 'read' 'swin_val_8_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%swin_val_8_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_2_read)"   --->   Operation 284 'read' 'swin_val_8_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%swin_val_8_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_1_read)"   --->   Operation 285 'read' 'swin_val_8_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%swin_val_8_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_8_0_read)"   --->   Operation 286 'read' 'swin_val_8_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%swin_val_7_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_20_read)"   --->   Operation 287 'read' 'swin_val_7_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%swin_val_7_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_19_read)"   --->   Operation 288 'read' 'swin_val_7_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%swin_val_7_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_18_read)"   --->   Operation 289 'read' 'swin_val_7_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%swin_val_7_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_17_read)"   --->   Operation 290 'read' 'swin_val_7_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%swin_val_7_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_16_read)"   --->   Operation 291 'read' 'swin_val_7_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%swin_val_7_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_15_read)"   --->   Operation 292 'read' 'swin_val_7_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%swin_val_7_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_14_read)"   --->   Operation 293 'read' 'swin_val_7_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%swin_val_7_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_13_read)"   --->   Operation 294 'read' 'swin_val_7_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%swin_val_7_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_12_read)"   --->   Operation 295 'read' 'swin_val_7_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%swin_val_7_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_11_read)"   --->   Operation 296 'read' 'swin_val_7_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%swin_val_7_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_10_read)"   --->   Operation 297 'read' 'swin_val_7_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%swin_val_7_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_9_read)"   --->   Operation 298 'read' 'swin_val_7_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%swin_val_7_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_8_read)"   --->   Operation 299 'read' 'swin_val_7_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%swin_val_7_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_7_read)"   --->   Operation 300 'read' 'swin_val_7_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%swin_val_7_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_6_read)"   --->   Operation 301 'read' 'swin_val_7_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%swin_val_7_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_5_read)"   --->   Operation 302 'read' 'swin_val_7_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%swin_val_7_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_4_read)"   --->   Operation 303 'read' 'swin_val_7_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%swin_val_7_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_3_read)"   --->   Operation 304 'read' 'swin_val_7_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%swin_val_7_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_2_read)"   --->   Operation 305 'read' 'swin_val_7_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%swin_val_7_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_1_read)"   --->   Operation 306 'read' 'swin_val_7_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%swin_val_7_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_7_0_read)"   --->   Operation 307 'read' 'swin_val_7_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%swin_val_6_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_20_read)"   --->   Operation 308 'read' 'swin_val_6_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%swin_val_6_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_19_read)"   --->   Operation 309 'read' 'swin_val_6_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%swin_val_6_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_18_read)"   --->   Operation 310 'read' 'swin_val_6_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%swin_val_6_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_17_read)"   --->   Operation 311 'read' 'swin_val_6_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%swin_val_6_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_16_read)"   --->   Operation 312 'read' 'swin_val_6_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%swin_val_6_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_15_read)"   --->   Operation 313 'read' 'swin_val_6_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%swin_val_6_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_14_read)"   --->   Operation 314 'read' 'swin_val_6_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%swin_val_6_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_13_read)"   --->   Operation 315 'read' 'swin_val_6_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%swin_val_6_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_12_read)"   --->   Operation 316 'read' 'swin_val_6_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%swin_val_6_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_11_read)"   --->   Operation 317 'read' 'swin_val_6_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%swin_val_6_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_10_read)"   --->   Operation 318 'read' 'swin_val_6_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%swin_val_6_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_9_read)"   --->   Operation 319 'read' 'swin_val_6_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%swin_val_6_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_8_read)"   --->   Operation 320 'read' 'swin_val_6_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%swin_val_6_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_7_read)"   --->   Operation 321 'read' 'swin_val_6_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%swin_val_6_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_6_read)"   --->   Operation 322 'read' 'swin_val_6_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%swin_val_6_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_5_read)"   --->   Operation 323 'read' 'swin_val_6_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%swin_val_6_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_4_read)"   --->   Operation 324 'read' 'swin_val_6_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%swin_val_6_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_3_read)"   --->   Operation 325 'read' 'swin_val_6_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%swin_val_6_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_2_read)"   --->   Operation 326 'read' 'swin_val_6_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%swin_val_6_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_1_read)"   --->   Operation 327 'read' 'swin_val_6_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%swin_val_6_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_6_0_read)"   --->   Operation 328 'read' 'swin_val_6_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%swin_val_5_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_20_read)"   --->   Operation 329 'read' 'swin_val_5_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%swin_val_5_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_19_read)"   --->   Operation 330 'read' 'swin_val_5_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%swin_val_5_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_18_read)"   --->   Operation 331 'read' 'swin_val_5_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%swin_val_5_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_17_read)"   --->   Operation 332 'read' 'swin_val_5_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%swin_val_5_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_16_read)"   --->   Operation 333 'read' 'swin_val_5_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%swin_val_5_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_15_read)"   --->   Operation 334 'read' 'swin_val_5_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%swin_val_5_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_14_read)"   --->   Operation 335 'read' 'swin_val_5_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%swin_val_5_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_13_read)"   --->   Operation 336 'read' 'swin_val_5_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%swin_val_5_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_12_read)"   --->   Operation 337 'read' 'swin_val_5_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%swin_val_5_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_11_read)"   --->   Operation 338 'read' 'swin_val_5_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%swin_val_5_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_10_read)"   --->   Operation 339 'read' 'swin_val_5_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%swin_val_5_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_9_read)"   --->   Operation 340 'read' 'swin_val_5_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%swin_val_5_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_8_read)"   --->   Operation 341 'read' 'swin_val_5_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%swin_val_5_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_7_read)"   --->   Operation 342 'read' 'swin_val_5_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%swin_val_5_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_6_read)"   --->   Operation 343 'read' 'swin_val_5_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%swin_val_5_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_5_read)"   --->   Operation 344 'read' 'swin_val_5_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%swin_val_5_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_4_read)"   --->   Operation 345 'read' 'swin_val_5_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%swin_val_5_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_3_read)"   --->   Operation 346 'read' 'swin_val_5_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%swin_val_5_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_2_read)"   --->   Operation 347 'read' 'swin_val_5_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%swin_val_5_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_1_read)"   --->   Operation 348 'read' 'swin_val_5_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%swin_val_5_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_5_0_read)"   --->   Operation 349 'read' 'swin_val_5_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%swin_val_4_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_20_read)"   --->   Operation 350 'read' 'swin_val_4_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%swin_val_4_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_19_read)"   --->   Operation 351 'read' 'swin_val_4_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%swin_val_4_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_18_read)"   --->   Operation 352 'read' 'swin_val_4_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%swin_val_4_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_17_read)"   --->   Operation 353 'read' 'swin_val_4_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%swin_val_4_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_16_read)"   --->   Operation 354 'read' 'swin_val_4_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%swin_val_4_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_15_read)"   --->   Operation 355 'read' 'swin_val_4_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%swin_val_4_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_14_read)"   --->   Operation 356 'read' 'swin_val_4_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%swin_val_4_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_13_read)"   --->   Operation 357 'read' 'swin_val_4_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%swin_val_4_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_12_read)"   --->   Operation 358 'read' 'swin_val_4_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%swin_val_4_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_11_read)"   --->   Operation 359 'read' 'swin_val_4_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%swin_val_4_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_10_read)"   --->   Operation 360 'read' 'swin_val_4_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%swin_val_4_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_9_read)"   --->   Operation 361 'read' 'swin_val_4_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%swin_val_4_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_8_read)"   --->   Operation 362 'read' 'swin_val_4_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%swin_val_4_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_7_read)"   --->   Operation 363 'read' 'swin_val_4_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%swin_val_4_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_6_read)"   --->   Operation 364 'read' 'swin_val_4_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%swin_val_4_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_5_read)"   --->   Operation 365 'read' 'swin_val_4_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%swin_val_4_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_4_read)"   --->   Operation 366 'read' 'swin_val_4_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%swin_val_4_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_3_read)"   --->   Operation 367 'read' 'swin_val_4_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%swin_val_4_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_2_read)"   --->   Operation 368 'read' 'swin_val_4_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%swin_val_4_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_1_read)"   --->   Operation 369 'read' 'swin_val_4_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%swin_val_4_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_4_0_read)"   --->   Operation 370 'read' 'swin_val_4_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%swin_val_3_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_20_read)"   --->   Operation 371 'read' 'swin_val_3_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%swin_val_3_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_19_read)"   --->   Operation 372 'read' 'swin_val_3_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%swin_val_3_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_18_read)"   --->   Operation 373 'read' 'swin_val_3_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%swin_val_3_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_17_read)"   --->   Operation 374 'read' 'swin_val_3_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%swin_val_3_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_16_read)"   --->   Operation 375 'read' 'swin_val_3_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%swin_val_3_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_15_read)"   --->   Operation 376 'read' 'swin_val_3_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%swin_val_3_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_14_read)"   --->   Operation 377 'read' 'swin_val_3_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%swin_val_3_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_13_read)"   --->   Operation 378 'read' 'swin_val_3_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%swin_val_3_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_12_read)"   --->   Operation 379 'read' 'swin_val_3_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%swin_val_3_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_11_read)"   --->   Operation 380 'read' 'swin_val_3_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%swin_val_3_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_10_read)"   --->   Operation 381 'read' 'swin_val_3_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%swin_val_3_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_9_read)"   --->   Operation 382 'read' 'swin_val_3_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%swin_val_3_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_8_read)"   --->   Operation 383 'read' 'swin_val_3_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%swin_val_3_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_7_read)"   --->   Operation 384 'read' 'swin_val_3_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%swin_val_3_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_6_read)"   --->   Operation 385 'read' 'swin_val_3_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%swin_val_3_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_5_read)"   --->   Operation 386 'read' 'swin_val_3_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%swin_val_3_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_4_read)"   --->   Operation 387 'read' 'swin_val_3_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%swin_val_3_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_3_read)"   --->   Operation 388 'read' 'swin_val_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%swin_val_3_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_2_read)"   --->   Operation 389 'read' 'swin_val_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%swin_val_3_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_1_read)"   --->   Operation 390 'read' 'swin_val_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%swin_val_3_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_3_0_read)"   --->   Operation 391 'read' 'swin_val_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%swin_val_2_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_20_read)"   --->   Operation 392 'read' 'swin_val_2_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%swin_val_2_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_19_read)"   --->   Operation 393 'read' 'swin_val_2_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%swin_val_2_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_18_read)"   --->   Operation 394 'read' 'swin_val_2_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%swin_val_2_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_17_read)"   --->   Operation 395 'read' 'swin_val_2_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%swin_val_2_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_16_read)"   --->   Operation 396 'read' 'swin_val_2_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%swin_val_2_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_15_read)"   --->   Operation 397 'read' 'swin_val_2_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%swin_val_2_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_14_read)"   --->   Operation 398 'read' 'swin_val_2_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%swin_val_2_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_13_read)"   --->   Operation 399 'read' 'swin_val_2_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%swin_val_2_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_12_read)"   --->   Operation 400 'read' 'swin_val_2_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%swin_val_2_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_11_read)"   --->   Operation 401 'read' 'swin_val_2_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%swin_val_2_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_10_read)"   --->   Operation 402 'read' 'swin_val_2_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%swin_val_2_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_9_read)"   --->   Operation 403 'read' 'swin_val_2_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%swin_val_2_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_8_read)"   --->   Operation 404 'read' 'swin_val_2_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%swin_val_2_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_7_read)"   --->   Operation 405 'read' 'swin_val_2_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%swin_val_2_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_6_read)"   --->   Operation 406 'read' 'swin_val_2_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%swin_val_2_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_5_read)"   --->   Operation 407 'read' 'swin_val_2_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%swin_val_2_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_4_read)"   --->   Operation 408 'read' 'swin_val_2_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%swin_val_2_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_3_read)"   --->   Operation 409 'read' 'swin_val_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%swin_val_2_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_2_read)"   --->   Operation 410 'read' 'swin_val_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%swin_val_2_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_1_read)"   --->   Operation 411 'read' 'swin_val_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%swin_val_2_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_2_0_read)"   --->   Operation 412 'read' 'swin_val_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%swin_val_1_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_20_read)"   --->   Operation 413 'read' 'swin_val_1_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%swin_val_1_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_19_read)"   --->   Operation 414 'read' 'swin_val_1_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%swin_val_1_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_18_read)"   --->   Operation 415 'read' 'swin_val_1_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%swin_val_1_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_17_read)"   --->   Operation 416 'read' 'swin_val_1_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%swin_val_1_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_16_read)"   --->   Operation 417 'read' 'swin_val_1_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%swin_val_1_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_15_read)"   --->   Operation 418 'read' 'swin_val_1_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%swin_val_1_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_14_read)"   --->   Operation 419 'read' 'swin_val_1_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%swin_val_1_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_13_read)"   --->   Operation 420 'read' 'swin_val_1_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%swin_val_1_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_12_read)"   --->   Operation 421 'read' 'swin_val_1_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%swin_val_1_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_11_read)"   --->   Operation 422 'read' 'swin_val_1_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%swin_val_1_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_10_read)"   --->   Operation 423 'read' 'swin_val_1_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%swin_val_1_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_9_read)"   --->   Operation 424 'read' 'swin_val_1_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%swin_val_1_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_8_read)"   --->   Operation 425 'read' 'swin_val_1_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%swin_val_1_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_7_read)"   --->   Operation 426 'read' 'swin_val_1_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%swin_val_1_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_6_read)"   --->   Operation 427 'read' 'swin_val_1_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%swin_val_1_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_5_read)"   --->   Operation 428 'read' 'swin_val_1_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%swin_val_1_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_4_read)"   --->   Operation 429 'read' 'swin_val_1_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%swin_val_1_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_3_read)"   --->   Operation 430 'read' 'swin_val_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%swin_val_1_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_2_read)"   --->   Operation 431 'read' 'swin_val_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%swin_val_1_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_1_read)"   --->   Operation 432 'read' 'swin_val_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%swin_val_1_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_1_0_read)"   --->   Operation 433 'read' 'swin_val_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%swin_val_0_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_20_read)"   --->   Operation 434 'read' 'swin_val_0_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%swin_val_0_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_19_read)"   --->   Operation 435 'read' 'swin_val_0_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%swin_val_0_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_18_read)"   --->   Operation 436 'read' 'swin_val_0_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%swin_val_0_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_17_read)"   --->   Operation 437 'read' 'swin_val_0_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%swin_val_0_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_16_read)"   --->   Operation 438 'read' 'swin_val_0_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%swin_val_0_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_15_read)"   --->   Operation 439 'read' 'swin_val_0_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%swin_val_0_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_14_read)"   --->   Operation 440 'read' 'swin_val_0_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%swin_val_0_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_13_read)"   --->   Operation 441 'read' 'swin_val_0_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%swin_val_0_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_12_read)"   --->   Operation 442 'read' 'swin_val_0_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%swin_val_0_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_11_read)"   --->   Operation 443 'read' 'swin_val_0_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%swin_val_0_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_10_read)"   --->   Operation 444 'read' 'swin_val_0_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%swin_val_0_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_9_read)"   --->   Operation 445 'read' 'swin_val_0_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%swin_val_0_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_8_read)"   --->   Operation 446 'read' 'swin_val_0_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%swin_val_0_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_7_read)"   --->   Operation 447 'read' 'swin_val_0_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%swin_val_0_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_6_read)"   --->   Operation 448 'read' 'swin_val_0_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%swin_val_0_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_5_read)"   --->   Operation 449 'read' 'swin_val_0_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%swin_val_0_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_4_read)"   --->   Operation 450 'read' 'swin_val_0_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%swin_val_0_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_3_read)"   --->   Operation 451 'read' 'swin_val_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%swin_val_0_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_2_read)"   --->   Operation 452 'read' 'swin_val_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%swin_val_0_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_1_read)"   --->   Operation 453 'read' 'swin_val_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%swin_val_0_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swin_val_0_0_read)"   --->   Operation 454 'read' 'swin_val_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i16 %variance_read to i33" [./haar.h:76]   --->   Operation 455 'zext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.97ns)   --->   "br label %0" [./haar.h:76]   --->   Operation 456 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %._crit_edge ], [ %i_10, %3 ]"   --->   Operation 457 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%idx = phi i12 [ 0, %._crit_edge ], [ %idx_2, %3 ]"   --->   Operation 458 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.86ns)   --->   "%tmp_s = icmp ult i5 %i, -12" [./haar.h:76]   --->   Operation 459 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 20, i64 10)"   --->   Operation 460 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (1.13ns)   --->   "%i_10 = add i5 %i, 1" [./haar.h:76]   --->   Operation 461 'add' 'i_10' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.97ns)   --->   "br i1 %tmp_s, label %1, label %.loopexit53" [./haar.h:76]   --->   Operation 462 'br' <Predicate = true> <Delay = 0.97>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_114 = zext i5 %i to i64" [./haar.h:79]   --->   Operation 463 'zext' 'tmp_114' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%haar_s_count_val_add = getelementptr [20 x i7]* @haar_s_count_val, i64 0, i64 %tmp_114" [./haar.h:79]   --->   Operation 464 'getelementptr' 'haar_s_count_val_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 465 [2/2] (1.99ns)   --->   "%haar_s_count_val_loa = load i7* %haar_s_count_val_add, align 1" [./haar.h:79]   --->   Operation 465 'load' 'haar_s_count_val_loa' <Predicate = (tmp_s)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>

State 3 <SV = 2> <Delay = 3.26>
ST_3 : Operation 466 [1/2] (1.99ns)   --->   "%haar_s_count_val_loa = load i7* %haar_s_count_val_add, align 1" [./haar.h:79]   --->   Operation 466 'load' 'haar_s_count_val_loa' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%s_count_cast8_cast = zext i7 %haar_s_count_val_loa to i12" [./haar.h:80]   --->   Operation 467 'zext' 's_count_cast8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (1.26ns)   --->   "%idx_2 = add i12 %s_count_cast8_cast, %idx" [./haar.h:80]   --->   Operation 468 'add' 'idx_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i12 %idx to i7" [./haar.h:80]   --->   Operation 469 'trunc' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (1.23ns)   --->   "%tmp_74 = add i7 %tmp_165, %haar_s_count_val_loa" [./haar.h:80]   --->   Operation 470 'add' 'tmp_74' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.97ns)   --->   "br label %2" [./haar.h:80]   --->   Operation 471 'br' <Predicate = true> <Delay = 0.97>

State 4 <SV = 3> <Delay = 4.49>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i23 [ 0, %1 ], [ %sum0_V, %_ifconv ]"   --->   Operation 472 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%idx_1 = phi i12 [ %idx, %1 ], [ %tmp_158, %_ifconv ]" [./haar.h:80]   --->   Operation 473 'phi' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%idx_1_cast7_cast = zext i12 %idx_1 to i15" [./haar.h:80]   --->   Operation 474 'zext' 'idx_1_cast7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 109, i64 0)"   --->   Operation 475 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_166 = trunc i12 %idx_1 to i7" [./haar.h:80]   --->   Operation 476 'trunc' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.94ns)   --->   "%exitcond = icmp eq i7 %tmp_166, %tmp_74" [./haar.h:80]   --->   Operation 477 'icmp' 'exitcond' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %_ifconv" [./haar.h:80]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%base0 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %idx_1, i1 false)" [./haar.h:85]   --->   Operation 479 'bitconcatenate' 'base0' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%base0_cast5_cast = zext i13 %base0 to i16" [./haar.h:85]   --->   Operation 480 'zext' 'base0_cast5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %idx_1, i2 0)" [./haar.h:86]   --->   Operation 481 'bitconcatenate' 'p_shl' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%p_shl3 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %idx_1, i3 0)" [./haar.h:91]   --->   Operation 482 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%p_shl3_cast_cast = zext i15 %p_shl3 to i16" [./haar.h:91]   --->   Operation 483 'zext' 'p_shl3_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (1.25ns)   --->   "%base2 = sub i16 %p_shl3_cast_cast, %base0_cast5_cast" [./haar.h:91]   --->   Operation 484 'sub' 'base2' <Predicate = (!exitcond)> <Delay = 1.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%base2_cast = sext i16 %base2 to i32" [./haar.h:91]   --->   Operation 485 'sext' 'base2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_119 = zext i32 %base2_cast to i64" [./haar.h:94]   --->   Operation 486 'zext' 'tmp_119' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%haar_weight_val_addr = getelementptr [6282 x i3]* @haar_weight_val, i64 0, i64 %tmp_119" [./haar.h:94]   --->   Operation 487 'getelementptr' 'haar_weight_val_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 488 [2/2] (1.99ns)   --->   "%haar_weight_val_load = load i3* %haar_weight_val_addr, align 2" [./haar.h:94]   --->   Operation 488 'load' 'haar_weight_val_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%haar_feature0_val_ad = getelementptr [6282 x i5]* @haar_feature0_val, i64 0, i64 %tmp_119" [./haar.h:95]   --->   Operation 489 'getelementptr' 'haar_feature0_val_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 490 [2/2] (1.99ns)   --->   "%haar_feature0_val_lo = load i5* %haar_feature0_val_ad, align 2" [./haar.h:95]   --->   Operation 490 'load' 'haar_feature0_val_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%haar_feature1_val_ad = getelementptr [6282 x i5]* @haar_feature1_val, i64 0, i64 %tmp_119" [./haar.h:96]   --->   Operation 491 'getelementptr' 'haar_feature1_val_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 492 [2/2] (1.99ns)   --->   "%haar_feature1_val_lo = load i5* %haar_feature1_val_ad, align 2" [./haar.h:96]   --->   Operation 492 'load' 'haar_feature1_val_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%haar_feature2_val_ad = getelementptr [6282 x i5]* @haar_feature2_val, i64 0, i64 %tmp_119" [./haar.h:97]   --->   Operation 493 'getelementptr' 'haar_feature2_val_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 494 [2/2] (1.99ns)   --->   "%haar_feature2_val_lo = load i5* %haar_feature2_val_ad, align 2" [./haar.h:97]   --->   Operation 494 'load' 'haar_feature2_val_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%haar_feature3_val_ad = getelementptr [6282 x i5]* @haar_feature3_val, i64 0, i64 %tmp_119" [./haar.h:98]   --->   Operation 495 'getelementptr' 'haar_feature3_val_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 496 [2/2] (1.99ns)   --->   "%haar_feature3_val_lo = load i5* %haar_feature3_val_ad, align 2" [./haar.h:98]   --->   Operation 496 'load' 'haar_feature3_val_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_329_0_s = or i32 %base2_cast, 1" [./haar.h:94]   --->   Operation 497 'or' 'tmp_329_0_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_330_0_1 = zext i32 %tmp_329_0_s to i64" [./haar.h:94]   --->   Operation 498 'zext' 'tmp_330_0_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%haar_weight_val_addr_1 = getelementptr [6282 x i3]* @haar_weight_val, i64 0, i64 %tmp_330_0_1" [./haar.h:94]   --->   Operation 499 'getelementptr' 'haar_weight_val_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 500 [2/2] (1.99ns)   --->   "%haar_weight_val_load_1 = load i3* %haar_weight_val_addr_1, align 1" [./haar.h:94]   --->   Operation 500 'load' 'haar_weight_val_load_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%haar_feature0_val_ad_1 = getelementptr [6282 x i5]* @haar_feature0_val, i64 0, i64 %tmp_330_0_1" [./haar.h:95]   --->   Operation 501 'getelementptr' 'haar_feature0_val_ad_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 502 [2/2] (1.99ns)   --->   "%haar_feature0_val_lo_1 = load i5* %haar_feature0_val_ad_1, align 1" [./haar.h:95]   --->   Operation 502 'load' 'haar_feature0_val_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%haar_feature1_val_ad_1 = getelementptr [6282 x i5]* @haar_feature1_val, i64 0, i64 %tmp_330_0_1" [./haar.h:96]   --->   Operation 503 'getelementptr' 'haar_feature1_val_ad_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 504 [2/2] (1.99ns)   --->   "%haar_feature1_val_lo_1 = load i5* %haar_feature1_val_ad_1, align 1" [./haar.h:96]   --->   Operation 504 'load' 'haar_feature1_val_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%haar_feature2_val_ad_1 = getelementptr [6282 x i5]* @haar_feature2_val, i64 0, i64 %tmp_330_0_1" [./haar.h:97]   --->   Operation 505 'getelementptr' 'haar_feature2_val_ad_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 506 [2/2] (1.99ns)   --->   "%haar_feature2_val_lo_1 = load i5* %haar_feature2_val_ad_1, align 1" [./haar.h:97]   --->   Operation 506 'load' 'haar_feature2_val_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%haar_feature3_val_ad_1 = getelementptr [6282 x i5]* @haar_feature3_val, i64 0, i64 %tmp_330_0_1" [./haar.h:98]   --->   Operation 507 'getelementptr' 'haar_feature3_val_ad_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 508 [2/2] (1.99ns)   --->   "%haar_feature3_val_lo_1 = load i5* %haar_feature3_val_ad_1, align 1" [./haar.h:98]   --->   Operation 508 'load' 'haar_feature3_val_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 509 [1/1] (1.24ns)   --->   "%tmp_329_0_2 = add i16 2, %base2" [./haar.h:94]   --->   Operation 509 'add' 'tmp_329_0_2' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_329_0_2_cast = sext i16 %tmp_329_0_2 to i32" [./haar.h:94]   --->   Operation 510 'sext' 'tmp_329_0_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_330_0_2 = zext i32 %tmp_329_0_2_cast to i64" [./haar.h:94]   --->   Operation 511 'zext' 'tmp_330_0_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%haar_weight_val_addr_2 = getelementptr [6282 x i3]* @haar_weight_val, i64 0, i64 %tmp_330_0_2" [./haar.h:94]   --->   Operation 512 'getelementptr' 'haar_weight_val_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 513 [2/2] (1.99ns)   --->   "%haar_weight_val_load_2 = load i3* %haar_weight_val_addr_2, align 1" [./haar.h:94]   --->   Operation 513 'load' 'haar_weight_val_load_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%haar_feature0_val_ad_2 = getelementptr [6282 x i5]* @haar_feature0_val, i64 0, i64 %tmp_330_0_2" [./haar.h:95]   --->   Operation 514 'getelementptr' 'haar_feature0_val_ad_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 515 [2/2] (1.99ns)   --->   "%haar_feature0_val_lo_2 = load i5* %haar_feature0_val_ad_2, align 1" [./haar.h:95]   --->   Operation 515 'load' 'haar_feature0_val_lo_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%haar_feature1_val_ad_2 = getelementptr [6282 x i5]* @haar_feature1_val, i64 0, i64 %tmp_330_0_2" [./haar.h:96]   --->   Operation 516 'getelementptr' 'haar_feature1_val_ad_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 517 [2/2] (1.99ns)   --->   "%haar_feature1_val_lo_2 = load i5* %haar_feature1_val_ad_2, align 1" [./haar.h:96]   --->   Operation 517 'load' 'haar_feature1_val_lo_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%haar_feature2_val_ad_2 = getelementptr [6282 x i5]* @haar_feature2_val, i64 0, i64 %tmp_330_0_2" [./haar.h:97]   --->   Operation 518 'getelementptr' 'haar_feature2_val_ad_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 519 [2/2] (1.99ns)   --->   "%haar_feature2_val_lo_2 = load i5* %haar_feature2_val_ad_2, align 1" [./haar.h:97]   --->   Operation 519 'load' 'haar_feature2_val_lo_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%haar_feature3_val_ad_2 = getelementptr [6282 x i5]* @haar_feature3_val, i64 0, i64 %tmp_330_0_2" [./haar.h:98]   --->   Operation 520 'getelementptr' 'haar_feature3_val_ad_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 521 [2/2] (1.99ns)   --->   "%haar_feature3_val_lo_2 = load i5* %haar_feature3_val_ad_2, align 1" [./haar.h:98]   --->   Operation 521 'load' 'haar_feature3_val_lo_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_323_s = or i13 %base0, 1" [./haar.h:90]   --->   Operation 522 'or' 'tmp_323_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_323_cast4_cast = zext i13 %tmp_323_s to i16" [./haar.h:90]   --->   Operation 523 'zext' 'tmp_323_cast4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%p_shl3_1 = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_323_s, i2 0)" [./haar.h:91]   --->   Operation 524 'bitconcatenate' 'p_shl3_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%p_shl3_1_cast_cast = zext i15 %p_shl3_1 to i16" [./haar.h:91]   --->   Operation 525 'zext' 'p_shl3_1_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (1.25ns)   --->   "%base2_1 = sub i16 %p_shl3_1_cast_cast, %tmp_323_cast4_cast" [./haar.h:91]   --->   Operation 526 'sub' 'base2_1' <Predicate = (!exitcond)> <Delay = 1.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%base2_1_cast = sext i16 %base2_1 to i32" [./haar.h:91]   --->   Operation 527 'sext' 'base2_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_330_1 = zext i32 %base2_1_cast to i64" [./haar.h:94]   --->   Operation 528 'zext' 'tmp_330_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%haar_weight_val_addr_3 = getelementptr [6282 x i3]* @haar_weight_val, i64 0, i64 %tmp_330_1" [./haar.h:94]   --->   Operation 529 'getelementptr' 'haar_weight_val_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 530 [2/2] (1.99ns)   --->   "%haar_weight_val_load_3 = load i3* %haar_weight_val_addr_3, align 1" [./haar.h:94]   --->   Operation 530 'load' 'haar_weight_val_load_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%haar_feature0_val_ad_3 = getelementptr [6282 x i5]* @haar_feature0_val, i64 0, i64 %tmp_330_1" [./haar.h:95]   --->   Operation 531 'getelementptr' 'haar_feature0_val_ad_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 532 [2/2] (1.99ns)   --->   "%haar_feature0_val_lo_3 = load i5* %haar_feature0_val_ad_3, align 1" [./haar.h:95]   --->   Operation 532 'load' 'haar_feature0_val_lo_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%haar_feature1_val_ad_3 = getelementptr [6282 x i5]* @haar_feature1_val, i64 0, i64 %tmp_330_1" [./haar.h:96]   --->   Operation 533 'getelementptr' 'haar_feature1_val_ad_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 534 [2/2] (1.99ns)   --->   "%haar_feature1_val_lo_3 = load i5* %haar_feature1_val_ad_3, align 1" [./haar.h:96]   --->   Operation 534 'load' 'haar_feature1_val_lo_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%haar_feature2_val_ad_3 = getelementptr [6282 x i5]* @haar_feature2_val, i64 0, i64 %tmp_330_1" [./haar.h:97]   --->   Operation 535 'getelementptr' 'haar_feature2_val_ad_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 536 [2/2] (1.99ns)   --->   "%haar_feature2_val_lo_3 = load i5* %haar_feature2_val_ad_3, align 1" [./haar.h:97]   --->   Operation 536 'load' 'haar_feature2_val_lo_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%haar_feature3_val_ad_3 = getelementptr [6282 x i5]* @haar_feature3_val, i64 0, i64 %tmp_330_1" [./haar.h:98]   --->   Operation 537 'getelementptr' 'haar_feature3_val_ad_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 538 [2/2] (1.99ns)   --->   "%haar_feature3_val_lo_3 = load i5* %haar_feature3_val_ad_3, align 1" [./haar.h:98]   --->   Operation 538 'load' 'haar_feature3_val_lo_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 539 [1/1] (1.24ns)   --->   "%tmp_329_1_1 = add i16 1, %base2_1" [./haar.h:94]   --->   Operation 539 'add' 'tmp_329_1_1' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_329_1_1_cast = sext i16 %tmp_329_1_1 to i32" [./haar.h:94]   --->   Operation 540 'sext' 'tmp_329_1_1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_330_1_1 = zext i32 %tmp_329_1_1_cast to i64" [./haar.h:94]   --->   Operation 541 'zext' 'tmp_330_1_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%haar_weight_val_addr_4 = getelementptr [6282 x i3]* @haar_weight_val, i64 0, i64 %tmp_330_1_1" [./haar.h:94]   --->   Operation 542 'getelementptr' 'haar_weight_val_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 543 [2/2] (1.99ns)   --->   "%haar_weight_val_load_4 = load i3* %haar_weight_val_addr_4, align 1" [./haar.h:94]   --->   Operation 543 'load' 'haar_weight_val_load_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%haar_feature0_val_ad_4 = getelementptr [6282 x i5]* @haar_feature0_val, i64 0, i64 %tmp_330_1_1" [./haar.h:95]   --->   Operation 544 'getelementptr' 'haar_feature0_val_ad_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 545 [2/2] (1.99ns)   --->   "%haar_feature0_val_lo_4 = load i5* %haar_feature0_val_ad_4, align 1" [./haar.h:95]   --->   Operation 545 'load' 'haar_feature0_val_lo_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%haar_feature1_val_ad_4 = getelementptr [6282 x i5]* @haar_feature1_val, i64 0, i64 %tmp_330_1_1" [./haar.h:96]   --->   Operation 546 'getelementptr' 'haar_feature1_val_ad_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 547 [2/2] (1.99ns)   --->   "%haar_feature1_val_lo_4 = load i5* %haar_feature1_val_ad_4, align 1" [./haar.h:96]   --->   Operation 547 'load' 'haar_feature1_val_lo_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%haar_feature2_val_ad_4 = getelementptr [6282 x i5]* @haar_feature2_val, i64 0, i64 %tmp_330_1_1" [./haar.h:97]   --->   Operation 548 'getelementptr' 'haar_feature2_val_ad_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 549 [2/2] (1.99ns)   --->   "%haar_feature2_val_lo_4 = load i5* %haar_feature2_val_ad_4, align 1" [./haar.h:97]   --->   Operation 549 'load' 'haar_feature2_val_lo_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%haar_feature3_val_ad_4 = getelementptr [6282 x i5]* @haar_feature3_val, i64 0, i64 %tmp_330_1_1" [./haar.h:98]   --->   Operation 550 'getelementptr' 'haar_feature3_val_ad_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 551 [2/2] (1.99ns)   --->   "%haar_feature3_val_lo_4 = load i5* %haar_feature3_val_ad_4, align 1" [./haar.h:98]   --->   Operation 551 'load' 'haar_feature3_val_lo_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 552 [1/1] (1.24ns)   --->   "%tmp_329_1_2 = add i16 2, %base2_1" [./haar.h:94]   --->   Operation 552 'add' 'tmp_329_1_2' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_329_1_2_cast = sext i16 %tmp_329_1_2 to i32" [./haar.h:94]   --->   Operation 553 'sext' 'tmp_329_1_2_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_330_1_2 = zext i32 %tmp_329_1_2_cast to i64" [./haar.h:94]   --->   Operation 554 'zext' 'tmp_330_1_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%haar_weight_val_addr_5 = getelementptr [6282 x i3]* @haar_weight_val, i64 0, i64 %tmp_330_1_2" [./haar.h:94]   --->   Operation 555 'getelementptr' 'haar_weight_val_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 556 [2/2] (1.99ns)   --->   "%haar_weight_val_load_5 = load i3* %haar_weight_val_addr_5, align 1" [./haar.h:94]   --->   Operation 556 'load' 'haar_weight_val_load_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%haar_feature0_val_ad_5 = getelementptr [6282 x i5]* @haar_feature0_val, i64 0, i64 %tmp_330_1_2" [./haar.h:95]   --->   Operation 557 'getelementptr' 'haar_feature0_val_ad_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 558 [2/2] (1.99ns)   --->   "%haar_feature0_val_lo_5 = load i5* %haar_feature0_val_ad_5, align 1" [./haar.h:95]   --->   Operation 558 'load' 'haar_feature0_val_lo_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%haar_feature1_val_ad_5 = getelementptr [6282 x i5]* @haar_feature1_val, i64 0, i64 %tmp_330_1_2" [./haar.h:96]   --->   Operation 559 'getelementptr' 'haar_feature1_val_ad_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 560 [2/2] (1.99ns)   --->   "%haar_feature1_val_lo_5 = load i5* %haar_feature1_val_ad_5, align 1" [./haar.h:96]   --->   Operation 560 'load' 'haar_feature1_val_lo_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%haar_feature2_val_ad_5 = getelementptr [6282 x i5]* @haar_feature2_val, i64 0, i64 %tmp_330_1_2" [./haar.h:97]   --->   Operation 561 'getelementptr' 'haar_feature2_val_ad_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 562 [2/2] (1.99ns)   --->   "%haar_feature2_val_lo_5 = load i5* %haar_feature2_val_ad_5, align 1" [./haar.h:97]   --->   Operation 562 'load' 'haar_feature2_val_lo_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%haar_feature3_val_ad_5 = getelementptr [6282 x i5]* @haar_feature3_val, i64 0, i64 %tmp_330_1_2" [./haar.h:98]   --->   Operation 563 'getelementptr' 'haar_feature3_val_ad_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 564 [2/2] (1.99ns)   --->   "%haar_feature3_val_lo_5 = load i5* %haar_feature3_val_ad_5, align 1" [./haar.h:98]   --->   Operation 564 'load' 'haar_feature3_val_lo_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_4 : Operation 565 [1/1] (1.26ns)   --->   "%tmp_158 = add i12 1, %idx_1" [./haar.h:80]   --->   Operation 565 'add' 'tmp_158' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.25>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_117 = zext i13 %base0 to i64" [./haar.h:90]   --->   Operation 566 'zext' 'tmp_117' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "%haar_thresh_val_V_ad = getelementptr [2094 x i17]* @haar_thresh_val_V, i64 0, i64 %tmp_117" [./haar.h:90]   --->   Operation 567 'getelementptr' 'haar_thresh_val_V_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 568 [2/2] (1.99ns)   --->   "%haar_thresh_val_V_lo = load i17* %haar_thresh_val_V_ad, align 8" [./haar.h:90]   --->   Operation 568 'load' 'haar_thresh_val_V_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 569 [1/2] (1.99ns)   --->   "%haar_weight_val_load = load i3* %haar_weight_val_addr, align 2" [./haar.h:94]   --->   Operation 569 'load' 'haar_weight_val_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 570 [1/2] (1.99ns)   --->   "%haar_feature0_val_lo = load i5* %haar_feature0_val_ad, align 2" [./haar.h:95]   --->   Operation 570 'load' 'haar_feature0_val_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 571 [1/2] (1.99ns)   --->   "%haar_feature1_val_lo = load i5* %haar_feature1_val_ad, align 2" [./haar.h:96]   --->   Operation 571 'load' 'haar_feature1_val_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 572 [1/2] (1.99ns)   --->   "%haar_feature2_val_lo = load i5* %haar_feature2_val_ad, align 2" [./haar.h:97]   --->   Operation 572 'load' 'haar_feature2_val_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 573 [1/2] (1.99ns)   --->   "%haar_feature3_val_lo = load i5* %haar_feature3_val_ad, align 2" [./haar.h:98]   --->   Operation 573 'load' 'haar_feature3_val_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 574 [1/1] (1.13ns)   --->   "%y2_0_0_t = add i5 %haar_feature3_val_lo, %haar_feature1_val_lo" [./haar.h:98]   --->   Operation 574 'add' 'y2_0_0_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_67 = zext i5 %y2_0_0_t to i9" [./haar.h:98]   --->   Operation 575 'zext' 'tmp_67' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (2.12ns)   --->   "%tmp_68 = mul i9 21, %tmp_67" [./haar.h:98]   --->   Operation 576 'mul' 'tmp_68' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [1/2] (1.99ns)   --->   "%haar_weight_val_load_1 = load i3* %haar_weight_val_addr_1, align 1" [./haar.h:94]   --->   Operation 577 'load' 'haar_weight_val_load_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 578 [1/2] (1.99ns)   --->   "%haar_feature0_val_lo_1 = load i5* %haar_feature0_val_ad_1, align 1" [./haar.h:95]   --->   Operation 578 'load' 'haar_feature0_val_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 579 [1/2] (1.99ns)   --->   "%haar_feature1_val_lo_1 = load i5* %haar_feature1_val_ad_1, align 1" [./haar.h:96]   --->   Operation 579 'load' 'haar_feature1_val_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 580 [1/2] (1.99ns)   --->   "%haar_feature2_val_lo_1 = load i5* %haar_feature2_val_ad_1, align 1" [./haar.h:97]   --->   Operation 580 'load' 'haar_feature2_val_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 581 [1/2] (1.99ns)   --->   "%haar_feature3_val_lo_1 = load i5* %haar_feature3_val_ad_1, align 1" [./haar.h:98]   --->   Operation 581 'load' 'haar_feature3_val_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 582 [1/1] (1.13ns)   --->   "%y2_0_1_t = add i5 %haar_feature3_val_lo_1, %haar_feature1_val_lo_1" [./haar.h:98]   --->   Operation 582 'add' 'y2_0_1_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_85 = zext i5 %y2_0_1_t to i9" [./haar.h:98]   --->   Operation 583 'zext' 'tmp_85' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (2.12ns)   --->   "%tmp_86 = mul i9 21, %tmp_85" [./haar.h:98]   --->   Operation 584 'mul' 'tmp_86' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/2] (1.99ns)   --->   "%haar_weight_val_load_2 = load i3* %haar_weight_val_addr_2, align 1" [./haar.h:94]   --->   Operation 585 'load' 'haar_weight_val_load_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 586 [1/2] (1.99ns)   --->   "%haar_feature0_val_lo_2 = load i5* %haar_feature0_val_ad_2, align 1" [./haar.h:95]   --->   Operation 586 'load' 'haar_feature0_val_lo_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 587 [1/2] (1.99ns)   --->   "%haar_feature1_val_lo_2 = load i5* %haar_feature1_val_ad_2, align 1" [./haar.h:96]   --->   Operation 587 'load' 'haar_feature1_val_lo_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 588 [1/2] (1.99ns)   --->   "%haar_feature2_val_lo_2 = load i5* %haar_feature2_val_ad_2, align 1" [./haar.h:97]   --->   Operation 588 'load' 'haar_feature2_val_lo_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 589 [1/2] (1.99ns)   --->   "%haar_feature3_val_lo_2 = load i5* %haar_feature3_val_ad_2, align 1" [./haar.h:98]   --->   Operation 589 'load' 'haar_feature3_val_lo_2' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 590 [1/1] (1.13ns)   --->   "%y2_0_2_t = add i5 %haar_feature3_val_lo_2, %haar_feature1_val_lo_2" [./haar.h:98]   --->   Operation 590 'add' 'y2_0_2_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_103 = zext i5 %y2_0_2_t to i9" [./haar.h:98]   --->   Operation 591 'zext' 'tmp_103' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 592 [1/1] (2.12ns)   --->   "%tmp_104 = mul i9 21, %tmp_103" [./haar.h:98]   --->   Operation 592 'mul' 'tmp_104' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%haar_left_val_addr = getelementptr [2094 x i2]* @haar_left_val, i64 0, i64 %tmp_117" [./haar.h:103]   --->   Operation 593 'getelementptr' 'haar_left_val_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 594 [2/2] (1.99ns)   --->   "%haar_left_val_load = load i2* %haar_left_val_addr, align 2" [./haar.h:103]   --->   Operation 594 'load' 'haar_left_val_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%haar_right_val_addr = getelementptr [2094 x i2]* @haar_right_val, i64 0, i64 %tmp_117" [./haar.h:106]   --->   Operation 595 'getelementptr' 'haar_right_val_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 596 [2/2] (1.99ns)   --->   "%haar_right_val_load = load i2* %haar_right_val_addr, align 2" [./haar.h:106]   --->   Operation 596 'load' 'haar_right_val_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_324_1 = zext i13 %tmp_323_s to i64" [./haar.h:90]   --->   Operation 597 'zext' 'tmp_324_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%haar_thresh_val_V_ad_1 = getelementptr [2094 x i17]* @haar_thresh_val_V, i64 0, i64 %tmp_324_1" [./haar.h:90]   --->   Operation 598 'getelementptr' 'haar_thresh_val_V_ad_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 599 [2/2] (1.99ns)   --->   "%haar_thresh_val_V_lo_1 = load i17* %haar_thresh_val_V_ad_1, align 4" [./haar.h:90]   --->   Operation 599 'load' 'haar_thresh_val_V_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 600 [1/2] (1.99ns)   --->   "%haar_weight_val_load_3 = load i3* %haar_weight_val_addr_3, align 1" [./haar.h:94]   --->   Operation 600 'load' 'haar_weight_val_load_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 601 [1/2] (1.99ns)   --->   "%haar_feature0_val_lo_3 = load i5* %haar_feature0_val_ad_3, align 1" [./haar.h:95]   --->   Operation 601 'load' 'haar_feature0_val_lo_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 602 [1/2] (1.99ns)   --->   "%haar_feature1_val_lo_3 = load i5* %haar_feature1_val_ad_3, align 1" [./haar.h:96]   --->   Operation 602 'load' 'haar_feature1_val_lo_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 603 [1/2] (1.99ns)   --->   "%haar_feature2_val_lo_3 = load i5* %haar_feature2_val_ad_3, align 1" [./haar.h:97]   --->   Operation 603 'load' 'haar_feature2_val_lo_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 604 [1/2] (1.99ns)   --->   "%haar_feature3_val_lo_3 = load i5* %haar_feature3_val_ad_3, align 1" [./haar.h:98]   --->   Operation 604 'load' 'haar_feature3_val_lo_3' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 605 [1/1] (1.13ns)   --->   "%y2_1_0_t = add i5 %haar_feature3_val_lo_3, %haar_feature1_val_lo_3" [./haar.h:98]   --->   Operation 605 'add' 'y2_1_0_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_121 = zext i5 %y2_1_0_t to i9" [./haar.h:98]   --->   Operation 606 'zext' 'tmp_121' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 607 [1/1] (2.12ns)   --->   "%tmp_122 = mul i9 21, %tmp_121" [./haar.h:98]   --->   Operation 607 'mul' 'tmp_122' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/2] (1.99ns)   --->   "%haar_weight_val_load_4 = load i3* %haar_weight_val_addr_4, align 1" [./haar.h:94]   --->   Operation 608 'load' 'haar_weight_val_load_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 609 [1/2] (1.99ns)   --->   "%haar_feature0_val_lo_4 = load i5* %haar_feature0_val_ad_4, align 1" [./haar.h:95]   --->   Operation 609 'load' 'haar_feature0_val_lo_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 610 [1/2] (1.99ns)   --->   "%haar_feature1_val_lo_4 = load i5* %haar_feature1_val_ad_4, align 1" [./haar.h:96]   --->   Operation 610 'load' 'haar_feature1_val_lo_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 611 [1/2] (1.99ns)   --->   "%haar_feature2_val_lo_4 = load i5* %haar_feature2_val_ad_4, align 1" [./haar.h:97]   --->   Operation 611 'load' 'haar_feature2_val_lo_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 612 [1/2] (1.99ns)   --->   "%haar_feature3_val_lo_4 = load i5* %haar_feature3_val_ad_4, align 1" [./haar.h:98]   --->   Operation 612 'load' 'haar_feature3_val_lo_4' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 613 [1/1] (1.13ns)   --->   "%y2_1_1_t = add i5 %haar_feature3_val_lo_4, %haar_feature1_val_lo_4" [./haar.h:98]   --->   Operation 613 'add' 'y2_1_1_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_136 = zext i5 %y2_1_1_t to i9" [./haar.h:98]   --->   Operation 614 'zext' 'tmp_136' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 615 [1/1] (2.12ns)   --->   "%tmp_137 = mul i9 21, %tmp_136" [./haar.h:98]   --->   Operation 615 'mul' 'tmp_137' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/2] (1.99ns)   --->   "%haar_weight_val_load_5 = load i3* %haar_weight_val_addr_5, align 1" [./haar.h:94]   --->   Operation 616 'load' 'haar_weight_val_load_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 617 [1/2] (1.99ns)   --->   "%haar_feature0_val_lo_5 = load i5* %haar_feature0_val_ad_5, align 1" [./haar.h:95]   --->   Operation 617 'load' 'haar_feature0_val_lo_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 618 [1/2] (1.99ns)   --->   "%haar_feature1_val_lo_5 = load i5* %haar_feature1_val_ad_5, align 1" [./haar.h:96]   --->   Operation 618 'load' 'haar_feature1_val_lo_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 619 [1/2] (1.99ns)   --->   "%haar_feature2_val_lo_5 = load i5* %haar_feature2_val_ad_5, align 1" [./haar.h:97]   --->   Operation 619 'load' 'haar_feature2_val_lo_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 620 [1/2] (1.99ns)   --->   "%haar_feature3_val_lo_5 = load i5* %haar_feature3_val_ad_5, align 1" [./haar.h:98]   --->   Operation 620 'load' 'haar_feature3_val_lo_5' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 621 [1/1] (1.13ns)   --->   "%y2_1_2_t = add i5 %haar_feature3_val_lo_5, %haar_feature1_val_lo_5" [./haar.h:98]   --->   Operation 621 'add' 'y2_1_2_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_146 = zext i5 %y2_1_2_t to i9" [./haar.h:98]   --->   Operation 622 'zext' 'tmp_146' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (2.12ns)   --->   "%tmp_147 = mul i9 21, %tmp_146" [./haar.h:98]   --->   Operation 623 'mul' 'tmp_147' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%haar_left_val_addr_1 = getelementptr [2094 x i2]* @haar_left_val, i64 0, i64 %tmp_324_1" [./haar.h:103]   --->   Operation 624 'getelementptr' 'haar_left_val_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 625 [2/2] (1.99ns)   --->   "%haar_left_val_load_1 = load i2* %haar_left_val_addr_1, align 1" [./haar.h:103]   --->   Operation 625 'load' 'haar_left_val_load_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%haar_right_val_addr_1 = getelementptr [2094 x i2]* @haar_right_val, i64 0, i64 %tmp_324_1" [./haar.h:106]   --->   Operation 626 'getelementptr' 'haar_right_val_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 627 [2/2] (1.99ns)   --->   "%haar_right_val_load_1 = load i2* %haar_right_val_addr_1, align 1" [./haar.h:106]   --->   Operation 627 'load' 'haar_right_val_load_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>

State 6 <SV = 5> <Delay = 8.46>
ST_6 : Operation 628 [1/2] (1.99ns)   --->   "%haar_thresh_val_V_lo = load i17* %haar_thresh_val_V_ad, align 8" [./haar.h:90]   --->   Operation 628 'load' 'haar_thresh_val_V_lo' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_6 : Operation 629 [1/1] (1.13ns)   --->   "%x2_0_0_t = add i5 %haar_feature2_val_lo, %haar_feature0_val_lo" [./haar.h:97]   --->   Operation 629 'add' 'x2_0_0_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_69 = zext i5 %x2_0_0_t to i9" [./haar.h:97]   --->   Operation 630 'zext' 'tmp_69' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (1.27ns)   --->   "%tmp_70 = add i9 %tmp_69, %tmp_68" [./haar.h:97]   --->   Operation 631 'add' 'tmp_70' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [1/1] (2.35ns)   --->   "%tmp_51 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_70)" [./haar.h:97]   --->   Operation 632 'mux' 'tmp_51' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_72 = zext i5 %haar_feature0_val_lo to i9" [./haar.h:95]   --->   Operation 633 'zext' 'tmp_72' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (1.27ns)   --->   "%tmp_73 = add i9 %tmp_72, %tmp_68" [./haar.h:95]   --->   Operation 634 'add' 'tmp_73' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/1] (2.35ns)   --->   "%tmp_52 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_73)" [./haar.h:95]   --->   Operation 635 'mux' 'tmp_52' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_75 = zext i5 %haar_feature1_val_lo to i9" [./haar.h:96]   --->   Operation 636 'zext' 'tmp_75' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (2.12ns)   --->   "%tmp_76 = mul i9 21, %tmp_75" [./haar.h:96]   --->   Operation 637 'mul' 'tmp_76' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [1/1] (1.27ns)   --->   "%tmp_77 = add i9 %tmp_69, %tmp_76" [./haar.h:97]   --->   Operation 638 'add' 'tmp_77' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 639 [1/1] (2.35ns)   --->   "%tmp_53 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_77)" [./haar.h:97]   --->   Operation 639 'mux' 'tmp_53' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [1/1] (1.27ns)   --->   "%tmp_79 = add i9 %tmp_72, %tmp_76" [./haar.h:95]   --->   Operation 640 'add' 'tmp_79' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 641 [1/1] (2.35ns)   --->   "%tmp_54 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_79)" [./haar.h:95]   --->   Operation 641 'mux' 'tmp_54' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/1] (1.57ns)   --->   "%tmp_120 = sub i32 %tmp_51, %tmp_52" [./haar.h:99]   --->   Operation 642 'sub' 'tmp_120' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_125 = sub i32 %tmp_120, %tmp_53" [./haar.h:99]   --->   Operation 643 'sub' 'tmp_125' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 644 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%tmp_128 = add i32 %tmp_54, %tmp_125" [./haar.h:99]   --->   Operation 644 'add' 'tmp_128' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 645 [1/1] (1.13ns)   --->   "%x2_0_1_t = add i5 %haar_feature2_val_lo_1, %haar_feature0_val_lo_1" [./haar.h:97]   --->   Operation 645 'add' 'x2_0_1_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_87 = zext i5 %x2_0_1_t to i9" [./haar.h:97]   --->   Operation 646 'zext' 'tmp_87' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (1.27ns)   --->   "%tmp_88 = add i9 %tmp_87, %tmp_86" [./haar.h:97]   --->   Operation 647 'add' 'tmp_88' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (2.35ns)   --->   "%tmp_55 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_88)" [./haar.h:97]   --->   Operation 648 'mux' 'tmp_55' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_90 = zext i5 %haar_feature0_val_lo_1 to i9" [./haar.h:95]   --->   Operation 649 'zext' 'tmp_90' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (1.27ns)   --->   "%tmp_91 = add i9 %tmp_90, %tmp_86" [./haar.h:95]   --->   Operation 650 'add' 'tmp_91' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 651 [1/1] (2.35ns)   --->   "%tmp_56 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_91)" [./haar.h:95]   --->   Operation 651 'mux' 'tmp_56' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_93 = zext i5 %haar_feature1_val_lo_1 to i9" [./haar.h:96]   --->   Operation 652 'zext' 'tmp_93' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 653 [1/1] (2.12ns)   --->   "%tmp_94 = mul i9 21, %tmp_93" [./haar.h:96]   --->   Operation 653 'mul' 'tmp_94' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 654 [1/1] (1.27ns)   --->   "%tmp_95 = add i9 %tmp_87, %tmp_94" [./haar.h:97]   --->   Operation 654 'add' 'tmp_95' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [1/1] (2.35ns)   --->   "%tmp_57 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_95)" [./haar.h:97]   --->   Operation 655 'mux' 'tmp_57' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (1.27ns)   --->   "%tmp_97 = add i9 %tmp_90, %tmp_94" [./haar.h:95]   --->   Operation 656 'add' 'tmp_97' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 657 [1/1] (2.35ns)   --->   "%tmp_58 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_97)" [./haar.h:95]   --->   Operation 657 'mux' 'tmp_58' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 658 [1/1] (1.57ns)   --->   "%tmp_337_0_1 = sub i32 %tmp_55, %tmp_56" [./haar.h:99]   --->   Operation 658 'sub' 'tmp_337_0_1' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_338_0_1 = sub i32 %tmp_337_0_1, %tmp_57" [./haar.h:99]   --->   Operation 659 'sub' 'tmp_338_0_1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 660 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%tmp_339_0_1 = add i32 %tmp_58, %tmp_338_0_1" [./haar.h:99]   --->   Operation 660 'add' 'tmp_339_0_1' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 661 [1/1] (1.13ns)   --->   "%x2_0_2_t = add i5 %haar_feature2_val_lo_2, %haar_feature0_val_lo_2" [./haar.h:97]   --->   Operation 661 'add' 'x2_0_2_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_105 = zext i5 %x2_0_2_t to i9" [./haar.h:97]   --->   Operation 662 'zext' 'tmp_105' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (1.27ns)   --->   "%tmp_106 = add i9 %tmp_105, %tmp_104" [./haar.h:97]   --->   Operation 663 'add' 'tmp_106' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [1/1] (2.35ns)   --->   "%tmp_59 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_106)" [./haar.h:97]   --->   Operation 664 'mux' 'tmp_59' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_108 = zext i5 %haar_feature0_val_lo_2 to i9" [./haar.h:95]   --->   Operation 665 'zext' 'tmp_108' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 666 [1/1] (1.27ns)   --->   "%tmp_109 = add i9 %tmp_108, %tmp_104" [./haar.h:95]   --->   Operation 666 'add' 'tmp_109' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 667 [1/1] (2.35ns)   --->   "%tmp_60 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_109)" [./haar.h:95]   --->   Operation 667 'mux' 'tmp_60' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_111 = zext i5 %haar_feature1_val_lo_2 to i9" [./haar.h:96]   --->   Operation 668 'zext' 'tmp_111' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 669 [1/1] (2.12ns)   --->   "%tmp_112 = mul i9 21, %tmp_111" [./haar.h:96]   --->   Operation 669 'mul' 'tmp_112' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 670 [1/1] (1.27ns)   --->   "%tmp_113 = add i9 %tmp_105, %tmp_112" [./haar.h:97]   --->   Operation 670 'add' 'tmp_113' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (2.35ns)   --->   "%tmp_61 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_113)" [./haar.h:97]   --->   Operation 671 'mux' 'tmp_61' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 672 [1/1] (1.27ns)   --->   "%tmp_115 = add i9 %tmp_108, %tmp_112" [./haar.h:95]   --->   Operation 672 'add' 'tmp_115' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 673 [1/1] (2.35ns)   --->   "%tmp_62 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_115)" [./haar.h:95]   --->   Operation 673 'mux' 'tmp_62' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 674 [1/1] (1.57ns)   --->   "%tmp_337_0_2 = sub i32 %tmp_59, %tmp_60" [./haar.h:99]   --->   Operation 674 'sub' 'tmp_337_0_2' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_338_0_2 = sub i32 %tmp_337_0_2, %tmp_61" [./haar.h:99]   --->   Operation 675 'sub' 'tmp_338_0_2' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 676 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%tmp_339_0_2 = add i32 %tmp_62, %tmp_338_0_2" [./haar.h:99]   --->   Operation 676 'add' 'tmp_339_0_2' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 677 [1/2] (1.99ns)   --->   "%haar_left_val_load = load i2* %haar_left_val_addr, align 2" [./haar.h:103]   --->   Operation 677 'load' 'haar_left_val_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_6 : Operation 678 [1/2] (1.99ns)   --->   "%haar_right_val_load = load i2* %haar_right_val_addr, align 2" [./haar.h:106]   --->   Operation 678 'load' 'haar_right_val_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_6 : Operation 679 [1/2] (1.99ns)   --->   "%haar_thresh_val_V_lo_1 = load i17* %haar_thresh_val_V_ad_1, align 4" [./haar.h:90]   --->   Operation 679 'load' 'haar_thresh_val_V_lo_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_6 : Operation 680 [1/1] (1.13ns)   --->   "%x2_1_0_t = add i5 %haar_feature2_val_lo_3, %haar_feature0_val_lo_3" [./haar.h:97]   --->   Operation 680 'add' 'x2_1_0_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_123 = zext i5 %x2_1_0_t to i9" [./haar.h:97]   --->   Operation 681 'zext' 'tmp_123' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (1.27ns)   --->   "%tmp_124 = add i9 %tmp_123, %tmp_122" [./haar.h:97]   --->   Operation 682 'add' 'tmp_124' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 683 [1/1] (2.35ns)   --->   "%tmp_80 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_124)" [./haar.h:97]   --->   Operation 683 'mux' 'tmp_80' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_126 = zext i5 %haar_feature0_val_lo_3 to i9" [./haar.h:95]   --->   Operation 684 'zext' 'tmp_126' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 685 [1/1] (1.27ns)   --->   "%tmp_127 = add i9 %tmp_126, %tmp_122" [./haar.h:95]   --->   Operation 685 'add' 'tmp_127' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 686 [1/1] (2.35ns)   --->   "%tmp_81 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_127)" [./haar.h:95]   --->   Operation 686 'mux' 'tmp_81' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_129 = zext i5 %haar_feature1_val_lo_3 to i9" [./haar.h:96]   --->   Operation 687 'zext' 'tmp_129' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 688 [1/1] (2.12ns)   --->   "%tmp_130 = mul i9 21, %tmp_129" [./haar.h:96]   --->   Operation 688 'mul' 'tmp_130' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 689 [1/1] (1.27ns)   --->   "%tmp_131 = add i9 %tmp_123, %tmp_130" [./haar.h:97]   --->   Operation 689 'add' 'tmp_131' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 690 [1/1] (2.35ns)   --->   "%tmp_82 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_131)" [./haar.h:97]   --->   Operation 690 'mux' 'tmp_82' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 691 [1/1] (1.27ns)   --->   "%tmp_133 = add i9 %tmp_126, %tmp_130" [./haar.h:95]   --->   Operation 691 'add' 'tmp_133' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 692 [1/1] (2.35ns)   --->   "%tmp_83 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_133)" [./haar.h:95]   --->   Operation 692 'mux' 'tmp_83' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 693 [1/1] (1.57ns)   --->   "%tmp_337_1 = sub i32 %tmp_80, %tmp_81" [./haar.h:99]   --->   Operation 693 'sub' 'tmp_337_1' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_338_1 = sub i32 %tmp_337_1, %tmp_82" [./haar.h:99]   --->   Operation 694 'sub' 'tmp_338_1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 695 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%tmp_339_1 = add i32 %tmp_83, %tmp_338_1" [./haar.h:99]   --->   Operation 695 'add' 'tmp_339_1' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 696 [1/1] (1.13ns)   --->   "%x2_1_1_t = add i5 %haar_feature2_val_lo_4, %haar_feature0_val_lo_4" [./haar.h:97]   --->   Operation 696 'add' 'x2_1_1_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_138 = zext i5 %x2_1_1_t to i9" [./haar.h:97]   --->   Operation 697 'zext' 'tmp_138' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 698 [1/1] (1.27ns)   --->   "%tmp_139 = add i9 %tmp_138, %tmp_137" [./haar.h:97]   --->   Operation 698 'add' 'tmp_139' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 699 [1/1] (2.35ns)   --->   "%tmp_84 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_139)" [./haar.h:97]   --->   Operation 699 'mux' 'tmp_84' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_140 = zext i5 %haar_feature0_val_lo_4 to i9" [./haar.h:95]   --->   Operation 700 'zext' 'tmp_140' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 701 [1/1] (1.27ns)   --->   "%tmp_141 = add i9 %tmp_140, %tmp_137" [./haar.h:95]   --->   Operation 701 'add' 'tmp_141' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 702 [1/1] (2.35ns)   --->   "%tmp_89 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_141)" [./haar.h:95]   --->   Operation 702 'mux' 'tmp_89' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_142 = zext i5 %haar_feature1_val_lo_4 to i9" [./haar.h:96]   --->   Operation 703 'zext' 'tmp_142' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 704 [1/1] (2.12ns)   --->   "%tmp_143 = mul i9 21, %tmp_142" [./haar.h:96]   --->   Operation 704 'mul' 'tmp_143' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 705 [1/1] (1.27ns)   --->   "%tmp_144 = add i9 %tmp_138, %tmp_143" [./haar.h:97]   --->   Operation 705 'add' 'tmp_144' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 706 [1/1] (2.35ns)   --->   "%tmp_92 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_144)" [./haar.h:97]   --->   Operation 706 'mux' 'tmp_92' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 707 [1/1] (1.27ns)   --->   "%tmp_145 = add i9 %tmp_140, %tmp_143" [./haar.h:95]   --->   Operation 707 'add' 'tmp_145' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 708 [1/1] (2.35ns)   --->   "%tmp_96 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_145)" [./haar.h:95]   --->   Operation 708 'mux' 'tmp_96' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 709 [1/1] (1.57ns)   --->   "%tmp_337_1_1 = sub i32 %tmp_84, %tmp_89" [./haar.h:99]   --->   Operation 709 'sub' 'tmp_337_1_1' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_338_1_1 = sub i32 %tmp_337_1_1, %tmp_92" [./haar.h:99]   --->   Operation 710 'sub' 'tmp_338_1_1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 711 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%tmp_339_1_1 = add i32 %tmp_96, %tmp_338_1_1" [./haar.h:99]   --->   Operation 711 'add' 'tmp_339_1_1' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 712 [1/1] (1.13ns)   --->   "%x2_1_2_t = add i5 %haar_feature2_val_lo_5, %haar_feature0_val_lo_5" [./haar.h:97]   --->   Operation 712 'add' 'x2_1_2_t' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_148 = zext i5 %x2_1_2_t to i9" [./haar.h:97]   --->   Operation 713 'zext' 'tmp_148' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 714 [1/1] (1.27ns)   --->   "%tmp_149 = add i9 %tmp_148, %tmp_147" [./haar.h:97]   --->   Operation 714 'add' 'tmp_149' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 715 [1/1] (2.35ns)   --->   "%tmp_98 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_149)" [./haar.h:97]   --->   Operation 715 'mux' 'tmp_98' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_150 = zext i5 %haar_feature0_val_lo_5 to i9" [./haar.h:95]   --->   Operation 716 'zext' 'tmp_150' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 717 [1/1] (1.27ns)   --->   "%tmp_151 = add i9 %tmp_150, %tmp_147" [./haar.h:95]   --->   Operation 717 'add' 'tmp_151' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 718 [1/1] (2.35ns)   --->   "%tmp_99 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_151)" [./haar.h:95]   --->   Operation 718 'mux' 'tmp_99' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_152 = zext i5 %haar_feature1_val_lo_5 to i9" [./haar.h:96]   --->   Operation 719 'zext' 'tmp_152' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 720 [1/1] (2.12ns)   --->   "%tmp_153 = mul i9 21, %tmp_152" [./haar.h:96]   --->   Operation 720 'mul' 'tmp_153' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 721 [1/1] (1.27ns)   --->   "%tmp_154 = add i9 %tmp_148, %tmp_153" [./haar.h:97]   --->   Operation 721 'add' 'tmp_154' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 722 [1/1] (2.35ns)   --->   "%tmp_100 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_154)" [./haar.h:97]   --->   Operation 722 'mux' 'tmp_100' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 723 [1/1] (1.27ns)   --->   "%tmp_155 = add i9 %tmp_150, %tmp_153" [./haar.h:95]   --->   Operation 723 'add' 'tmp_155' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 724 [1/1] (2.35ns)   --->   "%tmp_101 = call i32 @_ssdm_op_Mux.ap_auto.441i32.i9(i32 %swin_val_0_0_read_1, i32 %swin_val_0_1_read_1, i32 %swin_val_0_2_read_1, i32 %swin_val_0_3_read_1, i32 %swin_val_0_4_read_1, i32 %swin_val_0_5_read_1, i32 %swin_val_0_6_read_1, i32 %swin_val_0_7_read_1, i32 %swin_val_0_8_read_1, i32 %swin_val_0_9_read_1, i32 %swin_val_0_10_read_1, i32 %swin_val_0_11_read_1, i32 %swin_val_0_12_read_1, i32 %swin_val_0_13_read_1, i32 %swin_val_0_14_read_1, i32 %swin_val_0_15_read_1, i32 %swin_val_0_16_read_1, i32 %swin_val_0_17_read_1, i32 %swin_val_0_18_read_1, i32 %swin_val_0_19_read_1, i32 %swin_val_0_20_read_1, i32 %swin_val_1_0_read_1, i32 %swin_val_1_1_read_1, i32 %swin_val_1_2_read_1, i32 %swin_val_1_3_read_1, i32 %swin_val_1_4_read_1, i32 %swin_val_1_5_read_1, i32 %swin_val_1_6_read_1, i32 %swin_val_1_7_read_1, i32 %swin_val_1_8_read_1, i32 %swin_val_1_9_read_1, i32 %swin_val_1_10_read_1, i32 %swin_val_1_11_read_1, i32 %swin_val_1_12_read_1, i32 %swin_val_1_13_read_1, i32 %swin_val_1_14_read_1, i32 %swin_val_1_15_read_1, i32 %swin_val_1_16_read_1, i32 %swin_val_1_17_read_1, i32 %swin_val_1_18_read_1, i32 %swin_val_1_19_read_1, i32 %swin_val_1_20_read_1, i32 %swin_val_2_0_read_1, i32 %swin_val_2_1_read_1, i32 %swin_val_2_2_read_1, i32 %swin_val_2_3_read_1, i32 %swin_val_2_4_read_1, i32 %swin_val_2_5_read_1, i32 %swin_val_2_6_read_1, i32 %swin_val_2_7_read_1, i32 %swin_val_2_8_read_1, i32 %swin_val_2_9_read_1, i32 %swin_val_2_10_read_1, i32 %swin_val_2_11_read_1, i32 %swin_val_2_12_read_1, i32 %swin_val_2_13_read_1, i32 %swin_val_2_14_read_1, i32 %swin_val_2_15_read_1, i32 %swin_val_2_16_read_1, i32 %swin_val_2_17_read_1, i32 %swin_val_2_18_read_1, i32 %swin_val_2_19_read_1, i32 %swin_val_2_20_read_1, i32 %swin_val_3_0_read_1, i32 %swin_val_3_1_read_1, i32 %swin_val_3_2_read_1, i32 %swin_val_3_3_read_1, i32 %swin_val_3_4_read_1, i32 %swin_val_3_5_read_1, i32 %swin_val_3_6_read_1, i32 %swin_val_3_7_read_1, i32 %swin_val_3_8_read_1, i32 %swin_val_3_9_read_1, i32 %swin_val_3_10_read_1, i32 %swin_val_3_11_read_1, i32 %swin_val_3_12_read_1, i32 %swin_val_3_13_read_1, i32 %swin_val_3_14_read_1, i32 %swin_val_3_15_read_1, i32 %swin_val_3_16_read_1, i32 %swin_val_3_17_read_1, i32 %swin_val_3_18_read_1, i32 %swin_val_3_19_read_1, i32 %swin_val_3_20_read_1, i32 %swin_val_4_0_read_1, i32 %swin_val_4_1_read_1, i32 %swin_val_4_2_read_1, i32 %swin_val_4_3_read_1, i32 %swin_val_4_4_read_1, i32 %swin_val_4_5_read_1, i32 %swin_val_4_6_read_1, i32 %swin_val_4_7_read_1, i32 %swin_val_4_8_read_1, i32 %swin_val_4_9_read_1, i32 %swin_val_4_10_read_1, i32 %swin_val_4_11_read_1, i32 %swin_val_4_12_read_1, i32 %swin_val_4_13_read_1, i32 %swin_val_4_14_read_1, i32 %swin_val_4_15_read_1, i32 %swin_val_4_16_read_1, i32 %swin_val_4_17_read_1, i32 %swin_val_4_18_read_1, i32 %swin_val_4_19_read_1, i32 %swin_val_4_20_read_1, i32 %swin_val_5_0_read_1, i32 %swin_val_5_1_read_1, i32 %swin_val_5_2_read_1, i32 %swin_val_5_3_read_1, i32 %swin_val_5_4_read_1, i32 %swin_val_5_5_read_1, i32 %swin_val_5_6_read_1, i32 %swin_val_5_7_read_1, i32 %swin_val_5_8_read_1, i32 %swin_val_5_9_read_1, i32 %swin_val_5_10_read_1, i32 %swin_val_5_11_read_1, i32 %swin_val_5_12_read_1, i32 %swin_val_5_13_read_1, i32 %swin_val_5_14_read_1, i32 %swin_val_5_15_read_1, i32 %swin_val_5_16_read_1, i32 %swin_val_5_17_read_1, i32 %swin_val_5_18_read_1, i32 %swin_val_5_19_read_1, i32 %swin_val_5_20_read_1, i32 %swin_val_6_0_read_1, i32 %swin_val_6_1_read_1, i32 %swin_val_6_2_read_1, i32 %swin_val_6_3_read_1, i32 %swin_val_6_4_read_1, i32 %swin_val_6_5_read_1, i32 %swin_val_6_6_read_1, i32 %swin_val_6_7_read_1, i32 %swin_val_6_8_read_1, i32 %swin_val_6_9_read_1, i32 %swin_val_6_10_read_1, i32 %swin_val_6_11_read_1, i32 %swin_val_6_12_read_1, i32 %swin_val_6_13_read_1, i32 %swin_val_6_14_read_1, i32 %swin_val_6_15_read_1, i32 %swin_val_6_16_read_1, i32 %swin_val_6_17_read_1, i32 %swin_val_6_18_read_1, i32 %swin_val_6_19_read_1, i32 %swin_val_6_20_read_1, i32 %swin_val_7_0_read_1, i32 %swin_val_7_1_read_1, i32 %swin_val_7_2_read_1, i32 %swin_val_7_3_read_1, i32 %swin_val_7_4_read_1, i32 %swin_val_7_5_read_1, i32 %swin_val_7_6_read_1, i32 %swin_val_7_7_read_1, i32 %swin_val_7_8_read_1, i32 %swin_val_7_9_read_1, i32 %swin_val_7_10_read_1, i32 %swin_val_7_11_read_1, i32 %swin_val_7_12_read_1, i32 %swin_val_7_13_read_1, i32 %swin_val_7_14_read_1, i32 %swin_val_7_15_read_1, i32 %swin_val_7_16_read_1, i32 %swin_val_7_17_read_1, i32 %swin_val_7_18_read_1, i32 %swin_val_7_19_read_1, i32 %swin_val_7_20_read_1, i32 %swin_val_8_0_read_1, i32 %swin_val_8_1_read_1, i32 %swin_val_8_2_read_1, i32 %swin_val_8_3_read_1, i32 %swin_val_8_4_read_1, i32 %swin_val_8_5_read_1, i32 %swin_val_8_6_read_1, i32 %swin_val_8_7_read_1, i32 %swin_val_8_8_read_1, i32 %swin_val_8_9_read_1, i32 %swin_val_8_10_read_1, i32 %swin_val_8_11_read_1, i32 %swin_val_8_12_read_1, i32 %swin_val_8_13_read_1, i32 %swin_val_8_14_read_1, i32 %swin_val_8_15_read_1, i32 %swin_val_8_16_read_1, i32 %swin_val_8_17_read_1, i32 %swin_val_8_18_read_1, i32 %swin_val_8_19_read_1, i32 %swin_val_8_20_read_1, i32 %swin_val_9_0_read_1, i32 %swin_val_9_1_read_1, i32 %swin_val_9_2_read_1, i32 %swin_val_9_3_read_1, i32 %swin_val_9_4_read_1, i32 %swin_val_9_5_read_1, i32 %swin_val_9_6_read_1, i32 %swin_val_9_7_read_1, i32 %swin_val_9_8_read_1, i32 %swin_val_9_9_read_1, i32 %swin_val_9_10_read_1, i32 %swin_val_9_11_read_1, i32 %swin_val_9_12_read_1, i32 %swin_val_9_13_read_1, i32 %swin_val_9_14_read_1, i32 %swin_val_9_15_read_1, i32 %swin_val_9_16_read_1, i32 %swin_val_9_17_read_1, i32 %swin_val_9_18_read_1, i32 %swin_val_9_19_read_1, i32 %swin_val_9_20_read_1, i32 %swin_val_10_0_read_1, i32 %swin_val_10_1_read_1, i32 %swin_val_10_2_read_1, i32 %swin_val_10_3_read_1, i32 %swin_val_10_4_read_1, i32 %swin_val_10_5_read_1, i32 %swin_val_10_6_read_1, i32 %swin_val_10_7_read_1, i32 %swin_val_10_8_read_1, i32 %swin_val_10_9_read_1, i32 %swin_val_10_10_rea, i32 %swin_val_10_11_rea, i32 %swin_val_10_12_rea, i32 %swin_val_10_13_rea, i32 %swin_val_10_14_rea, i32 %swin_val_10_15_rea, i32 %swin_val_10_16_rea, i32 %swin_val_10_17_rea, i32 %swin_val_10_18_rea, i32 %swin_val_10_19_rea, i32 %swin_val_10_20_rea, i32 %swin_val_11_0_read_1, i32 %swin_val_11_1_read_1, i32 %swin_val_11_2_read_1, i32 %swin_val_11_3_read_1, i32 %swin_val_11_4_read_1, i32 %swin_val_11_5_read_1, i32 %swin_val_11_6_read_1, i32 %swin_val_11_7_read_1, i32 %swin_val_11_8_read_1, i32 %swin_val_11_9_read_1, i32 %swin_val_11_10_rea, i32 %swin_val_11_11_rea, i32 %swin_val_11_12_rea, i32 %swin_val_11_13_rea, i32 %swin_val_11_14_rea, i32 %swin_val_11_15_rea, i32 %swin_val_11_16_rea, i32 %swin_val_11_17_rea, i32 %swin_val_11_18_rea, i32 %swin_val_11_19_rea, i32 %swin_val_11_20_rea, i32 %swin_val_12_0_read_1, i32 %swin_val_12_1_read_1, i32 %swin_val_12_2_read_1, i32 %swin_val_12_3_read_1, i32 %swin_val_12_4_read_1, i32 %swin_val_12_5_read_1, i32 %swin_val_12_6_read_1, i32 %swin_val_12_7_read_1, i32 %swin_val_12_8_read_1, i32 %swin_val_12_9_read_1, i32 %swin_val_12_10_rea, i32 %swin_val_12_11_rea, i32 %swin_val_12_12_rea, i32 %swin_val_12_13_rea, i32 %swin_val_12_14_rea, i32 %swin_val_12_15_rea, i32 %swin_val_12_16_rea, i32 %swin_val_12_17_rea, i32 %swin_val_12_18_rea, i32 %swin_val_12_19_rea, i32 %swin_val_12_20_rea, i32 %swin_val_13_0_read_1, i32 %swin_val_13_1_read_1, i32 %swin_val_13_2_read_1, i32 %swin_val_13_3_read_1, i32 %swin_val_13_4_read_1, i32 %swin_val_13_5_read_1, i32 %swin_val_13_6_read_1, i32 %swin_val_13_7_read_1, i32 %swin_val_13_8_read_1, i32 %swin_val_13_9_read_1, i32 %swin_val_13_10_rea, i32 %swin_val_13_11_rea, i32 %swin_val_13_12_rea, i32 %swin_val_13_13_rea, i32 %swin_val_13_14_rea, i32 %swin_val_13_15_rea, i32 %swin_val_13_16_rea, i32 %swin_val_13_17_rea, i32 %swin_val_13_18_rea, i32 %swin_val_13_19_rea, i32 %swin_val_13_20_rea, i32 %swin_val_14_0_read_1, i32 %swin_val_14_1_read_1, i32 %swin_val_14_2_read_1, i32 %swin_val_14_3_read_1, i32 %swin_val_14_4_read_1, i32 %swin_val_14_5_read_1, i32 %swin_val_14_6_read_1, i32 %swin_val_14_7_read_1, i32 %swin_val_14_8_read_1, i32 %swin_val_14_9_read_1, i32 %swin_val_14_10_rea, i32 %swin_val_14_11_rea, i32 %swin_val_14_12_rea, i32 %swin_val_14_13_rea, i32 %swin_val_14_14_rea, i32 %swin_val_14_15_rea, i32 %swin_val_14_16_rea, i32 %swin_val_14_17_rea, i32 %swin_val_14_18_rea, i32 %swin_val_14_19_rea, i32 %swin_val_14_20_rea, i32 %swin_val_15_0_read_1, i32 %swin_val_15_1_read_1, i32 %swin_val_15_2_read_1, i32 %swin_val_15_3_read_1, i32 %swin_val_15_4_read_1, i32 %swin_val_15_5_read_1, i32 %swin_val_15_6_read_1, i32 %swin_val_15_7_read_1, i32 %swin_val_15_8_read_1, i32 %swin_val_15_9_read_1, i32 %swin_val_15_10_rea, i32 %swin_val_15_11_rea, i32 %swin_val_15_12_rea, i32 %swin_val_15_13_rea, i32 %swin_val_15_14_rea, i32 %swin_val_15_15_rea, i32 %swin_val_15_16_rea, i32 %swin_val_15_17_rea, i32 %swin_val_15_18_rea, i32 %swin_val_15_19_rea, i32 %swin_val_15_20_rea, i32 %swin_val_16_0_read_1, i32 %swin_val_16_1_read_1, i32 %swin_val_16_2_read_1, i32 %swin_val_16_3_read_1, i32 %swin_val_16_4_read_1, i32 %swin_val_16_5_read_1, i32 %swin_val_16_6_read_1, i32 %swin_val_16_7_read_1, i32 %swin_val_16_8_read_1, i32 %swin_val_16_9_read_1, i32 %swin_val_16_10_rea, i32 %swin_val_16_11_rea, i32 %swin_val_16_12_rea, i32 %swin_val_16_13_rea, i32 %swin_val_16_14_rea, i32 %swin_val_16_15_rea, i32 %swin_val_16_16_rea, i32 %swin_val_16_17_rea, i32 %swin_val_16_18_rea, i32 %swin_val_16_19_rea, i32 %swin_val_16_20_rea, i32 %swin_val_17_0_read_1, i32 %swin_val_17_1_read_1, i32 %swin_val_17_2_read_1, i32 %swin_val_17_3_read_1, i32 %swin_val_17_4_read_1, i32 %swin_val_17_5_read_1, i32 %swin_val_17_6_read_1, i32 %swin_val_17_7_read_1, i32 %swin_val_17_8_read_1, i32 %swin_val_17_9_read_1, i32 %swin_val_17_10_rea, i32 %swin_val_17_11_rea, i32 %swin_val_17_12_rea, i32 %swin_val_17_13_rea, i32 %swin_val_17_14_rea, i32 %swin_val_17_15_rea, i32 %swin_val_17_16_rea, i32 %swin_val_17_17_rea, i32 %swin_val_17_18_rea, i32 %swin_val_17_19_rea, i32 %swin_val_17_20_rea, i32 %swin_val_18_0_read_1, i32 %swin_val_18_1_read_1, i32 %swin_val_18_2_read_1, i32 %swin_val_18_3_read_1, i32 %swin_val_18_4_read_1, i32 %swin_val_18_5_read_1, i32 %swin_val_18_6_read_1, i32 %swin_val_18_7_read_1, i32 %swin_val_18_8_read_1, i32 %swin_val_18_9_read_1, i32 %swin_val_18_10_rea, i32 %swin_val_18_11_rea, i32 %swin_val_18_12_rea, i32 %swin_val_18_13_rea, i32 %swin_val_18_14_rea, i32 %swin_val_18_15_rea, i32 %swin_val_18_16_rea, i32 %swin_val_18_17_rea, i32 %swin_val_18_18_rea, i32 %swin_val_18_19_rea, i32 %swin_val_18_20_rea, i32 %swin_val_19_0_read_1, i32 %swin_val_19_1_read_1, i32 %swin_val_19_2_read_1, i32 %swin_val_19_3_read_1, i32 %swin_val_19_4_read_1, i32 %swin_val_19_5_read_1, i32 %swin_val_19_6_read_1, i32 %swin_val_19_7_read_1, i32 %swin_val_19_8_read_1, i32 %swin_val_19_9_read_1, i32 %swin_val_19_10_rea, i32 %swin_val_19_11_rea, i32 %swin_val_19_12_rea, i32 %swin_val_19_13_rea, i32 %swin_val_19_14_rea, i32 %swin_val_19_15_rea, i32 %swin_val_19_16_rea, i32 %swin_val_19_17_rea, i32 %swin_val_19_18_rea, i32 %swin_val_19_19_rea, i32 %swin_val_19_20_rea, i32 %swin_val_20_0_read_1, i32 %swin_val_20_1_read_1, i32 %swin_val_20_2_read_1, i32 %swin_val_20_3_read_1, i32 %swin_val_20_4_read_1, i32 %swin_val_20_5_read_1, i32 %swin_val_20_6_read_1, i32 %swin_val_20_7_read_1, i32 %swin_val_20_8_read_1, i32 %swin_val_20_9_read_1, i32 %swin_val_20_10_rea, i32 %swin_val_20_11_rea, i32 %swin_val_20_12_rea, i32 %swin_val_20_13_rea, i32 %swin_val_20_14_rea, i32 %swin_val_20_15_rea, i32 %swin_val_20_16_rea, i32 %swin_val_20_17_rea, i32 %swin_val_20_18_rea, i32 %swin_val_20_19_rea, i32 %swin_val_20_20_rea, i9 %tmp_155)" [./haar.h:95]   --->   Operation 724 'mux' 'tmp_101' <Predicate = (!exitcond)> <Delay = 2.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 725 [1/1] (1.57ns)   --->   "%tmp_337_1_2 = sub i32 %tmp_98, %tmp_99" [./haar.h:99]   --->   Operation 725 'sub' 'tmp_337_1_2' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_338_1_2 = sub i32 %tmp_337_1_2, %tmp_100" [./haar.h:99]   --->   Operation 726 'sub' 'tmp_338_1_2' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 727 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%tmp_339_1_2 = add i32 %tmp_101, %tmp_338_1_2" [./haar.h:99]   --->   Operation 727 'add' 'tmp_339_1_2' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 728 [1/2] (1.99ns)   --->   "%haar_left_val_load_1 = load i2* %haar_left_val_addr_1, align 1" [./haar.h:103]   --->   Operation 728 'load' 'haar_left_val_load_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_6 : Operation 729 [1/2] (1.99ns)   --->   "%haar_right_val_load_1 = load i2* %haar_right_val_addr_1, align 1" [./haar.h:106]   --->   Operation 729 'load' 'haar_right_val_load_1' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>

State 7 <SV = 6> <Delay = 8.44>
ST_7 : Operation 730 [1/1] (0.00ns)   --->   "%OP1_V_cast_cast = sext i17 %haar_thresh_val_V_lo to i33" [./haar.h:90]   --->   Operation 730 'sext' 'OP1_V_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 731 [1/1] (4.41ns)   --->   "%r_V = mul i33 %OP1_V_cast_cast, %p_cast_cast" [./haar.h:90]   --->   Operation 731 'mul' 'r_V' <Predicate = (!exitcond)> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V, i32 32)" [./haar.h:90]   --->   Operation 732 'bitselect' 'tmp_167' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_168 = trunc i33 %r_V to i16" [./haar.h:90]   --->   Operation 733 'trunc' 'tmp_168' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 734 [1/1] (1.25ns)   --->   "%tmp_118 = icmp eq i16 %tmp_168, 0" [./haar.h:90]   --->   Operation 734 'icmp' 'tmp_118' <Predicate = (!exitcond)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_169 = call i17 @_ssdm_op_PartSelect.i17.i33.i32.i32(i33 %r_V, i32 16, i32 32)" [./haar.h:90]   --->   Operation 735 'partselect' 'tmp_169' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_46_cast = sext i17 %tmp_169 to i18" [./haar.h:90]   --->   Operation 736 'sext' 'tmp_46_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 737 [1/1] (1.26ns)   --->   "%tmp_47 = add i18 1, %tmp_46_cast" [./haar.h:90]   --->   Operation 737 'add' 'tmp_47' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%tmp_48 = select i1 %tmp_118, i18 %tmp_46_cast, i18 %tmp_47" [./haar.h:90]   --->   Operation 738 'select' 'tmp_48' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%tmp_50 = select i1 %tmp_167, i18 %tmp_48, i18 %tmp_46_cast" [./haar.h:90]   --->   Operation 739 'select' 'tmp_50' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%tmp_50_cast = sext i18 %tmp_50 to i32" [./haar.h:90]   --->   Operation 740 'sext' 'tmp_50_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 741 [1/1] (0.00ns)   --->   "%p_weight = sext i3 %haar_weight_val_load to i32" [./haar.h:94]   --->   Operation 741 'sext' 'p_weight' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 742 [1/1] (5.02ns)   --->   "%tmp_132 = mul nsw i32 %p_weight, %tmp_128" [./haar.h:99]   --->   Operation 742 'mul' 'tmp_132' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 743 [1/1] (0.00ns)   --->   "%p_weight_0_1 = sext i3 %haar_weight_val_load_1 to i32" [./haar.h:94]   --->   Operation 743 'sext' 'p_weight_0_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 744 [1/1] (5.02ns)   --->   "%tmp_340_0_1 = mul nsw i32 %p_weight_0_1, %tmp_339_0_1" [./haar.h:99]   --->   Operation 744 'mul' 'tmp_340_0_1' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 745 [1/1] (0.00ns)   --->   "%p_weight_0_2 = sext i3 %haar_weight_val_load_2 to i32" [./haar.h:94]   --->   Operation 745 'sext' 'p_weight_0_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 746 [1/1] (5.02ns)   --->   "%tmp_340_0_2 = mul nsw i32 %p_weight_0_2, %tmp_339_0_2" [./haar.h:99]   --->   Operation 746 'mul' 'tmp_340_0_2' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp63 = add i32 %tmp_340_0_2, %tmp_132" [./haar.h:99]   --->   Operation 747 'add' 'tmp63' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 748 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%sum_1_0_2 = add nsw i32 %tmp_340_0_1, %tmp63" [./haar.h:99]   --->   Operation 748 'add' 'sum_1_0_2' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 749 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_134 = icmp slt i32 %sum_1_0_2, %tmp_50_cast" [./haar.h:102]   --->   Operation 749 'icmp' 'tmp_134' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 750 [1/1] (0.00ns)   --->   "%OP1_V_1_cast_cast = sext i17 %haar_thresh_val_V_lo_1 to i33" [./haar.h:90]   --->   Operation 750 'sext' 'OP1_V_1_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 751 [1/1] (4.41ns)   --->   "%r_V_1 = mul i33 %OP1_V_1_cast_cast, %p_cast_cast" [./haar.h:90]   --->   Operation 751 'mul' 'r_V_1' <Predicate = (!exitcond)> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node tmp_328_1)   --->   "%tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1, i32 32)" [./haar.h:90]   --->   Operation 752 'bitselect' 'tmp_170' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i33 %r_V_1 to i16" [./haar.h:90]   --->   Operation 753 'trunc' 'tmp_171' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 754 [1/1] (1.25ns)   --->   "%tmp_327_1 = icmp eq i16 %tmp_171, 0" [./haar.h:90]   --->   Operation 754 'icmp' 'tmp_327_1' <Predicate = (!exitcond)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_172 = call i17 @_ssdm_op_PartSelect.i17.i33.i32.i32(i33 %r_V_1, i32 16, i32 32)" [./haar.h:90]   --->   Operation 755 'partselect' 'tmp_172' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_65_cast = sext i17 %tmp_172 to i18" [./haar.h:90]   --->   Operation 756 'sext' 'tmp_65_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 757 [1/1] (1.26ns)   --->   "%tmp_66 = add i18 1, %tmp_65_cast" [./haar.h:90]   --->   Operation 757 'add' 'tmp_66' <Predicate = (!exitcond)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node tmp_328_1)   --->   "%tmp_71 = select i1 %tmp_327_1, i18 %tmp_65_cast, i18 %tmp_66" [./haar.h:90]   --->   Operation 758 'select' 'tmp_71' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node tmp_328_1)   --->   "%tmp_78 = select i1 %tmp_170, i18 %tmp_71, i18 %tmp_65_cast" [./haar.h:90]   --->   Operation 759 'select' 'tmp_78' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node tmp_328_1)   --->   "%tmp_78_cast = sext i18 %tmp_78 to i32" [./haar.h:90]   --->   Operation 760 'sext' 'tmp_78_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 761 [1/1] (0.00ns)   --->   "%p_weight_1 = sext i3 %haar_weight_val_load_3 to i32" [./haar.h:94]   --->   Operation 761 'sext' 'p_weight_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 762 [1/1] (5.02ns)   --->   "%tmp_340_1 = mul nsw i32 %p_weight_1, %tmp_339_1" [./haar.h:99]   --->   Operation 762 'mul' 'tmp_340_1' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 763 [1/1] (0.00ns)   --->   "%p_weight_1_1 = sext i3 %haar_weight_val_load_4 to i32" [./haar.h:94]   --->   Operation 763 'sext' 'p_weight_1_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 764 [1/1] (5.02ns)   --->   "%tmp_340_1_1 = mul nsw i32 %p_weight_1_1, %tmp_339_1_1" [./haar.h:99]   --->   Operation 764 'mul' 'tmp_340_1_1' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 765 [1/1] (0.00ns)   --->   "%p_weight_1_2 = sext i3 %haar_weight_val_load_5 to i32" [./haar.h:94]   --->   Operation 765 'sext' 'p_weight_1_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 766 [1/1] (5.02ns)   --->   "%tmp_340_1_2 = mul nsw i32 %p_weight_1_2, %tmp_339_1_2" [./haar.h:99]   --->   Operation 766 'mul' 'tmp_340_1_2' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp75 = add i32 %tmp_340_1_2, %tmp_340_1" [./haar.h:99]   --->   Operation 767 'add' 'tmp75' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 768 [1/1] (2.11ns) (root node of TernaryAdder)   --->   "%sum_1_1_2 = add nsw i32 %tmp_340_1_1, %tmp75" [./haar.h:99]   --->   Operation 768 'add' 'sum_1_1_2' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 769 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_328_1 = icmp slt i32 %sum_1_1_2, %tmp_78_cast" [./haar.h:102]   --->   Operation 769 'icmp' 'tmp_328_1' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.29>
ST_8 : Operation 770 [1/1] (0.00ns)   --->   "%p_shl_cast_cast = zext i14 %p_shl to i15" [./haar.h:86]   --->   Operation 770 'zext' 'p_shl_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%base1 = sub i15 %p_shl_cast_cast, %idx_1_cast7_cast" [./haar.h:86]   --->   Operation 771 'sub' 'base1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 772 [1/1] (0.47ns)   --->   "%index_1_in = select i1 %tmp_134, i2 %haar_left_val_load, i2 %haar_right_val_load" [./haar.h:102]   --->   Operation 772 'select' 'index_1_in' <Predicate = (!exitcond)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 773 [1/1] (0.45ns)   --->   "%tmp_135 = icmp eq i2 %index_1_in, 1" [./haar.h:108]   --->   Operation 773 'icmp' 'tmp_135' <Predicate = (!exitcond)> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node index_2_in)   --->   "%sel_tmp3 = select i1 %tmp_135, i2 %haar_right_val_load_1, i2 %index_1_in" [./haar.h:108]   --->   Operation 774 'select' 'sel_tmp3' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node index_2_in)   --->   "%sel_tmp4 = and i1 %tmp_135, %tmp_328_1" [./haar.h:108]   --->   Operation 775 'and' 'sel_tmp4' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 776 [1/1] (0.47ns) (out node of the LUT)   --->   "%index_2_in = select i1 %sel_tmp4, i2 %haar_left_val_load_1, i2 %sel_tmp3" [./haar.h:108]   --->   Operation 776 'select' 'index_2_in' <Predicate = (!exitcond)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 777 [1/1] (0.00ns)   --->   "%index_2_cast_cast = sext i2 %index_2_in to i15" [./haar.h:112]   --->   Operation 777 'sext' 'index_2_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 778 [1/1] (1.90ns) (root node of TernaryAdder)   --->   "%tmp_156 = sub i15 %base1, %index_2_cast_cast" [./haar.h:112]   --->   Operation 778 'sub' 'tmp_156' <Predicate = (!exitcond)> <Delay = 1.90> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_157 = sext i15 %tmp_156 to i64" [./haar.h:112]   --->   Operation 779 'sext' 'tmp_157' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 780 [1/1] (0.00ns)   --->   "%haar_alpha_val_V_add = getelementptr [3141 x i16]* @haar_alpha_val_V, i64 0, i64 %tmp_157" [./haar.h:112]   --->   Operation 780 'getelementptr' 'haar_alpha_val_V_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 781 [2/2] (1.99ns)   --->   "%p_Val2_36 = load i16* %haar_alpha_val_V_add, align 2" [./haar.h:112]   --->   Operation 781 'load' 'p_Val2_36' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>

State 9 <SV = 8> <Delay = 3.38>
ST_9 : Operation 782 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)" [./haar.h:80]   --->   Operation 782 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 783 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [./haar.h:82]   --->   Operation 783 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 784 [1/2] (1.99ns)   --->   "%p_Val2_36 = load i16* %haar_alpha_val_V_add, align 2" [./haar.h:112]   --->   Operation 784 'load' 'p_Val2_36' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_9 : Operation 785 [1/1] (0.00ns)   --->   "%p_Val2_19_cast2 = zext i16 %p_Val2_36 to i23" [./haar.h:112]   --->   Operation 785 'zext' 'p_Val2_19_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 786 [1/1] (1.39ns)   --->   "%sum0_V = add i23 %p_Val2_s, %p_Val2_19_cast2" [./haar.h:112]   --->   Operation 786 'add' 'sum0_V' <Predicate = (!exitcond)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 787 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp)" [./haar.h:113]   --->   Operation 787 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 788 [1/1] (0.00ns)   --->   "br label %2" [./haar.h:80]   --->   Operation 788 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.99>
ST_10 : Operation 789 [1/1] (0.00ns)   --->   "%haar_s_thresh_val_V_s = getelementptr [20 x i22]* @haar_s_thresh_val_V, i64 0, i64 %tmp_114" [./haar.h:114]   --->   Operation 789 'getelementptr' 'haar_s_thresh_val_V_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 790 [2/2] (1.99ns)   --->   "%haar_s_thresh_val_V_1 = load i22* %haar_s_thresh_val_V_s, align 4" [./haar.h:114]   --->   Operation 790 'load' 'haar_s_thresh_val_V_1' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>

State 11 <SV = 5> <Delay = 4.25>
ST_11 : Operation 791 [1/2] (1.99ns)   --->   "%haar_s_thresh_val_V_1 = load i22* %haar_s_thresh_val_V_s, align 4" [./haar.h:114]   --->   Operation 791 'load' 'haar_s_thresh_val_V_1' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 20> <ROM>
ST_11 : Operation 792 [1/1] (0.00ns)   --->   "%haar_s_thresh_val_V_2 = zext i22 %haar_s_thresh_val_V_1 to i23" [./haar.h:114]   --->   Operation 792 'zext' 'haar_s_thresh_val_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 793 [1/1] (1.27ns)   --->   "%tmp_116 = icmp ult i23 %p_Val2_s, %haar_s_thresh_val_V_2" [./haar.h:114]   --->   Operation 793 'icmp' 'tmp_116' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 794 [1/1] (0.97ns)   --->   "br i1 %tmp_116, label %.loopexit53, label %0" [./haar.h:114]   --->   Operation 794 'br' <Predicate = true> <Delay = 0.97>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 795 [1/1] (0.00ns)   --->   "%result_write_assign = phi i1 [ false, %3 ], [ true, %0 ]"   --->   Operation 795 'phi' 'result_write_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 796 [1/1] (0.00ns)   --->   "ret i1 %result_write_assign" [./haar.h:119]   --->   Operation 796 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./haar.h:76) [899]  (0.978 ns)

 <State 2>: 2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./haar.h:76) [899]  (0 ns)
	'getelementptr' operation ('haar_s_count_val_add', ./haar.h:79) [907]  (0 ns)
	'load' operation ('haar_s_count_val_loa', ./haar.h:79) on array 'haar_s_count_val' [908]  (2 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'load' operation ('haar_s_count_val_loa', ./haar.h:79) on array 'haar_s_count_val' [908]  (2 ns)
	'add' operation ('idx', ./haar.h:80) [910]  (1.27 ns)

 <State 4>: 4.5ns
The critical path consists of the following:
	'phi' operation ('idx_1', ./haar.h:80) with incoming values : ('idx', ./haar.h:80) ('tmp_158', ./haar.h:80) [916]  (0 ns)
	'sub' operation ('base2', ./haar.h:91) [946]  (1.25 ns)
	'add' operation ('tmp_329_0_2', ./haar.h:94) [1013]  (1.25 ns)
	'getelementptr' operation ('haar_weight_val_addr_2', ./haar.h:94) [1016]  (0 ns)
	'load' operation ('haar_weight_val_load_2', ./haar.h:94) on array 'haar_weight_val' [1017]  (2 ns)

 <State 5>: 5.26ns
The critical path consists of the following:
	'load' operation ('haar_feature1_val_lo', ./haar.h:96) on array 'haar_feature1_val' [955]  (2 ns)
	'add' operation ('y2_0_0_t', ./haar.h:98) [960]  (1.14 ns)
	'mul' operation ('tmp_68', ./haar.h:98) [963]  (2.12 ns)

 <State 6>: 8.46ns
The critical path consists of the following:
	'add' operation ('x2_0_0_t', ./haar.h:97) [961]  (1.14 ns)
	'add' operation ('tmp_70', ./haar.h:97) [965]  (1.28 ns)
	'mux' operation ('tmp_51', ./haar.h:97) [966]  (2.36 ns)
	'sub' operation ('tmp_120', ./haar.h:99) [976]  (1.58 ns)
	'sub' operation ('tmp_125', ./haar.h:99) [977]  (0 ns)
	'add' operation ('tmp_128', ./haar.h:99) [978]  (2.11 ns)

 <State 7>: 8.44ns
The critical path consists of the following:
	'mul' operation ('tmp_132', ./haar.h:99) [979]  (5.02 ns)
	'add' operation ('tmp63', ./haar.h:99) [1047]  (0 ns)
	'add' operation ('sum_1_0_2', ./haar.h:99) [1048]  (2.11 ns)
	'icmp' operation ('tmp_134', ./haar.h:102) [1049]  (1.31 ns)

 <State 8>: 5.3ns
The critical path consists of the following:
	'select' operation ('index_1_in', ./haar.h:102) [1054]  (0.472 ns)
	'icmp' operation ('tmp_135', ./haar.h:108) [1055]  (0.454 ns)
	'select' operation ('sel_tmp3', ./haar.h:108) [1183]  (0 ns)
	'select' operation ('index_2_in', ./haar.h:108) [1185]  (0.472 ns)
	'sub' operation ('tmp_156', ./haar.h:112) [1187]  (1.9 ns)
	'getelementptr' operation ('haar_alpha_val_V_add', ./haar.h:112) [1189]  (0 ns)
	'load' operation ('__Val2__', ./haar.h:112) on array 'haar_alpha_val_V' [1190]  (2 ns)

 <State 9>: 3.39ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./haar.h:112) on array 'haar_alpha_val_V' [1190]  (2 ns)
	'add' operation ('sum0.V', ./haar.h:112) [1192]  (1.39 ns)

 <State 10>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('haar_s_thresh_val_V_s', ./haar.h:114) [1197]  (0 ns)
	'load' operation ('haar_s_thresh_val_V_1', ./haar.h:114) on array 'haar_s_thresh_val_V' [1198]  (2 ns)

 <State 11>: 4.25ns
The critical path consists of the following:
	'load' operation ('haar_s_thresh_val_V_1', ./haar.h:114) on array 'haar_s_thresh_val_V' [1198]  (2 ns)
	'icmp' operation ('tmp_116', ./haar.h:114) [1200]  (1.28 ns)
	multiplexor before 'phi' operation ('result') [1203]  (0.978 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
