

================================================================
== Vitis HLS Report for 'conv1_Pipeline_LOAD_WEIGHTS_K_L'
================================================================
* Date:           Thu Nov  2 04:31:52 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      651|      651|  6.510 us|  6.510 us|  651|  651|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_WEIGHTS_K_L  |      649|      649|         3|          1|          1|   648|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_i20 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_i20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 9 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln110_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln110"   --->   Operation 11 'read' 'sext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln110_cast = sext i62 %sext_ln110_read"   --->   Operation 12 'sext' 'sext_ln110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_29, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %bout"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index_i20"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i21"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i10 %indvar_flatten12" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 20 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln110 = icmp_eq  i10 %indvar_flatten12_load, i10 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 21 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln110 = add i10 %indvar_flatten12_load, i10 1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 22 'add' 'add_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc23.i, void %KR.preheader.exitStub" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 23 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln110 = store i10 %add_ln110, i10 %indvar_flatten12" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 24 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln110_cast" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 26 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bout_load = load i4 %bout" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 28 'load' 'bout_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln110_1 = add i4 %bout_load, i4 1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 29 'add' 'add_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%icmp_ln112 = icmp_eq  i8 %indvar_flatten_load, i8 81" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 30 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln110_1 = select i1 %icmp_ln112, i4 %add_ln110_1, i4 %bout_load" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 31 'select' 'select_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i4 %select_ln110_1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 32 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 33 'read' 'w1_addr_read' <Predicate = (!icmp_ln110)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.73ns)   --->   "%switch_ln110 = switch i3 %trunc_ln110, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 34 'switch' 'switch_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.73>
ST_2 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln112_1 = add i8 %indvar_flatten_load, i8 1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 35 'add' 'add_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.39ns)   --->   "%select_ln112_2 = select i1 %icmp_ln112, i8 1, i8 %add_ln112_1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 36 'select' 'select_ln112_2' <Predicate = (!icmp_ln110)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln110 = store i4 %select_ln110_1, i4 %bout" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 37 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln112 = store i8 %select_ln112_2, i8 %indvar_flatten" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 38 'store' 'store_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.72>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%loop_index_i20_load = load i4 %loop_index_i20"   --->   Operation 39 'load' 'loop_index_i20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 40 'load' 'k_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_WEIGHTS_K_L_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 648, i64 648, i64 648"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.39ns)   --->   "%select_ln110 = select i1 %icmp_ln112, i4 0, i4 %k_load" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 43 'select' 'select_ln110' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%xor_ln110 = xor i1 %icmp_ln112, i1 1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 45 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%exitcond317227 = icmp_eq  i4 %loop_index_i20_load, i4 9"   --->   Operation 46 'icmp' 'exitcond317227' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %exitcond317227, i1 %xor_ln110" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 47 'and' 'and_ln110' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%add_ln112 = add i4 %select_ln110, i4 1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 48 'add' 'add_ln112' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @K_L_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln112)   --->   "%or_ln112 = or i1 %and_ln110, i1 %icmp_ln112" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 50 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln112 = select i1 %or_ln112, i4 0, i4 %loop_index_i20_load" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 51 'select' 'select_ln112' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.39ns)   --->   "%select_ln112_1 = select i1 %and_ln110, i4 %add_ln112, i4 %select_ln110" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 52 'select' 'select_ln112_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%select_ln112_1_cast = zext i4 %select_ln112_1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 53 'zext' 'select_ln112_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln112_1, i3 0" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 54 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_92 = add i7 %p_shl, i7 %select_ln112_1_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 55 'add' 'empty_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%select_ln112_cast = zext i4 %select_ln112" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 57 'zext' 'select_ln112_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_93 = add i7 %empty_92, i7 %select_ln112_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 58 'add' 'empty_93' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_93" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 59 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 60 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_9 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 61 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 62 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 63 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 64 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 65 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 66 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 67 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%empty_94 = bitcast i32 %w1_addr_read" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 68 'bitcast' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_12" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 69 'store' 'store_ln110' <Predicate = (trunc_ln110 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 70 'br' 'br_ln0' <Predicate = (trunc_ln110 == 6)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_11" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 71 'store' 'store_ln110' <Predicate = (trunc_ln110 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 72 'br' 'br_ln0' <Predicate = (trunc_ln110 == 5)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_10" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 73 'store' 'store_ln110' <Predicate = (trunc_ln110 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (trunc_ln110 == 4)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_9" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 75 'store' 'store_ln110' <Predicate = (trunc_ln110 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 76 'br' 'br_ln0' <Predicate = (trunc_ln110 == 3)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_15" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 77 'store' 'store_ln110' <Predicate = (trunc_ln110 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 78 'br' 'br_ln0' <Predicate = (trunc_ln110 == 2)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_14" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 79 'store' 'store_ln110' <Predicate = (trunc_ln110 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 80 'br' 'br_ln0' <Predicate = (trunc_ln110 == 1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_8" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 81 'store' 'store_ln110' <Predicate = (trunc_ln110 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 82 'br' 'br_ln0' <Predicate = (trunc_ln110 == 0)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_13" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 83 'store' 'store_ln110' <Predicate = (trunc_ln110 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 84 'br' 'br_ln0' <Predicate = (trunc_ln110 == 7)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.79ns)   --->   "%empty = add i4 %select_ln112, i4 1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 85 'add' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln112 = store i4 %select_ln112_1, i4 %k" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 86 'store' 'store_ln112' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln112 = store i4 %empty, i4 %loop_index_i20" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 87 'store' 'store_ln112' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i21"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.214ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten12') [15]  (0.000 ns)
	'load' operation ('indvar_flatten12_load', src/conv1.cpp:110->src/conv1.cpp:38) on local variable 'indvar_flatten12' [27]  (0.000 ns)
	'add' operation ('add_ln110', src/conv1.cpp:110->src/conv1.cpp:38) [31]  (0.787 ns)
	'store' operation ('store_ln110', src/conv1.cpp:110->src/conv1.cpp:38) of variable 'add_ln110', src/conv1.cpp:110->src/conv1.cpp:38 on local variable 'indvar_flatten12' [99]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('w1_addr', src/conv1.cpp:110->src/conv1.cpp:38) [28]  (0.000 ns)
	bus read operation ('w1_addr_read', src/conv1.cpp:110->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:110->src/conv1.cpp:38) [68]  (7.300 ns)

 <State 3>: 3.722ns
The critical path consists of the following:
	'load' operation ('k_load', src/conv1.cpp:110->src/conv1.cpp:38) on local variable 'k' [35]  (0.000 ns)
	'select' operation ('select_ln110', src/conv1.cpp:110->src/conv1.cpp:38) [41]  (0.391 ns)
	'add' operation ('add_ln112', src/conv1.cpp:112->src/conv1.cpp:38) [48]  (0.797 ns)
	'select' operation ('select_ln112_1', src/conv1.cpp:112->src/conv1.cpp:38) [52]  (0.391 ns)
	'add' operation ('empty_92', src/conv1.cpp:112->src/conv1.cpp:38) [55]  (0.000 ns)
	'add' operation ('empty_93', src/conv1.cpp:112->src/conv1.cpp:38) [58]  (0.905 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_we_12', src/conv1.cpp:112->src/conv1.cpp:38) [64]  (0.000 ns)
	'store' operation ('store_ln110', src/conv1.cpp:110->src/conv1.cpp:38) of variable 'empty_94', src/conv1.cpp:110->src/conv1.cpp:38 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_3' [72]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
