Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 02:14:03 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 3.133ns (49.081%)  route 3.250ns (50.919%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.677     7.057    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.356 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.356    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 3.133ns (49.239%)  route 3.230ns (50.761%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.657     7.037    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y68         LUT4 (Prop_lut4_I2_O)        0.299     7.336 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000     7.336    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[26]_i_1_n_0
    SLICE_X32Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y68         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 3.133ns (49.476%)  route 3.199ns (50.524%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.626     7.006    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.305 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     7.305    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 3.133ns (50.270%)  route 3.099ns (49.730%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.526     6.906    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.205 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[16]_i_1/O
                         net (fo=1, routed)           0.000     7.205    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[16]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 3.133ns (50.266%)  route 3.100ns (49.734%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.527     6.907    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y64         LUT4 (Prop_lut4_I2_O)        0.299     7.206 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     7.206    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X32Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y64         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 3.133ns (50.283%)  route 3.098ns (49.717%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.524     6.905    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299     7.204 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     7.204    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 3.133ns (50.295%)  route 3.096ns (49.705%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.523     6.903    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.299     7.202 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[17]_i_1/O
                         net (fo=1, routed)           0.000     7.202    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[17]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y66         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 3.133ns (50.420%)  route 3.081ns (49.580%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.507     6.888    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.299     7.187 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     7.187    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y63         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 3.133ns (50.460%)  route 3.076ns (49.540%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.503     6.883    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y62         LUT5 (Prop_lut5_I3_O)        0.299     7.182 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.182    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 3.133ns (50.493%)  route 3.072ns (49.507%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=102, routed)         1.564     2.993    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X33Y64         LUT2 (Prop_lut2_I1_O)        0.124     3.117 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7/O
                         net (fo=1, routed)           0.000     3.117    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_i_7_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.667 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.667    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.781 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.781    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.895 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.009 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.009    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.123 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.123    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.237 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.237    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.351 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.351    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.465 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.465    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.579 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.579    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.693 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.693    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     4.816    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.930 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     4.930    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.044 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.044    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.158    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.380 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.499     6.879    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y62         LUT4 (Prop_lut4_I2_O)        0.299     7.178 r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.178    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X32Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=357, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y62         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_8_68_seq_1_U3/fn1_urem_64s_17ns_8_68_seq_1_div_U/fn1_urem_64s_17ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  3.790    




