
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008304  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  080084e4  080084e4  000094e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008640  08008640  0000a05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008640  08008640  00009640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008648  08008648  0000a05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008648  08008648  00009648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800864c  0800864c  0000964c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08008650  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e8  2000005c  080086ac  0000a05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000844  080086ac  0000a844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f65  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ad  00000000  00000000  00023ff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  000275a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010e7  00000000  00000000  00028b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000298ec  00000000  00000000  00029c57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000196a2  00000000  00000000  00053543  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112f92  00000000  00000000  0006cbe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017fb77  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061f4  00000000  00000000  0017fbbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00185db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080084cc 	.word	0x080084cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	080084cc 	.word	0x080084cc

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08c      	sub	sp, #48	@ 0x30
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000612:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2220      	movs	r2, #32
 8000622:	2100      	movs	r1, #0
 8000624:	4618      	mov	r0, r3
 8000626:	f007 fad3 	bl	8007bd0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800062a:	4b32      	ldr	r3, [pc, #200]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800062c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000630:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000632:	4b30      	ldr	r3, [pc, #192]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000634:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000638:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800063a:	4b2e      	ldr	r3, [pc, #184]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000640:	4b2c      	ldr	r3, [pc, #176]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000642:	2200      	movs	r2, #0
 8000644:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000646:	4b2b      	ldr	r3, [pc, #172]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800064c:	4b29      	ldr	r3, [pc, #164]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000652:	4b28      	ldr	r3, [pc, #160]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000654:	2204      	movs	r2, #4
 8000656:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000658:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800065a:	2200      	movs	r2, #0
 800065c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800065e:	4b25      	ldr	r3, [pc, #148]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000660:	2200      	movs	r2, #0
 8000662:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000664:	4b23      	ldr	r3, [pc, #140]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000666:	2201      	movs	r2, #1
 8000668:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800066a:	4b22      	ldr	r3, [pc, #136]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800066c:	2200      	movs	r2, #0
 800066e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000672:	4b20      	ldr	r3, [pc, #128]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000674:	2200      	movs	r2, #0
 8000676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000678:	4b1e      	ldr	r3, [pc, #120]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800067a:	2200      	movs	r2, #0
 800067c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800067e:	4b1d      	ldr	r3, [pc, #116]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000680:	2200      	movs	r2, #0
 8000682:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000686:	4b1b      	ldr	r3, [pc, #108]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000688:	2200      	movs	r2, #0
 800068a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800068c:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 800068e:	2200      	movs	r2, #0
 8000690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000694:	4817      	ldr	r0, [pc, #92]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 8000696:	f001 fbe9 	bl	8001e6c <HAL_ADC_Init>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006a0:	f000 faf0 	bl	8000c84 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006a4:	2300      	movs	r3, #0
 80006a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ac:	4619      	mov	r1, r3
 80006ae:	4811      	ldr	r0, [pc, #68]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006b0:	f002 f9fe 	bl	8002ab0 <HAL_ADCEx_MultiModeConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006ba:	f000 fae3 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006be:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <MX_ADC1_Init+0xec>)
 80006c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006c2:	2306      	movs	r3, #6
 80006c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006c6:	2300      	movs	r3, #0
 80006c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ca:	237f      	movs	r3, #127	@ 0x7f
 80006cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ce:	2304      	movs	r3, #4
 80006d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	4619      	mov	r1, r3
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <MX_ADC1_Init+0xe8>)
 80006dc:	f001 fd82 	bl	80021e4 <HAL_ADC_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006e6:	f000 facd 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	3730      	adds	r7, #48	@ 0x30
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000078 	.word	0x20000078
 80006f8:	21800100 	.word	0x21800100

080006fc <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000702:	463b      	mov	r3, r7
 8000704:	2220      	movs	r2, #32
 8000706:	2100      	movs	r1, #0
 8000708:	4618      	mov	r0, r3
 800070a:	f007 fa61 	bl	8007bd0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800070e:	4b2b      	ldr	r3, [pc, #172]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000710:	4a2b      	ldr	r2, [pc, #172]	@ (80007c0 <MX_ADC2_Init+0xc4>)
 8000712:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000714:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000716:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800071a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800071c:	4b27      	ldr	r3, [pc, #156]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000722:	4b26      	ldr	r3, [pc, #152]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000728:	4b24      	ldr	r3, [pc, #144]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800072e:	4b23      	ldr	r3, [pc, #140]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000734:	4b21      	ldr	r3, [pc, #132]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000736:	2204      	movs	r2, #4
 8000738:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800073a:	4b20      	ldr	r3, [pc, #128]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800073c:	2200      	movs	r2, #0
 800073e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000740:	4b1e      	ldr	r3, [pc, #120]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000742:	2200      	movs	r2, #0
 8000744:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000748:	2201      	movs	r2, #1
 800074a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800074c:	4b1b      	ldr	r3, [pc, #108]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800074e:	2200      	movs	r2, #0
 8000750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000754:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000756:	2200      	movs	r2, #0
 8000758:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800075a:	4b18      	ldr	r3, [pc, #96]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800075c:	2200      	movs	r2, #0
 800075e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000760:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000762:	2200      	movs	r2, #0
 8000764:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_ADC2_Init+0xc0>)
 800076a:	2200      	movs	r2, #0
 800076c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000776:	4811      	ldr	r0, [pc, #68]	@ (80007bc <MX_ADC2_Init+0xc0>)
 8000778:	f001 fb78 	bl	8001e6c <HAL_ADC_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000782:	f000 fa7f 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000786:	4b0f      	ldr	r3, [pc, #60]	@ (80007c4 <MX_ADC2_Init+0xc8>)
 8000788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800078a:	2306      	movs	r3, #6
 800078c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800078e:	2300      	movs	r3, #0
 8000790:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000792:	237f      	movs	r3, #127	@ 0x7f
 8000794:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000796:	2304      	movs	r3, #4
 8000798:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800079e:	463b      	mov	r3, r7
 80007a0:	4619      	mov	r1, r3
 80007a2:	4806      	ldr	r0, [pc, #24]	@ (80007bc <MX_ADC2_Init+0xc0>)
 80007a4:	f001 fd1e 	bl	80021e4 <HAL_ADC_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80007ae:	f000 fa69 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	3720      	adds	r7, #32
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	200000e4 	.word	0x200000e4
 80007c0:	50000100 	.word	0x50000100
 80007c4:	19200040 	.word	0x19200040

080007c8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b0a4      	sub	sp, #144	@ 0x90
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007e4:	2254      	movs	r2, #84	@ 0x54
 80007e6:	2100      	movs	r1, #0
 80007e8:	4618      	mov	r0, r3
 80007ea:	f007 f9f1 	bl	8007bd0 <memset>
  if(adcHandle->Instance==ADC1)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80007f6:	d174      	bne.n	80008e2 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007fe:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000802:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000804:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000808:	4618      	mov	r0, r3
 800080a:	f003 fbe5 	bl	8003fd8 <HAL_RCCEx_PeriphCLKConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000814:	f000 fa36 	bl	8000c84 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000818:	4b63      	ldr	r3, [pc, #396]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	3301      	adds	r3, #1
 800081e:	4a62      	ldr	r2, [pc, #392]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000820:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000822:	4b61      	ldr	r3, [pc, #388]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	2b01      	cmp	r3, #1
 8000828:	d10b      	bne.n	8000842 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800082a:	4b60      	ldr	r3, [pc, #384]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a5f      	ldr	r2, [pc, #380]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000830:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b5d      	ldr	r3, [pc, #372]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800083e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	4b5a      	ldr	r3, [pc, #360]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	4a59      	ldr	r2, [pc, #356]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000848:	f043 0304 	orr.w	r3, r3, #4
 800084c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084e:	4b57      	ldr	r3, [pc, #348]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	f003 0304 	and.w	r3, r3, #4
 8000856:	623b      	str	r3, [r7, #32]
 8000858:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b54      	ldr	r3, [pc, #336]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	4a53      	ldr	r2, [pc, #332]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000866:	4b51      	ldr	r3, [pc, #324]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	61fb      	str	r3, [r7, #28]
 8000870:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b4e      	ldr	r3, [pc, #312]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	4a4d      	ldr	r2, [pc, #308]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800087e:	4b4b      	ldr	r3, [pc, #300]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	61bb      	str	r3, [r7, #24]
 8000888:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800088a:	2304      	movs	r3, #4
 800088c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800088e:	2303      	movs	r3, #3
 8000890:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800089a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800089e:	4619      	mov	r1, r3
 80008a0:	4843      	ldr	r0, [pc, #268]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 80008a2:	f002 fbad 	bl	8003000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80008a6:	2302      	movs	r3, #2
 80008a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008aa:	2303      	movs	r3, #3
 80008ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80008b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008ba:	4619      	mov	r1, r3
 80008bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c0:	f002 fb9e 	bl	8003000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008c4:	2303      	movs	r3, #3
 80008c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008c8:	2303      	movs	r3, #3
 80008ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008d8:	4619      	mov	r1, r3
 80008da:	4836      	ldr	r0, [pc, #216]	@ (80009b4 <HAL_ADC_MspInit+0x1ec>)
 80008dc:	f002 fb90 	bl	8003000 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008e0:	e05e      	b.n	80009a0 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a34      	ldr	r2, [pc, #208]	@ (80009b8 <HAL_ADC_MspInit+0x1f0>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d159      	bne.n	80009a0 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008f2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80008f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008fc:	4618      	mov	r0, r3
 80008fe:	f003 fb6b 	bl	8003fd8 <HAL_RCCEx_PeriphCLKConfig>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8000908:	f000 f9bc 	bl	8000c84 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800090c:	4b26      	ldr	r3, [pc, #152]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	3301      	adds	r3, #1
 8000912:	4a25      	ldr	r2, [pc, #148]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000914:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000916:	4b24      	ldr	r3, [pc, #144]	@ (80009a8 <HAL_ADC_MspInit+0x1e0>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d10b      	bne.n	8000936 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800091e:	4b23      	ldr	r3, [pc, #140]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a22      	ldr	r2, [pc, #136]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000924:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b20      	ldr	r3, [pc, #128]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a1c      	ldr	r2, [pc, #112]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	4a16      	ldr	r2, [pc, #88]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <HAL_ADC_MspInit+0x1e4>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 8000966:	230b      	movs	r3, #11
 8000968:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800096a:	2303      	movs	r3, #3
 800096c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000976:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800097a:	4619      	mov	r1, r3
 800097c:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <HAL_ADC_MspInit+0x1e8>)
 800097e:	f002 fb3f 	bl	8003000 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000982:	2301      	movs	r3, #1
 8000984:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000986:	2303      	movs	r3, #3
 8000988:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000992:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000996:	4619      	mov	r1, r3
 8000998:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800099c:	f002 fb30 	bl	8003000 <HAL_GPIO_Init>
}
 80009a0:	bf00      	nop
 80009a2:	3790      	adds	r7, #144	@ 0x90
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000150 	.word	0x20000150
 80009ac:	40021000 	.word	0x40021000
 80009b0:	48000800 	.word	0x48000800
 80009b4:	48000400 	.word	0x48000400
 80009b8:	50000100 	.word	0x50000100

080009bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08a      	sub	sp, #40	@ 0x28
 80009c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	609a      	str	r2, [r3, #8]
 80009ce:	60da      	str	r2, [r3, #12]
 80009d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d2:	4b3f      	ldr	r3, [pc, #252]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	4a3e      	ldr	r2, [pc, #248]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 80009d8:	f043 0304 	orr.w	r3, r3, #4
 80009dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009de:	4b3c      	ldr	r3, [pc, #240]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	f003 0304 	and.w	r3, r3, #4
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ea:	4b39      	ldr	r3, [pc, #228]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	4a38      	ldr	r2, [pc, #224]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 80009f0:	f043 0320 	orr.w	r3, r3, #32
 80009f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f6:	4b36      	ldr	r3, [pc, #216]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	f003 0320 	and.w	r3, r3, #32
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a02:	4b33      	ldr	r3, [pc, #204]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	4a32      	ldr	r2, [pc, #200]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a0e:	4b30      	ldr	r3, [pc, #192]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1e:	4a2c      	ldr	r2, [pc, #176]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 8000a20:	f043 0302 	orr.w	r3, r3, #2
 8000a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a26:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a32:	4b27      	ldr	r3, [pc, #156]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a36:	4a26      	ldr	r2, [pc, #152]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 8000a38:	f043 0308 	orr.w	r3, r3, #8
 8000a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a3e:	4b24      	ldr	r3, [pc, #144]	@ (8000ad0 <MX_GPIO_Init+0x114>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a42:	f003 0308 	and.w	r3, r3, #8
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2120      	movs	r1, #32
 8000a4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a52:	f002 fc57 	bl	8003304 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2104      	movs	r1, #4
 8000a5a:	481e      	ldr	r0, [pc, #120]	@ (8000ad4 <MX_GPIO_Init+0x118>)
 8000a5c:	f002 fc52 	bl	8003304 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000a60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a66:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	4619      	mov	r1, r3
 8000a76:	4818      	ldr	r0, [pc, #96]	@ (8000ad8 <MX_GPIO_Init+0x11c>)
 8000a78:	f002 fac2 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000a7c:	2320      	movs	r3, #32
 8000a7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a80:	2301      	movs	r3, #1
 8000a82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	4619      	mov	r1, r3
 8000a92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a96:	f002 fab3 	bl	8003000 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000a9a:	2304      	movs	r3, #4
 8000a9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000aaa:	f107 0314 	add.w	r3, r7, #20
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4808      	ldr	r0, [pc, #32]	@ (8000ad4 <MX_GPIO_Init+0x118>)
 8000ab2:	f002 faa5 	bl	8003000 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2100      	movs	r1, #0
 8000aba:	2028      	movs	r0, #40	@ 0x28
 8000abc:	f002 f9b8 	bl	8002e30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ac0:	2028      	movs	r0, #40	@ 0x28
 8000ac2:	f002 f9cf 	bl	8002e64 <HAL_NVIC_EnableIRQ>

}
 8000ac6:	bf00      	nop
 8000ac8:	3728      	adds	r7, #40	@ 0x28
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	48000c00 	.word	0x48000c00
 8000ad8:	48000800 	.word	0x48000800

08000adc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ae0:	f000 ffb7 	bl	8001a52 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ae4:	f000 f82a 	bl	8000b3c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ae8:	f7ff ff68 	bl	80009bc <MX_GPIO_Init>
	MX_ADC2_Init();
 8000aec:	f7ff fe06 	bl	80006fc <MX_ADC2_Init>
	MX_ADC1_Init();
 8000af0:	f7ff fd8c 	bl	800060c <MX_ADC1_Init>
	MX_TIM1_Init();
 8000af4:	f000 fc6a 	bl	80013cc <MX_TIM1_Init>
	MX_TIM3_Init();
 8000af8:	f000 fd14 	bl	8001524 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 8000afc:	f000 fe48 	bl	8001790 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000b00:	f000 fe92 	bl	8001828 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	hshell1.drv.transmit = shell_uart2_transmit;
 8000b04:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <main+0x4c>)
 8000b06:	4a09      	ldr	r2, [pc, #36]	@ (8000b2c <main+0x50>)
 8000b08:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <main+0x4c>)
 8000b0e:	4a08      	ldr	r2, [pc, #32]	@ (8000b30 <main+0x54>)
 8000b10:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 8000b14:	4804      	ldr	r0, [pc, #16]	@ (8000b28 <main+0x4c>)
 8000b16:	f000 f9b5 	bl	8000e84 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	4905      	ldr	r1, [pc, #20]	@ (8000b34 <main+0x58>)
 8000b1e:	4806      	ldr	r0, [pc, #24]	@ (8000b38 <main+0x5c>)
 8000b20:	f004 ffb4 	bl	8005a8c <HAL_UART_Receive_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <main+0x48>
 8000b28:	20000158 	.word	0x20000158
 8000b2c:	08000bd1 	.word	0x08000bd1
 8000b30:	08000bfd 	.word	0x08000bfd
 8000b34:	20000154 	.word	0x20000154
 8000b38:	200005d0 	.word	0x200005d0

08000b3c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b094      	sub	sp, #80	@ 0x50
 8000b40:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b42:	f107 0318 	add.w	r3, r7, #24
 8000b46:	2238      	movs	r2, #56	@ 0x38
 8000b48:	2100      	movs	r1, #0
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f007 f840 	bl	8007bd0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	605a      	str	r2, [r3, #4]
 8000b58:	609a      	str	r2, [r3, #8]
 8000b5a:	60da      	str	r2, [r3, #12]
 8000b5c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f002 fc26 	bl	80033b0 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b64:	2301      	movs	r3, #1
 8000b66:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b6c:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b72:	2303      	movs	r3, #3
 8000b74:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000b76:	2306      	movs	r3, #6
 8000b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8000b7a:	2355      	movs	r3, #85	@ 0x55
 8000b7c:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b82:	2302      	movs	r3, #2
 8000b84:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b86:	2302      	movs	r3, #2
 8000b88:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b8a:	f107 0318 	add.w	r3, r7, #24
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f002 fcc2 	bl	8003518 <HAL_RCC_OscConfig>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <SystemClock_Config+0x62>
	{
		Error_Handler();
 8000b9a:	f000 f873 	bl	8000c84 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b9e:	230f      	movs	r3, #15
 8000ba0:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bb2:	1d3b      	adds	r3, r7, #4
 8000bb4:	2104      	movs	r1, #4
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f002 ffc0 	bl	8003b3c <HAL_RCC_ClockConfig>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <SystemClock_Config+0x8a>
	{
		Error_Handler();
 8000bc2:	f000 f85f 	bl	8000c84 <Error_Handler>
	}
}
 8000bc6:	bf00      	nop
 8000bc8:	3750      	adds	r7, #80	@ 0x50
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
	...

08000bd0 <shell_uart2_transmit>:

/* USER CODE BEGIN 4 */
uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	460b      	mov	r3, r1
 8000bda:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8000bdc:	887a      	ldrh	r2, [r7, #2]
 8000bde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	4804      	ldr	r0, [pc, #16]	@ (8000bf8 <shell_uart2_transmit+0x28>)
 8000be6:	f004 fec3 	bl	8005970 <HAL_UART_Transmit>
	return size;
 8000bea:	887b      	ldrh	r3, [r7, #2]
 8000bec:	b2db      	uxtb	r3, r3
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	200005d0 	.word	0x200005d0

08000bfc <shell_uart2_receive>:

/**
 * @brief Receive function for shell driver using UART2
 */
uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8000c08:	4b05      	ldr	r3, [pc, #20]	@ (8000c20 <shell_uart2_receive+0x24>)
 8000c0a:	781a      	ldrb	r2, [r3, #0]
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	701a      	strb	r2, [r3, #0]
	return 1;
 8000c10:	2301      	movs	r3, #1
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	20000154 	.word	0x20000154

08000c24 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a07      	ldr	r2, [pc, #28]	@ (8000c50 <HAL_UART_RxCpltCallback+0x2c>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d107      	bne.n	8000c46 <HAL_UART_RxCpltCallback+0x22>
//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8000c36:	2201      	movs	r2, #1
 8000c38:	4906      	ldr	r1, [pc, #24]	@ (8000c54 <HAL_UART_RxCpltCallback+0x30>)
 8000c3a:	4807      	ldr	r0, [pc, #28]	@ (8000c58 <HAL_UART_RxCpltCallback+0x34>)
 8000c3c:	f004 ff26 	bl	8005a8c <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 8000c40:	4806      	ldr	r0, [pc, #24]	@ (8000c5c <HAL_UART_RxCpltCallback+0x38>)
 8000c42:	f000 fa1b 	bl	800107c <shell_run>
	}
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40004400 	.word	0x40004400
 8000c54:	20000154 	.word	0x20000154
 8000c58:	200005d0 	.word	0x200005d0
 8000c5c:	20000158 	.word	0x20000158

08000c60 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a04      	ldr	r2, [pc, #16]	@ (8000c80 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d101      	bne.n	8000c76 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000c72:	f000 ff07 	bl	8001a84 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000c76:	bf00      	nop
 8000c78:	3708      	adds	r7, #8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40001000 	.word	0x40001000

08000c84 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c88:	b672      	cpsid	i
}
 8000c8a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <Error_Handler+0x8>

08000c90 <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	2b60      	cmp	r3, #96	@ 0x60
 8000c9e:	d902      	bls.n	8000ca6 <is_character_valid+0x16>
 8000ca0:	79fb      	ldrb	r3, [r7, #7]
 8000ca2:	2b7a      	cmp	r3, #122	@ 0x7a
 8000ca4:	d911      	bls.n	8000cca <is_character_valid+0x3a>
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	2b40      	cmp	r3, #64	@ 0x40
 8000caa:	d902      	bls.n	8000cb2 <is_character_valid+0x22>
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	2b5a      	cmp	r3, #90	@ 0x5a
 8000cb0:	d90b      	bls.n	8000cca <is_character_valid+0x3a>
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	2b2f      	cmp	r3, #47	@ 0x2f
 8000cb6:	d902      	bls.n	8000cbe <is_character_valid+0x2e>
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	2b39      	cmp	r3, #57	@ 0x39
 8000cbc:	d905      	bls.n	8000cca <is_character_valid+0x3a>
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	2b20      	cmp	r3, #32
 8000cc2:	d002      	beq.n	8000cca <is_character_valid+0x3a>
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	2b3d      	cmp	r3, #61	@ 0x3d
 8000cc8:	d101      	bne.n	8000cce <is_character_valid+0x3e>
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e000      	b.n	8000cd0 <is_character_valid+0x40>
 8000cce:	2300      	movs	r3, #0
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <is_string_valid>:

static int is_string_valid(char* str)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8000ce8:	e018      	b.n	8000d1c <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	4413      	add	r3, r2
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff ffcc 	bl	8000c90 <is_character_valid>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d10b      	bne.n	8000d16 <is_string_valid+0x3a>
			if(reading_head == 0){
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d101      	bne.n	8000d08 <is_string_valid+0x2c>
				return 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	e010      	b.n	8000d2a <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	2200      	movs	r2, #0
 8000d10:	701a      	strb	r2, [r3, #0]
				return 1;
 8000d12:	2301      	movs	r3, #1
 8000d14:	e009      	b.n	8000d2a <is_string_valid+0x4e>
			}
		}
		reading_head++;
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	4413      	add	r3, r2
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d1e0      	bne.n	8000cea <is_string_valid+0xe>
	}
	return 1;
 8000d28:	2301      	movs	r3, #1
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 8000d34:	b590      	push	{r4, r7, lr}
 8000d36:	b089      	sub	sp, #36	@ 0x24
 8000d38:	af02      	add	r7, sp, #8
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000d46:	4a2c      	ldr	r2, [pc, #176]	@ (8000df8 <sh_help+0xc4>)
 8000d48:	2140      	movs	r1, #64	@ 0x40
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f006 ff0a 	bl	8007b64 <sniprintf>
 8000d50:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8000d58:	68fa      	ldr	r2, [r7, #12]
 8000d5a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000d5e:	6939      	ldr	r1, [r7, #16]
 8000d60:	b289      	uxth	r1, r1
 8000d62:	4610      	mov	r0, r2
 8000d64:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000d6c:	4a23      	ldr	r2, [pc, #140]	@ (8000dfc <sh_help+0xc8>)
 8000d6e:	2140      	movs	r1, #64	@ 0x40
 8000d70:	4618      	mov	r0, r3
 8000d72:	f006 fef7 	bl	8007b64 <sniprintf>
 8000d76:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000d84:	6939      	ldr	r1, [r7, #16]
 8000d86:	b289      	uxth	r1, r1
 8000d88:	4610      	mov	r0, r2
 8000d8a:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	e028      	b.n	8000de4 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000d98:	68f9      	ldr	r1, [r7, #12]
 8000d9a:	697a      	ldr	r2, [r7, #20]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	4413      	add	r3, r2
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	440b      	add	r3, r1
 8000da6:	3304      	adds	r3, #4
 8000da8:	681c      	ldr	r4, [r3, #0]
 8000daa:	68f9      	ldr	r1, [r7, #12]
 8000dac:	697a      	ldr	r2, [r7, #20]
 8000dae:	4613      	mov	r3, r2
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	4413      	add	r3, r2
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	440b      	add	r3, r1
 8000db8:	330c      	adds	r3, #12
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	9300      	str	r3, [sp, #0]
 8000dbe:	4623      	mov	r3, r4
 8000dc0:	4a0f      	ldr	r2, [pc, #60]	@ (8000e00 <sh_help+0xcc>)
 8000dc2:	2140      	movs	r1, #64	@ 0x40
 8000dc4:	f006 fece 	bl	8007b64 <sniprintf>
 8000dc8:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8000dd0:	68fa      	ldr	r2, [r7, #12]
 8000dd2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000dd6:	6939      	ldr	r1, [r7, #16]
 8000dd8:	b289      	uxth	r1, r1
 8000dda:	4610      	mov	r0, r2
 8000ddc:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	3301      	adds	r3, #1
 8000de2:	617b      	str	r3, [r7, #20]
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	697a      	ldr	r2, [r7, #20]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	dbd1      	blt.n	8000d92 <sh_help+0x5e>
	}
	return 0;
 8000dee:	2300      	movs	r3, #0
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	371c      	adds	r7, #28
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd90      	pop	{r4, r7, pc}
 8000df8:	080084e4 	.word	0x080084e4
 8000dfc:	080084fc 	.word	0x080084fc
 8000e00:	08008518 	.word	0x08008518

08000e04 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b088      	sub	sp, #32
 8000e08:	af02      	add	r7, sp, #8
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	e01b      	b.n	8000e4e <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	4413      	add	r3, r2
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	4a0d      	ldr	r2, [pc, #52]	@ (8000e60 <sh_test_list+0x5c>)
 8000e2c:	2140      	movs	r1, #64	@ 0x40
 8000e2e:	f006 fe99 	bl	8007b64 <sniprintf>
 8000e32:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000e40:	6939      	ldr	r1, [r7, #16]
 8000e42:	b289      	uxth	r1, r1
 8000e44:	4610      	mov	r0, r2
 8000e46:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	617b      	str	r3, [r7, #20]
 8000e4e:	697a      	ldr	r2, [r7, #20]
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	429a      	cmp	r2, r3
 8000e54:	dbdf      	blt.n	8000e16 <sh_test_list+0x12>
	}
	return 0;
 8000e56:	2300      	movs	r3, #0
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3718      	adds	r7, #24
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	08008524 	.word	0x08008524

08000e64 <sh_toggle_led>:

static int sh_toggle_led(h_shell_t* h_shell, int argc, char** argv)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	60f8      	str	r0, [r7, #12]
 8000e6c:	60b9      	str	r1, [r7, #8]
 8000e6e:	607a      	str	r2, [r7, #4]
	HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 8000e70:	2120      	movs	r1, #32
 8000e72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e76:	f002 fa5d 	bl	8003334 <HAL_GPIO_TogglePin>
	return 0;
 8000e7a:	2300      	movs	r3, #0
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3710      	adds	r7, #16
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	int size = 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000e9c:	4a15      	ldr	r2, [pc, #84]	@ (8000ef4 <shell_init+0x70>)
 8000e9e:	2140      	movs	r1, #64	@ 0x40
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f006 fe5f 	bl	8007b64 <sniprintf>
 8000ea6:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000eb4:	68f9      	ldr	r1, [r7, #12]
 8000eb6:	b289      	uxth	r1, r1
 8000eb8:	4610      	mov	r0, r2
 8000eba:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8000ec2:	210d      	movs	r1, #13
 8000ec4:	480c      	ldr	r0, [pc, #48]	@ (8000ef8 <shell_init+0x74>)
 8000ec6:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8000efc <shell_init+0x78>)
 8000eca:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <shell_init+0x7c>)
 8000ecc:	490d      	ldr	r1, [pc, #52]	@ (8000f04 <shell_init+0x80>)
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f000 f826 	bl	8000f20 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f08 <shell_init+0x84>)
 8000ed6:	4a0d      	ldr	r2, [pc, #52]	@ (8000f0c <shell_init+0x88>)
 8000ed8:	490d      	ldr	r1, [pc, #52]	@ (8000f10 <shell_init+0x8c>)
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f000 f820 	bl	8000f20 <shell_add>
	shell_add(h_shell, "led", sh_toggle_led, "Toggle LED");
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f14 <shell_init+0x90>)
 8000ee2:	4a0d      	ldr	r2, [pc, #52]	@ (8000f18 <shell_init+0x94>)
 8000ee4:	490d      	ldr	r1, [pc, #52]	@ (8000f1c <shell_init+0x98>)
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f000 f81a 	bl	8000f20 <shell_add>
}
 8000eec:	bf00      	nop
 8000eee:	3710      	adds	r7, #16
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	08008534 	.word	0x08008534
 8000ef8:	08008568 	.word	0x08008568
 8000efc:	08008578 	.word	0x08008578
 8000f00:	08000d35 	.word	0x08000d35
 8000f04:	08008580 	.word	0x08008580
 8000f08:	08008588 	.word	0x08008588
 8000f0c:	08000e05 	.word	0x08000e05
 8000f10:	08008594 	.word	0x08008594
 8000f14:	0800859c 	.word	0x0800859c
 8000f18:	08000e65 	.word	0x08000e65
 8000f1c:	080085a8 	.word	0x080085a8

08000f20 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
 8000f2c:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 8000f2e:	68b8      	ldr	r0, [r7, #8]
 8000f30:	f7ff fed4 	bl	8000cdc <is_string_valid>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d02b      	beq.n	8000f92 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f40:	dc27      	bgt.n	8000f92 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	68f9      	ldr	r1, [r7, #12]
 8000f48:	4613      	mov	r3, r2
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	4413      	add	r3, r2
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	440b      	add	r3, r1
 8000f52:	3304      	adds	r3, #4
 8000f54:	68ba      	ldr	r2, [r7, #8]
 8000f56:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	68f9      	ldr	r1, [r7, #12]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	4413      	add	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	440b      	add	r3, r1
 8000f68:	3308      	adds	r3, #8
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	68f9      	ldr	r1, [r7, #12]
 8000f74:	4613      	mov	r3, r2
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	4413      	add	r3, r2
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	330c      	adds	r3, #12
 8000f80:	683a      	ldr	r2, [r7, #0]
 8000f82:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	1c5a      	adds	r2, r3, #1
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	601a      	str	r2, [r3, #0]
			return 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	e001      	b.n	8000f96 <shell_add+0x76>
		}
	}
	return -1;
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
	...

08000fa0 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08e      	sub	sp, #56	@ 0x38
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 8000faa:	2301      	movs	r3, #1
 8000fac:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fb6:	e013      	b.n	8000fe0 <shell_exec+0x40>
	{
		if (*p == ' ')
 8000fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b20      	cmp	r3, #32
 8000fbe:	d10c      	bne.n	8000fda <shell_exec+0x3a>
		{
			*p = '\0';
 8000fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 8000fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fc8:	1c5a      	adds	r2, r3, #1
 8000fca:	633a      	str	r2, [r7, #48]	@ 0x30
 8000fcc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fce:	3201      	adds	r2, #1
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	3338      	adds	r3, #56	@ 0x38
 8000fd4:	443b      	add	r3, r7
 8000fd6:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 8000fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fdc:	3301      	adds	r3, #1
 8000fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d002      	beq.n	8000fee <shell_exec+0x4e>
 8000fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fea:	2b07      	cmp	r3, #7
 8000fec:	dde4      	ble.n	8000fb8 <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 8000fee:	2300      	movs	r3, #0
 8000ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ff2:	e023      	b.n	800103c <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8000ff4:	6879      	ldr	r1, [r7, #4]
 8000ff6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	4413      	add	r3, r2
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	440b      	add	r3, r1
 8001002:	3304      	adds	r3, #4
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	4611      	mov	r1, r2
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff f908 	bl	8000220 <strcmp>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d10f      	bne.n	8001036 <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001016:	6879      	ldr	r1, [r7, #4]
 8001018:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800101a:	4613      	mov	r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	4413      	add	r3, r2
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	440b      	add	r3, r1
 8001024:	3308      	adds	r3, #8
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f107 0208 	add.w	r2, r7, #8
 800102c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	4798      	blx	r3
 8001032:	4603      	mov	r3, r0
 8001034:	e01c      	b.n	8001070 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8001036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001038:	3301      	adds	r3, #1
 800103a:	637b      	str	r3, [r7, #52]	@ 0x34
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001042:	429a      	cmp	r2, r3
 8001044:	dbd6      	blt.n	8000ff4 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	4a0a      	ldr	r2, [pc, #40]	@ (8001078 <shell_exec+0xd8>)
 8001050:	2140      	movs	r1, #64	@ 0x40
 8001052:	f006 fd87 	bl	8007b64 <sniprintf>
 8001056:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001064:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001066:	b289      	uxth	r1, r1
 8001068:	4610      	mov	r0, r2
 800106a:	4798      	blx	r3
	return -1;
 800106c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001070:	4618      	mov	r0, r3
 8001072:	3738      	adds	r7, #56	@ 0x38
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	080085ac 	.word	0x080085ac

0800107c <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 800108a:	f107 020b 	add.w	r2, r7, #11
 800108e:	2101      	movs	r1, #1
 8001090:	4610      	mov	r0, r2
 8001092:	4798      	blx	r3

	switch(c)
 8001094:	7afb      	ldrb	r3, [r7, #11]
 8001096:	2b08      	cmp	r3, #8
 8001098:	d02f      	beq.n	80010fa <shell_run+0x7e>
 800109a:	2b0d      	cmp	r3, #13
 800109c:	d144      	bne.n	8001128 <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80010a4:	4a33      	ldr	r2, [pc, #204]	@ (8001174 <shell_run+0xf8>)
 80010a6:	2140      	movs	r1, #64	@ 0x40
 80010a8:	4618      	mov	r0, r3
 80010aa:	f006 fd5b 	bl	8007b64 <sniprintf>
 80010ae:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80010bc:	68f9      	ldr	r1, [r7, #12]
 80010be:	b289      	uxth	r1, r1
 80010c0:	4610      	mov	r0, r2
 80010c2:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 80010c4:	4b2c      	ldr	r3, [pc, #176]	@ (8001178 <shell_run+0xfc>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	1c5a      	adds	r2, r3, #1
 80010ca:	492b      	ldr	r1, [pc, #172]	@ (8001178 <shell_run+0xfc>)
 80010cc:	600a      	str	r2, [r1, #0]
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	4413      	add	r3, r2
 80010d2:	2200      	movs	r2, #0
 80010d4:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 80010d8:	4b27      	ldr	r3, [pc, #156]	@ (8001178 <shell_run+0xfc>)
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 80010e4:	4619      	mov	r1, r3
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f7ff ff5a 	bl	8000fa0 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80010f2:	210d      	movs	r1, #13
 80010f4:	4821      	ldr	r0, [pc, #132]	@ (800117c <shell_run+0x100>)
 80010f6:	4798      	blx	r3
		break;
 80010f8:	e036      	b.n	8001168 <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 80010fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <shell_run+0xfc>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	dd31      	ble.n	8001166 <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8001102:	4b1d      	ldr	r3, [pc, #116]	@ (8001178 <shell_run+0xfc>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <shell_run+0xfc>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	3b01      	subs	r3, #1
 8001116:	4a18      	ldr	r2, [pc, #96]	@ (8001178 <shell_run+0xfc>)
 8001118:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001120:	2103      	movs	r1, #3
 8001122:	4817      	ldr	r0, [pc, #92]	@ (8001180 <shell_run+0x104>)
 8001124:	4798      	blx	r3
		}
		break;
 8001126:	e01e      	b.n	8001166 <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8001128:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <shell_run+0xfc>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b3f      	cmp	r3, #63	@ 0x3f
 800112e:	dc1b      	bgt.n	8001168 <shell_run+0xec>
		{
			if (is_character_valid(c))
 8001130:	7afb      	ldrb	r3, [r7, #11]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff fdac 	bl	8000c90 <is_character_valid>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d014      	beq.n	8001168 <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8001144:	f107 020b 	add.w	r2, r7, #11
 8001148:	2101      	movs	r1, #1
 800114a:	4610      	mov	r0, r2
 800114c:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 800114e:	4b0a      	ldr	r3, [pc, #40]	@ (8001178 <shell_run+0xfc>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	4908      	ldr	r1, [pc, #32]	@ (8001178 <shell_run+0xfc>)
 8001156:	600a      	str	r2, [r1, #0]
 8001158:	7af9      	ldrb	r1, [r7, #11]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	460a      	mov	r2, r1
 8001160:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8001164:	e000      	b.n	8001168 <shell_run+0xec>
		break;
 8001166:	bf00      	nop
			}
		}
	}
	return 0;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	080085c4 	.word	0x080085c4
 8001178:	200004e4 	.word	0x200004e4
 800117c:	08008568 	.word	0x08008568
 8001180:	080085c8 	.word	0x080085c8

08001184 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800118a:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <HAL_MspInit+0x44>)
 800118c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800118e:	4a0e      	ldr	r2, [pc, #56]	@ (80011c8 <HAL_MspInit+0x44>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6613      	str	r3, [r2, #96]	@ 0x60
 8001196:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <HAL_MspInit+0x44>)
 8001198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	607b      	str	r3, [r7, #4]
 80011a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011a2:	4b09      	ldr	r3, [pc, #36]	@ (80011c8 <HAL_MspInit+0x44>)
 80011a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a6:	4a08      	ldr	r2, [pc, #32]	@ (80011c8 <HAL_MspInit+0x44>)
 80011a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80011ae:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <HAL_MspInit+0x44>)
 80011b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b6:	603b      	str	r3, [r7, #0]
 80011b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80011ba:	f002 f99d 	bl	80034f8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40021000 	.word	0x40021000

080011cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	@ 0x30
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80011dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <HAL_InitTick+0xc4>)
 80011de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001290 <HAL_InitTick+0xc4>)
 80011e2:	f043 0310 	orr.w	r3, r3, #16
 80011e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80011e8:	4b29      	ldr	r3, [pc, #164]	@ (8001290 <HAL_InitTick+0xc4>)
 80011ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ec:	f003 0310 	and.w	r3, r3, #16
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011f4:	f107 020c 	add.w	r2, r7, #12
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	4611      	mov	r1, r2
 80011fe:	4618      	mov	r0, r3
 8001200:	f002 fe72 	bl	8003ee8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001204:	f002 fe44 	bl	8003e90 <HAL_RCC_GetPCLK1Freq>
 8001208:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800120a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800120c:	4a21      	ldr	r2, [pc, #132]	@ (8001294 <HAL_InitTick+0xc8>)
 800120e:	fba2 2303 	umull	r2, r3, r2, r3
 8001212:	0c9b      	lsrs	r3, r3, #18
 8001214:	3b01      	subs	r3, #1
 8001216:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001218:	4b1f      	ldr	r3, [pc, #124]	@ (8001298 <HAL_InitTick+0xcc>)
 800121a:	4a20      	ldr	r2, [pc, #128]	@ (800129c <HAL_InitTick+0xd0>)
 800121c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800121e:	4b1e      	ldr	r3, [pc, #120]	@ (8001298 <HAL_InitTick+0xcc>)
 8001220:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001224:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001226:	4a1c      	ldr	r2, [pc, #112]	@ (8001298 <HAL_InitTick+0xcc>)
 8001228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800122a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800122c:	4b1a      	ldr	r3, [pc, #104]	@ (8001298 <HAL_InitTick+0xcc>)
 800122e:	2200      	movs	r2, #0
 8001230:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001232:	4b19      	ldr	r3, [pc, #100]	@ (8001298 <HAL_InitTick+0xcc>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001238:	4817      	ldr	r0, [pc, #92]	@ (8001298 <HAL_InitTick+0xcc>)
 800123a:	f003 f91b 	bl	8004474 <HAL_TIM_Base_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001244:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001248:	2b00      	cmp	r3, #0
 800124a:	d11b      	bne.n	8001284 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800124c:	4812      	ldr	r0, [pc, #72]	@ (8001298 <HAL_InitTick+0xcc>)
 800124e:	f003 f973 	bl	8004538 <HAL_TIM_Base_Start_IT>
 8001252:	4603      	mov	r3, r0
 8001254:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001258:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800125c:	2b00      	cmp	r3, #0
 800125e:	d111      	bne.n	8001284 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001260:	2036      	movs	r0, #54	@ 0x36
 8001262:	f001 fdff 	bl	8002e64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b0f      	cmp	r3, #15
 800126a:	d808      	bhi.n	800127e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800126c:	2200      	movs	r2, #0
 800126e:	6879      	ldr	r1, [r7, #4]
 8001270:	2036      	movs	r0, #54	@ 0x36
 8001272:	f001 fddd 	bl	8002e30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001276:	4a0a      	ldr	r2, [pc, #40]	@ (80012a0 <HAL_InitTick+0xd4>)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6013      	str	r3, [r2, #0]
 800127c:	e002      	b.n	8001284 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001284:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001288:	4618      	mov	r0, r3
 800128a:	3730      	adds	r7, #48	@ 0x30
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40021000 	.word	0x40021000
 8001294:	431bde83 	.word	0x431bde83
 8001298:	200004e8 	.word	0x200004e8
 800129c:	40001000 	.word	0x40001000
 80012a0:	20000004 	.word	0x20000004

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <NMI_Handler+0x4>

080012ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <HardFault_Handler+0x4>

080012b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <MemManage_Handler+0x4>

080012bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <BusFault_Handler+0x4>

080012c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <UsageFault_Handler+0x4>

080012cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f6:	b480      	push	{r7}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001308:	4802      	ldr	r0, [pc, #8]	@ (8001314 <USART2_IRQHandler+0x10>)
 800130a:	f004 fc0b 	bl	8005b24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200005d0 	.word	0x200005d0

08001318 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 800131c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001320:	f002 f822 	bl	8003368 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}

08001328 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800132c:	4802      	ldr	r0, [pc, #8]	@ (8001338 <TIM6_DAC_IRQHandler+0x10>)
 800132e:	f003 f9d2 	bl	80046d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200004e8 	.word	0x200004e8

0800133c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001344:	4a14      	ldr	r2, [pc, #80]	@ (8001398 <_sbrk+0x5c>)
 8001346:	4b15      	ldr	r3, [pc, #84]	@ (800139c <_sbrk+0x60>)
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001350:	4b13      	ldr	r3, [pc, #76]	@ (80013a0 <_sbrk+0x64>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d102      	bne.n	800135e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001358:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <_sbrk+0x64>)
 800135a:	4a12      	ldr	r2, [pc, #72]	@ (80013a4 <_sbrk+0x68>)
 800135c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800135e:	4b10      	ldr	r3, [pc, #64]	@ (80013a0 <_sbrk+0x64>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4413      	add	r3, r2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	429a      	cmp	r2, r3
 800136a:	d207      	bcs.n	800137c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800136c:	f006 fc38 	bl	8007be0 <__errno>
 8001370:	4603      	mov	r3, r0
 8001372:	220c      	movs	r2, #12
 8001374:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001376:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800137a:	e009      	b.n	8001390 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800137c:	4b08      	ldr	r3, [pc, #32]	@ (80013a0 <_sbrk+0x64>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001382:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <_sbrk+0x64>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	4a05      	ldr	r2, [pc, #20]	@ (80013a0 <_sbrk+0x64>)
 800138c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800138e:	68fb      	ldr	r3, [r7, #12]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3718      	adds	r7, #24
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20020000 	.word	0x20020000
 800139c:	00000400 	.word	0x00000400
 80013a0:	20000534 	.word	0x20000534
 80013a4:	20000848 	.word	0x20000848

080013a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013ac:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <SystemInit+0x20>)
 80013ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013b2:	4a05      	ldr	r2, [pc, #20]	@ (80013c8 <SystemInit+0x20>)
 80013b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b098      	sub	sp, #96	@ 0x60
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013de:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]
 80013ee:	615a      	str	r2, [r3, #20]
 80013f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	2234      	movs	r2, #52	@ 0x34
 80013f6:	2100      	movs	r1, #0
 80013f8:	4618      	mov	r0, r3
 80013fa:	f006 fbe9 	bl	8007bd0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013fe:	4b47      	ldr	r3, [pc, #284]	@ (800151c <MX_TIM1_Init+0x150>)
 8001400:	4a47      	ldr	r2, [pc, #284]	@ (8001520 <MX_TIM1_Init+0x154>)
 8001402:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001404:	4b45      	ldr	r3, [pc, #276]	@ (800151c <MX_TIM1_Init+0x150>)
 8001406:	2200      	movs	r2, #0
 8001408:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800140a:	4b44      	ldr	r3, [pc, #272]	@ (800151c <MX_TIM1_Init+0x150>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001410:	4b42      	ldr	r3, [pc, #264]	@ (800151c <MX_TIM1_Init+0x150>)
 8001412:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001416:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001418:	4b40      	ldr	r3, [pc, #256]	@ (800151c <MX_TIM1_Init+0x150>)
 800141a:	2200      	movs	r2, #0
 800141c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800141e:	4b3f      	ldr	r3, [pc, #252]	@ (800151c <MX_TIM1_Init+0x150>)
 8001420:	2200      	movs	r2, #0
 8001422:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001424:	4b3d      	ldr	r3, [pc, #244]	@ (800151c <MX_TIM1_Init+0x150>)
 8001426:	2200      	movs	r2, #0
 8001428:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800142a:	483c      	ldr	r0, [pc, #240]	@ (800151c <MX_TIM1_Init+0x150>)
 800142c:	f003 f8fc 	bl	8004628 <HAL_TIM_PWM_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001436:	f7ff fc25 	bl	8000c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800143e:	2300      	movs	r3, #0
 8001440:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001442:	2300      	movs	r3, #0
 8001444:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001446:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800144a:	4619      	mov	r1, r3
 800144c:	4833      	ldr	r0, [pc, #204]	@ (800151c <MX_TIM1_Init+0x150>)
 800144e:	f004 f8cf 	bl	80055f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001458:	f7ff fc14 	bl	8000c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800145c:	2360      	movs	r3, #96	@ 0x60
 800145e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001464:	2300      	movs	r3, #0
 8001466:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001468:	2300      	movs	r3, #0
 800146a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800146c:	2300      	movs	r3, #0
 800146e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001470:	2300      	movs	r3, #0
 8001472:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001474:	2300      	movs	r3, #0
 8001476:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001478:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800147c:	2200      	movs	r2, #0
 800147e:	4619      	mov	r1, r3
 8001480:	4826      	ldr	r0, [pc, #152]	@ (800151c <MX_TIM1_Init+0x150>)
 8001482:	f003 fa77 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800148c:	f7ff fbfa 	bl	8000c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001490:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001494:	2204      	movs	r2, #4
 8001496:	4619      	mov	r1, r3
 8001498:	4820      	ldr	r0, [pc, #128]	@ (800151c <MX_TIM1_Init+0x150>)
 800149a:	f003 fa6b 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80014a4:	f7ff fbee 	bl	8000c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014a8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014ac:	2208      	movs	r2, #8
 80014ae:	4619      	mov	r1, r3
 80014b0:	481a      	ldr	r0, [pc, #104]	@ (800151c <MX_TIM1_Init+0x150>)
 80014b2:	f003 fa5f 	bl	8004974 <HAL_TIM_PWM_ConfigChannel>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80014bc:	f7ff fbe2 	bl	8000c84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014c4:	2300      	movs	r3, #0
 80014c6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014cc:	2300      	movs	r3, #0
 80014ce:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014d8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80014de:	2300      	movs	r3, #0
 80014e0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80014e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80014ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80014f0:	2300      	movs	r3, #0
 80014f2:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	4619      	mov	r1, r3
 80014fc:	4807      	ldr	r0, [pc, #28]	@ (800151c <MX_TIM1_Init+0x150>)
 80014fe:	f004 f90d 	bl	800571c <HAL_TIMEx_ConfigBreakDeadTime>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001508:	f7ff fbbc 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800150c:	4803      	ldr	r0, [pc, #12]	@ (800151c <MX_TIM1_Init+0x150>)
 800150e:	f000 f8d7 	bl	80016c0 <HAL_TIM_MspPostInit>

}
 8001512:	bf00      	nop
 8001514:	3760      	adds	r7, #96	@ 0x60
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000538 	.word	0x20000538
 8001520:	40012c00 	.word	0x40012c00

08001524 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 800152a:	f107 0310 	add.w	r3, r7, #16
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
 8001536:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001542:	4b1c      	ldr	r3, [pc, #112]	@ (80015b4 <MX_TIM3_Init+0x90>)
 8001544:	4a1c      	ldr	r2, [pc, #112]	@ (80015b8 <MX_TIM3_Init+0x94>)
 8001546:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001548:	4b1a      	ldr	r3, [pc, #104]	@ (80015b4 <MX_TIM3_Init+0x90>)
 800154a:	2200      	movs	r2, #0
 800154c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154e:	4b19      	ldr	r3, [pc, #100]	@ (80015b4 <MX_TIM3_Init+0x90>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001554:	4b17      	ldr	r3, [pc, #92]	@ (80015b4 <MX_TIM3_Init+0x90>)
 8001556:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800155a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800155c:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <MX_TIM3_Init+0x90>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001562:	4b14      	ldr	r3, [pc, #80]	@ (80015b4 <MX_TIM3_Init+0x90>)
 8001564:	2200      	movs	r2, #0
 8001566:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001568:	2300      	movs	r3, #0
 800156a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001578:	f107 0310 	add.w	r3, r7, #16
 800157c:	4619      	mov	r1, r3
 800157e:	480d      	ldr	r0, [pc, #52]	@ (80015b4 <MX_TIM3_Init+0x90>)
 8001580:	f003 ff86 	bl	8005490 <HAL_TIMEx_HallSensor_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 800158a:	f7ff fb7b 	bl	8000c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800158e:	2350      	movs	r3, #80	@ 0x50
 8001590:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001596:	1d3b      	adds	r3, r7, #4
 8001598:	4619      	mov	r1, r3
 800159a:	4806      	ldr	r0, [pc, #24]	@ (80015b4 <MX_TIM3_Init+0x90>)
 800159c:	f004 f828 	bl	80055f0 <HAL_TIMEx_MasterConfigSynchronization>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80015a6:	f7ff fb6d 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	3720      	adds	r7, #32
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000584 	.word	0x20000584
 80015b8:	40000400 	.word	0x40000400

080015bc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a0a      	ldr	r2, [pc, #40]	@ (80015f4 <HAL_TIM_PWM_MspInit+0x38>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d10b      	bne.n	80015e6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015ce:	4b0a      	ldr	r3, [pc, #40]	@ (80015f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80015d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015d2:	4a09      	ldr	r2, [pc, #36]	@ (80015f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80015d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80015d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80015da:	4b07      	ldr	r3, [pc, #28]	@ (80015f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80015dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80015e6:	bf00      	nop
 80015e8:	3714      	adds	r7, #20
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	40012c00 	.word	0x40012c00
 80015f8:	40021000 	.word	0x40021000

080015fc <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08a      	sub	sp, #40	@ 0x28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a26      	ldr	r2, [pc, #152]	@ (80016b4 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d145      	bne.n	80016aa <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800161e:	4b26      	ldr	r3, [pc, #152]	@ (80016b8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001622:	4a25      	ldr	r2, [pc, #148]	@ (80016b8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001624:	f043 0302 	orr.w	r3, r3, #2
 8001628:	6593      	str	r3, [r2, #88]	@ 0x58
 800162a:	4b23      	ldr	r3, [pc, #140]	@ (80016b8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800162c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001636:	4b20      	ldr	r3, [pc, #128]	@ (80016b8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163a:	4a1f      	ldr	r2, [pc, #124]	@ (80016b8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001642:	4b1d      	ldr	r3, [pc, #116]	@ (80016b8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800164e:	4b1a      	ldr	r3, [pc, #104]	@ (80016b8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001652:	4a19      	ldr	r2, [pc, #100]	@ (80016b8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001654:	f043 0304 	orr.w	r3, r3, #4
 8001658:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800165a:	4b17      	ldr	r3, [pc, #92]	@ (80016b8 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800165c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165e:	f003 0304 	and.w	r3, r3, #4
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001666:	2350      	movs	r3, #80	@ 0x50
 8001668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166a:	2302      	movs	r3, #2
 800166c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001672:	2300      	movs	r3, #0
 8001674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001676:	2302      	movs	r3, #2
 8001678:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167a:	f107 0314 	add.w	r3, r7, #20
 800167e:	4619      	mov	r1, r3
 8001680:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001684:	f001 fcbc 	bl	8003000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001688:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800168c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168e:	2302      	movs	r3, #2
 8001690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001696:	2300      	movs	r3, #0
 8001698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800169a:	2302      	movs	r3, #2
 800169c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800169e:	f107 0314 	add.w	r3, r7, #20
 80016a2:	4619      	mov	r1, r3
 80016a4:	4805      	ldr	r0, [pc, #20]	@ (80016bc <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 80016a6:	f001 fcab 	bl	8003000 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80016aa:	bf00      	nop
 80016ac:	3728      	adds	r7, #40	@ 0x28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40000400 	.word	0x40000400
 80016b8:	40021000 	.word	0x40021000
 80016bc:	48000800 	.word	0x48000800

080016c0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b08a      	sub	sp, #40	@ 0x28
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a29      	ldr	r2, [pc, #164]	@ (8001784 <HAL_TIM_MspPostInit+0xc4>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d14b      	bne.n	800177a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e2:	4b29      	ldr	r3, [pc, #164]	@ (8001788 <HAL_TIM_MspPostInit+0xc8>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e6:	4a28      	ldr	r2, [pc, #160]	@ (8001788 <HAL_TIM_MspPostInit+0xc8>)
 80016e8:	f043 0302 	orr.w	r3, r3, #2
 80016ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ee:	4b26      	ldr	r3, [pc, #152]	@ (8001788 <HAL_TIM_MspPostInit+0xc8>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fa:	4b23      	ldr	r3, [pc, #140]	@ (8001788 <HAL_TIM_MspPostInit+0xc8>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fe:	4a22      	ldr	r2, [pc, #136]	@ (8001788 <HAL_TIM_MspPostInit+0xc8>)
 8001700:	f043 0301 	orr.w	r3, r3, #1
 8001704:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001706:	4b20      	ldr	r3, [pc, #128]	@ (8001788 <HAL_TIM_MspPostInit+0xc8>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001712:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001718:	2302      	movs	r3, #2
 800171a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001720:	2300      	movs	r3, #0
 8001722:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001724:	2306      	movs	r3, #6
 8001726:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	4619      	mov	r1, r3
 800172e:	4817      	ldr	r0, [pc, #92]	@ (800178c <HAL_TIM_MspPostInit+0xcc>)
 8001730:	f001 fc66 	bl	8003000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001734:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001738:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173a:	2302      	movs	r3, #2
 800173c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173e:	2300      	movs	r3, #0
 8001740:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001742:	2300      	movs	r3, #0
 8001744:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001746:	2304      	movs	r3, #4
 8001748:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 800174a:	f107 0314 	add.w	r3, r7, #20
 800174e:	4619      	mov	r1, r3
 8001750:	480e      	ldr	r0, [pc, #56]	@ (800178c <HAL_TIM_MspPostInit+0xcc>)
 8001752:	f001 fc55 	bl	8003000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001756:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800175a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175c:	2302      	movs	r3, #2
 800175e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001768:	2306      	movs	r3, #6
 800176a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4619      	mov	r1, r3
 8001772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001776:	f001 fc43 	bl	8003000 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800177a:	bf00      	nop
 800177c:	3728      	adds	r7, #40	@ 0x28
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40012c00 	.word	0x40012c00
 8001788:	40021000 	.word	0x40021000
 800178c:	48000400 	.word	0x48000400

08001790 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001794:	4b22      	ldr	r3, [pc, #136]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 8001796:	4a23      	ldr	r2, [pc, #140]	@ (8001824 <MX_USART2_UART_Init+0x94>)
 8001798:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800179a:	4b21      	ldr	r3, [pc, #132]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 800179c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017a2:	4b1f      	ldr	r3, [pc, #124]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017b6:	220c      	movs	r2, #12
 80017b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ba:	4b19      	ldr	r3, [pc, #100]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017bc:	2200      	movs	r2, #0
 80017be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017c0:	4b17      	ldr	r3, [pc, #92]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017c6:	4b16      	ldr	r3, [pc, #88]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017cc:	4b14      	ldr	r3, [pc, #80]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017d2:	4b13      	ldr	r3, [pc, #76]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017d8:	4811      	ldr	r0, [pc, #68]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017da:	f004 f879 	bl	80058d0 <HAL_UART_Init>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80017e4:	f7ff fa4e 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017e8:	2100      	movs	r1, #0
 80017ea:	480d      	ldr	r0, [pc, #52]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017ec:	f006 f8ef 	bl	80079ce <HAL_UARTEx_SetTxFifoThreshold>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80017f6:	f7ff fa45 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017fa:	2100      	movs	r1, #0
 80017fc:	4808      	ldr	r0, [pc, #32]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 80017fe:	f006 f924 	bl	8007a4a <HAL_UARTEx_SetRxFifoThreshold>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001808:	f7ff fa3c 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800180c:	4804      	ldr	r0, [pc, #16]	@ (8001820 <MX_USART2_UART_Init+0x90>)
 800180e:	f006 f8a5 	bl	800795c <HAL_UARTEx_DisableFifoMode>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001818:	f7ff fa34 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}
 8001820:	200005d0 	.word	0x200005d0
 8001824:	40004400 	.word	0x40004400

08001828 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800182c:	4b22      	ldr	r3, [pc, #136]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 800182e:	4a23      	ldr	r2, [pc, #140]	@ (80018bc <MX_USART3_UART_Init+0x94>)
 8001830:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001832:	4b21      	ldr	r3, [pc, #132]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 8001834:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001838:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800183a:	4b1f      	ldr	r3, [pc, #124]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001840:	4b1d      	ldr	r3, [pc, #116]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001846:	4b1c      	ldr	r3, [pc, #112]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800184c:	4b1a      	ldr	r3, [pc, #104]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 800184e:	220c      	movs	r2, #12
 8001850:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001852:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001858:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 800185a:	2200      	movs	r2, #0
 800185c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800185e:	4b16      	ldr	r3, [pc, #88]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 8001860:	2200      	movs	r2, #0
 8001862:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001864:	4b14      	ldr	r3, [pc, #80]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 8001866:	2200      	movs	r2, #0
 8001868:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800186a:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 800186c:	2200      	movs	r2, #0
 800186e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001870:	4811      	ldr	r0, [pc, #68]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 8001872:	f004 f82d 	bl	80058d0 <HAL_UART_Init>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800187c:	f7ff fa02 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001880:	2100      	movs	r1, #0
 8001882:	480d      	ldr	r0, [pc, #52]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 8001884:	f006 f8a3 	bl	80079ce <HAL_UARTEx_SetTxFifoThreshold>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800188e:	f7ff f9f9 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001892:	2100      	movs	r1, #0
 8001894:	4808      	ldr	r0, [pc, #32]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 8001896:	f006 f8d8 	bl	8007a4a <HAL_UARTEx_SetRxFifoThreshold>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80018a0:	f7ff f9f0 	bl	8000c84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80018a4:	4804      	ldr	r0, [pc, #16]	@ (80018b8 <MX_USART3_UART_Init+0x90>)
 80018a6:	f006 f859 	bl	800795c <HAL_UARTEx_DisableFifoMode>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80018b0:	f7ff f9e8 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000664 	.word	0x20000664
 80018bc:	40004800 	.word	0x40004800

080018c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b0a0      	sub	sp, #128	@ 0x80
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018d8:	f107 0318 	add.w	r3, r7, #24
 80018dc:	2254      	movs	r2, #84	@ 0x54
 80018de:	2100      	movs	r1, #0
 80018e0:	4618      	mov	r0, r3
 80018e2:	f006 f975 	bl	8007bd0 <memset>
  if(uartHandle->Instance==USART2)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a41      	ldr	r2, [pc, #260]	@ (80019f0 <HAL_UART_MspInit+0x130>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d13f      	bne.n	8001970 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018f0:	2302      	movs	r3, #2
 80018f2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018f4:	2300      	movs	r3, #0
 80018f6:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018f8:	f107 0318 	add.w	r3, r7, #24
 80018fc:	4618      	mov	r0, r3
 80018fe:	f002 fb6b 	bl	8003fd8 <HAL_RCCEx_PeriphCLKConfig>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001908:	f7ff f9bc 	bl	8000c84 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800190c:	4b39      	ldr	r3, [pc, #228]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 800190e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001910:	4a38      	ldr	r2, [pc, #224]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 8001912:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001916:	6593      	str	r3, [r2, #88]	@ 0x58
 8001918:	4b36      	ldr	r3, [pc, #216]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 800191a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001924:	4b33      	ldr	r3, [pc, #204]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 8001926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001928:	4a32      	ldr	r2, [pc, #200]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 800192a:	f043 0301 	orr.w	r3, r3, #1
 800192e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001930:	4b30      	ldr	r3, [pc, #192]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 8001932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	613b      	str	r3, [r7, #16]
 800193a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800193c:	230c      	movs	r3, #12
 800193e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001940:	2302      	movs	r3, #2
 8001942:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001948:	2300      	movs	r3, #0
 800194a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800194c:	2307      	movs	r3, #7
 800194e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001954:	4619      	mov	r1, r3
 8001956:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800195a:	f001 fb51 	bl	8003000 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	2100      	movs	r1, #0
 8001962:	2026      	movs	r0, #38	@ 0x26
 8001964:	f001 fa64 	bl	8002e30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001968:	2026      	movs	r0, #38	@ 0x26
 800196a:	f001 fa7b 	bl	8002e64 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800196e:	e03b      	b.n	80019e8 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a20      	ldr	r2, [pc, #128]	@ (80019f8 <HAL_UART_MspInit+0x138>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d136      	bne.n	80019e8 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800197a:	2304      	movs	r3, #4
 800197c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800197e:	2300      	movs	r3, #0
 8001980:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001982:	f107 0318 	add.w	r3, r7, #24
 8001986:	4618      	mov	r0, r3
 8001988:	f002 fb26 	bl	8003fd8 <HAL_RCCEx_PeriphCLKConfig>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001992:	f7ff f977 	bl	8000c84 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001996:	4b17      	ldr	r3, [pc, #92]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 8001998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800199a:	4a16      	ldr	r2, [pc, #88]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 800199c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80019a2:	4b14      	ldr	r3, [pc, #80]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 80019a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ae:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 80019b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b2:	4a10      	ldr	r2, [pc, #64]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 80019b4:	f043 0304 	orr.w	r3, r3, #4
 80019b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019ba:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <HAL_UART_MspInit+0x134>)
 80019bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80019c6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80019ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019cc:	2302      	movs	r3, #2
 80019ce:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d4:	2300      	movs	r3, #0
 80019d6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019d8:	2307      	movs	r3, #7
 80019da:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019dc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80019e0:	4619      	mov	r1, r3
 80019e2:	4806      	ldr	r0, [pc, #24]	@ (80019fc <HAL_UART_MspInit+0x13c>)
 80019e4:	f001 fb0c 	bl	8003000 <HAL_GPIO_Init>
}
 80019e8:	bf00      	nop
 80019ea:	3780      	adds	r7, #128	@ 0x80
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40004400 	.word	0x40004400
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40004800 	.word	0x40004800
 80019fc:	48000800 	.word	0x48000800

08001a00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a00:	480d      	ldr	r0, [pc, #52]	@ (8001a38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a02:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a04:	f7ff fcd0 	bl	80013a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a08:	480c      	ldr	r0, [pc, #48]	@ (8001a3c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a0a:	490d      	ldr	r1, [pc, #52]	@ (8001a40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a44 <LoopForever+0xe>)
  movs r3, #0
 8001a0e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a10:	e002      	b.n	8001a18 <LoopCopyDataInit>

08001a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a16:	3304      	adds	r3, #4

08001a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a1c:	d3f9      	bcc.n	8001a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a20:	4c0a      	ldr	r4, [pc, #40]	@ (8001a4c <LoopForever+0x16>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a24:	e001      	b.n	8001a2a <LoopFillZerobss>

08001a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a28:	3204      	adds	r2, #4

08001a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a2c:	d3fb      	bcc.n	8001a26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a2e:	f006 f8dd 	bl	8007bec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a32:	f7ff f853 	bl	8000adc <main>

08001a36 <LoopForever>:

LoopForever:
    b LoopForever
 8001a36:	e7fe      	b.n	8001a36 <LoopForever>
  ldr   r0, =_estack
 8001a38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a40:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001a44:	08008650 	.word	0x08008650
  ldr r2, =_sbss
 8001a48:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001a4c:	20000844 	.word	0x20000844

08001a50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a50:	e7fe      	b.n	8001a50 <ADC1_2_IRQHandler>

08001a52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a5c:	2003      	movs	r0, #3
 8001a5e:	f001 f9dc 	bl	8002e1a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a62:	200f      	movs	r0, #15
 8001a64:	f7ff fbb2 	bl	80011cc <HAL_InitTick>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d002      	beq.n	8001a74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	71fb      	strb	r3, [r7, #7]
 8001a72:	e001      	b.n	8001a78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a74:	f7ff fb86 	bl	8001184 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a78:	79fb      	ldrb	r3, [r7, #7]

}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a88:	4b05      	ldr	r3, [pc, #20]	@ (8001aa0 <HAL_IncTick+0x1c>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <HAL_IncTick+0x20>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4413      	add	r3, r2
 8001a92:	4a03      	ldr	r2, [pc, #12]	@ (8001aa0 <HAL_IncTick+0x1c>)
 8001a94:	6013      	str	r3, [r2, #0]
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	200006f8 	.word	0x200006f8
 8001aa4:	20000008 	.word	0x20000008

08001aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <HAL_GetTick+0x14>)
 8001aae:	681b      	ldr	r3, [r3, #0]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	200006f8 	.word	0x200006f8

08001ac0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	431a      	orrs	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	609a      	str	r2, [r3, #8]
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b083      	sub	sp, #12
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
 8001aee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	431a      	orrs	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	609a      	str	r2, [r3, #8]
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b087      	sub	sp, #28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
 8001b34:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	3360      	adds	r3, #96	@ 0x60
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	4413      	add	r3, r2
 8001b42:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	4b08      	ldr	r3, [pc, #32]	@ (8001b6c <LL_ADC_SetOffset+0x44>)
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001b52:	683a      	ldr	r2, [r7, #0]
 8001b54:	430a      	orrs	r2, r1
 8001b56:	4313      	orrs	r3, r2
 8001b58:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001b60:	bf00      	nop
 8001b62:	371c      	adds	r7, #28
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	03fff000 	.word	0x03fff000

08001b70 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3360      	adds	r3, #96	@ 0x60
 8001b7e:	461a      	mov	r2, r3
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3714      	adds	r7, #20
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b087      	sub	sp, #28
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	3360      	adds	r3, #96	@ 0x60
 8001bac:	461a      	mov	r2, r3
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	4413      	add	r3, r2
 8001bb4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001bc6:	bf00      	nop
 8001bc8:	371c      	adds	r7, #28
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	b087      	sub	sp, #28
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	60f8      	str	r0, [r7, #12]
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	3360      	adds	r3, #96	@ 0x60
 8001be2:	461a      	mov	r2, r3
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001bfc:	bf00      	nop
 8001bfe:	371c      	adds	r7, #28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b087      	sub	sp, #28
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	3360      	adds	r3, #96	@ 0x60
 8001c18:	461a      	mov	r2, r3
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	4413      	add	r3, r2
 8001c20:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	431a      	orrs	r2, r3
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001c32:	bf00      	nop
 8001c34:	371c      	adds	r7, #28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr

08001c3e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	b083      	sub	sp, #12
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	6078      	str	r0, [r7, #4]
 8001c46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	695b      	ldr	r3, [r3, #20]
 8001c4c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	431a      	orrs	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	615a      	str	r2, [r3, #20]
}
 8001c58:	bf00      	nop
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b087      	sub	sp, #28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	3330      	adds	r3, #48	@ 0x30
 8001c74:	461a      	mov	r2, r3
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	0a1b      	lsrs	r3, r3, #8
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	f003 030c 	and.w	r3, r3, #12
 8001c80:	4413      	add	r3, r2
 8001c82:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	f003 031f 	and.w	r3, r3, #31
 8001c8e:	211f      	movs	r1, #31
 8001c90:	fa01 f303 	lsl.w	r3, r1, r3
 8001c94:	43db      	mvns	r3, r3
 8001c96:	401a      	ands	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	0e9b      	lsrs	r3, r3, #26
 8001c9c:	f003 011f 	and.w	r1, r3, #31
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	f003 031f 	and.w	r3, r3, #31
 8001ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8001caa:	431a      	orrs	r2, r3
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001cb0:	bf00      	nop
 8001cb2:	371c      	adds	r7, #28
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b087      	sub	sp, #28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	3314      	adds	r3, #20
 8001ccc:	461a      	mov	r2, r3
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	0e5b      	lsrs	r3, r3, #25
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	4413      	add	r3, r2
 8001cda:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	0d1b      	lsrs	r3, r3, #20
 8001ce4:	f003 031f 	and.w	r3, r3, #31
 8001ce8:	2107      	movs	r1, #7
 8001cea:	fa01 f303 	lsl.w	r3, r1, r3
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	401a      	ands	r2, r3
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	0d1b      	lsrs	r3, r3, #20
 8001cf6:	f003 031f 	and.w	r3, r3, #31
 8001cfa:	6879      	ldr	r1, [r7, #4]
 8001cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001d00:	431a      	orrs	r2, r3
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d06:	bf00      	nop
 8001d08:	371c      	adds	r7, #28
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
	...

08001d14 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	401a      	ands	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f003 0318 	and.w	r3, r3, #24
 8001d36:	4908      	ldr	r1, [pc, #32]	@ (8001d58 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d38:	40d9      	lsrs	r1, r3
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	400b      	ands	r3, r1
 8001d3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d42:	431a      	orrs	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001d4a:	bf00      	nop
 8001d4c:	3714      	adds	r7, #20
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	0007ffff 	.word	0x0007ffff

08001d5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001d6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	6093      	str	r3, [r2, #8]
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d94:	d101      	bne.n	8001d9a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001d96:	2301      	movs	r3, #1
 8001d98:	e000      	b.n	8001d9c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001db8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001dbc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001de4:	d101      	bne.n	8001dea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001de6:	2301      	movs	r3, #1
 8001de8:	e000      	b.n	8001dec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <LL_ADC_IsEnabled+0x18>
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e000      	b.n	8001e12 <LL_ADC_IsEnabled+0x1a>
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f003 0304 	and.w	r3, r3, #4
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	d101      	bne.n	8001e36 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 0308 	and.w	r3, r3, #8
 8001e54:	2b08      	cmp	r3, #8
 8001e56:	d101      	bne.n	8001e5c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e000      	b.n	8001e5e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
	...

08001e6c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e6c:	b590      	push	{r4, r7, lr}
 8001e6e:	b089      	sub	sp, #36	@ 0x24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e74:	2300      	movs	r3, #0
 8001e76:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d101      	bne.n	8001e86 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e1a9      	b.n	80021da <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d109      	bne.n	8001ea8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7fe fc97 	bl	80007c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ff67 	bl	8001d80 <LL_ADC_IsDeepPowerDownEnabled>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d004      	beq.n	8001ec2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff ff4d 	bl	8001d5c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff ff82 	bl	8001dd0 <LL_ADC_IsInternalRegulatorEnabled>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d115      	bne.n	8001efe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff ff66 	bl	8001da8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001edc:	4b9c      	ldr	r3, [pc, #624]	@ (8002150 <HAL_ADC_Init+0x2e4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	099b      	lsrs	r3, r3, #6
 8001ee2:	4a9c      	ldr	r2, [pc, #624]	@ (8002154 <HAL_ADC_Init+0x2e8>)
 8001ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee8:	099b      	lsrs	r3, r3, #6
 8001eea:	3301      	adds	r3, #1
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ef0:	e002      	b.n	8001ef8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d1f9      	bne.n	8001ef2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff ff64 	bl	8001dd0 <LL_ADC_IsInternalRegulatorEnabled>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d10d      	bne.n	8001f2a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f12:	f043 0210 	orr.w	r2, r3, #16
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f1e:	f043 0201 	orr.w	r2, r3, #1
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff ff75 	bl	8001e1e <LL_ADC_REG_IsConversionOngoing>
 8001f34:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f3a:	f003 0310 	and.w	r3, r3, #16
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	f040 8142 	bne.w	80021c8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f040 813e 	bne.w	80021c8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f50:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001f54:	f043 0202 	orr.w	r2, r3, #2
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7ff ff49 	bl	8001df8 <LL_ADC_IsEnabled>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d141      	bne.n	8001ff0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f74:	d004      	beq.n	8001f80 <HAL_ADC_Init+0x114>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a77      	ldr	r2, [pc, #476]	@ (8002158 <HAL_ADC_Init+0x2ec>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d10f      	bne.n	8001fa0 <HAL_ADC_Init+0x134>
 8001f80:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001f84:	f7ff ff38 	bl	8001df8 <LL_ADC_IsEnabled>
 8001f88:	4604      	mov	r4, r0
 8001f8a:	4873      	ldr	r0, [pc, #460]	@ (8002158 <HAL_ADC_Init+0x2ec>)
 8001f8c:	f7ff ff34 	bl	8001df8 <LL_ADC_IsEnabled>
 8001f90:	4603      	mov	r3, r0
 8001f92:	4323      	orrs	r3, r4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	bf0c      	ite	eq
 8001f98:	2301      	moveq	r3, #1
 8001f9a:	2300      	movne	r3, #0
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	e012      	b.n	8001fc6 <HAL_ADC_Init+0x15a>
 8001fa0:	486e      	ldr	r0, [pc, #440]	@ (800215c <HAL_ADC_Init+0x2f0>)
 8001fa2:	f7ff ff29 	bl	8001df8 <LL_ADC_IsEnabled>
 8001fa6:	4604      	mov	r4, r0
 8001fa8:	486d      	ldr	r0, [pc, #436]	@ (8002160 <HAL_ADC_Init+0x2f4>)
 8001faa:	f7ff ff25 	bl	8001df8 <LL_ADC_IsEnabled>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	431c      	orrs	r4, r3
 8001fb2:	486c      	ldr	r0, [pc, #432]	@ (8002164 <HAL_ADC_Init+0x2f8>)
 8001fb4:	f7ff ff20 	bl	8001df8 <LL_ADC_IsEnabled>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	4323      	orrs	r3, r4
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	bf0c      	ite	eq
 8001fc0:	2301      	moveq	r3, #1
 8001fc2:	2300      	movne	r3, #0
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d012      	beq.n	8001ff0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fd2:	d004      	beq.n	8001fde <HAL_ADC_Init+0x172>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a5f      	ldr	r2, [pc, #380]	@ (8002158 <HAL_ADC_Init+0x2ec>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d101      	bne.n	8001fe2 <HAL_ADC_Init+0x176>
 8001fde:	4a62      	ldr	r2, [pc, #392]	@ (8002168 <HAL_ADC_Init+0x2fc>)
 8001fe0:	e000      	b.n	8001fe4 <HAL_ADC_Init+0x178>
 8001fe2:	4a62      	ldr	r2, [pc, #392]	@ (800216c <HAL_ADC_Init+0x300>)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4610      	mov	r0, r2
 8001fec:	f7ff fd68 	bl	8001ac0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	7f5b      	ldrb	r3, [r3, #29]
 8001ff4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ffa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002000:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002006:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800200e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002010:	4313      	orrs	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800201a:	2b01      	cmp	r3, #1
 800201c:	d106      	bne.n	800202c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002022:	3b01      	subs	r3, #1
 8002024:	045b      	lsls	r3, r3, #17
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	4313      	orrs	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002030:	2b00      	cmp	r3, #0
 8002032:	d009      	beq.n	8002048 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002038:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002040:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	4313      	orrs	r3, r2
 8002046:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	4b48      	ldr	r3, [pc, #288]	@ (8002170 <HAL_ADC_Init+0x304>)
 8002050:	4013      	ands	r3, r2
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	69b9      	ldr	r1, [r7, #24]
 8002058:	430b      	orrs	r3, r1
 800205a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	430a      	orrs	r2, r1
 8002070:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff fee4 	bl	8001e44 <LL_ADC_INJ_IsConversionOngoing>
 800207c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d17f      	bne.n	8002184 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d17c      	bne.n	8002184 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800208e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002096:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002098:	4313      	orrs	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020a6:	f023 0302 	bic.w	r3, r3, #2
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	69b9      	ldr	r1, [r7, #24]
 80020b0:	430b      	orrs	r3, r1
 80020b2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	691b      	ldr	r3, [r3, #16]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d017      	beq.n	80020ec <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	691a      	ldr	r2, [r3, #16]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80020ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80020d4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80020d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	6911      	ldr	r1, [r2, #16]
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	430b      	orrs	r3, r1
 80020e6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80020ea:	e013      	b.n	8002114 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	691a      	ldr	r2, [r3, #16]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80020fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800210c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002110:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800211a:	2b01      	cmp	r3, #1
 800211c:	d12a      	bne.n	8002174 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	691b      	ldr	r3, [r3, #16]
 8002124:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002128:	f023 0304 	bic.w	r3, r3, #4
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002134:	4311      	orrs	r1, r2
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800213a:	4311      	orrs	r1, r2
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002140:	430a      	orrs	r2, r1
 8002142:	431a      	orrs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0201 	orr.w	r2, r2, #1
 800214c:	611a      	str	r2, [r3, #16]
 800214e:	e019      	b.n	8002184 <HAL_ADC_Init+0x318>
 8002150:	20000000 	.word	0x20000000
 8002154:	053e2d63 	.word	0x053e2d63
 8002158:	50000100 	.word	0x50000100
 800215c:	50000400 	.word	0x50000400
 8002160:	50000500 	.word	0x50000500
 8002164:	50000600 	.word	0x50000600
 8002168:	50000300 	.word	0x50000300
 800216c:	50000700 	.word	0x50000700
 8002170:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	691a      	ldr	r2, [r3, #16]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 0201 	bic.w	r2, r2, #1
 8002182:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d10c      	bne.n	80021a6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002192:	f023 010f 	bic.w	r1, r3, #15
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	1e5a      	subs	r2, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	430a      	orrs	r2, r1
 80021a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80021a4:	e007      	b.n	80021b6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 020f 	bic.w	r2, r2, #15
 80021b4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ba:	f023 0303 	bic.w	r3, r3, #3
 80021be:	f043 0201 	orr.w	r2, r3, #1
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021c6:	e007      	b.n	80021d8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021cc:	f043 0210 	orr.w	r2, r3, #16
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80021d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3724      	adds	r7, #36	@ 0x24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd90      	pop	{r4, r7, pc}
 80021e2:	bf00      	nop

080021e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b0b6      	sub	sp, #216	@ 0xd8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021ee:	2300      	movs	r3, #0
 80021f0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d102      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x24>
 8002202:	2302      	movs	r3, #2
 8002204:	f000 bc13 	b.w	8002a2e <HAL_ADC_ConfigChannel+0x84a>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff fe02 	bl	8001e1e <LL_ADC_REG_IsConversionOngoing>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	f040 83f3 	bne.w	8002a08 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6818      	ldr	r0, [r3, #0]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	6859      	ldr	r1, [r3, #4]
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	f7ff fd18 	bl	8001c64 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4618      	mov	r0, r3
 800223a:	f7ff fdf0 	bl	8001e1e <LL_ADC_REG_IsConversionOngoing>
 800223e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f7ff fdfc 	bl	8001e44 <LL_ADC_INJ_IsConversionOngoing>
 800224c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002250:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002254:	2b00      	cmp	r3, #0
 8002256:	f040 81d9 	bne.w	800260c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800225a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800225e:	2b00      	cmp	r3, #0
 8002260:	f040 81d4 	bne.w	800260c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800226c:	d10f      	bne.n	800228e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6818      	ldr	r0, [r3, #0]
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2200      	movs	r2, #0
 8002278:	4619      	mov	r1, r3
 800227a:	f7ff fd1f 	bl	8001cbc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff fcd9 	bl	8001c3e <LL_ADC_SetSamplingTimeCommonConfig>
 800228c:	e00e      	b.n	80022ac <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6818      	ldr	r0, [r3, #0]
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	6819      	ldr	r1, [r3, #0]
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	461a      	mov	r2, r3
 800229c:	f7ff fd0e 	bl	8001cbc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2100      	movs	r1, #0
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff fcc9 	bl	8001c3e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	695a      	ldr	r2, [r3, #20]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	08db      	lsrs	r3, r3, #3
 80022b8:	f003 0303 	and.w	r3, r3, #3
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	d022      	beq.n	8002314 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6818      	ldr	r0, [r3, #0]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	6919      	ldr	r1, [r3, #16]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80022de:	f7ff fc23 	bl	8001b28 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6818      	ldr	r0, [r3, #0]
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	6919      	ldr	r1, [r3, #16]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	461a      	mov	r2, r3
 80022f0:	f7ff fc6f 	bl	8001bd2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6818      	ldr	r0, [r3, #0]
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002300:	2b01      	cmp	r3, #1
 8002302:	d102      	bne.n	800230a <HAL_ADC_ConfigChannel+0x126>
 8002304:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002308:	e000      	b.n	800230c <HAL_ADC_ConfigChannel+0x128>
 800230a:	2300      	movs	r3, #0
 800230c:	461a      	mov	r2, r3
 800230e:	f7ff fc7b 	bl	8001c08 <LL_ADC_SetOffsetSaturation>
 8002312:	e17b      	b.n	800260c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2100      	movs	r1, #0
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff fc28 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 8002320:	4603      	mov	r3, r0
 8002322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10a      	bne.n	8002340 <HAL_ADC_ConfigChannel+0x15c>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2100      	movs	r1, #0
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff fc1d 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 8002336:	4603      	mov	r3, r0
 8002338:	0e9b      	lsrs	r3, r3, #26
 800233a:	f003 021f 	and.w	r2, r3, #31
 800233e:	e01e      	b.n	800237e <HAL_ADC_ConfigChannel+0x19a>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2100      	movs	r1, #0
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff fc12 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 800234c:	4603      	mov	r3, r0
 800234e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002352:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002356:	fa93 f3a3 	rbit	r3, r3
 800235a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800235e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002362:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002366:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800236e:	2320      	movs	r3, #32
 8002370:	e004      	b.n	800237c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002372:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002376:	fab3 f383 	clz	r3, r3
 800237a:	b2db      	uxtb	r3, r3
 800237c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002386:	2b00      	cmp	r3, #0
 8002388:	d105      	bne.n	8002396 <HAL_ADC_ConfigChannel+0x1b2>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	0e9b      	lsrs	r3, r3, #26
 8002390:	f003 031f 	and.w	r3, r3, #31
 8002394:	e018      	b.n	80023c8 <HAL_ADC_ConfigChannel+0x1e4>
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80023a2:	fa93 f3a3 	rbit	r3, r3
 80023a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80023aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80023ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80023b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80023ba:	2320      	movs	r3, #32
 80023bc:	e004      	b.n	80023c8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80023be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80023c2:	fab3 f383 	clz	r3, r3
 80023c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d106      	bne.n	80023da <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2200      	movs	r2, #0
 80023d2:	2100      	movs	r1, #0
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff fbe1 	bl	8001b9c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2101      	movs	r1, #1
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fbc5 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 80023e6:	4603      	mov	r3, r0
 80023e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d10a      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x222>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2101      	movs	r1, #1
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fbba 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 80023fc:	4603      	mov	r3, r0
 80023fe:	0e9b      	lsrs	r3, r3, #26
 8002400:	f003 021f 	and.w	r2, r3, #31
 8002404:	e01e      	b.n	8002444 <HAL_ADC_ConfigChannel+0x260>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2101      	movs	r1, #1
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff fbaf 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 8002412:	4603      	mov	r3, r0
 8002414:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002418:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800241c:	fa93 f3a3 	rbit	r3, r3
 8002420:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002424:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002428:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800242c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002434:	2320      	movs	r3, #32
 8002436:	e004      	b.n	8002442 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002438:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800243c:	fab3 f383 	clz	r3, r3
 8002440:	b2db      	uxtb	r3, r3
 8002442:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800244c:	2b00      	cmp	r3, #0
 800244e:	d105      	bne.n	800245c <HAL_ADC_ConfigChannel+0x278>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	0e9b      	lsrs	r3, r3, #26
 8002456:	f003 031f 	and.w	r3, r3, #31
 800245a:	e018      	b.n	800248e <HAL_ADC_ConfigChannel+0x2aa>
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002464:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002468:	fa93 f3a3 	rbit	r3, r3
 800246c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002470:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002474:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002478:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800247c:	2b00      	cmp	r3, #0
 800247e:	d101      	bne.n	8002484 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002480:	2320      	movs	r3, #32
 8002482:	e004      	b.n	800248e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002484:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002488:	fab3 f383 	clz	r3, r3
 800248c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800248e:	429a      	cmp	r2, r3
 8002490:	d106      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2200      	movs	r2, #0
 8002498:	2101      	movs	r1, #1
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff fb7e 	bl	8001b9c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2102      	movs	r1, #2
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff fb62 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 80024ac:	4603      	mov	r3, r0
 80024ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d10a      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x2e8>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2102      	movs	r1, #2
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff fb57 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 80024c2:	4603      	mov	r3, r0
 80024c4:	0e9b      	lsrs	r3, r3, #26
 80024c6:	f003 021f 	and.w	r2, r3, #31
 80024ca:	e01e      	b.n	800250a <HAL_ADC_ConfigChannel+0x326>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2102      	movs	r1, #2
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff fb4c 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 80024d8:	4603      	mov	r3, r0
 80024da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024e2:	fa93 f3a3 	rbit	r3, r3
 80024e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80024ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80024ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80024f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80024fa:	2320      	movs	r3, #32
 80024fc:	e004      	b.n	8002508 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80024fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002502:	fab3 f383 	clz	r3, r3
 8002506:	b2db      	uxtb	r3, r3
 8002508:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002512:	2b00      	cmp	r3, #0
 8002514:	d105      	bne.n	8002522 <HAL_ADC_ConfigChannel+0x33e>
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	0e9b      	lsrs	r3, r3, #26
 800251c:	f003 031f 	and.w	r3, r3, #31
 8002520:	e016      	b.n	8002550 <HAL_ADC_ConfigChannel+0x36c>
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800252e:	fa93 f3a3 	rbit	r3, r3
 8002532:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002534:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002536:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800253a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002542:	2320      	movs	r3, #32
 8002544:	e004      	b.n	8002550 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002546:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800254a:	fab3 f383 	clz	r3, r3
 800254e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002550:	429a      	cmp	r2, r3
 8002552:	d106      	bne.n	8002562 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2200      	movs	r2, #0
 800255a:	2102      	movs	r1, #2
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff fb1d 	bl	8001b9c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2103      	movs	r1, #3
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff fb01 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 800256e:	4603      	mov	r3, r0
 8002570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002574:	2b00      	cmp	r3, #0
 8002576:	d10a      	bne.n	800258e <HAL_ADC_ConfigChannel+0x3aa>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2103      	movs	r1, #3
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff faf6 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 8002584:	4603      	mov	r3, r0
 8002586:	0e9b      	lsrs	r3, r3, #26
 8002588:	f003 021f 	and.w	r2, r3, #31
 800258c:	e017      	b.n	80025be <HAL_ADC_ConfigChannel+0x3da>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2103      	movs	r1, #3
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff faeb 	bl	8001b70 <LL_ADC_GetOffsetChannel>
 800259a:	4603      	mov	r3, r0
 800259c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025a0:	fa93 f3a3 	rbit	r3, r3
 80025a4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80025a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80025a8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80025aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d101      	bne.n	80025b4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80025b0:	2320      	movs	r3, #32
 80025b2:	e003      	b.n	80025bc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80025b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80025b6:	fab3 f383 	clz	r3, r3
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d105      	bne.n	80025d6 <HAL_ADC_ConfigChannel+0x3f2>
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	0e9b      	lsrs	r3, r3, #26
 80025d0:	f003 031f 	and.w	r3, r3, #31
 80025d4:	e011      	b.n	80025fa <HAL_ADC_ConfigChannel+0x416>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025de:	fa93 f3a3 	rbit	r3, r3
 80025e2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80025e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80025e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80025ee:	2320      	movs	r3, #32
 80025f0:	e003      	b.n	80025fa <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80025f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025f4:	fab3 f383 	clz	r3, r3
 80025f8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d106      	bne.n	800260c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2200      	movs	r2, #0
 8002604:	2103      	movs	r1, #3
 8002606:	4618      	mov	r0, r3
 8002608:	f7ff fac8 	bl	8001b9c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff fbf1 	bl	8001df8 <LL_ADC_IsEnabled>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	f040 813d 	bne.w	8002898 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6818      	ldr	r0, [r3, #0]
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	6819      	ldr	r1, [r3, #0]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	461a      	mov	r2, r3
 800262c:	f7ff fb72 	bl	8001d14 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	4aa2      	ldr	r2, [pc, #648]	@ (80028c0 <HAL_ADC_ConfigChannel+0x6dc>)
 8002636:	4293      	cmp	r3, r2
 8002638:	f040 812e 	bne.w	8002898 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002648:	2b00      	cmp	r3, #0
 800264a:	d10b      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x480>
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	0e9b      	lsrs	r3, r3, #26
 8002652:	3301      	adds	r3, #1
 8002654:	f003 031f 	and.w	r3, r3, #31
 8002658:	2b09      	cmp	r3, #9
 800265a:	bf94      	ite	ls
 800265c:	2301      	movls	r3, #1
 800265e:	2300      	movhi	r3, #0
 8002660:	b2db      	uxtb	r3, r3
 8002662:	e019      	b.n	8002698 <HAL_ADC_ConfigChannel+0x4b4>
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800266c:	fa93 f3a3 	rbit	r3, r3
 8002670:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002672:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002674:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002676:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002678:	2b00      	cmp	r3, #0
 800267a:	d101      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800267c:	2320      	movs	r3, #32
 800267e:	e003      	b.n	8002688 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002680:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002682:	fab3 f383 	clz	r3, r3
 8002686:	b2db      	uxtb	r3, r3
 8002688:	3301      	adds	r3, #1
 800268a:	f003 031f 	and.w	r3, r3, #31
 800268e:	2b09      	cmp	r3, #9
 8002690:	bf94      	ite	ls
 8002692:	2301      	movls	r3, #1
 8002694:	2300      	movhi	r3, #0
 8002696:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002698:	2b00      	cmp	r3, #0
 800269a:	d079      	beq.n	8002790 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d107      	bne.n	80026b8 <HAL_ADC_ConfigChannel+0x4d4>
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	0e9b      	lsrs	r3, r3, #26
 80026ae:	3301      	adds	r3, #1
 80026b0:	069b      	lsls	r3, r3, #26
 80026b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026b6:	e015      	b.n	80026e4 <HAL_ADC_ConfigChannel+0x500>
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026c0:	fa93 f3a3 	rbit	r3, r3
 80026c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80026c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026c8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80026ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d101      	bne.n	80026d4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80026d0:	2320      	movs	r3, #32
 80026d2:	e003      	b.n	80026dc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80026d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026d6:	fab3 f383 	clz	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	3301      	adds	r3, #1
 80026de:	069b      	lsls	r3, r3, #26
 80026e0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d109      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x520>
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	0e9b      	lsrs	r3, r3, #26
 80026f6:	3301      	adds	r3, #1
 80026f8:	f003 031f 	and.w	r3, r3, #31
 80026fc:	2101      	movs	r1, #1
 80026fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002702:	e017      	b.n	8002734 <HAL_ADC_ConfigChannel+0x550>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800270c:	fa93 f3a3 	rbit	r3, r3
 8002710:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002714:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002716:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002718:	2b00      	cmp	r3, #0
 800271a:	d101      	bne.n	8002720 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800271c:	2320      	movs	r3, #32
 800271e:	e003      	b.n	8002728 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002720:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002722:	fab3 f383 	clz	r3, r3
 8002726:	b2db      	uxtb	r3, r3
 8002728:	3301      	adds	r3, #1
 800272a:	f003 031f 	and.w	r3, r3, #31
 800272e:	2101      	movs	r1, #1
 8002730:	fa01 f303 	lsl.w	r3, r1, r3
 8002734:	ea42 0103 	orr.w	r1, r2, r3
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10a      	bne.n	800275a <HAL_ADC_ConfigChannel+0x576>
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	0e9b      	lsrs	r3, r3, #26
 800274a:	3301      	adds	r3, #1
 800274c:	f003 021f 	and.w	r2, r3, #31
 8002750:	4613      	mov	r3, r2
 8002752:	005b      	lsls	r3, r3, #1
 8002754:	4413      	add	r3, r2
 8002756:	051b      	lsls	r3, r3, #20
 8002758:	e018      	b.n	800278c <HAL_ADC_ConfigChannel+0x5a8>
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002762:	fa93 f3a3 	rbit	r3, r3
 8002766:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800276a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800276c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002772:	2320      	movs	r3, #32
 8002774:	e003      	b.n	800277e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002778:	fab3 f383 	clz	r3, r3
 800277c:	b2db      	uxtb	r3, r3
 800277e:	3301      	adds	r3, #1
 8002780:	f003 021f 	and.w	r2, r3, #31
 8002784:	4613      	mov	r3, r2
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	4413      	add	r3, r2
 800278a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800278c:	430b      	orrs	r3, r1
 800278e:	e07e      	b.n	800288e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002798:	2b00      	cmp	r3, #0
 800279a:	d107      	bne.n	80027ac <HAL_ADC_ConfigChannel+0x5c8>
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	0e9b      	lsrs	r3, r3, #26
 80027a2:	3301      	adds	r3, #1
 80027a4:	069b      	lsls	r3, r3, #26
 80027a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027aa:	e015      	b.n	80027d8 <HAL_ADC_ConfigChannel+0x5f4>
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b4:	fa93 f3a3 	rbit	r3, r3
 80027b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80027ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027bc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80027be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80027c4:	2320      	movs	r3, #32
 80027c6:	e003      	b.n	80027d0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80027c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ca:	fab3 f383 	clz	r3, r3
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	3301      	adds	r3, #1
 80027d2:	069b      	lsls	r3, r3, #26
 80027d4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d109      	bne.n	80027f8 <HAL_ADC_ConfigChannel+0x614>
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	0e9b      	lsrs	r3, r3, #26
 80027ea:	3301      	adds	r3, #1
 80027ec:	f003 031f 	and.w	r3, r3, #31
 80027f0:	2101      	movs	r1, #1
 80027f2:	fa01 f303 	lsl.w	r3, r1, r3
 80027f6:	e017      	b.n	8002828 <HAL_ADC_ConfigChannel+0x644>
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027fe:	6a3b      	ldr	r3, [r7, #32]
 8002800:	fa93 f3a3 	rbit	r3, r3
 8002804:	61fb      	str	r3, [r7, #28]
  return result;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800280a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280c:	2b00      	cmp	r3, #0
 800280e:	d101      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002810:	2320      	movs	r3, #32
 8002812:	e003      	b.n	800281c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002816:	fab3 f383 	clz	r3, r3
 800281a:	b2db      	uxtb	r3, r3
 800281c:	3301      	adds	r3, #1
 800281e:	f003 031f 	and.w	r3, r3, #31
 8002822:	2101      	movs	r1, #1
 8002824:	fa01 f303 	lsl.w	r3, r1, r3
 8002828:	ea42 0103 	orr.w	r1, r2, r3
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002834:	2b00      	cmp	r3, #0
 8002836:	d10d      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x670>
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	0e9b      	lsrs	r3, r3, #26
 800283e:	3301      	adds	r3, #1
 8002840:	f003 021f 	and.w	r2, r3, #31
 8002844:	4613      	mov	r3, r2
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4413      	add	r3, r2
 800284a:	3b1e      	subs	r3, #30
 800284c:	051b      	lsls	r3, r3, #20
 800284e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002852:	e01b      	b.n	800288c <HAL_ADC_ConfigChannel+0x6a8>
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	fa93 f3a3 	rbit	r3, r3
 8002860:	613b      	str	r3, [r7, #16]
  return result;
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d101      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800286c:	2320      	movs	r3, #32
 800286e:	e003      	b.n	8002878 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	fab3 f383 	clz	r3, r3
 8002876:	b2db      	uxtb	r3, r3
 8002878:	3301      	adds	r3, #1
 800287a:	f003 021f 	and.w	r2, r3, #31
 800287e:	4613      	mov	r3, r2
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	4413      	add	r3, r2
 8002884:	3b1e      	subs	r3, #30
 8002886:	051b      	lsls	r3, r3, #20
 8002888:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800288c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800288e:	683a      	ldr	r2, [r7, #0]
 8002890:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002892:	4619      	mov	r1, r3
 8002894:	f7ff fa12 	bl	8001cbc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <HAL_ADC_ConfigChannel+0x6e0>)
 800289e:	4013      	ands	r3, r2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 80be 	beq.w	8002a22 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028ae:	d004      	beq.n	80028ba <HAL_ADC_ConfigChannel+0x6d6>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a04      	ldr	r2, [pc, #16]	@ (80028c8 <HAL_ADC_ConfigChannel+0x6e4>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d10a      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x6ec>
 80028ba:	4b04      	ldr	r3, [pc, #16]	@ (80028cc <HAL_ADC_ConfigChannel+0x6e8>)
 80028bc:	e009      	b.n	80028d2 <HAL_ADC_ConfigChannel+0x6ee>
 80028be:	bf00      	nop
 80028c0:	407f0000 	.word	0x407f0000
 80028c4:	80080000 	.word	0x80080000
 80028c8:	50000100 	.word	0x50000100
 80028cc:	50000300 	.word	0x50000300
 80028d0:	4b59      	ldr	r3, [pc, #356]	@ (8002a38 <HAL_ADC_ConfigChannel+0x854>)
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff f91a 	bl	8001b0c <LL_ADC_GetCommonPathInternalCh>
 80028d8:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a56      	ldr	r2, [pc, #344]	@ (8002a3c <HAL_ADC_ConfigChannel+0x858>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d004      	beq.n	80028f0 <HAL_ADC_ConfigChannel+0x70c>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a55      	ldr	r2, [pc, #340]	@ (8002a40 <HAL_ADC_ConfigChannel+0x85c>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d13a      	bne.n	8002966 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80028f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d134      	bne.n	8002966 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002904:	d005      	beq.n	8002912 <HAL_ADC_ConfigChannel+0x72e>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a4e      	ldr	r2, [pc, #312]	@ (8002a44 <HAL_ADC_ConfigChannel+0x860>)
 800290c:	4293      	cmp	r3, r2
 800290e:	f040 8085 	bne.w	8002a1c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800291a:	d004      	beq.n	8002926 <HAL_ADC_ConfigChannel+0x742>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a49      	ldr	r2, [pc, #292]	@ (8002a48 <HAL_ADC_ConfigChannel+0x864>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d101      	bne.n	800292a <HAL_ADC_ConfigChannel+0x746>
 8002926:	4a49      	ldr	r2, [pc, #292]	@ (8002a4c <HAL_ADC_ConfigChannel+0x868>)
 8002928:	e000      	b.n	800292c <HAL_ADC_ConfigChannel+0x748>
 800292a:	4a43      	ldr	r2, [pc, #268]	@ (8002a38 <HAL_ADC_ConfigChannel+0x854>)
 800292c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002930:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002934:	4619      	mov	r1, r3
 8002936:	4610      	mov	r0, r2
 8002938:	f7ff f8d5 	bl	8001ae6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800293c:	4b44      	ldr	r3, [pc, #272]	@ (8002a50 <HAL_ADC_ConfigChannel+0x86c>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	099b      	lsrs	r3, r3, #6
 8002942:	4a44      	ldr	r2, [pc, #272]	@ (8002a54 <HAL_ADC_ConfigChannel+0x870>)
 8002944:	fba2 2303 	umull	r2, r3, r2, r3
 8002948:	099b      	lsrs	r3, r3, #6
 800294a:	1c5a      	adds	r2, r3, #1
 800294c:	4613      	mov	r3, r2
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	4413      	add	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002956:	e002      	b.n	800295e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	3b01      	subs	r3, #1
 800295c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1f9      	bne.n	8002958 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002964:	e05a      	b.n	8002a1c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a3b      	ldr	r2, [pc, #236]	@ (8002a58 <HAL_ADC_ConfigChannel+0x874>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d125      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002970:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002974:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d11f      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a31      	ldr	r2, [pc, #196]	@ (8002a48 <HAL_ADC_ConfigChannel+0x864>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d104      	bne.n	8002990 <HAL_ADC_ConfigChannel+0x7ac>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a34      	ldr	r2, [pc, #208]	@ (8002a5c <HAL_ADC_ConfigChannel+0x878>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d047      	beq.n	8002a20 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002998:	d004      	beq.n	80029a4 <HAL_ADC_ConfigChannel+0x7c0>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a2a      	ldr	r2, [pc, #168]	@ (8002a48 <HAL_ADC_ConfigChannel+0x864>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d101      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x7c4>
 80029a4:	4a29      	ldr	r2, [pc, #164]	@ (8002a4c <HAL_ADC_ConfigChannel+0x868>)
 80029a6:	e000      	b.n	80029aa <HAL_ADC_ConfigChannel+0x7c6>
 80029a8:	4a23      	ldr	r2, [pc, #140]	@ (8002a38 <HAL_ADC_ConfigChannel+0x854>)
 80029aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029b2:	4619      	mov	r1, r3
 80029b4:	4610      	mov	r0, r2
 80029b6:	f7ff f896 	bl	8001ae6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029ba:	e031      	b.n	8002a20 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a27      	ldr	r2, [pc, #156]	@ (8002a60 <HAL_ADC_ConfigChannel+0x87c>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d12d      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80029c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d127      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002a48 <HAL_ADC_ConfigChannel+0x864>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d022      	beq.n	8002a22 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029e4:	d004      	beq.n	80029f0 <HAL_ADC_ConfigChannel+0x80c>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a17      	ldr	r2, [pc, #92]	@ (8002a48 <HAL_ADC_ConfigChannel+0x864>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d101      	bne.n	80029f4 <HAL_ADC_ConfigChannel+0x810>
 80029f0:	4a16      	ldr	r2, [pc, #88]	@ (8002a4c <HAL_ADC_ConfigChannel+0x868>)
 80029f2:	e000      	b.n	80029f6 <HAL_ADC_ConfigChannel+0x812>
 80029f4:	4a10      	ldr	r2, [pc, #64]	@ (8002a38 <HAL_ADC_ConfigChannel+0x854>)
 80029f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80029fe:	4619      	mov	r1, r3
 8002a00:	4610      	mov	r0, r2
 8002a02:	f7ff f870 	bl	8001ae6 <LL_ADC_SetCommonPathInternalCh>
 8002a06:	e00c      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0c:	f043 0220 	orr.w	r2, r3, #32
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002a1a:	e002      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a1c:	bf00      	nop
 8002a1e:	e000      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a20:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002a2a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	37d8      	adds	r7, #216	@ 0xd8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	50000700 	.word	0x50000700
 8002a3c:	c3210000 	.word	0xc3210000
 8002a40:	90c00010 	.word	0x90c00010
 8002a44:	50000600 	.word	0x50000600
 8002a48:	50000100 	.word	0x50000100
 8002a4c:	50000300 	.word	0x50000300
 8002a50:	20000000 	.word	0x20000000
 8002a54:	053e2d63 	.word	0x053e2d63
 8002a58:	c7520000 	.word	0xc7520000
 8002a5c:	50000500 	.word	0x50000500
 8002a60:	cb840000 	.word	0xcb840000

08002a64 <LL_ADC_IsEnabled>:
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d101      	bne.n	8002a7c <LL_ADC_IsEnabled+0x18>
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e000      	b.n	8002a7e <LL_ADC_IsEnabled+0x1a>
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr

08002a8a <LL_ADC_REG_IsConversionOngoing>:
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	b083      	sub	sp, #12
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f003 0304 	and.w	r3, r3, #4
 8002a9a:	2b04      	cmp	r3, #4
 8002a9c:	d101      	bne.n	8002aa2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e000      	b.n	8002aa4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002ab0:	b590      	push	{r4, r7, lr}
 8002ab2:	b0a1      	sub	sp, #132	@ 0x84
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aba:	2300      	movs	r3, #0
 8002abc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d101      	bne.n	8002ace <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002aca:	2302      	movs	r3, #2
 8002acc:	e0e7      	b.n	8002c9e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002ada:	2300      	movs	r3, #0
 8002adc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ae6:	d102      	bne.n	8002aee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002ae8:	4b6f      	ldr	r3, [pc, #444]	@ (8002ca8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002aea:	60bb      	str	r3, [r7, #8]
 8002aec:	e009      	b.n	8002b02 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a6e      	ldr	r2, [pc, #440]	@ (8002cac <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d102      	bne.n	8002afe <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002af8:	4b6d      	ldr	r3, [pc, #436]	@ (8002cb0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002afa:	60bb      	str	r3, [r7, #8]
 8002afc:	e001      	b.n	8002b02 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002afe:	2300      	movs	r3, #0
 8002b00:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d10b      	bne.n	8002b20 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0c:	f043 0220 	orr.w	r2, r3, #32
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0be      	b.n	8002c9e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7ff ffb1 	bl	8002a8a <LL_ADC_REG_IsConversionOngoing>
 8002b28:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff ffab 	bl	8002a8a <LL_ADC_REG_IsConversionOngoing>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f040 80a0 	bne.w	8002c7c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002b3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f040 809c 	bne.w	8002c7c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b4c:	d004      	beq.n	8002b58 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a55      	ldr	r2, [pc, #340]	@ (8002ca8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d101      	bne.n	8002b5c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002b58:	4b56      	ldr	r3, [pc, #344]	@ (8002cb4 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002b5a:	e000      	b.n	8002b5e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002b5c:	4b56      	ldr	r3, [pc, #344]	@ (8002cb8 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8002b5e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d04b      	beq.n	8002c00 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002b68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	6859      	ldr	r1, [r3, #4]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b7a:	035b      	lsls	r3, r3, #13
 8002b7c:	430b      	orrs	r3, r1
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b82:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b8c:	d004      	beq.n	8002b98 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a45      	ldr	r2, [pc, #276]	@ (8002ca8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d10f      	bne.n	8002bb8 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002b98:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002b9c:	f7ff ff62 	bl	8002a64 <LL_ADC_IsEnabled>
 8002ba0:	4604      	mov	r4, r0
 8002ba2:	4841      	ldr	r0, [pc, #260]	@ (8002ca8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002ba4:	f7ff ff5e 	bl	8002a64 <LL_ADC_IsEnabled>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4323      	orrs	r3, r4
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	bf0c      	ite	eq
 8002bb0:	2301      	moveq	r3, #1
 8002bb2:	2300      	movne	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	e012      	b.n	8002bde <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002bb8:	483c      	ldr	r0, [pc, #240]	@ (8002cac <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002bba:	f7ff ff53 	bl	8002a64 <LL_ADC_IsEnabled>
 8002bbe:	4604      	mov	r4, r0
 8002bc0:	483b      	ldr	r0, [pc, #236]	@ (8002cb0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002bc2:	f7ff ff4f 	bl	8002a64 <LL_ADC_IsEnabled>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	431c      	orrs	r4, r3
 8002bca:	483c      	ldr	r0, [pc, #240]	@ (8002cbc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002bcc:	f7ff ff4a 	bl	8002a64 <LL_ADC_IsEnabled>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	4323      	orrs	r3, r4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	bf0c      	ite	eq
 8002bd8:	2301      	moveq	r3, #1
 8002bda:	2300      	movne	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d056      	beq.n	8002c90 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002be2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002bea:	f023 030f 	bic.w	r3, r3, #15
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	6811      	ldr	r1, [r2, #0]
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	6892      	ldr	r2, [r2, #8]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bfc:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002bfe:	e047      	b.n	8002c90 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002c00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c0a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c14:	d004      	beq.n	8002c20 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a23      	ldr	r2, [pc, #140]	@ (8002ca8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d10f      	bne.n	8002c40 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8002c20:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002c24:	f7ff ff1e 	bl	8002a64 <LL_ADC_IsEnabled>
 8002c28:	4604      	mov	r4, r0
 8002c2a:	481f      	ldr	r0, [pc, #124]	@ (8002ca8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002c2c:	f7ff ff1a 	bl	8002a64 <LL_ADC_IsEnabled>
 8002c30:	4603      	mov	r3, r0
 8002c32:	4323      	orrs	r3, r4
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	bf0c      	ite	eq
 8002c38:	2301      	moveq	r3, #1
 8002c3a:	2300      	movne	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	e012      	b.n	8002c66 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002c40:	481a      	ldr	r0, [pc, #104]	@ (8002cac <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002c42:	f7ff ff0f 	bl	8002a64 <LL_ADC_IsEnabled>
 8002c46:	4604      	mov	r4, r0
 8002c48:	4819      	ldr	r0, [pc, #100]	@ (8002cb0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002c4a:	f7ff ff0b 	bl	8002a64 <LL_ADC_IsEnabled>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	431c      	orrs	r4, r3
 8002c52:	481a      	ldr	r0, [pc, #104]	@ (8002cbc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002c54:	f7ff ff06 	bl	8002a64 <LL_ADC_IsEnabled>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	4323      	orrs	r3, r4
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	bf0c      	ite	eq
 8002c60:	2301      	moveq	r3, #1
 8002c62:	2300      	movne	r3, #0
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d012      	beq.n	8002c90 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002c6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002c72:	f023 030f 	bic.w	r3, r3, #15
 8002c76:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002c78:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c7a:	e009      	b.n	8002c90 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c80:	f043 0220 	orr.w	r2, r3, #32
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002c8e:	e000      	b.n	8002c92 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c90:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002c9a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3784      	adds	r7, #132	@ 0x84
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd90      	pop	{r4, r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	50000100 	.word	0x50000100
 8002cac:	50000400 	.word	0x50000400
 8002cb0:	50000500 	.word	0x50000500
 8002cb4:	50000300 	.word	0x50000300
 8002cb8:	50000700 	.word	0x50000700
 8002cbc:	50000600 	.word	0x50000600

08002cc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002d04 <__NVIC_SetPriorityGrouping+0x44>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cd6:	68ba      	ldr	r2, [r7, #8]
 8002cd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cdc:	4013      	ands	r3, r2
 8002cde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ce8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cf2:	4a04      	ldr	r2, [pc, #16]	@ (8002d04 <__NVIC_SetPriorityGrouping+0x44>)
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	60d3      	str	r3, [r2, #12]
}
 8002cf8:	bf00      	nop
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d0c:	4b04      	ldr	r3, [pc, #16]	@ (8002d20 <__NVIC_GetPriorityGrouping+0x18>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	0a1b      	lsrs	r3, r3, #8
 8002d12:	f003 0307 	and.w	r3, r3, #7
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr
 8002d20:	e000ed00 	.word	0xe000ed00

08002d24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	db0b      	blt.n	8002d4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	f003 021f 	and.w	r2, r3, #31
 8002d3c:	4907      	ldr	r1, [pc, #28]	@ (8002d5c <__NVIC_EnableIRQ+0x38>)
 8002d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d42:	095b      	lsrs	r3, r3, #5
 8002d44:	2001      	movs	r0, #1
 8002d46:	fa00 f202 	lsl.w	r2, r0, r2
 8002d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	e000e100 	.word	0xe000e100

08002d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	6039      	str	r1, [r7, #0]
 8002d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	db0a      	blt.n	8002d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	490c      	ldr	r1, [pc, #48]	@ (8002dac <__NVIC_SetPriority+0x4c>)
 8002d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7e:	0112      	lsls	r2, r2, #4
 8002d80:	b2d2      	uxtb	r2, r2
 8002d82:	440b      	add	r3, r1
 8002d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d88:	e00a      	b.n	8002da0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	4908      	ldr	r1, [pc, #32]	@ (8002db0 <__NVIC_SetPriority+0x50>)
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	f003 030f 	and.w	r3, r3, #15
 8002d96:	3b04      	subs	r3, #4
 8002d98:	0112      	lsls	r2, r2, #4
 8002d9a:	b2d2      	uxtb	r2, r2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	761a      	strb	r2, [r3, #24]
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	e000e100 	.word	0xe000e100
 8002db0:	e000ed00 	.word	0xe000ed00

08002db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b089      	sub	sp, #36	@ 0x24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	f1c3 0307 	rsb	r3, r3, #7
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	bf28      	it	cs
 8002dd2:	2304      	movcs	r3, #4
 8002dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	3304      	adds	r3, #4
 8002dda:	2b06      	cmp	r3, #6
 8002ddc:	d902      	bls.n	8002de4 <NVIC_EncodePriority+0x30>
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	3b03      	subs	r3, #3
 8002de2:	e000      	b.n	8002de6 <NVIC_EncodePriority+0x32>
 8002de4:	2300      	movs	r3, #0
 8002de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43da      	mvns	r2, r3
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	401a      	ands	r2, r3
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dfc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	fa01 f303 	lsl.w	r3, r1, r3
 8002e06:	43d9      	mvns	r1, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e0c:	4313      	orrs	r3, r2
         );
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3724      	adds	r7, #36	@ 0x24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b082      	sub	sp, #8
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f7ff ff4c 	bl	8002cc0 <__NVIC_SetPriorityGrouping>
}
 8002e28:	bf00      	nop
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4603      	mov	r3, r0
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	607a      	str	r2, [r7, #4]
 8002e3c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e3e:	f7ff ff63 	bl	8002d08 <__NVIC_GetPriorityGrouping>
 8002e42:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	68b9      	ldr	r1, [r7, #8]
 8002e48:	6978      	ldr	r0, [r7, #20]
 8002e4a:	f7ff ffb3 	bl	8002db4 <NVIC_EncodePriority>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e54:	4611      	mov	r1, r2
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff ff82 	bl	8002d60 <__NVIC_SetPriority>
}
 8002e5c:	bf00      	nop
 8002e5e:	3718      	adds	r7, #24
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff ff56 	bl	8002d24 <__NVIC_EnableIRQ>
}
 8002e78:	bf00      	nop
 8002e7a:	3708      	adds	r7, #8
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d005      	beq.n	8002ea4 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2204      	movs	r2, #4
 8002e9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
 8002ea2:	e037      	b.n	8002f14 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f022 020e 	bic.w	r2, r2, #14
 8002eb2:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ebe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ec2:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 0201 	bic.w	r2, r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed8:	f003 021f 	and.w	r2, r3, #31
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee6:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ef0:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00c      	beq.n	8002f14 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f08:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002f12:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3714      	adds	r7, #20
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b084      	sub	sp, #16
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d00d      	beq.n	8002f66 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2204      	movs	r2, #4
 8002f4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	73fb      	strb	r3, [r7, #15]
 8002f64:	e047      	b.n	8002ff6 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 020e 	bic.w	r2, r2, #14
 8002f74:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0201 	bic.w	r2, r2, #1
 8002f84:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	f003 021f 	and.w	r2, r3, #31
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8002fa8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002fb2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d00c      	beq.n	8002fd6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002fd4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	4798      	blx	r3
    }
  }
  return status;
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003000:	b480      	push	{r7}
 8003002:	b087      	sub	sp, #28
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800300a:	2300      	movs	r3, #0
 800300c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800300e:	e15a      	b.n	80032c6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	2101      	movs	r1, #1
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	fa01 f303 	lsl.w	r3, r1, r3
 800301c:	4013      	ands	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2b00      	cmp	r3, #0
 8003024:	f000 814c 	beq.w	80032c0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 0303 	and.w	r3, r3, #3
 8003030:	2b01      	cmp	r3, #1
 8003032:	d005      	beq.n	8003040 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800303c:	2b02      	cmp	r3, #2
 800303e:	d130      	bne.n	80030a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	2203      	movs	r2, #3
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43db      	mvns	r3, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4013      	ands	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	68da      	ldr	r2, [r3, #12]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003076:	2201      	movs	r2, #1
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	43db      	mvns	r3, r3
 8003080:	693a      	ldr	r2, [r7, #16]
 8003082:	4013      	ands	r3, r2
 8003084:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	091b      	lsrs	r3, r3, #4
 800308c:	f003 0201 	and.w	r2, r3, #1
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	fa02 f303 	lsl.w	r3, r2, r3
 8003096:	693a      	ldr	r2, [r7, #16]
 8003098:	4313      	orrs	r3, r2
 800309a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	d017      	beq.n	80030de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	2203      	movs	r2, #3
 80030ba:	fa02 f303 	lsl.w	r3, r2, r3
 80030be:	43db      	mvns	r3, r3
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	4013      	ands	r3, r2
 80030c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	689a      	ldr	r2, [r3, #8]
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f003 0303 	and.w	r3, r3, #3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d123      	bne.n	8003132 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	08da      	lsrs	r2, r3, #3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	3208      	adds	r2, #8
 80030f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f003 0307 	and.w	r3, r3, #7
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	220f      	movs	r2, #15
 8003102:	fa02 f303 	lsl.w	r3, r2, r3
 8003106:	43db      	mvns	r3, r3
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	4013      	ands	r3, r2
 800310c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	691a      	ldr	r2, [r3, #16]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	4313      	orrs	r3, r2
 8003122:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	08da      	lsrs	r2, r3, #3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3208      	adds	r2, #8
 800312c:	6939      	ldr	r1, [r7, #16]
 800312e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	2203      	movs	r2, #3
 800313e:	fa02 f303 	lsl.w	r3, r2, r3
 8003142:	43db      	mvns	r3, r3
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	4013      	ands	r3, r2
 8003148:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f003 0203 	and.w	r2, r3, #3
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	4313      	orrs	r3, r2
 800315e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 80a6 	beq.w	80032c0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003174:	4b5b      	ldr	r3, [pc, #364]	@ (80032e4 <HAL_GPIO_Init+0x2e4>)
 8003176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003178:	4a5a      	ldr	r2, [pc, #360]	@ (80032e4 <HAL_GPIO_Init+0x2e4>)
 800317a:	f043 0301 	orr.w	r3, r3, #1
 800317e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003180:	4b58      	ldr	r3, [pc, #352]	@ (80032e4 <HAL_GPIO_Init+0x2e4>)
 8003182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800318c:	4a56      	ldr	r2, [pc, #344]	@ (80032e8 <HAL_GPIO_Init+0x2e8>)
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	089b      	lsrs	r3, r3, #2
 8003192:	3302      	adds	r3, #2
 8003194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003198:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f003 0303 	and.w	r3, r3, #3
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	220f      	movs	r2, #15
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	43db      	mvns	r3, r3
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	4013      	ands	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80031b6:	d01f      	beq.n	80031f8 <HAL_GPIO_Init+0x1f8>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a4c      	ldr	r2, [pc, #304]	@ (80032ec <HAL_GPIO_Init+0x2ec>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d019      	beq.n	80031f4 <HAL_GPIO_Init+0x1f4>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a4b      	ldr	r2, [pc, #300]	@ (80032f0 <HAL_GPIO_Init+0x2f0>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d013      	beq.n	80031f0 <HAL_GPIO_Init+0x1f0>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a4a      	ldr	r2, [pc, #296]	@ (80032f4 <HAL_GPIO_Init+0x2f4>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d00d      	beq.n	80031ec <HAL_GPIO_Init+0x1ec>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a49      	ldr	r2, [pc, #292]	@ (80032f8 <HAL_GPIO_Init+0x2f8>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d007      	beq.n	80031e8 <HAL_GPIO_Init+0x1e8>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a48      	ldr	r2, [pc, #288]	@ (80032fc <HAL_GPIO_Init+0x2fc>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d101      	bne.n	80031e4 <HAL_GPIO_Init+0x1e4>
 80031e0:	2305      	movs	r3, #5
 80031e2:	e00a      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031e4:	2306      	movs	r3, #6
 80031e6:	e008      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031e8:	2304      	movs	r3, #4
 80031ea:	e006      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031ec:	2303      	movs	r3, #3
 80031ee:	e004      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031f0:	2302      	movs	r3, #2
 80031f2:	e002      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <HAL_GPIO_Init+0x1fa>
 80031f8:	2300      	movs	r3, #0
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	f002 0203 	and.w	r2, r2, #3
 8003200:	0092      	lsls	r2, r2, #2
 8003202:	4093      	lsls	r3, r2
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	4313      	orrs	r3, r2
 8003208:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800320a:	4937      	ldr	r1, [pc, #220]	@ (80032e8 <HAL_GPIO_Init+0x2e8>)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	089b      	lsrs	r3, r3, #2
 8003210:	3302      	adds	r3, #2
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003218:	4b39      	ldr	r3, [pc, #228]	@ (8003300 <HAL_GPIO_Init+0x300>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	43db      	mvns	r3, r3
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4013      	ands	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	4313      	orrs	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800323c:	4a30      	ldr	r2, [pc, #192]	@ (8003300 <HAL_GPIO_Init+0x300>)
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003242:	4b2f      	ldr	r3, [pc, #188]	@ (8003300 <HAL_GPIO_Init+0x300>)
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	43db      	mvns	r3, r3
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	4013      	ands	r3, r2
 8003250:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4313      	orrs	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003266:	4a26      	ldr	r2, [pc, #152]	@ (8003300 <HAL_GPIO_Init+0x300>)
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800326c:	4b24      	ldr	r3, [pc, #144]	@ (8003300 <HAL_GPIO_Init+0x300>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	43db      	mvns	r3, r3
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	4013      	ands	r3, r2
 800327a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d003      	beq.n	8003290 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	4313      	orrs	r3, r2
 800328e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003290:	4a1b      	ldr	r2, [pc, #108]	@ (8003300 <HAL_GPIO_Init+0x300>)
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003296:	4b1a      	ldr	r3, [pc, #104]	@ (8003300 <HAL_GPIO_Init+0x300>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	43db      	mvns	r3, r3
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	4013      	ands	r3, r2
 80032a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80032ba:	4a11      	ldr	r2, [pc, #68]	@ (8003300 <HAL_GPIO_Init+0x300>)
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	3301      	adds	r3, #1
 80032c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	fa22 f303 	lsr.w	r3, r2, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f47f ae9d 	bne.w	8003010 <HAL_GPIO_Init+0x10>
  }
}
 80032d6:	bf00      	nop
 80032d8:	bf00      	nop
 80032da:	371c      	adds	r7, #28
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	40021000 	.word	0x40021000
 80032e8:	40010000 	.word	0x40010000
 80032ec:	48000400 	.word	0x48000400
 80032f0:	48000800 	.word	0x48000800
 80032f4:	48000c00 	.word	0x48000c00
 80032f8:	48001000 	.word	0x48001000
 80032fc:	48001400 	.word	0x48001400
 8003300:	40010400 	.word	0x40010400

08003304 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	460b      	mov	r3, r1
 800330e:	807b      	strh	r3, [r7, #2]
 8003310:	4613      	mov	r3, r2
 8003312:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003314:	787b      	ldrb	r3, [r7, #1]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800331a:	887a      	ldrh	r2, [r7, #2]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003320:	e002      	b.n	8003328 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003322:	887a      	ldrh	r2, [r7, #2]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr

08003334 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	460b      	mov	r3, r1
 800333e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003346:	887a      	ldrh	r2, [r7, #2]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4013      	ands	r3, r2
 800334c:	041a      	lsls	r2, r3, #16
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	43d9      	mvns	r1, r3
 8003352:	887b      	ldrh	r3, [r7, #2]
 8003354:	400b      	ands	r3, r1
 8003356:	431a      	orrs	r2, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	619a      	str	r2, [r3, #24]
}
 800335c:	bf00      	nop
 800335e:	3714      	adds	r7, #20
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003372:	4b08      	ldr	r3, [pc, #32]	@ (8003394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003374:	695a      	ldr	r2, [r3, #20]
 8003376:	88fb      	ldrh	r3, [r7, #6]
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d006      	beq.n	800338c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800337e:	4a05      	ldr	r2, [pc, #20]	@ (8003394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003380:	88fb      	ldrh	r3, [r7, #6]
 8003382:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003384:	88fb      	ldrh	r3, [r7, #6]
 8003386:	4618      	mov	r0, r3
 8003388:	f000 f806 	bl	8003398 <HAL_GPIO_EXTI_Callback>
  }
}
 800338c:	bf00      	nop
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	40010400 	.word	0x40010400

08003398 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
	...

080033b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d141      	bne.n	8003442 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80033be:	4b4b      	ldr	r3, [pc, #300]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033ca:	d131      	bne.n	8003430 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033cc:	4b47      	ldr	r3, [pc, #284]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033d2:	4a46      	ldr	r2, [pc, #280]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033dc:	4b43      	ldr	r3, [pc, #268]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033e4:	4a41      	ldr	r2, [pc, #260]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033ec:	4b40      	ldr	r3, [pc, #256]	@ (80034f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2232      	movs	r2, #50	@ 0x32
 80033f2:	fb02 f303 	mul.w	r3, r2, r3
 80033f6:	4a3f      	ldr	r2, [pc, #252]	@ (80034f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80033f8:	fba2 2303 	umull	r2, r3, r2, r3
 80033fc:	0c9b      	lsrs	r3, r3, #18
 80033fe:	3301      	adds	r3, #1
 8003400:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003402:	e002      	b.n	800340a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	3b01      	subs	r3, #1
 8003408:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800340a:	4b38      	ldr	r3, [pc, #224]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003412:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003416:	d102      	bne.n	800341e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1f2      	bne.n	8003404 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800341e:	4b33      	ldr	r3, [pc, #204]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003426:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800342a:	d158      	bne.n	80034de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e057      	b.n	80034e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003430:	4b2e      	ldr	r3, [pc, #184]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003432:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003436:	4a2d      	ldr	r2, [pc, #180]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003438:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800343c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003440:	e04d      	b.n	80034de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003448:	d141      	bne.n	80034ce <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800344a:	4b28      	ldr	r3, [pc, #160]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003452:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003456:	d131      	bne.n	80034bc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003458:	4b24      	ldr	r3, [pc, #144]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800345a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800345e:	4a23      	ldr	r2, [pc, #140]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003460:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003464:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003468:	4b20      	ldr	r3, [pc, #128]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003470:	4a1e      	ldr	r2, [pc, #120]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003472:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003476:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003478:	4b1d      	ldr	r3, [pc, #116]	@ (80034f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2232      	movs	r2, #50	@ 0x32
 800347e:	fb02 f303 	mul.w	r3, r2, r3
 8003482:	4a1c      	ldr	r2, [pc, #112]	@ (80034f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003484:	fba2 2303 	umull	r2, r3, r2, r3
 8003488:	0c9b      	lsrs	r3, r3, #18
 800348a:	3301      	adds	r3, #1
 800348c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800348e:	e002      	b.n	8003496 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	3b01      	subs	r3, #1
 8003494:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003496:	4b15      	ldr	r3, [pc, #84]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800349e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034a2:	d102      	bne.n	80034aa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f2      	bne.n	8003490 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034aa:	4b10      	ldr	r3, [pc, #64]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034b6:	d112      	bne.n	80034de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e011      	b.n	80034e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034bc:	4b0b      	ldr	r3, [pc, #44]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034c2:	4a0a      	ldr	r2, [pc, #40]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80034cc:	e007      	b.n	80034de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80034ce:	4b07      	ldr	r3, [pc, #28]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034d6:	4a05      	ldr	r2, [pc, #20]	@ (80034ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034d8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034dc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3714      	adds	r7, #20
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	40007000 	.word	0x40007000
 80034f0:	20000000 	.word	0x20000000
 80034f4:	431bde83 	.word	0x431bde83

080034f8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80034fc:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	4a04      	ldr	r2, [pc, #16]	@ (8003514 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003502:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003506:	6093      	str	r3, [r2, #8]
}
 8003508:	bf00      	nop
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	40007000 	.word	0x40007000

08003518 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e2fe      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b00      	cmp	r3, #0
 8003534:	d075      	beq.n	8003622 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003536:	4b97      	ldr	r3, [pc, #604]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 030c 	and.w	r3, r3, #12
 800353e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003540:	4b94      	ldr	r3, [pc, #592]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	f003 0303 	and.w	r3, r3, #3
 8003548:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	2b0c      	cmp	r3, #12
 800354e:	d102      	bne.n	8003556 <HAL_RCC_OscConfig+0x3e>
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	2b03      	cmp	r3, #3
 8003554:	d002      	beq.n	800355c <HAL_RCC_OscConfig+0x44>
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	2b08      	cmp	r3, #8
 800355a:	d10b      	bne.n	8003574 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800355c:	4b8d      	ldr	r3, [pc, #564]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d05b      	beq.n	8003620 <HAL_RCC_OscConfig+0x108>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d157      	bne.n	8003620 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e2d9      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800357c:	d106      	bne.n	800358c <HAL_RCC_OscConfig+0x74>
 800357e:	4b85      	ldr	r3, [pc, #532]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a84      	ldr	r2, [pc, #528]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003584:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	e01d      	b.n	80035c8 <HAL_RCC_OscConfig+0xb0>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003594:	d10c      	bne.n	80035b0 <HAL_RCC_OscConfig+0x98>
 8003596:	4b7f      	ldr	r3, [pc, #508]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a7e      	ldr	r2, [pc, #504]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 800359c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035a0:	6013      	str	r3, [r2, #0]
 80035a2:	4b7c      	ldr	r3, [pc, #496]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a7b      	ldr	r2, [pc, #492]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80035a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035ac:	6013      	str	r3, [r2, #0]
 80035ae:	e00b      	b.n	80035c8 <HAL_RCC_OscConfig+0xb0>
 80035b0:	4b78      	ldr	r3, [pc, #480]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a77      	ldr	r2, [pc, #476]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80035b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035ba:	6013      	str	r3, [r2, #0]
 80035bc:	4b75      	ldr	r3, [pc, #468]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a74      	ldr	r2, [pc, #464]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80035c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d013      	beq.n	80035f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d0:	f7fe fa6a 	bl	8001aa8 <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d8:	f7fe fa66 	bl	8001aa8 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b64      	cmp	r3, #100	@ 0x64
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e29e      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d0f0      	beq.n	80035d8 <HAL_RCC_OscConfig+0xc0>
 80035f6:	e014      	b.n	8003622 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f8:	f7fe fa56 	bl	8001aa8 <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003600:	f7fe fa52 	bl	8001aa8 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b64      	cmp	r3, #100	@ 0x64
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e28a      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003612:	4b60      	ldr	r3, [pc, #384]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1f0      	bne.n	8003600 <HAL_RCC_OscConfig+0xe8>
 800361e:	e000      	b.n	8003622 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d075      	beq.n	800371a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800362e:	4b59      	ldr	r3, [pc, #356]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f003 030c 	and.w	r3, r3, #12
 8003636:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003638:	4b56      	ldr	r3, [pc, #344]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f003 0303 	and.w	r3, r3, #3
 8003640:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	2b0c      	cmp	r3, #12
 8003646:	d102      	bne.n	800364e <HAL_RCC_OscConfig+0x136>
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	2b02      	cmp	r3, #2
 800364c:	d002      	beq.n	8003654 <HAL_RCC_OscConfig+0x13c>
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	2b04      	cmp	r3, #4
 8003652:	d11f      	bne.n	8003694 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003654:	4b4f      	ldr	r3, [pc, #316]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_RCC_OscConfig+0x154>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e25d      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800366c:	4b49      	ldr	r3, [pc, #292]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	061b      	lsls	r3, r3, #24
 800367a:	4946      	ldr	r1, [pc, #280]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 800367c:	4313      	orrs	r3, r2
 800367e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003680:	4b45      	ldr	r3, [pc, #276]	@ (8003798 <HAL_RCC_OscConfig+0x280>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4618      	mov	r0, r3
 8003686:	f7fd fda1 	bl	80011cc <HAL_InitTick>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d043      	beq.n	8003718 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e249      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d023      	beq.n	80036e4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800369c:	4b3d      	ldr	r3, [pc, #244]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a3c      	ldr	r2, [pc, #240]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80036a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a8:	f7fe f9fe 	bl	8001aa8 <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036ae:	e008      	b.n	80036c2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036b0:	f7fe f9fa 	bl	8001aa8 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e232      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036c2:	4b34      	ldr	r3, [pc, #208]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d0f0      	beq.n	80036b0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ce:	4b31      	ldr	r3, [pc, #196]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	061b      	lsls	r3, r3, #24
 80036dc:	492d      	ldr	r1, [pc, #180]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	604b      	str	r3, [r1, #4]
 80036e2:	e01a      	b.n	800371a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a2a      	ldr	r2, [pc, #168]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 80036ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f0:	f7fe f9da 	bl	8001aa8 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036f8:	f7fe f9d6 	bl	8001aa8 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e20e      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800370a:	4b22      	ldr	r3, [pc, #136]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f0      	bne.n	80036f8 <HAL_RCC_OscConfig+0x1e0>
 8003716:	e000      	b.n	800371a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003718:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0308 	and.w	r3, r3, #8
 8003722:	2b00      	cmp	r3, #0
 8003724:	d041      	beq.n	80037aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	695b      	ldr	r3, [r3, #20]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d01c      	beq.n	8003768 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800372e:	4b19      	ldr	r3, [pc, #100]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003730:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003734:	4a17      	ldr	r2, [pc, #92]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003736:	f043 0301 	orr.w	r3, r3, #1
 800373a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373e:	f7fe f9b3 	bl	8001aa8 <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003746:	f7fe f9af 	bl	8001aa8 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e1e7      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003758:	4b0e      	ldr	r3, [pc, #56]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 800375a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d0ef      	beq.n	8003746 <HAL_RCC_OscConfig+0x22e>
 8003766:	e020      	b.n	80037aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003768:	4b0a      	ldr	r3, [pc, #40]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 800376a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800376e:	4a09      	ldr	r2, [pc, #36]	@ (8003794 <HAL_RCC_OscConfig+0x27c>)
 8003770:	f023 0301 	bic.w	r3, r3, #1
 8003774:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003778:	f7fe f996 	bl	8001aa8 <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800377e:	e00d      	b.n	800379c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003780:	f7fe f992 	bl	8001aa8 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d906      	bls.n	800379c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e1ca      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
 8003792:	bf00      	nop
 8003794:	40021000 	.word	0x40021000
 8003798:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800379c:	4b8c      	ldr	r3, [pc, #560]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 800379e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1ea      	bne.n	8003780 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0304 	and.w	r3, r3, #4
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 80a6 	beq.w	8003904 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037b8:	2300      	movs	r3, #0
 80037ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037bc:	4b84      	ldr	r3, [pc, #528]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80037be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d101      	bne.n	80037cc <HAL_RCC_OscConfig+0x2b4>
 80037c8:	2301      	movs	r3, #1
 80037ca:	e000      	b.n	80037ce <HAL_RCC_OscConfig+0x2b6>
 80037cc:	2300      	movs	r3, #0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00d      	beq.n	80037ee <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037d2:	4b7f      	ldr	r3, [pc, #508]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80037d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d6:	4a7e      	ldr	r2, [pc, #504]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80037d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80037de:	4b7c      	ldr	r3, [pc, #496]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80037e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80037ea:	2301      	movs	r3, #1
 80037ec:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037ee:	4b79      	ldr	r3, [pc, #484]	@ (80039d4 <HAL_RCC_OscConfig+0x4bc>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d118      	bne.n	800382c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037fa:	4b76      	ldr	r3, [pc, #472]	@ (80039d4 <HAL_RCC_OscConfig+0x4bc>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a75      	ldr	r2, [pc, #468]	@ (80039d4 <HAL_RCC_OscConfig+0x4bc>)
 8003800:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003804:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003806:	f7fe f94f 	bl	8001aa8 <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800380c:	e008      	b.n	8003820 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800380e:	f7fe f94b 	bl	8001aa8 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d901      	bls.n	8003820 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e183      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003820:	4b6c      	ldr	r3, [pc, #432]	@ (80039d4 <HAL_RCC_OscConfig+0x4bc>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003828:	2b00      	cmp	r3, #0
 800382a:	d0f0      	beq.n	800380e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d108      	bne.n	8003846 <HAL_RCC_OscConfig+0x32e>
 8003834:	4b66      	ldr	r3, [pc, #408]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800383a:	4a65      	ldr	r2, [pc, #404]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 800383c:	f043 0301 	orr.w	r3, r3, #1
 8003840:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003844:	e024      	b.n	8003890 <HAL_RCC_OscConfig+0x378>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	2b05      	cmp	r3, #5
 800384c:	d110      	bne.n	8003870 <HAL_RCC_OscConfig+0x358>
 800384e:	4b60      	ldr	r3, [pc, #384]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003854:	4a5e      	ldr	r2, [pc, #376]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003856:	f043 0304 	orr.w	r3, r3, #4
 800385a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800385e:	4b5c      	ldr	r3, [pc, #368]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003864:	4a5a      	ldr	r2, [pc, #360]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003866:	f043 0301 	orr.w	r3, r3, #1
 800386a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800386e:	e00f      	b.n	8003890 <HAL_RCC_OscConfig+0x378>
 8003870:	4b57      	ldr	r3, [pc, #348]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003876:	4a56      	ldr	r2, [pc, #344]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003878:	f023 0301 	bic.w	r3, r3, #1
 800387c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003880:	4b53      	ldr	r3, [pc, #332]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003886:	4a52      	ldr	r2, [pc, #328]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003888:	f023 0304 	bic.w	r3, r3, #4
 800388c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d016      	beq.n	80038c6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003898:	f7fe f906 	bl	8001aa8 <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800389e:	e00a      	b.n	80038b6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a0:	f7fe f902 	bl	8001aa8 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e138      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038b6:	4b46      	ldr	r3, [pc, #280]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80038b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038bc:	f003 0302 	and.w	r3, r3, #2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d0ed      	beq.n	80038a0 <HAL_RCC_OscConfig+0x388>
 80038c4:	e015      	b.n	80038f2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c6:	f7fe f8ef 	bl	8001aa8 <HAL_GetTick>
 80038ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038cc:	e00a      	b.n	80038e4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ce:	f7fe f8eb 	bl	8001aa8 <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038dc:	4293      	cmp	r3, r2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e121      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038e4:	4b3a      	ldr	r3, [pc, #232]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80038e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1ed      	bne.n	80038ce <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038f2:	7ffb      	ldrb	r3, [r7, #31]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d105      	bne.n	8003904 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f8:	4b35      	ldr	r3, [pc, #212]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80038fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038fc:	4a34      	ldr	r2, [pc, #208]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80038fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003902:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0320 	and.w	r3, r3, #32
 800390c:	2b00      	cmp	r3, #0
 800390e:	d03c      	beq.n	800398a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d01c      	beq.n	8003952 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003918:	4b2d      	ldr	r3, [pc, #180]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 800391a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800391e:	4a2c      	ldr	r2, [pc, #176]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003920:	f043 0301 	orr.w	r3, r3, #1
 8003924:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003928:	f7fe f8be 	bl	8001aa8 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003930:	f7fe f8ba 	bl	8001aa8 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e0f2      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003942:	4b23      	ldr	r3, [pc, #140]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003944:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003948:	f003 0302 	and.w	r3, r3, #2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0ef      	beq.n	8003930 <HAL_RCC_OscConfig+0x418>
 8003950:	e01b      	b.n	800398a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003952:	4b1f      	ldr	r3, [pc, #124]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003954:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003958:	4a1d      	ldr	r2, [pc, #116]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 800395a:	f023 0301 	bic.w	r3, r3, #1
 800395e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003962:	f7fe f8a1 	bl	8001aa8 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800396a:	f7fe f89d 	bl	8001aa8 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e0d5      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800397c:	4b14      	ldr	r3, [pc, #80]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 800397e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1ef      	bne.n	800396a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	2b00      	cmp	r3, #0
 8003990:	f000 80c9 	beq.w	8003b26 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003994:	4b0e      	ldr	r3, [pc, #56]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f003 030c 	and.w	r3, r3, #12
 800399c:	2b0c      	cmp	r3, #12
 800399e:	f000 8083 	beq.w	8003aa8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d15e      	bne.n	8003a68 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039aa:	4b09      	ldr	r3, [pc, #36]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a08      	ldr	r2, [pc, #32]	@ (80039d0 <HAL_RCC_OscConfig+0x4b8>)
 80039b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b6:	f7fe f877 	bl	8001aa8 <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039bc:	e00c      	b.n	80039d8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039be:	f7fe f873 	bl	8001aa8 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d905      	bls.n	80039d8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e0ab      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
 80039d0:	40021000 	.word	0x40021000
 80039d4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039d8:	4b55      	ldr	r3, [pc, #340]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d1ec      	bne.n	80039be <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039e4:	4b52      	ldr	r3, [pc, #328]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 80039e6:	68da      	ldr	r2, [r3, #12]
 80039e8:	4b52      	ldr	r3, [pc, #328]	@ (8003b34 <HAL_RCC_OscConfig+0x61c>)
 80039ea:	4013      	ands	r3, r2
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6a11      	ldr	r1, [r2, #32]
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80039f4:	3a01      	subs	r2, #1
 80039f6:	0112      	lsls	r2, r2, #4
 80039f8:	4311      	orrs	r1, r2
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80039fe:	0212      	lsls	r2, r2, #8
 8003a00:	4311      	orrs	r1, r2
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a06:	0852      	lsrs	r2, r2, #1
 8003a08:	3a01      	subs	r2, #1
 8003a0a:	0552      	lsls	r2, r2, #21
 8003a0c:	4311      	orrs	r1, r2
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a12:	0852      	lsrs	r2, r2, #1
 8003a14:	3a01      	subs	r2, #1
 8003a16:	0652      	lsls	r2, r2, #25
 8003a18:	4311      	orrs	r1, r2
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003a1e:	06d2      	lsls	r2, r2, #27
 8003a20:	430a      	orrs	r2, r1
 8003a22:	4943      	ldr	r1, [pc, #268]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a28:	4b41      	ldr	r3, [pc, #260]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a40      	ldr	r2, [pc, #256]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a32:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a34:	4b3e      	ldr	r3, [pc, #248]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	4a3d      	ldr	r2, [pc, #244]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a3e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a40:	f7fe f832 	bl	8001aa8 <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a46:	e008      	b.n	8003a5a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a48:	f7fe f82e 	bl	8001aa8 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e066      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a5a:	4b35      	ldr	r3, [pc, #212]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d0f0      	beq.n	8003a48 <HAL_RCC_OscConfig+0x530>
 8003a66:	e05e      	b.n	8003b26 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a68:	4b31      	ldr	r3, [pc, #196]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a30      	ldr	r2, [pc, #192]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a74:	f7fe f818 	bl	8001aa8 <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a7a:	e008      	b.n	8003a8e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a7c:	f7fe f814 	bl	8001aa8 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e04c      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a8e:	4b28      	ldr	r3, [pc, #160]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1f0      	bne.n	8003a7c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003a9a:	4b25      	ldr	r3, [pc, #148]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003a9c:	68da      	ldr	r2, [r3, #12]
 8003a9e:	4924      	ldr	r1, [pc, #144]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003aa0:	4b25      	ldr	r3, [pc, #148]	@ (8003b38 <HAL_RCC_OscConfig+0x620>)
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	60cb      	str	r3, [r1, #12]
 8003aa6:	e03e      	b.n	8003b26 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	69db      	ldr	r3, [r3, #28]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e039      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8003b30 <HAL_RCC_OscConfig+0x618>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f003 0203 	and.w	r2, r3, #3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a1b      	ldr	r3, [r3, #32]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d12c      	bne.n	8003b22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d123      	bne.n	8003b22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d11b      	bne.n	8003b22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d113      	bne.n	8003b22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b04:	085b      	lsrs	r3, r3, #1
 8003b06:	3b01      	subs	r3, #1
 8003b08:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d109      	bne.n	8003b22 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b18:	085b      	lsrs	r3, r3, #1
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d001      	beq.n	8003b26 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3720      	adds	r7, #32
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	40021000 	.word	0x40021000
 8003b34:	019f800c 	.word	0x019f800c
 8003b38:	feeefffc 	.word	0xfeeefffc

08003b3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b46:	2300      	movs	r3, #0
 8003b48:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e11e      	b.n	8003d92 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b54:	4b91      	ldr	r3, [pc, #580]	@ (8003d9c <HAL_RCC_ClockConfig+0x260>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 030f 	and.w	r3, r3, #15
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d910      	bls.n	8003b84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b62:	4b8e      	ldr	r3, [pc, #568]	@ (8003d9c <HAL_RCC_ClockConfig+0x260>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f023 020f 	bic.w	r2, r3, #15
 8003b6a:	498c      	ldr	r1, [pc, #560]	@ (8003d9c <HAL_RCC_ClockConfig+0x260>)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b72:	4b8a      	ldr	r3, [pc, #552]	@ (8003d9c <HAL_RCC_ClockConfig+0x260>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 030f 	and.w	r3, r3, #15
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d001      	beq.n	8003b84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e106      	b.n	8003d92 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d073      	beq.n	8003c78 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2b03      	cmp	r3, #3
 8003b96:	d129      	bne.n	8003bec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b98:	4b81      	ldr	r3, [pc, #516]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e0f4      	b.n	8003d92 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003ba8:	f000 f9d0 	bl	8003f4c <RCC_GetSysClockFreqFromPLLSource>
 8003bac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	4a7c      	ldr	r2, [pc, #496]	@ (8003da4 <HAL_RCC_ClockConfig+0x268>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d93f      	bls.n	8003c36 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003bb6:	4b7a      	ldr	r3, [pc, #488]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d009      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d033      	beq.n	8003c36 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d12f      	bne.n	8003c36 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003bd6:	4b72      	ldr	r3, [pc, #456]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003bde:	4a70      	ldr	r2, [pc, #448]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003be0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003be4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003be6:	2380      	movs	r3, #128	@ 0x80
 8003be8:	617b      	str	r3, [r7, #20]
 8003bea:	e024      	b.n	8003c36 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d107      	bne.n	8003c04 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bf4:	4b6a      	ldr	r3, [pc, #424]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d109      	bne.n	8003c14 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0c6      	b.n	8003d92 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c04:	4b66      	ldr	r3, [pc, #408]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d101      	bne.n	8003c14 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e0be      	b.n	8003d92 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003c14:	f000 f8ce 	bl	8003db4 <HAL_RCC_GetSysClockFreq>
 8003c18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	4a61      	ldr	r2, [pc, #388]	@ (8003da4 <HAL_RCC_ClockConfig+0x268>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d909      	bls.n	8003c36 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c22:	4b5f      	ldr	r3, [pc, #380]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c2a:	4a5d      	ldr	r2, [pc, #372]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003c2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c30:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003c32:	2380      	movs	r3, #128	@ 0x80
 8003c34:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c36:	4b5a      	ldr	r3, [pc, #360]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f023 0203 	bic.w	r2, r3, #3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	4957      	ldr	r1, [pc, #348]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c48:	f7fd ff2e 	bl	8001aa8 <HAL_GetTick>
 8003c4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c4e:	e00a      	b.n	8003c66 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c50:	f7fd ff2a 	bl	8001aa8 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e095      	b.n	8003d92 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c66:	4b4e      	ldr	r3, [pc, #312]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 020c 	and.w	r2, r3, #12
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d1eb      	bne.n	8003c50 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d023      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d005      	beq.n	8003c9c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c90:	4b43      	ldr	r3, [pc, #268]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	4a42      	ldr	r2, [pc, #264]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003c96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c9a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0308 	and.w	r3, r3, #8
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d007      	beq.n	8003cb8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003ca8:	4b3d      	ldr	r3, [pc, #244]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003cb0:	4a3b      	ldr	r2, [pc, #236]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003cb2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003cb6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cb8:	4b39      	ldr	r3, [pc, #228]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	4936      	ldr	r1, [pc, #216]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	608b      	str	r3, [r1, #8]
 8003cca:	e008      	b.n	8003cde <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	2b80      	cmp	r3, #128	@ 0x80
 8003cd0:	d105      	bne.n	8003cde <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003cd2:	4b33      	ldr	r3, [pc, #204]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	4a32      	ldr	r2, [pc, #200]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003cd8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cdc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cde:	4b2f      	ldr	r3, [pc, #188]	@ (8003d9c <HAL_RCC_ClockConfig+0x260>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 030f 	and.w	r3, r3, #15
 8003ce6:	683a      	ldr	r2, [r7, #0]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d21d      	bcs.n	8003d28 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cec:	4b2b      	ldr	r3, [pc, #172]	@ (8003d9c <HAL_RCC_ClockConfig+0x260>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f023 020f 	bic.w	r2, r3, #15
 8003cf4:	4929      	ldr	r1, [pc, #164]	@ (8003d9c <HAL_RCC_ClockConfig+0x260>)
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003cfc:	f7fd fed4 	bl	8001aa8 <HAL_GetTick>
 8003d00:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d02:	e00a      	b.n	8003d1a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d04:	f7fd fed0 	bl	8001aa8 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e03b      	b.n	8003d92 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d1a:	4b20      	ldr	r3, [pc, #128]	@ (8003d9c <HAL_RCC_ClockConfig+0x260>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d1ed      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0304 	and.w	r3, r3, #4
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d34:	4b1a      	ldr	r3, [pc, #104]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	4917      	ldr	r1, [pc, #92]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0308 	and.w	r3, r3, #8
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d009      	beq.n	8003d66 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d52:	4b13      	ldr	r3, [pc, #76]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	490f      	ldr	r1, [pc, #60]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d66:	f000 f825 	bl	8003db4 <HAL_RCC_GetSysClockFreq>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003da0 <HAL_RCC_ClockConfig+0x264>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	091b      	lsrs	r3, r3, #4
 8003d72:	f003 030f 	and.w	r3, r3, #15
 8003d76:	490c      	ldr	r1, [pc, #48]	@ (8003da8 <HAL_RCC_ClockConfig+0x26c>)
 8003d78:	5ccb      	ldrb	r3, [r1, r3]
 8003d7a:	f003 031f 	and.w	r3, r3, #31
 8003d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d82:	4a0a      	ldr	r2, [pc, #40]	@ (8003dac <HAL_RCC_ClockConfig+0x270>)
 8003d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003d86:	4b0a      	ldr	r3, [pc, #40]	@ (8003db0 <HAL_RCC_ClockConfig+0x274>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fd fa1e 	bl	80011cc <HAL_InitTick>
 8003d90:	4603      	mov	r3, r0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3718      	adds	r7, #24
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	40022000 	.word	0x40022000
 8003da0:	40021000 	.word	0x40021000
 8003da4:	04c4b400 	.word	0x04c4b400
 8003da8:	080085cc 	.word	0x080085cc
 8003dac:	20000000 	.word	0x20000000
 8003db0:	20000004 	.word	0x20000004

08003db4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b087      	sub	sp, #28
 8003db8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003dba:	4b2c      	ldr	r3, [pc, #176]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 030c 	and.w	r3, r3, #12
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d102      	bne.n	8003dcc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8003e70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003dc8:	613b      	str	r3, [r7, #16]
 8003dca:	e047      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003dcc:	4b27      	ldr	r3, [pc, #156]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f003 030c 	and.w	r3, r3, #12
 8003dd4:	2b08      	cmp	r3, #8
 8003dd6:	d102      	bne.n	8003dde <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003dd8:	4b26      	ldr	r3, [pc, #152]	@ (8003e74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003dda:	613b      	str	r3, [r7, #16]
 8003ddc:	e03e      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003dde:	4b23      	ldr	r3, [pc, #140]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 030c 	and.w	r3, r3, #12
 8003de6:	2b0c      	cmp	r3, #12
 8003de8:	d136      	bne.n	8003e58 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003dea:	4b20      	ldr	r3, [pc, #128]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003df4:	4b1d      	ldr	r3, [pc, #116]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	091b      	lsrs	r3, r3, #4
 8003dfa:	f003 030f 	and.w	r3, r3, #15
 8003dfe:	3301      	adds	r3, #1
 8003e00:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2b03      	cmp	r3, #3
 8003e06:	d10c      	bne.n	8003e22 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e08:	4a1a      	ldr	r2, [pc, #104]	@ (8003e74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e10:	4a16      	ldr	r2, [pc, #88]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e12:	68d2      	ldr	r2, [r2, #12]
 8003e14:	0a12      	lsrs	r2, r2, #8
 8003e16:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e1a:	fb02 f303 	mul.w	r3, r2, r3
 8003e1e:	617b      	str	r3, [r7, #20]
      break;
 8003e20:	e00c      	b.n	8003e3c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e22:	4a13      	ldr	r2, [pc, #76]	@ (8003e70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e2a:	4a10      	ldr	r2, [pc, #64]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e2c:	68d2      	ldr	r2, [r2, #12]
 8003e2e:	0a12      	lsrs	r2, r2, #8
 8003e30:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e34:	fb02 f303 	mul.w	r3, r2, r3
 8003e38:	617b      	str	r3, [r7, #20]
      break;
 8003e3a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	0e5b      	lsrs	r3, r3, #25
 8003e42:	f003 0303 	and.w	r3, r3, #3
 8003e46:	3301      	adds	r3, #1
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e54:	613b      	str	r3, [r7, #16]
 8003e56:	e001      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003e5c:	693b      	ldr	r3, [r7, #16]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	371c      	adds	r7, #28
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	00f42400 	.word	0x00f42400
 8003e74:	016e3600 	.word	0x016e3600

08003e78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e7c:	4b03      	ldr	r3, [pc, #12]	@ (8003e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	20000000 	.word	0x20000000

08003e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e94:	f7ff fff0 	bl	8003e78 <HAL_RCC_GetHCLKFreq>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	4b06      	ldr	r3, [pc, #24]	@ (8003eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	0a1b      	lsrs	r3, r3, #8
 8003ea0:	f003 0307 	and.w	r3, r3, #7
 8003ea4:	4904      	ldr	r1, [pc, #16]	@ (8003eb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ea6:	5ccb      	ldrb	r3, [r1, r3]
 8003ea8:	f003 031f 	and.w	r3, r3, #31
 8003eac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	080085dc 	.word	0x080085dc

08003ebc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ec0:	f7ff ffda 	bl	8003e78 <HAL_RCC_GetHCLKFreq>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	4b06      	ldr	r3, [pc, #24]	@ (8003ee0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	0adb      	lsrs	r3, r3, #11
 8003ecc:	f003 0307 	and.w	r3, r3, #7
 8003ed0:	4904      	ldr	r1, [pc, #16]	@ (8003ee4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ed2:	5ccb      	ldrb	r3, [r1, r3]
 8003ed4:	f003 031f 	and.w	r3, r3, #31
 8003ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	080085dc 	.word	0x080085dc

08003ee8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	220f      	movs	r2, #15
 8003ef6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003ef8:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <HAL_RCC_GetClockConfig+0x5c>)
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	f003 0203 	and.w	r2, r3, #3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003f04:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <HAL_RCC_GetClockConfig+0x5c>)
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003f10:	4b0c      	ldr	r3, [pc, #48]	@ (8003f44 <HAL_RCC_GetClockConfig+0x5c>)
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003f1c:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <HAL_RCC_GetClockConfig+0x5c>)
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	08db      	lsrs	r3, r3, #3
 8003f22:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003f2a:	4b07      	ldr	r3, [pc, #28]	@ (8003f48 <HAL_RCC_GetClockConfig+0x60>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 020f 	and.w	r2, r3, #15
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	601a      	str	r2, [r3, #0]
}
 8003f36:	bf00      	nop
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	40021000 	.word	0x40021000
 8003f48:	40022000 	.word	0x40022000

08003f4c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f52:	4b1e      	ldr	r3, [pc, #120]	@ (8003fcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003fcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	091b      	lsrs	r3, r3, #4
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	3301      	adds	r3, #1
 8003f68:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	2b03      	cmp	r3, #3
 8003f6e:	d10c      	bne.n	8003f8a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f70:	4a17      	ldr	r2, [pc, #92]	@ (8003fd0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f78:	4a14      	ldr	r2, [pc, #80]	@ (8003fcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f7a:	68d2      	ldr	r2, [r2, #12]
 8003f7c:	0a12      	lsrs	r2, r2, #8
 8003f7e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003f82:	fb02 f303 	mul.w	r3, r2, r3
 8003f86:	617b      	str	r3, [r7, #20]
    break;
 8003f88:	e00c      	b.n	8003fa4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f8a:	4a12      	ldr	r2, [pc, #72]	@ (8003fd4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f92:	4a0e      	ldr	r2, [pc, #56]	@ (8003fcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003f94:	68d2      	ldr	r2, [r2, #12]
 8003f96:	0a12      	lsrs	r2, r2, #8
 8003f98:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003f9c:	fb02 f303 	mul.w	r3, r2, r3
 8003fa0:	617b      	str	r3, [r7, #20]
    break;
 8003fa2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fa4:	4b09      	ldr	r3, [pc, #36]	@ (8003fcc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	0e5b      	lsrs	r3, r3, #25
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	3301      	adds	r3, #1
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003fb4:	697a      	ldr	r2, [r7, #20]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003fbe:	687b      	ldr	r3, [r7, #4]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	371c      	adds	r7, #28
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	016e3600 	.word	0x016e3600
 8003fd4:	00f42400 	.word	0x00f42400

08003fd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 8098 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ffa:	4b43      	ldr	r3, [pc, #268]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10d      	bne.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004006:	4b40      	ldr	r3, [pc, #256]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800400a:	4a3f      	ldr	r2, [pc, #252]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800400c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004010:	6593      	str	r3, [r2, #88]	@ 0x58
 8004012:	4b3d      	ldr	r3, [pc, #244]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800401a:	60bb      	str	r3, [r7, #8]
 800401c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800401e:	2301      	movs	r3, #1
 8004020:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004022:	4b3a      	ldr	r3, [pc, #232]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a39      	ldr	r2, [pc, #228]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004028:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800402c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800402e:	f7fd fd3b 	bl	8001aa8 <HAL_GetTick>
 8004032:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004034:	e009      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004036:	f7fd fd37 	bl	8001aa8 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d902      	bls.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	74fb      	strb	r3, [r7, #19]
        break;
 8004048:	e005      	b.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800404a:	4b30      	ldr	r3, [pc, #192]	@ (800410c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0ef      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004056:	7cfb      	ldrb	r3, [r7, #19]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d159      	bne.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800405c:	4b2a      	ldr	r3, [pc, #168]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800405e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004066:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d01e      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	429a      	cmp	r2, r3
 8004076:	d019      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004078:	4b23      	ldr	r3, [pc, #140]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800407a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800407e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004082:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004084:	4b20      	ldr	r3, [pc, #128]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800408a:	4a1f      	ldr	r2, [pc, #124]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800408c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004090:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004094:	4b1c      	ldr	r3, [pc, #112]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800409a:	4a1b      	ldr	r2, [pc, #108]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800409c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040a4:	4a18      	ldr	r2, [pc, #96]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d016      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b6:	f7fd fcf7 	bl	8001aa8 <HAL_GetTick>
 80040ba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040bc:	e00b      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040be:	f7fd fcf3 	bl	8001aa8 <HAL_GetTick>
 80040c2:	4602      	mov	r2, r0
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d902      	bls.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	74fb      	strb	r3, [r7, #19]
            break;
 80040d4:	e006      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040d6:	4b0c      	ldr	r3, [pc, #48]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0ec      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80040e4:	7cfb      	ldrb	r3, [r7, #19]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d10b      	bne.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040ea:	4b07      	ldr	r3, [pc, #28]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040f8:	4903      	ldr	r1, [pc, #12]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040fa:	4313      	orrs	r3, r2
 80040fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004100:	e008      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004102:	7cfb      	ldrb	r3, [r7, #19]
 8004104:	74bb      	strb	r3, [r7, #18]
 8004106:	e005      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004108:	40021000 	.word	0x40021000
 800410c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004110:	7cfb      	ldrb	r3, [r7, #19]
 8004112:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004114:	7c7b      	ldrb	r3, [r7, #17]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d105      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800411a:	4ba7      	ldr	r3, [pc, #668]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800411c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411e:	4aa6      	ldr	r2, [pc, #664]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004120:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004124:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00a      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004132:	4ba1      	ldr	r3, [pc, #644]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004138:	f023 0203 	bic.w	r2, r3, #3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	499d      	ldr	r1, [pc, #628]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004142:	4313      	orrs	r3, r2
 8004144:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0302 	and.w	r3, r3, #2
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00a      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004154:	4b98      	ldr	r3, [pc, #608]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800415a:	f023 020c 	bic.w	r2, r3, #12
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	4995      	ldr	r1, [pc, #596]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004164:	4313      	orrs	r3, r2
 8004166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0304 	and.w	r3, r3, #4
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00a      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004176:	4b90      	ldr	r3, [pc, #576]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800417c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	498c      	ldr	r1, [pc, #560]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004186:	4313      	orrs	r3, r2
 8004188:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0308 	and.w	r3, r3, #8
 8004194:	2b00      	cmp	r3, #0
 8004196:	d00a      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004198:	4b87      	ldr	r3, [pc, #540]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800419a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	4984      	ldr	r1, [pc, #528]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0310 	and.w	r3, r3, #16
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00a      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041ba:	4b7f      	ldr	r3, [pc, #508]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	695b      	ldr	r3, [r3, #20]
 80041c8:	497b      	ldr	r1, [pc, #492]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0320 	and.w	r3, r3, #32
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00a      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041dc:	4b76      	ldr	r3, [pc, #472]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	4973      	ldr	r1, [pc, #460]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ec:	4313      	orrs	r3, r2
 80041ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00a      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041fe:	4b6e      	ldr	r3, [pc, #440]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004204:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	69db      	ldr	r3, [r3, #28]
 800420c:	496a      	ldr	r1, [pc, #424]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800420e:	4313      	orrs	r3, r2
 8004210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00a      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004220:	4b65      	ldr	r3, [pc, #404]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004226:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	4962      	ldr	r1, [pc, #392]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004230:	4313      	orrs	r3, r2
 8004232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00a      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004242:	4b5d      	ldr	r3, [pc, #372]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004248:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	4959      	ldr	r1, [pc, #356]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004252:	4313      	orrs	r3, r2
 8004254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00a      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004264:	4b54      	ldr	r3, [pc, #336]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004266:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800426a:	f023 0203 	bic.w	r2, r3, #3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004272:	4951      	ldr	r1, [pc, #324]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004274:	4313      	orrs	r3, r2
 8004276:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00a      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004286:	4b4c      	ldr	r3, [pc, #304]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800428c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004294:	4948      	ldr	r1, [pc, #288]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d015      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042a8:	4b43      	ldr	r3, [pc, #268]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b6:	4940      	ldr	r1, [pc, #256]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042c6:	d105      	bne.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042c8:	4b3b      	ldr	r3, [pc, #236]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	4a3a      	ldr	r2, [pc, #232]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042d2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d015      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80042e0:	4b35      	ldr	r3, [pc, #212]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ee:	4932      	ldr	r1, [pc, #200]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042f0:	4313      	orrs	r3, r2
 80042f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042fe:	d105      	bne.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004300:	4b2d      	ldr	r3, [pc, #180]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	4a2c      	ldr	r2, [pc, #176]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800430a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d015      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004318:	4b27      	ldr	r3, [pc, #156]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800431a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004326:	4924      	ldr	r1, [pc, #144]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004328:	4313      	orrs	r3, r2
 800432a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004332:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004336:	d105      	bne.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004338:	4b1f      	ldr	r3, [pc, #124]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	4a1e      	ldr	r2, [pc, #120]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800433e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004342:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d015      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004350:	4b19      	ldr	r3, [pc, #100]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004356:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435e:	4916      	ldr	r1, [pc, #88]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800436a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800436e:	d105      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004370:	4b11      	ldr	r3, [pc, #68]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	4a10      	ldr	r2, [pc, #64]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004376:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800437a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d019      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004388:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800438a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800438e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004396:	4908      	ldr	r1, [pc, #32]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004398:	4313      	orrs	r3, r2
 800439a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043a6:	d109      	bne.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043a8:	4b03      	ldr	r3, [pc, #12]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	4a02      	ldr	r2, [pc, #8]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043b2:	60d3      	str	r3, [r2, #12]
 80043b4:	e002      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80043b6:	bf00      	nop
 80043b8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d015      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80043c8:	4b29      	ldr	r3, [pc, #164]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d6:	4926      	ldr	r1, [pc, #152]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043e6:	d105      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80043e8:	4b21      	ldr	r3, [pc, #132]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	4a20      	ldr	r2, [pc, #128]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80043ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043f2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d015      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004400:	4b1b      	ldr	r3, [pc, #108]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004406:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800440e:	4918      	ldr	r1, [pc, #96]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004410:	4313      	orrs	r3, r2
 8004412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800441a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800441e:	d105      	bne.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004420:	4b13      	ldr	r3, [pc, #76]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	4a12      	ldr	r2, [pc, #72]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004426:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800442a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d015      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004438:	4b0d      	ldr	r3, [pc, #52]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800443a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800443e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004446:	490a      	ldr	r1, [pc, #40]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004448:	4313      	orrs	r3, r2
 800444a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004452:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004456:	d105      	bne.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004458:	4b05      	ldr	r3, [pc, #20]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	4a04      	ldr	r2, [pc, #16]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800445e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004462:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004464:	7cbb      	ldrb	r3, [r7, #18]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	40021000 	.word	0x40021000

08004474 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e049      	b.n	800451a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d106      	bne.n	80044a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 f841 	bl	8004522 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2202      	movs	r2, #2
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	3304      	adds	r3, #4
 80044b0:	4619      	mov	r1, r3
 80044b2:	4610      	mov	r0, r2
 80044b4:	f000 fb9a 	bl	8004bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3708      	adds	r7, #8
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004522:	b480      	push	{r7}
 8004524:	b083      	sub	sp, #12
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
	...

08004538 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b01      	cmp	r3, #1
 800454a:	d001      	beq.n	8004550 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e054      	b.n	80045fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2202      	movs	r2, #2
 8004554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68da      	ldr	r2, [r3, #12]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f042 0201 	orr.w	r2, r2, #1
 8004566:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a26      	ldr	r2, [pc, #152]	@ (8004608 <HAL_TIM_Base_Start_IT+0xd0>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d022      	beq.n	80045b8 <HAL_TIM_Base_Start_IT+0x80>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800457a:	d01d      	beq.n	80045b8 <HAL_TIM_Base_Start_IT+0x80>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a22      	ldr	r2, [pc, #136]	@ (800460c <HAL_TIM_Base_Start_IT+0xd4>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d018      	beq.n	80045b8 <HAL_TIM_Base_Start_IT+0x80>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a21      	ldr	r2, [pc, #132]	@ (8004610 <HAL_TIM_Base_Start_IT+0xd8>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d013      	beq.n	80045b8 <HAL_TIM_Base_Start_IT+0x80>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1f      	ldr	r2, [pc, #124]	@ (8004614 <HAL_TIM_Base_Start_IT+0xdc>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d00e      	beq.n	80045b8 <HAL_TIM_Base_Start_IT+0x80>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a1e      	ldr	r2, [pc, #120]	@ (8004618 <HAL_TIM_Base_Start_IT+0xe0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d009      	beq.n	80045b8 <HAL_TIM_Base_Start_IT+0x80>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a1c      	ldr	r2, [pc, #112]	@ (800461c <HAL_TIM_Base_Start_IT+0xe4>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d004      	beq.n	80045b8 <HAL_TIM_Base_Start_IT+0x80>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a1b      	ldr	r2, [pc, #108]	@ (8004620 <HAL_TIM_Base_Start_IT+0xe8>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d115      	bne.n	80045e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	4b19      	ldr	r3, [pc, #100]	@ (8004624 <HAL_TIM_Base_Start_IT+0xec>)
 80045c0:	4013      	ands	r3, r2
 80045c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b06      	cmp	r3, #6
 80045c8:	d015      	beq.n	80045f6 <HAL_TIM_Base_Start_IT+0xbe>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045d0:	d011      	beq.n	80045f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f042 0201 	orr.w	r2, r2, #1
 80045e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e2:	e008      	b.n	80045f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0201 	orr.w	r2, r2, #1
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	e000      	b.n	80045f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3714      	adds	r7, #20
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	40012c00 	.word	0x40012c00
 800460c:	40000400 	.word	0x40000400
 8004610:	40000800 	.word	0x40000800
 8004614:	40000c00 	.word	0x40000c00
 8004618:	40013400 	.word	0x40013400
 800461c:	40014000 	.word	0x40014000
 8004620:	40015000 	.word	0x40015000
 8004624:	00010007 	.word	0x00010007

08004628 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e049      	b.n	80046ce <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d106      	bne.n	8004654 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7fc ffb4 	bl	80015bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2202      	movs	r2, #2
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	3304      	adds	r3, #4
 8004664:	4619      	mov	r1, r3
 8004666:	4610      	mov	r0, r2
 8004668:	f000 fac0 	bl	8004bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3708      	adds	r7, #8
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b084      	sub	sp, #16
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	691b      	ldr	r3, [r3, #16]
 80046ec:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d020      	beq.n	800473a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d01b      	beq.n	800473a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f06f 0202 	mvn.w	r2, #2
 800470a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	f003 0303 	and.w	r3, r3, #3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f000 fa45 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 8004726:	e005      	b.n	8004734 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 fa37 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 fa48 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	f003 0304 	and.w	r3, r3, #4
 8004740:	2b00      	cmp	r3, #0
 8004742:	d020      	beq.n	8004786 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f003 0304 	and.w	r3, r3, #4
 800474a:	2b00      	cmp	r3, #0
 800474c:	d01b      	beq.n	8004786 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f06f 0204 	mvn.w	r2, #4
 8004756:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2202      	movs	r2, #2
 800475c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004768:	2b00      	cmp	r3, #0
 800476a:	d003      	beq.n	8004774 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fa1f 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 8004772:	e005      	b.n	8004780 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	f000 fa11 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 fa22 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	f003 0308 	and.w	r3, r3, #8
 800478c:	2b00      	cmp	r3, #0
 800478e:	d020      	beq.n	80047d2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f003 0308 	and.w	r3, r3, #8
 8004796:	2b00      	cmp	r3, #0
 8004798:	d01b      	beq.n	80047d2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f06f 0208 	mvn.w	r2, #8
 80047a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2204      	movs	r2, #4
 80047a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	f003 0303 	and.w	r3, r3, #3
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d003      	beq.n	80047c0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 f9f9 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 80047be:	e005      	b.n	80047cc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 f9eb 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f9fc 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	f003 0310 	and.w	r3, r3, #16
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d020      	beq.n	800481e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f003 0310 	and.w	r3, r3, #16
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d01b      	beq.n	800481e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f06f 0210 	mvn.w	r2, #16
 80047ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2208      	movs	r2, #8
 80047f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	69db      	ldr	r3, [r3, #28]
 80047fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004800:	2b00      	cmp	r3, #0
 8004802:	d003      	beq.n	800480c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 f9d3 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 800480a:	e005      	b.n	8004818 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f000 f9c5 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 f9d6 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	f003 0301 	and.w	r3, r3, #1
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00c      	beq.n	8004842 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d007      	beq.n	8004842 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f06f 0201 	mvn.w	r2, #1
 800483a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7fc fa0f 	bl	8000c60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004848:	2b00      	cmp	r3, #0
 800484a:	d104      	bne.n	8004856 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00c      	beq.n	8004870 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800485c:	2b00      	cmp	r3, #0
 800485e:	d007      	beq.n	8004870 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 fff4 	bl	8005858 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00c      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004880:	2b00      	cmp	r3, #0
 8004882:	d007      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800488c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 ffec 	bl	800586c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00c      	beq.n	80048b8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d007      	beq.n	80048b8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80048b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 f990 	bl	8004bd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f003 0320 	and.w	r3, r3, #32
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d00c      	beq.n	80048dc <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f003 0320 	and.w	r3, r3, #32
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d007      	beq.n	80048dc <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f06f 0220 	mvn.w	r2, #32
 80048d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 ffb4 	bl	8005844 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00c      	beq.n	8004900 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d007      	beq.n	8004900 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80048f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 ffc0 	bl	8005880 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00c      	beq.n	8004924 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d007      	beq.n	8004924 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800491c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 ffb8 	bl	8005894 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00c      	beq.n	8004948 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d007      	beq.n	8004948 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 ffb0 	bl	80058a8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00c      	beq.n	800496c <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d007      	beq.n	800496c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 ffa8 	bl	80058bc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800496c:	bf00      	nop
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004980:	2300      	movs	r3, #0
 8004982:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800498a:	2b01      	cmp	r3, #1
 800498c:	d101      	bne.n	8004992 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800498e:	2302      	movs	r3, #2
 8004990:	e0ff      	b.n	8004b92 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b14      	cmp	r3, #20
 800499e:	f200 80f0 	bhi.w	8004b82 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80049a2:	a201      	add	r2, pc, #4	@ (adr r2, 80049a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a8:	080049fd 	.word	0x080049fd
 80049ac:	08004b83 	.word	0x08004b83
 80049b0:	08004b83 	.word	0x08004b83
 80049b4:	08004b83 	.word	0x08004b83
 80049b8:	08004a3d 	.word	0x08004a3d
 80049bc:	08004b83 	.word	0x08004b83
 80049c0:	08004b83 	.word	0x08004b83
 80049c4:	08004b83 	.word	0x08004b83
 80049c8:	08004a7f 	.word	0x08004a7f
 80049cc:	08004b83 	.word	0x08004b83
 80049d0:	08004b83 	.word	0x08004b83
 80049d4:	08004b83 	.word	0x08004b83
 80049d8:	08004abf 	.word	0x08004abf
 80049dc:	08004b83 	.word	0x08004b83
 80049e0:	08004b83 	.word	0x08004b83
 80049e4:	08004b83 	.word	0x08004b83
 80049e8:	08004b01 	.word	0x08004b01
 80049ec:	08004b83 	.word	0x08004b83
 80049f0:	08004b83 	.word	0x08004b83
 80049f4:	08004b83 	.word	0x08004b83
 80049f8:	08004b41 	.word	0x08004b41
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68b9      	ldr	r1, [r7, #8]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 f9a6 	bl	8004d54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	699a      	ldr	r2, [r3, #24]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0208 	orr.w	r2, r2, #8
 8004a16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	699a      	ldr	r2, [r3, #24]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f022 0204 	bic.w	r2, r2, #4
 8004a26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6999      	ldr	r1, [r3, #24]
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	691a      	ldr	r2, [r3, #16]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	619a      	str	r2, [r3, #24]
      break;
 8004a3a:	e0a5      	b.n	8004b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68b9      	ldr	r1, [r7, #8]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 fa20 	bl	8004e88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	699a      	ldr	r2, [r3, #24]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	699a      	ldr	r2, [r3, #24]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	6999      	ldr	r1, [r3, #24]
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	021a      	lsls	r2, r3, #8
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	619a      	str	r2, [r3, #24]
      break;
 8004a7c:	e084      	b.n	8004b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68b9      	ldr	r1, [r7, #8]
 8004a84:	4618      	mov	r0, r3
 8004a86:	f000 fa93 	bl	8004fb0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	69da      	ldr	r2, [r3, #28]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f042 0208 	orr.w	r2, r2, #8
 8004a98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	69da      	ldr	r2, [r3, #28]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f022 0204 	bic.w	r2, r2, #4
 8004aa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	69d9      	ldr	r1, [r3, #28]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	691a      	ldr	r2, [r3, #16]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	430a      	orrs	r2, r1
 8004aba:	61da      	str	r2, [r3, #28]
      break;
 8004abc:	e064      	b.n	8004b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68b9      	ldr	r1, [r7, #8]
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 fb05 	bl	80050d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	69da      	ldr	r2, [r3, #28]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ad8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	69da      	ldr	r2, [r3, #28]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ae8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	69d9      	ldr	r1, [r3, #28]
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	021a      	lsls	r2, r3, #8
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	430a      	orrs	r2, r1
 8004afc:	61da      	str	r2, [r3, #28]
      break;
 8004afe:	e043      	b.n	8004b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68b9      	ldr	r1, [r7, #8]
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 fb78 	bl	80051fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f042 0208 	orr.w	r2, r2, #8
 8004b1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0204 	bic.w	r2, r2, #4
 8004b2a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	691a      	ldr	r2, [r3, #16]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004b3e:	e023      	b.n	8004b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68b9      	ldr	r1, [r7, #8]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 fbc2 	bl	80052d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b5a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b6a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	021a      	lsls	r2, r3, #8
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004b80:	e002      	b.n	8004b88 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	75fb      	strb	r3, [r7, #23]
      break;
 8004b86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b90:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3718      	adds	r7, #24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop

08004b9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a4c      	ldr	r2, [pc, #304]	@ (8004d30 <TIM_Base_SetConfig+0x144>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d017      	beq.n	8004c34 <TIM_Base_SetConfig+0x48>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c0a:	d013      	beq.n	8004c34 <TIM_Base_SetConfig+0x48>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a49      	ldr	r2, [pc, #292]	@ (8004d34 <TIM_Base_SetConfig+0x148>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d00f      	beq.n	8004c34 <TIM_Base_SetConfig+0x48>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a48      	ldr	r2, [pc, #288]	@ (8004d38 <TIM_Base_SetConfig+0x14c>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d00b      	beq.n	8004c34 <TIM_Base_SetConfig+0x48>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a47      	ldr	r2, [pc, #284]	@ (8004d3c <TIM_Base_SetConfig+0x150>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d007      	beq.n	8004c34 <TIM_Base_SetConfig+0x48>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a46      	ldr	r2, [pc, #280]	@ (8004d40 <TIM_Base_SetConfig+0x154>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d003      	beq.n	8004c34 <TIM_Base_SetConfig+0x48>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a45      	ldr	r2, [pc, #276]	@ (8004d44 <TIM_Base_SetConfig+0x158>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d108      	bne.n	8004c46 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a39      	ldr	r2, [pc, #228]	@ (8004d30 <TIM_Base_SetConfig+0x144>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d023      	beq.n	8004c96 <TIM_Base_SetConfig+0xaa>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c54:	d01f      	beq.n	8004c96 <TIM_Base_SetConfig+0xaa>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a36      	ldr	r2, [pc, #216]	@ (8004d34 <TIM_Base_SetConfig+0x148>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d01b      	beq.n	8004c96 <TIM_Base_SetConfig+0xaa>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a35      	ldr	r2, [pc, #212]	@ (8004d38 <TIM_Base_SetConfig+0x14c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d017      	beq.n	8004c96 <TIM_Base_SetConfig+0xaa>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a34      	ldr	r2, [pc, #208]	@ (8004d3c <TIM_Base_SetConfig+0x150>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d013      	beq.n	8004c96 <TIM_Base_SetConfig+0xaa>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a33      	ldr	r2, [pc, #204]	@ (8004d40 <TIM_Base_SetConfig+0x154>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d00f      	beq.n	8004c96 <TIM_Base_SetConfig+0xaa>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a33      	ldr	r2, [pc, #204]	@ (8004d48 <TIM_Base_SetConfig+0x15c>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d00b      	beq.n	8004c96 <TIM_Base_SetConfig+0xaa>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a32      	ldr	r2, [pc, #200]	@ (8004d4c <TIM_Base_SetConfig+0x160>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d007      	beq.n	8004c96 <TIM_Base_SetConfig+0xaa>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a31      	ldr	r2, [pc, #196]	@ (8004d50 <TIM_Base_SetConfig+0x164>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d003      	beq.n	8004c96 <TIM_Base_SetConfig+0xaa>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a2c      	ldr	r2, [pc, #176]	@ (8004d44 <TIM_Base_SetConfig+0x158>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d108      	bne.n	8004ca8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	689a      	ldr	r2, [r3, #8]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a18      	ldr	r2, [pc, #96]	@ (8004d30 <TIM_Base_SetConfig+0x144>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d013      	beq.n	8004cfc <TIM_Base_SetConfig+0x110>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a1a      	ldr	r2, [pc, #104]	@ (8004d40 <TIM_Base_SetConfig+0x154>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d00f      	beq.n	8004cfc <TIM_Base_SetConfig+0x110>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a1a      	ldr	r2, [pc, #104]	@ (8004d48 <TIM_Base_SetConfig+0x15c>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d00b      	beq.n	8004cfc <TIM_Base_SetConfig+0x110>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a19      	ldr	r2, [pc, #100]	@ (8004d4c <TIM_Base_SetConfig+0x160>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d007      	beq.n	8004cfc <TIM_Base_SetConfig+0x110>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a18      	ldr	r2, [pc, #96]	@ (8004d50 <TIM_Base_SetConfig+0x164>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d003      	beq.n	8004cfc <TIM_Base_SetConfig+0x110>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a13      	ldr	r2, [pc, #76]	@ (8004d44 <TIM_Base_SetConfig+0x158>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d103      	bne.n	8004d04 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	691a      	ldr	r2, [r3, #16]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d105      	bne.n	8004d22 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f023 0201 	bic.w	r2, r3, #1
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	611a      	str	r2, [r3, #16]
  }
}
 8004d22:	bf00      	nop
 8004d24:	3714      	adds	r7, #20
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	40012c00 	.word	0x40012c00
 8004d34:	40000400 	.word	0x40000400
 8004d38:	40000800 	.word	0x40000800
 8004d3c:	40000c00 	.word	0x40000c00
 8004d40:	40013400 	.word	0x40013400
 8004d44:	40015000 	.word	0x40015000
 8004d48:	40014000 	.word	0x40014000
 8004d4c:	40014400 	.word	0x40014400
 8004d50:	40014800 	.word	0x40014800

08004d54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b087      	sub	sp, #28
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6a1b      	ldr	r3, [r3, #32]
 8004d62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	f023 0201 	bic.w	r2, r3, #1
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 0303 	bic.w	r3, r3, #3
 8004d8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f023 0302 	bic.w	r3, r3, #2
 8004da0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a30      	ldr	r2, [pc, #192]	@ (8004e70 <TIM_OC1_SetConfig+0x11c>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d013      	beq.n	8004ddc <TIM_OC1_SetConfig+0x88>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a2f      	ldr	r2, [pc, #188]	@ (8004e74 <TIM_OC1_SetConfig+0x120>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d00f      	beq.n	8004ddc <TIM_OC1_SetConfig+0x88>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a2e      	ldr	r2, [pc, #184]	@ (8004e78 <TIM_OC1_SetConfig+0x124>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d00b      	beq.n	8004ddc <TIM_OC1_SetConfig+0x88>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a2d      	ldr	r2, [pc, #180]	@ (8004e7c <TIM_OC1_SetConfig+0x128>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d007      	beq.n	8004ddc <TIM_OC1_SetConfig+0x88>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a2c      	ldr	r2, [pc, #176]	@ (8004e80 <TIM_OC1_SetConfig+0x12c>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d003      	beq.n	8004ddc <TIM_OC1_SetConfig+0x88>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a2b      	ldr	r2, [pc, #172]	@ (8004e84 <TIM_OC1_SetConfig+0x130>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d10c      	bne.n	8004df6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	f023 0308 	bic.w	r3, r3, #8
 8004de2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	697a      	ldr	r2, [r7, #20]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	f023 0304 	bic.w	r3, r3, #4
 8004df4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a1d      	ldr	r2, [pc, #116]	@ (8004e70 <TIM_OC1_SetConfig+0x11c>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d013      	beq.n	8004e26 <TIM_OC1_SetConfig+0xd2>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a1c      	ldr	r2, [pc, #112]	@ (8004e74 <TIM_OC1_SetConfig+0x120>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d00f      	beq.n	8004e26 <TIM_OC1_SetConfig+0xd2>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a1b      	ldr	r2, [pc, #108]	@ (8004e78 <TIM_OC1_SetConfig+0x124>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d00b      	beq.n	8004e26 <TIM_OC1_SetConfig+0xd2>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a1a      	ldr	r2, [pc, #104]	@ (8004e7c <TIM_OC1_SetConfig+0x128>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d007      	beq.n	8004e26 <TIM_OC1_SetConfig+0xd2>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a19      	ldr	r2, [pc, #100]	@ (8004e80 <TIM_OC1_SetConfig+0x12c>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d003      	beq.n	8004e26 <TIM_OC1_SetConfig+0xd2>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a18      	ldr	r2, [pc, #96]	@ (8004e84 <TIM_OC1_SetConfig+0x130>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d111      	bne.n	8004e4a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	693a      	ldr	r2, [r7, #16]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685a      	ldr	r2, [r3, #4]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	621a      	str	r2, [r3, #32]
}
 8004e64:	bf00      	nop
 8004e66:	371c      	adds	r7, #28
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr
 8004e70:	40012c00 	.word	0x40012c00
 8004e74:	40013400 	.word	0x40013400
 8004e78:	40014000 	.word	0x40014000
 8004e7c:	40014400 	.word	0x40014400
 8004e80:	40014800 	.word	0x40014800
 8004e84:	40015000 	.word	0x40015000

08004e88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	f023 0210 	bic.w	r2, r3, #16
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004eb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	021b      	lsls	r3, r3, #8
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	f023 0320 	bic.w	r3, r3, #32
 8004ed6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	011b      	lsls	r3, r3, #4
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a2c      	ldr	r2, [pc, #176]	@ (8004f98 <TIM_OC2_SetConfig+0x110>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d007      	beq.n	8004efc <TIM_OC2_SetConfig+0x74>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a2b      	ldr	r2, [pc, #172]	@ (8004f9c <TIM_OC2_SetConfig+0x114>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d003      	beq.n	8004efc <TIM_OC2_SetConfig+0x74>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a2a      	ldr	r2, [pc, #168]	@ (8004fa0 <TIM_OC2_SetConfig+0x118>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d10d      	bne.n	8004f18 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	011b      	lsls	r3, r3, #4
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a1f      	ldr	r2, [pc, #124]	@ (8004f98 <TIM_OC2_SetConfig+0x110>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d013      	beq.n	8004f48 <TIM_OC2_SetConfig+0xc0>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a1e      	ldr	r2, [pc, #120]	@ (8004f9c <TIM_OC2_SetConfig+0x114>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d00f      	beq.n	8004f48 <TIM_OC2_SetConfig+0xc0>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8004fa4 <TIM_OC2_SetConfig+0x11c>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00b      	beq.n	8004f48 <TIM_OC2_SetConfig+0xc0>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a1d      	ldr	r2, [pc, #116]	@ (8004fa8 <TIM_OC2_SetConfig+0x120>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d007      	beq.n	8004f48 <TIM_OC2_SetConfig+0xc0>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8004fac <TIM_OC2_SetConfig+0x124>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d003      	beq.n	8004f48 <TIM_OC2_SetConfig+0xc0>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a17      	ldr	r2, [pc, #92]	@ (8004fa0 <TIM_OC2_SetConfig+0x118>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d113      	bne.n	8004f70 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	699b      	ldr	r3, [r3, #24]
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	693a      	ldr	r2, [r7, #16]
 8004f74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	697a      	ldr	r2, [r7, #20]
 8004f88:	621a      	str	r2, [r3, #32]
}
 8004f8a:	bf00      	nop
 8004f8c:	371c      	adds	r7, #28
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	40012c00 	.word	0x40012c00
 8004f9c:	40013400 	.word	0x40013400
 8004fa0:	40015000 	.word	0x40015000
 8004fa4:	40014000 	.word	0x40014000
 8004fa8:	40014400 	.word	0x40014400
 8004fac:	40014800 	.word	0x40014800

08004fb0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	69db      	ldr	r3, [r3, #28]
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f023 0303 	bic.w	r3, r3, #3
 8004fea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ffc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	021b      	lsls	r3, r3, #8
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	4313      	orrs	r3, r2
 8005008:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a2b      	ldr	r2, [pc, #172]	@ (80050bc <TIM_OC3_SetConfig+0x10c>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d007      	beq.n	8005022 <TIM_OC3_SetConfig+0x72>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a2a      	ldr	r2, [pc, #168]	@ (80050c0 <TIM_OC3_SetConfig+0x110>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d003      	beq.n	8005022 <TIM_OC3_SetConfig+0x72>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a29      	ldr	r2, [pc, #164]	@ (80050c4 <TIM_OC3_SetConfig+0x114>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d10d      	bne.n	800503e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005028:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	021b      	lsls	r3, r3, #8
 8005030:	697a      	ldr	r2, [r7, #20]
 8005032:	4313      	orrs	r3, r2
 8005034:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800503c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a1e      	ldr	r2, [pc, #120]	@ (80050bc <TIM_OC3_SetConfig+0x10c>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d013      	beq.n	800506e <TIM_OC3_SetConfig+0xbe>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a1d      	ldr	r2, [pc, #116]	@ (80050c0 <TIM_OC3_SetConfig+0x110>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d00f      	beq.n	800506e <TIM_OC3_SetConfig+0xbe>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a1d      	ldr	r2, [pc, #116]	@ (80050c8 <TIM_OC3_SetConfig+0x118>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d00b      	beq.n	800506e <TIM_OC3_SetConfig+0xbe>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a1c      	ldr	r2, [pc, #112]	@ (80050cc <TIM_OC3_SetConfig+0x11c>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d007      	beq.n	800506e <TIM_OC3_SetConfig+0xbe>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a1b      	ldr	r2, [pc, #108]	@ (80050d0 <TIM_OC3_SetConfig+0x120>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d003      	beq.n	800506e <TIM_OC3_SetConfig+0xbe>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a16      	ldr	r2, [pc, #88]	@ (80050c4 <TIM_OC3_SetConfig+0x114>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d113      	bne.n	8005096 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005074:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800507c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	4313      	orrs	r3, r2
 8005088:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	699b      	ldr	r3, [r3, #24]
 800508e:	011b      	lsls	r3, r3, #4
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	4313      	orrs	r3, r2
 8005094:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	621a      	str	r2, [r3, #32]
}
 80050b0:	bf00      	nop
 80050b2:	371c      	adds	r7, #28
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr
 80050bc:	40012c00 	.word	0x40012c00
 80050c0:	40013400 	.word	0x40013400
 80050c4:	40015000 	.word	0x40015000
 80050c8:	40014000 	.word	0x40014000
 80050cc:	40014400 	.word	0x40014400
 80050d0:	40014800 	.word	0x40014800

080050d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b087      	sub	sp, #28
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005102:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005106:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800510e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	021b      	lsls	r3, r3, #8
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	4313      	orrs	r3, r2
 800511a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005122:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	031b      	lsls	r3, r3, #12
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	4313      	orrs	r3, r2
 800512e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	4a2c      	ldr	r2, [pc, #176]	@ (80051e4 <TIM_OC4_SetConfig+0x110>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d007      	beq.n	8005148 <TIM_OC4_SetConfig+0x74>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	4a2b      	ldr	r2, [pc, #172]	@ (80051e8 <TIM_OC4_SetConfig+0x114>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d003      	beq.n	8005148 <TIM_OC4_SetConfig+0x74>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a2a      	ldr	r2, [pc, #168]	@ (80051ec <TIM_OC4_SetConfig+0x118>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d10d      	bne.n	8005164 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800514e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	031b      	lsls	r3, r3, #12
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	4313      	orrs	r3, r2
 800515a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005162:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a1f      	ldr	r2, [pc, #124]	@ (80051e4 <TIM_OC4_SetConfig+0x110>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d013      	beq.n	8005194 <TIM_OC4_SetConfig+0xc0>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a1e      	ldr	r2, [pc, #120]	@ (80051e8 <TIM_OC4_SetConfig+0x114>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d00f      	beq.n	8005194 <TIM_OC4_SetConfig+0xc0>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a1e      	ldr	r2, [pc, #120]	@ (80051f0 <TIM_OC4_SetConfig+0x11c>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d00b      	beq.n	8005194 <TIM_OC4_SetConfig+0xc0>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a1d      	ldr	r2, [pc, #116]	@ (80051f4 <TIM_OC4_SetConfig+0x120>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d007      	beq.n	8005194 <TIM_OC4_SetConfig+0xc0>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a1c      	ldr	r2, [pc, #112]	@ (80051f8 <TIM_OC4_SetConfig+0x124>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d003      	beq.n	8005194 <TIM_OC4_SetConfig+0xc0>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a17      	ldr	r2, [pc, #92]	@ (80051ec <TIM_OC4_SetConfig+0x118>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d113      	bne.n	80051bc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800519a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80051a2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	019b      	lsls	r3, r3, #6
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	019b      	lsls	r3, r3, #6
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	621a      	str	r2, [r3, #32]
}
 80051d6:	bf00      	nop
 80051d8:	371c      	adds	r7, #28
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	40012c00 	.word	0x40012c00
 80051e8:	40013400 	.word	0x40013400
 80051ec:	40015000 	.word	0x40015000
 80051f0:	40014000 	.word	0x40014000
 80051f4:	40014400 	.word	0x40014400
 80051f8:	40014800 	.word	0x40014800

080051fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800522a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800522e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	4313      	orrs	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005240:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	041b      	lsls	r3, r3, #16
 8005248:	693a      	ldr	r2, [r7, #16]
 800524a:	4313      	orrs	r3, r2
 800524c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a19      	ldr	r2, [pc, #100]	@ (80052b8 <TIM_OC5_SetConfig+0xbc>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d013      	beq.n	800527e <TIM_OC5_SetConfig+0x82>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a18      	ldr	r2, [pc, #96]	@ (80052bc <TIM_OC5_SetConfig+0xc0>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d00f      	beq.n	800527e <TIM_OC5_SetConfig+0x82>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a17      	ldr	r2, [pc, #92]	@ (80052c0 <TIM_OC5_SetConfig+0xc4>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d00b      	beq.n	800527e <TIM_OC5_SetConfig+0x82>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a16      	ldr	r2, [pc, #88]	@ (80052c4 <TIM_OC5_SetConfig+0xc8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d007      	beq.n	800527e <TIM_OC5_SetConfig+0x82>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a15      	ldr	r2, [pc, #84]	@ (80052c8 <TIM_OC5_SetConfig+0xcc>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d003      	beq.n	800527e <TIM_OC5_SetConfig+0x82>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a14      	ldr	r2, [pc, #80]	@ (80052cc <TIM_OC5_SetConfig+0xd0>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d109      	bne.n	8005292 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005284:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	021b      	lsls	r3, r3, #8
 800528c:	697a      	ldr	r2, [r7, #20]
 800528e:	4313      	orrs	r3, r2
 8005290:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	68fa      	ldr	r2, [r7, #12]
 800529c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	685a      	ldr	r2, [r3, #4]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	621a      	str	r2, [r3, #32]
}
 80052ac:	bf00      	nop
 80052ae:	371c      	adds	r7, #28
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr
 80052b8:	40012c00 	.word	0x40012c00
 80052bc:	40013400 	.word	0x40013400
 80052c0:	40014000 	.word	0x40014000
 80052c4:	40014400 	.word	0x40014400
 80052c8:	40014800 	.word	0x40014800
 80052cc:	40015000 	.word	0x40015000

080052d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b087      	sub	sp, #28
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a1b      	ldr	r3, [r3, #32]
 80052e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005302:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	021b      	lsls	r3, r3, #8
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	4313      	orrs	r3, r2
 800530e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005316:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	051b      	lsls	r3, r3, #20
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	4313      	orrs	r3, r2
 8005322:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a1a      	ldr	r2, [pc, #104]	@ (8005390 <TIM_OC6_SetConfig+0xc0>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d013      	beq.n	8005354 <TIM_OC6_SetConfig+0x84>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a19      	ldr	r2, [pc, #100]	@ (8005394 <TIM_OC6_SetConfig+0xc4>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d00f      	beq.n	8005354 <TIM_OC6_SetConfig+0x84>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a18      	ldr	r2, [pc, #96]	@ (8005398 <TIM_OC6_SetConfig+0xc8>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d00b      	beq.n	8005354 <TIM_OC6_SetConfig+0x84>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a17      	ldr	r2, [pc, #92]	@ (800539c <TIM_OC6_SetConfig+0xcc>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d007      	beq.n	8005354 <TIM_OC6_SetConfig+0x84>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a16      	ldr	r2, [pc, #88]	@ (80053a0 <TIM_OC6_SetConfig+0xd0>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d003      	beq.n	8005354 <TIM_OC6_SetConfig+0x84>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	4a15      	ldr	r2, [pc, #84]	@ (80053a4 <TIM_OC6_SetConfig+0xd4>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d109      	bne.n	8005368 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800535a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	695b      	ldr	r3, [r3, #20]
 8005360:	029b      	lsls	r3, r3, #10
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	4313      	orrs	r3, r2
 8005366:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	685a      	ldr	r2, [r3, #4]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	621a      	str	r2, [r3, #32]
}
 8005382:	bf00      	nop
 8005384:	371c      	adds	r7, #28
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop
 8005390:	40012c00 	.word	0x40012c00
 8005394:	40013400 	.word	0x40013400
 8005398:	40014000 	.word	0x40014000
 800539c:	40014400 	.word	0x40014400
 80053a0:	40014800 	.word	0x40014800
 80053a4:	40015000 	.word	0x40015000

080053a8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
 80053b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6a1b      	ldr	r3, [r3, #32]
 80053ba:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	f023 0201 	bic.w	r2, r3, #1
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	4a28      	ldr	r2, [pc, #160]	@ (8005474 <TIM_TI1_SetConfig+0xcc>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d01b      	beq.n	800540e <TIM_TI1_SetConfig+0x66>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053dc:	d017      	beq.n	800540e <TIM_TI1_SetConfig+0x66>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	4a25      	ldr	r2, [pc, #148]	@ (8005478 <TIM_TI1_SetConfig+0xd0>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d013      	beq.n	800540e <TIM_TI1_SetConfig+0x66>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4a24      	ldr	r2, [pc, #144]	@ (800547c <TIM_TI1_SetConfig+0xd4>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d00f      	beq.n	800540e <TIM_TI1_SetConfig+0x66>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	4a23      	ldr	r2, [pc, #140]	@ (8005480 <TIM_TI1_SetConfig+0xd8>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d00b      	beq.n	800540e <TIM_TI1_SetConfig+0x66>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	4a22      	ldr	r2, [pc, #136]	@ (8005484 <TIM_TI1_SetConfig+0xdc>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d007      	beq.n	800540e <TIM_TI1_SetConfig+0x66>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	4a21      	ldr	r2, [pc, #132]	@ (8005488 <TIM_TI1_SetConfig+0xe0>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d003      	beq.n	800540e <TIM_TI1_SetConfig+0x66>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	4a20      	ldr	r2, [pc, #128]	@ (800548c <TIM_TI1_SetConfig+0xe4>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d101      	bne.n	8005412 <TIM_TI1_SetConfig+0x6a>
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <TIM_TI1_SetConfig+0x6c>
 8005412:	2300      	movs	r3, #0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d008      	beq.n	800542a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f023 0303 	bic.w	r3, r3, #3
 800541e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4313      	orrs	r3, r2
 8005426:	617b      	str	r3, [r7, #20]
 8005428:	e003      	b.n	8005432 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f043 0301 	orr.w	r3, r3, #1
 8005430:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005438:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	011b      	lsls	r3, r3, #4
 800543e:	b2db      	uxtb	r3, r3
 8005440:	697a      	ldr	r2, [r7, #20]
 8005442:	4313      	orrs	r3, r2
 8005444:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f023 030a 	bic.w	r3, r3, #10
 800544c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	f003 030a 	and.w	r3, r3, #10
 8005454:	693a      	ldr	r2, [r7, #16]
 8005456:	4313      	orrs	r3, r2
 8005458:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	697a      	ldr	r2, [r7, #20]
 800545e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	621a      	str	r2, [r3, #32]
}
 8005466:	bf00      	nop
 8005468:	371c      	adds	r7, #28
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	40012c00 	.word	0x40012c00
 8005478:	40000400 	.word	0x40000400
 800547c:	40000800 	.word	0x40000800
 8005480:	40000c00 	.word	0x40000c00
 8005484:	40013400 	.word	0x40013400
 8005488:	40014000 	.word	0x40014000
 800548c:	40015000 	.word	0x40015000

08005490 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b08a      	sub	sp, #40	@ 0x28
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e0a0      	b.n	80055e6 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d106      	bne.n	80054be <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f7fc f89f 	bl	80015fc <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2202      	movs	r2, #2
 80054c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	3304      	adds	r3, #4
 80054ce:	4619      	mov	r1, r3
 80054d0:	4610      	mov	r0, r2
 80054d2:	f7ff fb8b 	bl	8004bec <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6818      	ldr	r0, [r3, #0]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	6819      	ldr	r1, [r3, #0]
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	2203      	movs	r2, #3
 80054e4:	f7ff ff60 	bl	80053a8 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	699a      	ldr	r2, [r3, #24]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f022 020c 	bic.w	r2, r2, #12
 80054f6:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	6999      	ldr	r1, [r3, #24]
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	685a      	ldr	r2, [r3, #4]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	430a      	orrs	r2, r1
 8005508:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005518:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	6812      	ldr	r2, [r2, #0]
 8005524:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005528:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800552c:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689a      	ldr	r2, [r3, #8]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800553c:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	6812      	ldr	r2, [r2, #0]
 8005548:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800554c:	f023 0307 	bic.w	r3, r3, #7
 8005550:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	689a      	ldr	r2, [r3, #8]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f042 0204 	orr.w	r2, r2, #4
 8005560:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005562:	2300      	movs	r3, #0
 8005564:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005566:	2300      	movs	r3, #0
 8005568:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800556a:	2370      	movs	r3, #112	@ 0x70
 800556c:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800556e:	2300      	movs	r3, #0
 8005570:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005572:	2300      	movs	r3, #0
 8005574:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005576:	2300      	movs	r3, #0
 8005578:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f107 020c 	add.w	r2, r7, #12
 8005588:	4611      	mov	r1, r2
 800558a:	4618      	mov	r0, r3
 800558c:	f7ff fc7c 	bl	8004e88 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6812      	ldr	r2, [r2, #0]
 800559a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800559e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055a2:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 80055b2:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3728      	adds	r7, #40	@ 0x28
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
	...

080055f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005600:	2b01      	cmp	r3, #1
 8005602:	d101      	bne.n	8005608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005604:	2302      	movs	r3, #2
 8005606:	e074      	b.n	80056f2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2202      	movs	r2, #2
 8005614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a34      	ldr	r2, [pc, #208]	@ (8005700 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d009      	beq.n	8005646 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a33      	ldr	r2, [pc, #204]	@ (8005704 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d004      	beq.n	8005646 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a31      	ldr	r2, [pc, #196]	@ (8005708 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d108      	bne.n	8005658 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800564c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	4313      	orrs	r3, r2
 8005656:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800565e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005662:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	4313      	orrs	r3, r2
 800566c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a21      	ldr	r2, [pc, #132]	@ (8005700 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d022      	beq.n	80056c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005688:	d01d      	beq.n	80056c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a1f      	ldr	r2, [pc, #124]	@ (800570c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d018      	beq.n	80056c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a1d      	ldr	r2, [pc, #116]	@ (8005710 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d013      	beq.n	80056c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005714 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d00e      	beq.n	80056c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a15      	ldr	r2, [pc, #84]	@ (8005704 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d009      	beq.n	80056c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a18      	ldr	r2, [pc, #96]	@ (8005718 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d004      	beq.n	80056c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a11      	ldr	r2, [pc, #68]	@ (8005708 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d10c      	bne.n	80056e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3714      	adds	r7, #20
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	40012c00 	.word	0x40012c00
 8005704:	40013400 	.word	0x40013400
 8005708:	40015000 	.word	0x40015000
 800570c:	40000400 	.word	0x40000400
 8005710:	40000800 	.word	0x40000800
 8005714:	40000c00 	.word	0x40000c00
 8005718:	40014000 	.word	0x40014000

0800571c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005730:	2b01      	cmp	r3, #1
 8005732:	d101      	bne.n	8005738 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005734:	2302      	movs	r3, #2
 8005736:	e078      	b.n	800582a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	4313      	orrs	r3, r2
 800574c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	4313      	orrs	r3, r2
 800575a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	4313      	orrs	r3, r2
 8005768:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4313      	orrs	r3, r2
 8005776:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	4313      	orrs	r3, r2
 8005784:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	695b      	ldr	r3, [r3, #20]
 8005790:	4313      	orrs	r3, r2
 8005792:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579e:	4313      	orrs	r3, r2
 80057a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	041b      	lsls	r3, r3, #16
 80057ae:	4313      	orrs	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	69db      	ldr	r3, [r3, #28]
 80057bc:	4313      	orrs	r3, r2
 80057be:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a1c      	ldr	r2, [pc, #112]	@ (8005838 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d009      	beq.n	80057de <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a1b      	ldr	r2, [pc, #108]	@ (800583c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d004      	beq.n	80057de <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a19      	ldr	r2, [pc, #100]	@ (8005840 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d11c      	bne.n	8005818 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e8:	051b      	lsls	r3, r3, #20
 80057ea:	4313      	orrs	r3, r2
 80057ec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	6a1b      	ldr	r3, [r3, #32]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005806:	4313      	orrs	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005814:	4313      	orrs	r3, r2
 8005816:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3714      	adds	r7, #20
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	40012c00 	.word	0x40012c00
 800583c:	40013400 	.word	0x40013400
 8005840:	40015000 	.word	0x40015000

08005844 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr

08005858 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005888:	bf00      	nop
 800588a:	370c      	adds	r7, #12
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr

08005894 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b082      	sub	sp, #8
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d101      	bne.n	80058e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e042      	b.n	8005968 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d106      	bne.n	80058fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f7fb ffe3 	bl	80018c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2224      	movs	r2, #36	@ 0x24
 80058fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f022 0201 	bic.w	r2, r2, #1
 8005910:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005916:	2b00      	cmp	r3, #0
 8005918:	d002      	beq.n	8005920 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 ff60 	bl	80067e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 fc61 	bl	80061e8 <UART_SetConfig>
 8005926:	4603      	mov	r3, r0
 8005928:	2b01      	cmp	r3, #1
 800592a:	d101      	bne.n	8005930 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	e01b      	b.n	8005968 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800593e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	689a      	ldr	r2, [r3, #8]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800594e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f042 0201 	orr.w	r2, r2, #1
 800595e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 ffdf 	bl	8006924 <UART_CheckIdleState>
 8005966:	4603      	mov	r3, r0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3708      	adds	r7, #8
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b08a      	sub	sp, #40	@ 0x28
 8005974:	af02      	add	r7, sp, #8
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	603b      	str	r3, [r7, #0]
 800597c:	4613      	mov	r3, r2
 800597e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005986:	2b20      	cmp	r3, #32
 8005988:	d17b      	bne.n	8005a82 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d002      	beq.n	8005996 <HAL_UART_Transmit+0x26>
 8005990:	88fb      	ldrh	r3, [r7, #6]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d101      	bne.n	800599a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e074      	b.n	8005a84 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2200      	movs	r2, #0
 800599e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2221      	movs	r2, #33	@ 0x21
 80059a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059aa:	f7fc f87d 	bl	8001aa8 <HAL_GetTick>
 80059ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	88fa      	ldrh	r2, [r7, #6]
 80059b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	88fa      	ldrh	r2, [r7, #6]
 80059bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059c8:	d108      	bne.n	80059dc <HAL_UART_Transmit+0x6c>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d104      	bne.n	80059dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80059d2:	2300      	movs	r3, #0
 80059d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	61bb      	str	r3, [r7, #24]
 80059da:	e003      	b.n	80059e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059e0:	2300      	movs	r3, #0
 80059e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059e4:	e030      	b.n	8005a48 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	9300      	str	r3, [sp, #0]
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	2200      	movs	r2, #0
 80059ee:	2180      	movs	r1, #128	@ 0x80
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f001 f841 	bl	8006a78 <UART_WaitOnFlagUntilTimeout>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d005      	beq.n	8005a08 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	e03d      	b.n	8005a84 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d10b      	bne.n	8005a26 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	881b      	ldrh	r3, [r3, #0]
 8005a12:	461a      	mov	r2, r3
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a1c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	3302      	adds	r3, #2
 8005a22:	61bb      	str	r3, [r7, #24]
 8005a24:	e007      	b.n	8005a36 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	781a      	ldrb	r2, [r3, #0]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	3301      	adds	r3, #1
 8005a34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1c8      	bne.n	80059e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	9300      	str	r3, [sp, #0]
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	2140      	movs	r1, #64	@ 0x40
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	f001 f80a 	bl	8006a78 <UART_WaitOnFlagUntilTimeout>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d005      	beq.n	8005a76 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2220      	movs	r2, #32
 8005a6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005a72:	2303      	movs	r3, #3
 8005a74:	e006      	b.n	8005a84 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2220      	movs	r2, #32
 8005a7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	e000      	b.n	8005a84 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005a82:	2302      	movs	r3, #2
  }
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3720      	adds	r7, #32
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b08a      	sub	sp, #40	@ 0x28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	4613      	mov	r3, r2
 8005a98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005aa0:	2b20      	cmp	r3, #32
 8005aa2:	d137      	bne.n	8005b14 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d002      	beq.n	8005ab0 <HAL_UART_Receive_IT+0x24>
 8005aaa:	88fb      	ldrh	r3, [r7, #6]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d101      	bne.n	8005ab4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e030      	b.n	8005b16 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a18      	ldr	r2, [pc, #96]	@ (8005b20 <HAL_UART_Receive_IT+0x94>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d01f      	beq.n	8005b04 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d018      	beq.n	8005b04 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	e853 3f00 	ldrex	r3, [r3]
 8005ade:	613b      	str	r3, [r7, #16]
   return(result);
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005ae6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	461a      	mov	r2, r3
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	623b      	str	r3, [r7, #32]
 8005af2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af4:	69f9      	ldr	r1, [r7, #28]
 8005af6:	6a3a      	ldr	r2, [r7, #32]
 8005af8:	e841 2300 	strex	r3, r2, [r1]
 8005afc:	61bb      	str	r3, [r7, #24]
   return(result);
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1e6      	bne.n	8005ad2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005b04:	88fb      	ldrh	r3, [r7, #6]
 8005b06:	461a      	mov	r2, r3
 8005b08:	68b9      	ldr	r1, [r7, #8]
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	f001 f822 	bl	8006b54 <UART_Start_Receive_IT>
 8005b10:	4603      	mov	r3, r0
 8005b12:	e000      	b.n	8005b16 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005b14:	2302      	movs	r3, #2
  }
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3728      	adds	r7, #40	@ 0x28
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	40008000 	.word	0x40008000

08005b24 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b0ba      	sub	sp, #232	@ 0xe8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005b4a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005b4e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005b52:	4013      	ands	r3, r2
 8005b54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005b58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d11b      	bne.n	8005b98 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b64:	f003 0320 	and.w	r3, r3, #32
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d015      	beq.n	8005b98 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b70:	f003 0320 	and.w	r3, r3, #32
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d105      	bne.n	8005b84 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d009      	beq.n	8005b98 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f000 8300 	beq.w	800618e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	4798      	blx	r3
      }
      return;
 8005b96:	e2fa      	b.n	800618e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005b98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f000 8123 	beq.w	8005de8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005ba2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005ba6:	4b8d      	ldr	r3, [pc, #564]	@ (8005ddc <HAL_UART_IRQHandler+0x2b8>)
 8005ba8:	4013      	ands	r3, r2
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d106      	bne.n	8005bbc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005bae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005bb2:	4b8b      	ldr	r3, [pc, #556]	@ (8005de0 <HAL_UART_IRQHandler+0x2bc>)
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	f000 8116 	beq.w	8005de8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d011      	beq.n	8005bec <HAL_UART_IRQHandler+0xc8>
 8005bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00b      	beq.n	8005bec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005be2:	f043 0201 	orr.w	r2, r3, #1
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d011      	beq.n	8005c1c <HAL_UART_IRQHandler+0xf8>
 8005bf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bfc:	f003 0301 	and.w	r3, r3, #1
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d00b      	beq.n	8005c1c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2202      	movs	r2, #2
 8005c0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c12:	f043 0204 	orr.w	r2, r3, #4
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c20:	f003 0304 	and.w	r3, r3, #4
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d011      	beq.n	8005c4c <HAL_UART_IRQHandler+0x128>
 8005c28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c2c:	f003 0301 	and.w	r3, r3, #1
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00b      	beq.n	8005c4c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2204      	movs	r2, #4
 8005c3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c42:	f043 0202 	orr.w	r2, r3, #2
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005c4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c50:	f003 0308 	and.w	r3, r3, #8
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d017      	beq.n	8005c88 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005c58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c5c:	f003 0320 	and.w	r3, r3, #32
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d105      	bne.n	8005c70 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005c64:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005c68:	4b5c      	ldr	r3, [pc, #368]	@ (8005ddc <HAL_UART_IRQHandler+0x2b8>)
 8005c6a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00b      	beq.n	8005c88 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2208      	movs	r2, #8
 8005c76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c7e:	f043 0208 	orr.w	r2, r3, #8
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d012      	beq.n	8005cba <HAL_UART_IRQHandler+0x196>
 8005c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00c      	beq.n	8005cba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ca8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cb0:	f043 0220 	orr.w	r2, r3, #32
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 8266 	beq.w	8006192 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cca:	f003 0320 	and.w	r3, r3, #32
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d013      	beq.n	8005cfa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005cd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cd6:	f003 0320 	and.w	r3, r3, #32
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d105      	bne.n	8005cea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005cde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d007      	beq.n	8005cfa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d00:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d0e:	2b40      	cmp	r3, #64	@ 0x40
 8005d10:	d005      	beq.n	8005d1e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005d12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d16:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d054      	beq.n	8005dc8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f001 f83a 	bl	8006d98 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d2e:	2b40      	cmp	r3, #64	@ 0x40
 8005d30:	d146      	bne.n	8005dc0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	3308      	adds	r3, #8
 8005d38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d40:	e853 3f00 	ldrex	r3, [r3]
 8005d44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005d48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	3308      	adds	r3, #8
 8005d5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005d5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005d62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1d9      	bne.n	8005d32 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d017      	beq.n	8005db8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d8e:	4a15      	ldr	r2, [pc, #84]	@ (8005de4 <HAL_UART_IRQHandler+0x2c0>)
 8005d90:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7fd f8ca 	bl	8002f32 <HAL_DMA_Abort_IT>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d019      	beq.n	8005dd8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dac:	687a      	ldr	r2, [r7, #4]
 8005dae:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005db2:	4610      	mov	r0, r2
 8005db4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005db6:	e00f      	b.n	8005dd8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 f9ff 	bl	80061bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dbe:	e00b      	b.n	8005dd8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 f9fb 	bl	80061bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc6:	e007      	b.n	8005dd8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f000 f9f7 	bl	80061bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005dd6:	e1dc      	b.n	8006192 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dd8:	bf00      	nop
    return;
 8005dda:	e1da      	b.n	8006192 <HAL_UART_IRQHandler+0x66e>
 8005ddc:	10000001 	.word	0x10000001
 8005de0:	04000120 	.word	0x04000120
 8005de4:	08006e65 	.word	0x08006e65

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	f040 8170 	bne.w	80060d2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005df6:	f003 0310 	and.w	r3, r3, #16
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 8169 	beq.w	80060d2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e04:	f003 0310 	and.w	r3, r3, #16
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 8162 	beq.w	80060d2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2210      	movs	r2, #16
 8005e14:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e20:	2b40      	cmp	r3, #64	@ 0x40
 8005e22:	f040 80d8 	bne.w	8005fd6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f000 80af 	beq.w	8005f9c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	f080 80a7 	bcs.w	8005f9c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e54:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0320 	and.w	r3, r3, #32
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f040 8087 	bne.w	8005f7a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e78:	e853 3f00 	ldrex	r3, [r3]
 8005e7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	461a      	mov	r2, r3
 8005e92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005e96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005e9a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ea2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005ea6:	e841 2300 	strex	r3, r2, [r1]
 8005eaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005eae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1da      	bne.n	8005e6c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	3308      	adds	r3, #8
 8005ebc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ebe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ec0:	e853 3f00 	ldrex	r3, [r3]
 8005ec4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005ec6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ec8:	f023 0301 	bic.w	r3, r3, #1
 8005ecc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	3308      	adds	r3, #8
 8005ed6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005eda:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005ede:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005ee2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005ee6:	e841 2300 	strex	r3, r2, [r1]
 8005eea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005eec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1e1      	bne.n	8005eb6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3308      	adds	r3, #8
 8005ef8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005efc:	e853 3f00 	ldrex	r3, [r3]
 8005f00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005f02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3308      	adds	r3, #8
 8005f12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005f16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005f18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005f1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f1e:	e841 2300 	strex	r3, r2, [r1]
 8005f22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005f24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1e3      	bne.n	8005ef2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2220      	movs	r2, #32
 8005f2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f40:	e853 3f00 	ldrex	r3, [r3]
 8005f44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f48:	f023 0310 	bic.w	r3, r3, #16
 8005f4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	461a      	mov	r2, r3
 8005f56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f62:	e841 2300 	strex	r3, r2, [r1]
 8005f66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1e4      	bne.n	8005f38 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7fc ff83 	bl	8002e80 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2202      	movs	r2, #2
 8005f7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	4619      	mov	r1, r3
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f000 f91b 	bl	80061d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005f9a:	e0fc      	b.n	8006196 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005fa2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	f040 80f5 	bne.w	8006196 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0320 	and.w	r3, r3, #32
 8005fba:	2b20      	cmp	r3, #32
 8005fbc:	f040 80eb 	bne.w	8006196 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005fcc:	4619      	mov	r1, r3
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 f8fe 	bl	80061d0 <HAL_UARTEx_RxEventCallback>
      return;
 8005fd4:	e0df      	b.n	8006196 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005fe2:	b29b      	uxth	r3, r3
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f000 80d1 	beq.w	800619a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8005ff8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 80cc 	beq.w	800619a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800600a:	e853 3f00 	ldrex	r3, [r3]
 800600e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006012:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006016:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	461a      	mov	r2, r3
 8006020:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006024:	647b      	str	r3, [r7, #68]	@ 0x44
 8006026:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006028:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800602a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800602c:	e841 2300 	strex	r3, r2, [r1]
 8006030:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1e4      	bne.n	8006002 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	3308      	adds	r3, #8
 800603e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006042:	e853 3f00 	ldrex	r3, [r3]
 8006046:	623b      	str	r3, [r7, #32]
   return(result);
 8006048:	6a3b      	ldr	r3, [r7, #32]
 800604a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800604e:	f023 0301 	bic.w	r3, r3, #1
 8006052:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	3308      	adds	r3, #8
 800605c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006060:	633a      	str	r2, [r7, #48]	@ 0x30
 8006062:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006064:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006068:	e841 2300 	strex	r3, r2, [r1]
 800606c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800606e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e1      	bne.n	8006038 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2220      	movs	r2, #32
 8006078:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	e853 3f00 	ldrex	r3, [r3]
 8006094:	60fb      	str	r3, [r7, #12]
   return(result);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f023 0310 	bic.w	r3, r3, #16
 800609c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	461a      	mov	r2, r3
 80060a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80060aa:	61fb      	str	r3, [r7, #28]
 80060ac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ae:	69b9      	ldr	r1, [r7, #24]
 80060b0:	69fa      	ldr	r2, [r7, #28]
 80060b2:	e841 2300 	strex	r3, r2, [r1]
 80060b6:	617b      	str	r3, [r7, #20]
   return(result);
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d1e4      	bne.n	8006088 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2202      	movs	r2, #2
 80060c2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80060c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80060c8:	4619      	mov	r1, r3
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 f880 	bl	80061d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80060d0:	e063      	b.n	800619a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80060d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d00e      	beq.n	80060fc <HAL_UART_IRQHandler+0x5d8>
 80060de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d008      	beq.n	80060fc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80060f2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f001 fc13 	bl	8007920 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80060fa:	e051      	b.n	80061a0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80060fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006104:	2b00      	cmp	r3, #0
 8006106:	d014      	beq.n	8006132 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800610c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006110:	2b00      	cmp	r3, #0
 8006112:	d105      	bne.n	8006120 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006114:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006118:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800611c:	2b00      	cmp	r3, #0
 800611e:	d008      	beq.n	8006132 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006124:	2b00      	cmp	r3, #0
 8006126:	d03a      	beq.n	800619e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	4798      	blx	r3
    }
    return;
 8006130:	e035      	b.n	800619e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800613a:	2b00      	cmp	r3, #0
 800613c:	d009      	beq.n	8006152 <HAL_UART_IRQHandler+0x62e>
 800613e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006146:	2b00      	cmp	r3, #0
 8006148:	d003      	beq.n	8006152 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 fe9c 	bl	8006e88 <UART_EndTransmit_IT>
    return;
 8006150:	e026      	b.n	80061a0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006156:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d009      	beq.n	8006172 <HAL_UART_IRQHandler+0x64e>
 800615e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006162:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d003      	beq.n	8006172 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f001 fbec 	bl	8007948 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006170:	e016      	b.n	80061a0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006176:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d010      	beq.n	80061a0 <HAL_UART_IRQHandler+0x67c>
 800617e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006182:	2b00      	cmp	r3, #0
 8006184:	da0c      	bge.n	80061a0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f001 fbd4 	bl	8007934 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800618c:	e008      	b.n	80061a0 <HAL_UART_IRQHandler+0x67c>
      return;
 800618e:	bf00      	nop
 8006190:	e006      	b.n	80061a0 <HAL_UART_IRQHandler+0x67c>
    return;
 8006192:	bf00      	nop
 8006194:	e004      	b.n	80061a0 <HAL_UART_IRQHandler+0x67c>
      return;
 8006196:	bf00      	nop
 8006198:	e002      	b.n	80061a0 <HAL_UART_IRQHandler+0x67c>
      return;
 800619a:	bf00      	nop
 800619c:	e000      	b.n	80061a0 <HAL_UART_IRQHandler+0x67c>
    return;
 800619e:	bf00      	nop
  }
}
 80061a0:	37e8      	adds	r7, #232	@ 0xe8
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	bf00      	nop

080061a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80061b0:	bf00      	nop
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	460b      	mov	r3, r1
 80061da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80061dc:	bf00      	nop
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr

080061e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061ec:	b08c      	sub	sp, #48	@ 0x30
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061f2:	2300      	movs	r3, #0
 80061f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	689a      	ldr	r2, [r3, #8]
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	431a      	orrs	r2, r3
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	431a      	orrs	r2, r3
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	69db      	ldr	r3, [r3, #28]
 800620c:	4313      	orrs	r3, r2
 800620e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	4baa      	ldr	r3, [pc, #680]	@ (80064c0 <UART_SetConfig+0x2d8>)
 8006218:	4013      	ands	r3, r2
 800621a:	697a      	ldr	r2, [r7, #20]
 800621c:	6812      	ldr	r2, [r2, #0]
 800621e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006220:	430b      	orrs	r3, r1
 8006222:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	68da      	ldr	r2, [r3, #12]
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	430a      	orrs	r2, r1
 8006238:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a9f      	ldr	r2, [pc, #636]	@ (80064c4 <UART_SetConfig+0x2dc>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d004      	beq.n	8006254 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006250:	4313      	orrs	r3, r2
 8006252:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800625e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006262:	697a      	ldr	r2, [r7, #20]
 8006264:	6812      	ldr	r2, [r2, #0]
 8006266:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006268:	430b      	orrs	r3, r1
 800626a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006272:	f023 010f 	bic.w	r1, r3, #15
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	430a      	orrs	r2, r1
 8006280:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a90      	ldr	r2, [pc, #576]	@ (80064c8 <UART_SetConfig+0x2e0>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d125      	bne.n	80062d8 <UART_SetConfig+0xf0>
 800628c:	4b8f      	ldr	r3, [pc, #572]	@ (80064cc <UART_SetConfig+0x2e4>)
 800628e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006292:	f003 0303 	and.w	r3, r3, #3
 8006296:	2b03      	cmp	r3, #3
 8006298:	d81a      	bhi.n	80062d0 <UART_SetConfig+0xe8>
 800629a:	a201      	add	r2, pc, #4	@ (adr r2, 80062a0 <UART_SetConfig+0xb8>)
 800629c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a0:	080062b1 	.word	0x080062b1
 80062a4:	080062c1 	.word	0x080062c1
 80062a8:	080062b9 	.word	0x080062b9
 80062ac:	080062c9 	.word	0x080062c9
 80062b0:	2301      	movs	r3, #1
 80062b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062b6:	e116      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80062b8:	2302      	movs	r3, #2
 80062ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062be:	e112      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80062c0:	2304      	movs	r3, #4
 80062c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062c6:	e10e      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80062c8:	2308      	movs	r3, #8
 80062ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ce:	e10a      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80062d0:	2310      	movs	r3, #16
 80062d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062d6:	e106      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a7c      	ldr	r2, [pc, #496]	@ (80064d0 <UART_SetConfig+0x2e8>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d138      	bne.n	8006354 <UART_SetConfig+0x16c>
 80062e2:	4b7a      	ldr	r3, [pc, #488]	@ (80064cc <UART_SetConfig+0x2e4>)
 80062e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e8:	f003 030c 	and.w	r3, r3, #12
 80062ec:	2b0c      	cmp	r3, #12
 80062ee:	d82d      	bhi.n	800634c <UART_SetConfig+0x164>
 80062f0:	a201      	add	r2, pc, #4	@ (adr r2, 80062f8 <UART_SetConfig+0x110>)
 80062f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f6:	bf00      	nop
 80062f8:	0800632d 	.word	0x0800632d
 80062fc:	0800634d 	.word	0x0800634d
 8006300:	0800634d 	.word	0x0800634d
 8006304:	0800634d 	.word	0x0800634d
 8006308:	0800633d 	.word	0x0800633d
 800630c:	0800634d 	.word	0x0800634d
 8006310:	0800634d 	.word	0x0800634d
 8006314:	0800634d 	.word	0x0800634d
 8006318:	08006335 	.word	0x08006335
 800631c:	0800634d 	.word	0x0800634d
 8006320:	0800634d 	.word	0x0800634d
 8006324:	0800634d 	.word	0x0800634d
 8006328:	08006345 	.word	0x08006345
 800632c:	2300      	movs	r3, #0
 800632e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006332:	e0d8      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006334:	2302      	movs	r3, #2
 8006336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800633a:	e0d4      	b.n	80064e6 <UART_SetConfig+0x2fe>
 800633c:	2304      	movs	r3, #4
 800633e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006342:	e0d0      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006344:	2308      	movs	r3, #8
 8006346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800634a:	e0cc      	b.n	80064e6 <UART_SetConfig+0x2fe>
 800634c:	2310      	movs	r3, #16
 800634e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006352:	e0c8      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a5e      	ldr	r2, [pc, #376]	@ (80064d4 <UART_SetConfig+0x2ec>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d125      	bne.n	80063aa <UART_SetConfig+0x1c2>
 800635e:	4b5b      	ldr	r3, [pc, #364]	@ (80064cc <UART_SetConfig+0x2e4>)
 8006360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006364:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006368:	2b30      	cmp	r3, #48	@ 0x30
 800636a:	d016      	beq.n	800639a <UART_SetConfig+0x1b2>
 800636c:	2b30      	cmp	r3, #48	@ 0x30
 800636e:	d818      	bhi.n	80063a2 <UART_SetConfig+0x1ba>
 8006370:	2b20      	cmp	r3, #32
 8006372:	d00a      	beq.n	800638a <UART_SetConfig+0x1a2>
 8006374:	2b20      	cmp	r3, #32
 8006376:	d814      	bhi.n	80063a2 <UART_SetConfig+0x1ba>
 8006378:	2b00      	cmp	r3, #0
 800637a:	d002      	beq.n	8006382 <UART_SetConfig+0x19a>
 800637c:	2b10      	cmp	r3, #16
 800637e:	d008      	beq.n	8006392 <UART_SetConfig+0x1aa>
 8006380:	e00f      	b.n	80063a2 <UART_SetConfig+0x1ba>
 8006382:	2300      	movs	r3, #0
 8006384:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006388:	e0ad      	b.n	80064e6 <UART_SetConfig+0x2fe>
 800638a:	2302      	movs	r3, #2
 800638c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006390:	e0a9      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006392:	2304      	movs	r3, #4
 8006394:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006398:	e0a5      	b.n	80064e6 <UART_SetConfig+0x2fe>
 800639a:	2308      	movs	r3, #8
 800639c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063a0:	e0a1      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80063a2:	2310      	movs	r3, #16
 80063a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063a8:	e09d      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a4a      	ldr	r2, [pc, #296]	@ (80064d8 <UART_SetConfig+0x2f0>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d125      	bne.n	8006400 <UART_SetConfig+0x218>
 80063b4:	4b45      	ldr	r3, [pc, #276]	@ (80064cc <UART_SetConfig+0x2e4>)
 80063b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063ba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80063be:	2bc0      	cmp	r3, #192	@ 0xc0
 80063c0:	d016      	beq.n	80063f0 <UART_SetConfig+0x208>
 80063c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80063c4:	d818      	bhi.n	80063f8 <UART_SetConfig+0x210>
 80063c6:	2b80      	cmp	r3, #128	@ 0x80
 80063c8:	d00a      	beq.n	80063e0 <UART_SetConfig+0x1f8>
 80063ca:	2b80      	cmp	r3, #128	@ 0x80
 80063cc:	d814      	bhi.n	80063f8 <UART_SetConfig+0x210>
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d002      	beq.n	80063d8 <UART_SetConfig+0x1f0>
 80063d2:	2b40      	cmp	r3, #64	@ 0x40
 80063d4:	d008      	beq.n	80063e8 <UART_SetConfig+0x200>
 80063d6:	e00f      	b.n	80063f8 <UART_SetConfig+0x210>
 80063d8:	2300      	movs	r3, #0
 80063da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063de:	e082      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80063e0:	2302      	movs	r3, #2
 80063e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063e6:	e07e      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80063e8:	2304      	movs	r3, #4
 80063ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063ee:	e07a      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80063f0:	2308      	movs	r3, #8
 80063f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063f6:	e076      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80063f8:	2310      	movs	r3, #16
 80063fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063fe:	e072      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a35      	ldr	r2, [pc, #212]	@ (80064dc <UART_SetConfig+0x2f4>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d12a      	bne.n	8006460 <UART_SetConfig+0x278>
 800640a:	4b30      	ldr	r3, [pc, #192]	@ (80064cc <UART_SetConfig+0x2e4>)
 800640c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006410:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006414:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006418:	d01a      	beq.n	8006450 <UART_SetConfig+0x268>
 800641a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800641e:	d81b      	bhi.n	8006458 <UART_SetConfig+0x270>
 8006420:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006424:	d00c      	beq.n	8006440 <UART_SetConfig+0x258>
 8006426:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800642a:	d815      	bhi.n	8006458 <UART_SetConfig+0x270>
 800642c:	2b00      	cmp	r3, #0
 800642e:	d003      	beq.n	8006438 <UART_SetConfig+0x250>
 8006430:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006434:	d008      	beq.n	8006448 <UART_SetConfig+0x260>
 8006436:	e00f      	b.n	8006458 <UART_SetConfig+0x270>
 8006438:	2300      	movs	r3, #0
 800643a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800643e:	e052      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006440:	2302      	movs	r3, #2
 8006442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006446:	e04e      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006448:	2304      	movs	r3, #4
 800644a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800644e:	e04a      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006450:	2308      	movs	r3, #8
 8006452:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006456:	e046      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006458:	2310      	movs	r3, #16
 800645a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800645e:	e042      	b.n	80064e6 <UART_SetConfig+0x2fe>
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a17      	ldr	r2, [pc, #92]	@ (80064c4 <UART_SetConfig+0x2dc>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d13a      	bne.n	80064e0 <UART_SetConfig+0x2f8>
 800646a:	4b18      	ldr	r3, [pc, #96]	@ (80064cc <UART_SetConfig+0x2e4>)
 800646c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006470:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006474:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006478:	d01a      	beq.n	80064b0 <UART_SetConfig+0x2c8>
 800647a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800647e:	d81b      	bhi.n	80064b8 <UART_SetConfig+0x2d0>
 8006480:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006484:	d00c      	beq.n	80064a0 <UART_SetConfig+0x2b8>
 8006486:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800648a:	d815      	bhi.n	80064b8 <UART_SetConfig+0x2d0>
 800648c:	2b00      	cmp	r3, #0
 800648e:	d003      	beq.n	8006498 <UART_SetConfig+0x2b0>
 8006490:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006494:	d008      	beq.n	80064a8 <UART_SetConfig+0x2c0>
 8006496:	e00f      	b.n	80064b8 <UART_SetConfig+0x2d0>
 8006498:	2300      	movs	r3, #0
 800649a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800649e:	e022      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80064a0:	2302      	movs	r3, #2
 80064a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064a6:	e01e      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80064a8:	2304      	movs	r3, #4
 80064aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ae:	e01a      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80064b0:	2308      	movs	r3, #8
 80064b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064b6:	e016      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80064b8:	2310      	movs	r3, #16
 80064ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064be:	e012      	b.n	80064e6 <UART_SetConfig+0x2fe>
 80064c0:	cfff69f3 	.word	0xcfff69f3
 80064c4:	40008000 	.word	0x40008000
 80064c8:	40013800 	.word	0x40013800
 80064cc:	40021000 	.word	0x40021000
 80064d0:	40004400 	.word	0x40004400
 80064d4:	40004800 	.word	0x40004800
 80064d8:	40004c00 	.word	0x40004c00
 80064dc:	40005000 	.word	0x40005000
 80064e0:	2310      	movs	r3, #16
 80064e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4aae      	ldr	r2, [pc, #696]	@ (80067a4 <UART_SetConfig+0x5bc>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	f040 8097 	bne.w	8006620 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80064f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064f6:	2b08      	cmp	r3, #8
 80064f8:	d823      	bhi.n	8006542 <UART_SetConfig+0x35a>
 80064fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006500 <UART_SetConfig+0x318>)
 80064fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006500:	08006525 	.word	0x08006525
 8006504:	08006543 	.word	0x08006543
 8006508:	0800652d 	.word	0x0800652d
 800650c:	08006543 	.word	0x08006543
 8006510:	08006533 	.word	0x08006533
 8006514:	08006543 	.word	0x08006543
 8006518:	08006543 	.word	0x08006543
 800651c:	08006543 	.word	0x08006543
 8006520:	0800653b 	.word	0x0800653b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006524:	f7fd fcb4 	bl	8003e90 <HAL_RCC_GetPCLK1Freq>
 8006528:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800652a:	e010      	b.n	800654e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800652c:	4b9e      	ldr	r3, [pc, #632]	@ (80067a8 <UART_SetConfig+0x5c0>)
 800652e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006530:	e00d      	b.n	800654e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006532:	f7fd fc3f 	bl	8003db4 <HAL_RCC_GetSysClockFreq>
 8006536:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006538:	e009      	b.n	800654e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800653a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800653e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006540:	e005      	b.n	800654e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006542:	2300      	movs	r3, #0
 8006544:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800654c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800654e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 8130 	beq.w	80067b6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655a:	4a94      	ldr	r2, [pc, #592]	@ (80067ac <UART_SetConfig+0x5c4>)
 800655c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006560:	461a      	mov	r2, r3
 8006562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006564:	fbb3 f3f2 	udiv	r3, r3, r2
 8006568:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	685a      	ldr	r2, [r3, #4]
 800656e:	4613      	mov	r3, r2
 8006570:	005b      	lsls	r3, r3, #1
 8006572:	4413      	add	r3, r2
 8006574:	69ba      	ldr	r2, [r7, #24]
 8006576:	429a      	cmp	r2, r3
 8006578:	d305      	bcc.n	8006586 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006580:	69ba      	ldr	r2, [r7, #24]
 8006582:	429a      	cmp	r2, r3
 8006584:	d903      	bls.n	800658e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800658c:	e113      	b.n	80067b6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800658e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006590:	2200      	movs	r2, #0
 8006592:	60bb      	str	r3, [r7, #8]
 8006594:	60fa      	str	r2, [r7, #12]
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659a:	4a84      	ldr	r2, [pc, #528]	@ (80067ac <UART_SetConfig+0x5c4>)
 800659c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	2200      	movs	r2, #0
 80065a4:	603b      	str	r3, [r7, #0]
 80065a6:	607a      	str	r2, [r7, #4]
 80065a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80065b0:	f7f9 fe96 	bl	80002e0 <__aeabi_uldivmod>
 80065b4:	4602      	mov	r2, r0
 80065b6:	460b      	mov	r3, r1
 80065b8:	4610      	mov	r0, r2
 80065ba:	4619      	mov	r1, r3
 80065bc:	f04f 0200 	mov.w	r2, #0
 80065c0:	f04f 0300 	mov.w	r3, #0
 80065c4:	020b      	lsls	r3, r1, #8
 80065c6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80065ca:	0202      	lsls	r2, r0, #8
 80065cc:	6979      	ldr	r1, [r7, #20]
 80065ce:	6849      	ldr	r1, [r1, #4]
 80065d0:	0849      	lsrs	r1, r1, #1
 80065d2:	2000      	movs	r0, #0
 80065d4:	460c      	mov	r4, r1
 80065d6:	4605      	mov	r5, r0
 80065d8:	eb12 0804 	adds.w	r8, r2, r4
 80065dc:	eb43 0905 	adc.w	r9, r3, r5
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	469a      	mov	sl, r3
 80065e8:	4693      	mov	fp, r2
 80065ea:	4652      	mov	r2, sl
 80065ec:	465b      	mov	r3, fp
 80065ee:	4640      	mov	r0, r8
 80065f0:	4649      	mov	r1, r9
 80065f2:	f7f9 fe75 	bl	80002e0 <__aeabi_uldivmod>
 80065f6:	4602      	mov	r2, r0
 80065f8:	460b      	mov	r3, r1
 80065fa:	4613      	mov	r3, r2
 80065fc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80065fe:	6a3b      	ldr	r3, [r7, #32]
 8006600:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006604:	d308      	bcc.n	8006618 <UART_SetConfig+0x430>
 8006606:	6a3b      	ldr	r3, [r7, #32]
 8006608:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800660c:	d204      	bcs.n	8006618 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	6a3a      	ldr	r2, [r7, #32]
 8006614:	60da      	str	r2, [r3, #12]
 8006616:	e0ce      	b.n	80067b6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800661e:	e0ca      	b.n	80067b6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	69db      	ldr	r3, [r3, #28]
 8006624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006628:	d166      	bne.n	80066f8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800662a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800662e:	2b08      	cmp	r3, #8
 8006630:	d827      	bhi.n	8006682 <UART_SetConfig+0x49a>
 8006632:	a201      	add	r2, pc, #4	@ (adr r2, 8006638 <UART_SetConfig+0x450>)
 8006634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006638:	0800665d 	.word	0x0800665d
 800663c:	08006665 	.word	0x08006665
 8006640:	0800666d 	.word	0x0800666d
 8006644:	08006683 	.word	0x08006683
 8006648:	08006673 	.word	0x08006673
 800664c:	08006683 	.word	0x08006683
 8006650:	08006683 	.word	0x08006683
 8006654:	08006683 	.word	0x08006683
 8006658:	0800667b 	.word	0x0800667b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800665c:	f7fd fc18 	bl	8003e90 <HAL_RCC_GetPCLK1Freq>
 8006660:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006662:	e014      	b.n	800668e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006664:	f7fd fc2a 	bl	8003ebc <HAL_RCC_GetPCLK2Freq>
 8006668:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800666a:	e010      	b.n	800668e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800666c:	4b4e      	ldr	r3, [pc, #312]	@ (80067a8 <UART_SetConfig+0x5c0>)
 800666e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006670:	e00d      	b.n	800668e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006672:	f7fd fb9f 	bl	8003db4 <HAL_RCC_GetSysClockFreq>
 8006676:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006678:	e009      	b.n	800668e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800667a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800667e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006680:	e005      	b.n	800668e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006682:	2300      	movs	r3, #0
 8006684:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800668c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800668e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 8090 	beq.w	80067b6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669a:	4a44      	ldr	r2, [pc, #272]	@ (80067ac <UART_SetConfig+0x5c4>)
 800669c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066a0:	461a      	mov	r2, r3
 80066a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80066a8:	005a      	lsls	r2, r3, #1
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	085b      	lsrs	r3, r3, #1
 80066b0:	441a      	add	r2, r3
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066bc:	6a3b      	ldr	r3, [r7, #32]
 80066be:	2b0f      	cmp	r3, #15
 80066c0:	d916      	bls.n	80066f0 <UART_SetConfig+0x508>
 80066c2:	6a3b      	ldr	r3, [r7, #32]
 80066c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066c8:	d212      	bcs.n	80066f0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066ca:	6a3b      	ldr	r3, [r7, #32]
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	f023 030f 	bic.w	r3, r3, #15
 80066d2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066d4:	6a3b      	ldr	r3, [r7, #32]
 80066d6:	085b      	lsrs	r3, r3, #1
 80066d8:	b29b      	uxth	r3, r3
 80066da:	f003 0307 	and.w	r3, r3, #7
 80066de:	b29a      	uxth	r2, r3
 80066e0:	8bfb      	ldrh	r3, [r7, #30]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	8bfa      	ldrh	r2, [r7, #30]
 80066ec:	60da      	str	r2, [r3, #12]
 80066ee:	e062      	b.n	80067b6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80066f6:	e05e      	b.n	80067b6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80066f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066fc:	2b08      	cmp	r3, #8
 80066fe:	d828      	bhi.n	8006752 <UART_SetConfig+0x56a>
 8006700:	a201      	add	r2, pc, #4	@ (adr r2, 8006708 <UART_SetConfig+0x520>)
 8006702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006706:	bf00      	nop
 8006708:	0800672d 	.word	0x0800672d
 800670c:	08006735 	.word	0x08006735
 8006710:	0800673d 	.word	0x0800673d
 8006714:	08006753 	.word	0x08006753
 8006718:	08006743 	.word	0x08006743
 800671c:	08006753 	.word	0x08006753
 8006720:	08006753 	.word	0x08006753
 8006724:	08006753 	.word	0x08006753
 8006728:	0800674b 	.word	0x0800674b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800672c:	f7fd fbb0 	bl	8003e90 <HAL_RCC_GetPCLK1Freq>
 8006730:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006732:	e014      	b.n	800675e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006734:	f7fd fbc2 	bl	8003ebc <HAL_RCC_GetPCLK2Freq>
 8006738:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800673a:	e010      	b.n	800675e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800673c:	4b1a      	ldr	r3, [pc, #104]	@ (80067a8 <UART_SetConfig+0x5c0>)
 800673e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006740:	e00d      	b.n	800675e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006742:	f7fd fb37 	bl	8003db4 <HAL_RCC_GetSysClockFreq>
 8006746:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006748:	e009      	b.n	800675e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800674a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800674e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006750:	e005      	b.n	800675e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006752:	2300      	movs	r3, #0
 8006754:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800675c:	bf00      	nop
    }

    if (pclk != 0U)
 800675e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006760:	2b00      	cmp	r3, #0
 8006762:	d028      	beq.n	80067b6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006768:	4a10      	ldr	r2, [pc, #64]	@ (80067ac <UART_SetConfig+0x5c4>)
 800676a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800676e:	461a      	mov	r2, r3
 8006770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006772:	fbb3 f2f2 	udiv	r2, r3, r2
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	085b      	lsrs	r3, r3, #1
 800677c:	441a      	add	r2, r3
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	fbb2 f3f3 	udiv	r3, r2, r3
 8006786:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006788:	6a3b      	ldr	r3, [r7, #32]
 800678a:	2b0f      	cmp	r3, #15
 800678c:	d910      	bls.n	80067b0 <UART_SetConfig+0x5c8>
 800678e:	6a3b      	ldr	r3, [r7, #32]
 8006790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006794:	d20c      	bcs.n	80067b0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006796:	6a3b      	ldr	r3, [r7, #32]
 8006798:	b29a      	uxth	r2, r3
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	60da      	str	r2, [r3, #12]
 80067a0:	e009      	b.n	80067b6 <UART_SetConfig+0x5ce>
 80067a2:	bf00      	nop
 80067a4:	40008000 	.word	0x40008000
 80067a8:	00f42400 	.word	0x00f42400
 80067ac:	080085e4 	.word	0x080085e4
      }
      else
      {
        ret = HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	2201      	movs	r2, #1
 80067ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	2200      	movs	r2, #0
 80067ca:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	2200      	movs	r2, #0
 80067d0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80067d2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3730      	adds	r7, #48	@ 0x30
 80067da:	46bd      	mov	sp, r7
 80067dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080067e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ec:	f003 0308 	and.w	r3, r3, #8
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d00a      	beq.n	800680a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	430a      	orrs	r2, r1
 8006808:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00a      	beq.n	800682c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	430a      	orrs	r2, r1
 800682a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006830:	f003 0302 	and.w	r3, r3, #2
 8006834:	2b00      	cmp	r3, #0
 8006836:	d00a      	beq.n	800684e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	430a      	orrs	r2, r1
 800684c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006852:	f003 0304 	and.w	r3, r3, #4
 8006856:	2b00      	cmp	r3, #0
 8006858:	d00a      	beq.n	8006870 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	430a      	orrs	r2, r1
 800686e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006874:	f003 0310 	and.w	r3, r3, #16
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00a      	beq.n	8006892 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	430a      	orrs	r2, r1
 8006890:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006896:	f003 0320 	and.w	r3, r3, #32
 800689a:	2b00      	cmp	r3, #0
 800689c:	d00a      	beq.n	80068b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	430a      	orrs	r2, r1
 80068b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d01a      	beq.n	80068f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	430a      	orrs	r2, r1
 80068d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068de:	d10a      	bne.n	80068f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	430a      	orrs	r2, r1
 80068f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00a      	beq.n	8006918 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	430a      	orrs	r2, r1
 8006916:	605a      	str	r2, [r3, #4]
  }
}
 8006918:	bf00      	nop
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b098      	sub	sp, #96	@ 0x60
 8006928:	af02      	add	r7, sp, #8
 800692a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006934:	f7fb f8b8 	bl	8001aa8 <HAL_GetTick>
 8006938:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0308 	and.w	r3, r3, #8
 8006944:	2b08      	cmp	r3, #8
 8006946:	d12f      	bne.n	80069a8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006948:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800694c:	9300      	str	r3, [sp, #0]
 800694e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006950:	2200      	movs	r2, #0
 8006952:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 f88e 	bl	8006a78 <UART_WaitOnFlagUntilTimeout>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d022      	beq.n	80069a8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800696a:	e853 3f00 	ldrex	r3, [r3]
 800696e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006970:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006972:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006976:	653b      	str	r3, [r7, #80]	@ 0x50
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	461a      	mov	r2, r3
 800697e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006980:	647b      	str	r3, [r7, #68]	@ 0x44
 8006982:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006984:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006986:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006988:	e841 2300 	strex	r3, r2, [r1]
 800698c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800698e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006990:	2b00      	cmp	r3, #0
 8006992:	d1e6      	bne.n	8006962 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2220      	movs	r2, #32
 8006998:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2200      	movs	r2, #0
 80069a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069a4:	2303      	movs	r3, #3
 80069a6:	e063      	b.n	8006a70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0304 	and.w	r3, r3, #4
 80069b2:	2b04      	cmp	r3, #4
 80069b4:	d149      	bne.n	8006a4a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069b6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80069ba:	9300      	str	r3, [sp, #0]
 80069bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069be:	2200      	movs	r2, #0
 80069c0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 f857 	bl	8006a78 <UART_WaitOnFlagUntilTimeout>
 80069ca:	4603      	mov	r3, r0
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d03c      	beq.n	8006a4a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d8:	e853 3f00 	ldrex	r3, [r3]
 80069dc:	623b      	str	r3, [r7, #32]
   return(result);
 80069de:	6a3b      	ldr	r3, [r7, #32]
 80069e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	461a      	mov	r2, r3
 80069ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80069f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069f6:	e841 2300 	strex	r3, r2, [r1]
 80069fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1e6      	bne.n	80069d0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	3308      	adds	r3, #8
 8006a08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	e853 3f00 	ldrex	r3, [r3]
 8006a10:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f023 0301 	bic.w	r3, r3, #1
 8006a18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	3308      	adds	r3, #8
 8006a20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a22:	61fa      	str	r2, [r7, #28]
 8006a24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a26:	69b9      	ldr	r1, [r7, #24]
 8006a28:	69fa      	ldr	r2, [r7, #28]
 8006a2a:	e841 2300 	strex	r3, r2, [r1]
 8006a2e:	617b      	str	r3, [r7, #20]
   return(result);
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1e5      	bne.n	8006a02 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2220      	movs	r2, #32
 8006a3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e012      	b.n	8006a70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2220      	movs	r2, #32
 8006a4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2220      	movs	r2, #32
 8006a56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3758      	adds	r7, #88	@ 0x58
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	603b      	str	r3, [r7, #0]
 8006a84:	4613      	mov	r3, r2
 8006a86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a88:	e04f      	b.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a90:	d04b      	beq.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a92:	f7fb f809 	bl	8001aa8 <HAL_GetTick>
 8006a96:	4602      	mov	r2, r0
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	1ad3      	subs	r3, r2, r3
 8006a9c:	69ba      	ldr	r2, [r7, #24]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d302      	bcc.n	8006aa8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d101      	bne.n	8006aac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e04e      	b.n	8006b4a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0304 	and.w	r3, r3, #4
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d037      	beq.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	2b80      	cmp	r3, #128	@ 0x80
 8006abe:	d034      	beq.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	2b40      	cmp	r3, #64	@ 0x40
 8006ac4:	d031      	beq.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	f003 0308 	and.w	r3, r3, #8
 8006ad0:	2b08      	cmp	r3, #8
 8006ad2:	d110      	bne.n	8006af6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2208      	movs	r2, #8
 8006ada:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006adc:	68f8      	ldr	r0, [r7, #12]
 8006ade:	f000 f95b 	bl	8006d98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2208      	movs	r2, #8
 8006ae6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e029      	b.n	8006b4a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	69db      	ldr	r3, [r3, #28]
 8006afc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b04:	d111      	bne.n	8006b2a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	f000 f941 	bl	8006d98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2220      	movs	r2, #32
 8006b1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e00f      	b.n	8006b4a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69da      	ldr	r2, [r3, #28]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	4013      	ands	r3, r2
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	429a      	cmp	r2, r3
 8006b38:	bf0c      	ite	eq
 8006b3a:	2301      	moveq	r3, #1
 8006b3c:	2300      	movne	r3, #0
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	461a      	mov	r2, r3
 8006b42:	79fb      	ldrb	r3, [r7, #7]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d0a0      	beq.n	8006a8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
	...

08006b54 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b0a3      	sub	sp, #140	@ 0x8c
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	68ba      	ldr	r2, [r7, #8]
 8006b66:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	88fa      	ldrh	r2, [r7, #6]
 8006b6c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	88fa      	ldrh	r2, [r7, #6]
 8006b74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b86:	d10e      	bne.n	8006ba6 <UART_Start_Receive_IT+0x52>
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	691b      	ldr	r3, [r3, #16]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d105      	bne.n	8006b9c <UART_Start_Receive_IT+0x48>
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006b96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006b9a:	e02d      	b.n	8006bf8 <UART_Start_Receive_IT+0xa4>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	22ff      	movs	r2, #255	@ 0xff
 8006ba0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ba4:	e028      	b.n	8006bf8 <UART_Start_Receive_IT+0xa4>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10d      	bne.n	8006bca <UART_Start_Receive_IT+0x76>
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	691b      	ldr	r3, [r3, #16]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d104      	bne.n	8006bc0 <UART_Start_Receive_IT+0x6c>
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	22ff      	movs	r2, #255	@ 0xff
 8006bba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006bbe:	e01b      	b.n	8006bf8 <UART_Start_Receive_IT+0xa4>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	227f      	movs	r2, #127	@ 0x7f
 8006bc4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006bc8:	e016      	b.n	8006bf8 <UART_Start_Receive_IT+0xa4>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bd2:	d10d      	bne.n	8006bf0 <UART_Start_Receive_IT+0x9c>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d104      	bne.n	8006be6 <UART_Start_Receive_IT+0x92>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	227f      	movs	r2, #127	@ 0x7f
 8006be0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006be4:	e008      	b.n	8006bf8 <UART_Start_Receive_IT+0xa4>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	223f      	movs	r2, #63	@ 0x3f
 8006bea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006bee:	e003      	b.n	8006bf8 <UART_Start_Receive_IT+0xa4>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2222      	movs	r2, #34	@ 0x22
 8006c04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	3308      	adds	r3, #8
 8006c0e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c12:	e853 3f00 	ldrex	r3, [r3]
 8006c16:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006c18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c1a:	f043 0301 	orr.w	r3, r3, #1
 8006c1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3308      	adds	r3, #8
 8006c28:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006c2c:	673a      	str	r2, [r7, #112]	@ 0x70
 8006c2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006c32:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006c3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e3      	bne.n	8006c08 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c48:	d14f      	bne.n	8006cea <UART_Start_Receive_IT+0x196>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006c50:	88fa      	ldrh	r2, [r7, #6]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d349      	bcc.n	8006cea <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c5e:	d107      	bne.n	8006c70 <UART_Start_Receive_IT+0x11c>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	691b      	ldr	r3, [r3, #16]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d103      	bne.n	8006c70 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	4a47      	ldr	r2, [pc, #284]	@ (8006d88 <UART_Start_Receive_IT+0x234>)
 8006c6c:	675a      	str	r2, [r3, #116]	@ 0x74
 8006c6e:	e002      	b.n	8006c76 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	4a46      	ldr	r2, [pc, #280]	@ (8006d8c <UART_Start_Receive_IT+0x238>)
 8006c74:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	691b      	ldr	r3, [r3, #16]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d01a      	beq.n	8006cb4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c86:	e853 3f00 	ldrex	r3, [r3]
 8006c8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006c8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006ca0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ca2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006ca6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006ca8:	e841 2300 	strex	r3, r2, [r1]
 8006cac:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006cae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1e4      	bne.n	8006c7e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3308      	adds	r3, #8
 8006cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cbe:	e853 3f00 	ldrex	r3, [r3]
 8006cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	3308      	adds	r3, #8
 8006cd2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006cd4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006cd6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006cda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006cdc:	e841 2300 	strex	r3, r2, [r1]
 8006ce0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006ce2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d1e5      	bne.n	8006cb4 <UART_Start_Receive_IT+0x160>
 8006ce8:	e046      	b.n	8006d78 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cf2:	d107      	bne.n	8006d04 <UART_Start_Receive_IT+0x1b0>
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	691b      	ldr	r3, [r3, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d103      	bne.n	8006d04 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	4a24      	ldr	r2, [pc, #144]	@ (8006d90 <UART_Start_Receive_IT+0x23c>)
 8006d00:	675a      	str	r2, [r3, #116]	@ 0x74
 8006d02:	e002      	b.n	8006d0a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	4a23      	ldr	r2, [pc, #140]	@ (8006d94 <UART_Start_Receive_IT+0x240>)
 8006d08:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	691b      	ldr	r3, [r3, #16]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d019      	beq.n	8006d46 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1a:	e853 3f00 	ldrex	r3, [r3]
 8006d1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d22:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006d26:	677b      	str	r3, [r7, #116]	@ 0x74
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d32:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d34:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006d36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d38:	e841 2300 	strex	r3, r2, [r1]
 8006d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e6      	bne.n	8006d12 <UART_Start_Receive_IT+0x1be>
 8006d44:	e018      	b.n	8006d78 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	e853 3f00 	ldrex	r3, [r3]
 8006d52:	613b      	str	r3, [r7, #16]
   return(result);
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	f043 0320 	orr.w	r3, r3, #32
 8006d5a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	461a      	mov	r2, r3
 8006d62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d64:	623b      	str	r3, [r7, #32]
 8006d66:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d68:	69f9      	ldr	r1, [r7, #28]
 8006d6a:	6a3a      	ldr	r2, [r7, #32]
 8006d6c:	e841 2300 	strex	r3, r2, [r1]
 8006d70:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1e6      	bne.n	8006d46 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006d78:	2300      	movs	r3, #0
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	378c      	adds	r7, #140	@ 0x8c
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d84:	4770      	bx	lr
 8006d86:	bf00      	nop
 8006d88:	080075b5 	.word	0x080075b5
 8006d8c:	08007251 	.word	0x08007251
 8006d90:	08007099 	.word	0x08007099
 8006d94:	08006ee1 	.word	0x08006ee1

08006d98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b095      	sub	sp, #84	@ 0x54
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006da8:	e853 3f00 	ldrex	r3, [r3]
 8006dac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	461a      	mov	r2, r3
 8006dbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dbe:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dc0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dc4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006dc6:	e841 2300 	strex	r3, r2, [r1]
 8006dca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1e6      	bne.n	8006da0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	3308      	adds	r3, #8
 8006dd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dda:	6a3b      	ldr	r3, [r7, #32]
 8006ddc:	e853 3f00 	ldrex	r3, [r3]
 8006de0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006de2:	69fb      	ldr	r3, [r7, #28]
 8006de4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006de8:	f023 0301 	bic.w	r3, r3, #1
 8006dec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	3308      	adds	r3, #8
 8006df4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006df6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006df8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006dfc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dfe:	e841 2300 	strex	r3, r2, [r1]
 8006e02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d1e3      	bne.n	8006dd2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d118      	bne.n	8006e44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	e853 3f00 	ldrex	r3, [r3]
 8006e1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	f023 0310 	bic.w	r3, r3, #16
 8006e26:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e30:	61bb      	str	r3, [r7, #24]
 8006e32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e34:	6979      	ldr	r1, [r7, #20]
 8006e36:	69ba      	ldr	r2, [r7, #24]
 8006e38:	e841 2300 	strex	r3, r2, [r1]
 8006e3c:	613b      	str	r3, [r7, #16]
   return(result);
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1e6      	bne.n	8006e12 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2220      	movs	r2, #32
 8006e48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006e58:	bf00      	nop
 8006e5a:	3754      	adds	r7, #84	@ 0x54
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f7ff f99e 	bl	80061bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e80:	bf00      	nop
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b088      	sub	sp, #32
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	e853 3f00 	ldrex	r3, [r3]
 8006e9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ea4:	61fb      	str	r3, [r7, #28]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	461a      	mov	r2, r3
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	61bb      	str	r3, [r7, #24]
 8006eb0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb2:	6979      	ldr	r1, [r7, #20]
 8006eb4:	69ba      	ldr	r2, [r7, #24]
 8006eb6:	e841 2300 	strex	r3, r2, [r1]
 8006eba:	613b      	str	r3, [r7, #16]
   return(result);
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d1e6      	bne.n	8006e90 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2220      	movs	r2, #32
 8006ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7ff f969 	bl	80061a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ed6:	bf00      	nop
 8006ed8:	3720      	adds	r7, #32
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
	...

08006ee0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b09c      	sub	sp, #112	@ 0x70
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006eee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ef8:	2b22      	cmp	r3, #34	@ 0x22
 8006efa:	f040 80be 	bne.w	800707a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f04:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006f08:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006f0c:	b2d9      	uxtb	r1, r3
 8006f0e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006f12:	b2da      	uxtb	r2, r3
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f18:	400a      	ands	r2, r1
 8006f1a:	b2d2      	uxtb	r2, r2
 8006f1c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f22:	1c5a      	adds	r2, r3, #1
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	3b01      	subs	r3, #1
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f040 80a1 	bne.w	800708a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f50:	e853 3f00 	ldrex	r3, [r3]
 8006f54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006f56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	461a      	mov	r2, r3
 8006f64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f66:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f68:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006f6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f6e:	e841 2300 	strex	r3, r2, [r1]
 8006f72:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006f74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1e6      	bne.n	8006f48 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	3308      	adds	r3, #8
 8006f80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f84:	e853 3f00 	ldrex	r3, [r3]
 8006f88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f8c:	f023 0301 	bic.w	r3, r3, #1
 8006f90:	667b      	str	r3, [r7, #100]	@ 0x64
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	3308      	adds	r3, #8
 8006f98:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006f9a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006f9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006fa0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fa2:	e841 2300 	strex	r3, r2, [r1]
 8006fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d1e5      	bne.n	8006f7a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2220      	movs	r2, #32
 8006fb2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a33      	ldr	r2, [pc, #204]	@ (8007094 <UART_RxISR_8BIT+0x1b4>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d01f      	beq.n	800700c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d018      	beq.n	800700c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe2:	e853 3f00 	ldrex	r3, [r3]
 8006fe6:	623b      	str	r3, [r7, #32]
   return(result);
 8006fe8:	6a3b      	ldr	r3, [r7, #32]
 8006fea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006fee:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ff8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ffa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ffe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007000:	e841 2300 	strex	r3, r2, [r1]
 8007004:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007008:	2b00      	cmp	r3, #0
 800700a:	d1e6      	bne.n	8006fda <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007010:	2b01      	cmp	r3, #1
 8007012:	d12e      	bne.n	8007072 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	e853 3f00 	ldrex	r3, [r3]
 8007026:	60fb      	str	r3, [r7, #12]
   return(result);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 0310 	bic.w	r3, r3, #16
 800702e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	461a      	mov	r2, r3
 8007036:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007038:	61fb      	str	r3, [r7, #28]
 800703a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703c:	69b9      	ldr	r1, [r7, #24]
 800703e:	69fa      	ldr	r2, [r7, #28]
 8007040:	e841 2300 	strex	r3, r2, [r1]
 8007044:	617b      	str	r3, [r7, #20]
   return(result);
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d1e6      	bne.n	800701a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	69db      	ldr	r3, [r3, #28]
 8007052:	f003 0310 	and.w	r3, r3, #16
 8007056:	2b10      	cmp	r3, #16
 8007058:	d103      	bne.n	8007062 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2210      	movs	r2, #16
 8007060:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007068:	4619      	mov	r1, r3
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f7ff f8b0 	bl	80061d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007070:	e00b      	b.n	800708a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f7f9 fdd6 	bl	8000c24 <HAL_UART_RxCpltCallback>
}
 8007078:	e007      	b.n	800708a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	699a      	ldr	r2, [r3, #24]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f042 0208 	orr.w	r2, r2, #8
 8007088:	619a      	str	r2, [r3, #24]
}
 800708a:	bf00      	nop
 800708c:	3770      	adds	r7, #112	@ 0x70
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	40008000 	.word	0x40008000

08007098 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b09c      	sub	sp, #112	@ 0x70
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80070a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070b0:	2b22      	cmp	r3, #34	@ 0x22
 80070b2:	f040 80be 	bne.w	8007232 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070c4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80070c6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80070ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80070ce:	4013      	ands	r3, r2
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80070d4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070da:	1c9a      	adds	r2, r3, #2
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	3b01      	subs	r3, #1
 80070ea:	b29a      	uxth	r2, r3
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f040 80a1 	bne.w	8007242 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007106:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007108:	e853 3f00 	ldrex	r3, [r3]
 800710c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800710e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007110:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007114:	667b      	str	r3, [r7, #100]	@ 0x64
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	461a      	mov	r2, r3
 800711c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800711e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007120:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007122:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007124:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007126:	e841 2300 	strex	r3, r2, [r1]
 800712a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800712c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1e6      	bne.n	8007100 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	3308      	adds	r3, #8
 8007138:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800713c:	e853 3f00 	ldrex	r3, [r3]
 8007140:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007144:	f023 0301 	bic.w	r3, r3, #1
 8007148:	663b      	str	r3, [r7, #96]	@ 0x60
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	3308      	adds	r3, #8
 8007150:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007152:	643a      	str	r2, [r7, #64]	@ 0x40
 8007154:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007156:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007158:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e5      	bne.n	8007132 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2220      	movs	r2, #32
 800716a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a33      	ldr	r2, [pc, #204]	@ (800724c <UART_RxISR_16BIT+0x1b4>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d01f      	beq.n	80071c4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800718e:	2b00      	cmp	r3, #0
 8007190:	d018      	beq.n	80071c4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007198:	6a3b      	ldr	r3, [r7, #32]
 800719a:	e853 3f00 	ldrex	r3, [r3]
 800719e:	61fb      	str	r3, [r7, #28]
   return(result);
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	461a      	mov	r2, r3
 80071ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071b2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071b8:	e841 2300 	strex	r3, r2, [r1]
 80071bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80071be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d1e6      	bne.n	8007192 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d12e      	bne.n	800722a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	e853 3f00 	ldrex	r3, [r3]
 80071de:	60bb      	str	r3, [r7, #8]
   return(result);
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	f023 0310 	bic.w	r3, r3, #16
 80071e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	461a      	mov	r2, r3
 80071ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071f0:	61bb      	str	r3, [r7, #24]
 80071f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f4:	6979      	ldr	r1, [r7, #20]
 80071f6:	69ba      	ldr	r2, [r7, #24]
 80071f8:	e841 2300 	strex	r3, r2, [r1]
 80071fc:	613b      	str	r3, [r7, #16]
   return(result);
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d1e6      	bne.n	80071d2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	69db      	ldr	r3, [r3, #28]
 800720a:	f003 0310 	and.w	r3, r3, #16
 800720e:	2b10      	cmp	r3, #16
 8007210:	d103      	bne.n	800721a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2210      	movs	r2, #16
 8007218:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007220:	4619      	mov	r1, r3
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f7fe ffd4 	bl	80061d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007228:	e00b      	b.n	8007242 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f7f9 fcfa 	bl	8000c24 <HAL_UART_RxCpltCallback>
}
 8007230:	e007      	b.n	8007242 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	699a      	ldr	r2, [r3, #24]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f042 0208 	orr.w	r2, r2, #8
 8007240:	619a      	str	r2, [r3, #24]
}
 8007242:	bf00      	nop
 8007244:	3770      	adds	r7, #112	@ 0x70
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
 800724a:	bf00      	nop
 800724c:	40008000 	.word	0x40008000

08007250 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b0ac      	sub	sp, #176	@ 0xb0
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800725e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	69db      	ldr	r3, [r3, #28]
 8007268:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007286:	2b22      	cmp	r3, #34	@ 0x22
 8007288:	f040 8183 	bne.w	8007592 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007292:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007296:	e126      	b.n	80074e6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800729e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80072a2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80072a6:	b2d9      	uxtb	r1, r3
 80072a8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80072ac:	b2da      	uxtb	r2, r3
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072b2:	400a      	ands	r2, r1
 80072b4:	b2d2      	uxtb	r2, r2
 80072b6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072bc:	1c5a      	adds	r2, r3, #1
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	3b01      	subs	r3, #1
 80072cc:	b29a      	uxth	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	69db      	ldr	r3, [r3, #28]
 80072da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80072de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072e2:	f003 0307 	and.w	r3, r3, #7
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d053      	beq.n	8007392 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072ee:	f003 0301 	and.w	r3, r3, #1
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d011      	beq.n	800731a <UART_RxISR_8BIT_FIFOEN+0xca>
 80072f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80072fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d00b      	beq.n	800731a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2201      	movs	r2, #1
 8007308:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007310:	f043 0201 	orr.w	r2, r3, #1
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800731a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800731e:	f003 0302 	and.w	r3, r3, #2
 8007322:	2b00      	cmp	r3, #0
 8007324:	d011      	beq.n	800734a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007326:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800732a:	f003 0301 	and.w	r3, r3, #1
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00b      	beq.n	800734a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	2202      	movs	r2, #2
 8007338:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007340:	f043 0204 	orr.w	r2, r3, #4
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800734a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800734e:	f003 0304 	and.w	r3, r3, #4
 8007352:	2b00      	cmp	r3, #0
 8007354:	d011      	beq.n	800737a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007356:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00b      	beq.n	800737a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	2204      	movs	r2, #4
 8007368:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007370:	f043 0202 	orr.w	r2, r3, #2
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007380:	2b00      	cmp	r3, #0
 8007382:	d006      	beq.n	8007392 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f7fe ff19 	bl	80061bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007398:	b29b      	uxth	r3, r3
 800739a:	2b00      	cmp	r3, #0
 800739c:	f040 80a3 	bne.w	80074e6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073a8:	e853 3f00 	ldrex	r3, [r3]
 80073ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80073ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	461a      	mov	r2, r3
 80073be:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80073c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80073c4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80073c8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80073ca:	e841 2300 	strex	r3, r2, [r1]
 80073ce:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80073d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1e4      	bne.n	80073a0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	3308      	adds	r3, #8
 80073dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073e0:	e853 3f00 	ldrex	r3, [r3]
 80073e4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80073e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073ec:	f023 0301 	bic.w	r3, r3, #1
 80073f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	3308      	adds	r3, #8
 80073fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80073fe:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007400:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007402:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007404:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007406:	e841 2300 	strex	r3, r2, [r1]
 800740a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800740c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1e1      	bne.n	80073d6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2220      	movs	r2, #32
 8007416:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2200      	movs	r2, #0
 800741e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a60      	ldr	r2, [pc, #384]	@ (80075ac <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d021      	beq.n	8007474 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d01a      	beq.n	8007474 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007444:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007446:	e853 3f00 	ldrex	r3, [r3]
 800744a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800744c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800744e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007452:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	461a      	mov	r2, r3
 800745c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007460:	657b      	str	r3, [r7, #84]	@ 0x54
 8007462:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007464:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007466:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007468:	e841 2300 	strex	r3, r2, [r1]
 800746c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800746e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007470:	2b00      	cmp	r3, #0
 8007472:	d1e4      	bne.n	800743e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007478:	2b01      	cmp	r3, #1
 800747a:	d130      	bne.n	80074de <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800748a:	e853 3f00 	ldrex	r3, [r3]
 800748e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007492:	f023 0310 	bic.w	r3, r3, #16
 8007496:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	461a      	mov	r2, r3
 80074a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80074a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80074aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074ac:	e841 2300 	strex	r3, r2, [r1]
 80074b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d1e4      	bne.n	8007482 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	69db      	ldr	r3, [r3, #28]
 80074be:	f003 0310 	and.w	r3, r3, #16
 80074c2:	2b10      	cmp	r3, #16
 80074c4:	d103      	bne.n	80074ce <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2210      	movs	r2, #16
 80074cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80074d4:	4619      	mov	r1, r3
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f7fe fe7a 	bl	80061d0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80074dc:	e00e      	b.n	80074fc <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f7f9 fba0 	bl	8000c24 <HAL_UART_RxCpltCallback>
        break;
 80074e4:	e00a      	b.n	80074fc <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80074e6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d006      	beq.n	80074fc <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80074ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074f2:	f003 0320 	and.w	r3, r3, #32
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f47f aece 	bne.w	8007298 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007502:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007506:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800750a:	2b00      	cmp	r3, #0
 800750c:	d049      	beq.n	80075a2 <UART_RxISR_8BIT_FIFOEN+0x352>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007514:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007518:	429a      	cmp	r2, r3
 800751a:	d242      	bcs.n	80075a2 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	3308      	adds	r3, #8
 8007522:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007524:	6a3b      	ldr	r3, [r7, #32]
 8007526:	e853 3f00 	ldrex	r3, [r3]
 800752a:	61fb      	str	r3, [r7, #28]
   return(result);
 800752c:	69fb      	ldr	r3, [r7, #28]
 800752e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007532:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	3308      	adds	r3, #8
 800753c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007540:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007542:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007544:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007546:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007548:	e841 2300 	strex	r3, r2, [r1]
 800754c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800754e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1e3      	bne.n	800751c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a16      	ldr	r2, [pc, #88]	@ (80075b0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007558:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	e853 3f00 	ldrex	r3, [r3]
 8007566:	60bb      	str	r3, [r7, #8]
   return(result);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	f043 0320 	orr.w	r3, r3, #32
 800756e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	461a      	mov	r2, r3
 8007578:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800757c:	61bb      	str	r3, [r7, #24]
 800757e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007580:	6979      	ldr	r1, [r7, #20]
 8007582:	69ba      	ldr	r2, [r7, #24]
 8007584:	e841 2300 	strex	r3, r2, [r1]
 8007588:	613b      	str	r3, [r7, #16]
   return(result);
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d1e4      	bne.n	800755a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007590:	e007      	b.n	80075a2 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	699a      	ldr	r2, [r3, #24]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f042 0208 	orr.w	r2, r2, #8
 80075a0:	619a      	str	r2, [r3, #24]
}
 80075a2:	bf00      	nop
 80075a4:	37b0      	adds	r7, #176	@ 0xb0
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	40008000 	.word	0x40008000
 80075b0:	08006ee1 	.word	0x08006ee1

080075b4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b0ae      	sub	sp, #184	@ 0xb8
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80075c2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	69db      	ldr	r3, [r3, #28]
 80075cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075ea:	2b22      	cmp	r3, #34	@ 0x22
 80075ec:	f040 8187 	bne.w	80078fe <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80075f6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80075fa:	e12a      	b.n	8007852 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007602:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800760a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800760e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007612:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007616:	4013      	ands	r3, r2
 8007618:	b29a      	uxth	r2, r3
 800761a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800761e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007624:	1c9a      	adds	r2, r3, #2
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007630:	b29b      	uxth	r3, r3
 8007632:	3b01      	subs	r3, #1
 8007634:	b29a      	uxth	r2, r3
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007646:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800764a:	f003 0307 	and.w	r3, r3, #7
 800764e:	2b00      	cmp	r3, #0
 8007650:	d053      	beq.n	80076fa <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007652:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007656:	f003 0301 	and.w	r3, r3, #1
 800765a:	2b00      	cmp	r3, #0
 800765c:	d011      	beq.n	8007682 <UART_RxISR_16BIT_FIFOEN+0xce>
 800765e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007666:	2b00      	cmp	r3, #0
 8007668:	d00b      	beq.n	8007682 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2201      	movs	r2, #1
 8007670:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007678:	f043 0201 	orr.w	r2, r3, #1
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007682:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007686:	f003 0302 	and.w	r3, r3, #2
 800768a:	2b00      	cmp	r3, #0
 800768c:	d011      	beq.n	80076b2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800768e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007692:	f003 0301 	and.w	r3, r3, #1
 8007696:	2b00      	cmp	r3, #0
 8007698:	d00b      	beq.n	80076b2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	2202      	movs	r2, #2
 80076a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076a8:	f043 0204 	orr.w	r2, r3, #4
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80076b6:	f003 0304 	and.w	r3, r3, #4
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d011      	beq.n	80076e2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80076be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00b      	beq.n	80076e2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2204      	movs	r2, #4
 80076d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076d8:	f043 0202 	orr.w	r2, r3, #2
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d006      	beq.n	80076fa <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f7fe fd65 	bl	80061bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007700:	b29b      	uxth	r3, r3
 8007702:	2b00      	cmp	r3, #0
 8007704:	f040 80a5 	bne.w	8007852 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007710:	e853 3f00 	ldrex	r3, [r3]
 8007714:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007716:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007718:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800771c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	461a      	mov	r2, r3
 8007726:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800772a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800772e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007730:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007732:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800773c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1e2      	bne.n	8007708 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	3308      	adds	r3, #8
 8007748:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800774c:	e853 3f00 	ldrex	r3, [r3]
 8007750:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007752:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007754:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007758:	f023 0301 	bic.w	r3, r3, #1
 800775c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	3308      	adds	r3, #8
 8007766:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800776a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800776c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007770:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007772:	e841 2300 	strex	r3, r2, [r1]
 8007776:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007778:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1e1      	bne.n	8007742 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2220      	movs	r2, #32
 8007782:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4a60      	ldr	r2, [pc, #384]	@ (8007918 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d021      	beq.n	80077e0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d01a      	beq.n	80077e0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077b2:	e853 3f00 	ldrex	r3, [r3]
 80077b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80077b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80077be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	461a      	mov	r2, r3
 80077c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80077cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077ce:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80077d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077d4:	e841 2300 	strex	r3, r2, [r1]
 80077d8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80077da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d1e4      	bne.n	80077aa <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d130      	bne.n	800784a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077f6:	e853 3f00 	ldrex	r3, [r3]
 80077fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077fe:	f023 0310 	bic.w	r3, r3, #16
 8007802:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	461a      	mov	r2, r3
 800780c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007810:	647b      	str	r3, [r7, #68]	@ 0x44
 8007812:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007814:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007816:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007818:	e841 2300 	strex	r3, r2, [r1]
 800781c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800781e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007820:	2b00      	cmp	r3, #0
 8007822:	d1e4      	bne.n	80077ee <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	69db      	ldr	r3, [r3, #28]
 800782a:	f003 0310 	and.w	r3, r3, #16
 800782e:	2b10      	cmp	r3, #16
 8007830:	d103      	bne.n	800783a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2210      	movs	r2, #16
 8007838:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007840:	4619      	mov	r1, r3
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7fe fcc4 	bl	80061d0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007848:	e00e      	b.n	8007868 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f7f9 f9ea 	bl	8000c24 <HAL_UART_RxCpltCallback>
        break;
 8007850:	e00a      	b.n	8007868 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007852:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007856:	2b00      	cmp	r3, #0
 8007858:	d006      	beq.n	8007868 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800785a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800785e:	f003 0320 	and.w	r3, r3, #32
 8007862:	2b00      	cmp	r3, #0
 8007864:	f47f aeca 	bne.w	80075fc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800786e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007872:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007876:	2b00      	cmp	r3, #0
 8007878:	d049      	beq.n	800790e <UART_RxISR_16BIT_FIFOEN+0x35a>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007880:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007884:	429a      	cmp	r2, r3
 8007886:	d242      	bcs.n	800790e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	3308      	adds	r3, #8
 800788e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007892:	e853 3f00 	ldrex	r3, [r3]
 8007896:	623b      	str	r3, [r7, #32]
   return(result);
 8007898:	6a3b      	ldr	r3, [r7, #32]
 800789a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800789e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	3308      	adds	r3, #8
 80078a8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80078ac:	633a      	str	r2, [r7, #48]	@ 0x30
 80078ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078b4:	e841 2300 	strex	r3, r2, [r1]
 80078b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d1e3      	bne.n	8007888 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a16      	ldr	r2, [pc, #88]	@ (800791c <UART_RxISR_16BIT_FIFOEN+0x368>)
 80078c4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	e853 3f00 	ldrex	r3, [r3]
 80078d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f043 0320 	orr.w	r3, r3, #32
 80078da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	461a      	mov	r2, r3
 80078e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80078e8:	61fb      	str	r3, [r7, #28]
 80078ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ec:	69b9      	ldr	r1, [r7, #24]
 80078ee:	69fa      	ldr	r2, [r7, #28]
 80078f0:	e841 2300 	strex	r3, r2, [r1]
 80078f4:	617b      	str	r3, [r7, #20]
   return(result);
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d1e4      	bne.n	80078c6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80078fc:	e007      	b.n	800790e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	699a      	ldr	r2, [r3, #24]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f042 0208 	orr.w	r2, r2, #8
 800790c:	619a      	str	r2, [r3, #24]
}
 800790e:	bf00      	nop
 8007910:	37b8      	adds	r7, #184	@ 0xb8
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	40008000 	.word	0x40008000
 800791c:	08007099 	.word	0x08007099

08007920 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007928:	bf00      	nop
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr

08007934 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800793c:	bf00      	nop
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800795c:	b480      	push	{r7}
 800795e:	b085      	sub	sp, #20
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800796a:	2b01      	cmp	r3, #1
 800796c:	d101      	bne.n	8007972 <HAL_UARTEx_DisableFifoMode+0x16>
 800796e:	2302      	movs	r3, #2
 8007970:	e027      	b.n	80079c2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2201      	movs	r2, #1
 8007976:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2224      	movs	r2, #36	@ 0x24
 800797e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f022 0201 	bic.w	r2, r2, #1
 8007998:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80079a0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68fa      	ldr	r2, [r7, #12]
 80079ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2220      	movs	r2, #32
 80079b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3714      	adds	r7, #20
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079ce:	b580      	push	{r7, lr}
 80079d0:	b084      	sub	sp, #16
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
 80079d6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d101      	bne.n	80079e6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80079e2:	2302      	movs	r3, #2
 80079e4:	e02d      	b.n	8007a42 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2224      	movs	r2, #36	@ 0x24
 80079f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f022 0201 	bic.w	r2, r2, #1
 8007a0c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	683a      	ldr	r2, [r7, #0]
 8007a1e:	430a      	orrs	r2, r1
 8007a20:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 f850 	bl	8007ac8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2220      	movs	r2, #32
 8007a34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a40:	2300      	movs	r3, #0
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3710      	adds	r7, #16
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}

08007a4a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a4a:	b580      	push	{r7, lr}
 8007a4c:	b084      	sub	sp, #16
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
 8007a52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d101      	bne.n	8007a62 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007a5e:	2302      	movs	r3, #2
 8007a60:	e02d      	b.n	8007abe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2224      	movs	r2, #36	@ 0x24
 8007a6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f022 0201 	bic.w	r2, r2, #1
 8007a88:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 f812 	bl	8007ac8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2220      	movs	r2, #32
 8007ab0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007abc:	2300      	movs	r3, #0
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
	...

08007ac8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d108      	bne.n	8007aea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2201      	movs	r2, #1
 8007adc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007ae8:	e031      	b.n	8007b4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007aea:	2308      	movs	r3, #8
 8007aec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007aee:	2308      	movs	r3, #8
 8007af0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	0e5b      	lsrs	r3, r3, #25
 8007afa:	b2db      	uxtb	r3, r3
 8007afc:	f003 0307 	and.w	r3, r3, #7
 8007b00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	0f5b      	lsrs	r3, r3, #29
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	f003 0307 	and.w	r3, r3, #7
 8007b10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b12:	7bbb      	ldrb	r3, [r7, #14]
 8007b14:	7b3a      	ldrb	r2, [r7, #12]
 8007b16:	4911      	ldr	r1, [pc, #68]	@ (8007b5c <UARTEx_SetNbDataToProcess+0x94>)
 8007b18:	5c8a      	ldrb	r2, [r1, r2]
 8007b1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007b1e:	7b3a      	ldrb	r2, [r7, #12]
 8007b20:	490f      	ldr	r1, [pc, #60]	@ (8007b60 <UARTEx_SetNbDataToProcess+0x98>)
 8007b22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b24:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b28:	b29a      	uxth	r2, r3
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b30:	7bfb      	ldrb	r3, [r7, #15]
 8007b32:	7b7a      	ldrb	r2, [r7, #13]
 8007b34:	4909      	ldr	r1, [pc, #36]	@ (8007b5c <UARTEx_SetNbDataToProcess+0x94>)
 8007b36:	5c8a      	ldrb	r2, [r1, r2]
 8007b38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007b3c:	7b7a      	ldrb	r2, [r7, #13]
 8007b3e:	4908      	ldr	r1, [pc, #32]	@ (8007b60 <UARTEx_SetNbDataToProcess+0x98>)
 8007b40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b42:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b46:	b29a      	uxth	r2, r3
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007b4e:	bf00      	nop
 8007b50:	3714      	adds	r7, #20
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	080085fc 	.word	0x080085fc
 8007b60:	08008604 	.word	0x08008604

08007b64 <sniprintf>:
 8007b64:	b40c      	push	{r2, r3}
 8007b66:	b530      	push	{r4, r5, lr}
 8007b68:	4b18      	ldr	r3, [pc, #96]	@ (8007bcc <sniprintf+0x68>)
 8007b6a:	1e0c      	subs	r4, r1, #0
 8007b6c:	681d      	ldr	r5, [r3, #0]
 8007b6e:	b09d      	sub	sp, #116	@ 0x74
 8007b70:	da08      	bge.n	8007b84 <sniprintf+0x20>
 8007b72:	238b      	movs	r3, #139	@ 0x8b
 8007b74:	602b      	str	r3, [r5, #0]
 8007b76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007b7a:	b01d      	add	sp, #116	@ 0x74
 8007b7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b80:	b002      	add	sp, #8
 8007b82:	4770      	bx	lr
 8007b84:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007b88:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007b8c:	f04f 0300 	mov.w	r3, #0
 8007b90:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007b92:	bf14      	ite	ne
 8007b94:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007b98:	4623      	moveq	r3, r4
 8007b9a:	9304      	str	r3, [sp, #16]
 8007b9c:	9307      	str	r3, [sp, #28]
 8007b9e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007ba2:	9002      	str	r0, [sp, #8]
 8007ba4:	9006      	str	r0, [sp, #24]
 8007ba6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007baa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007bac:	ab21      	add	r3, sp, #132	@ 0x84
 8007bae:	a902      	add	r1, sp, #8
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	9301      	str	r3, [sp, #4]
 8007bb4:	f000 f994 	bl	8007ee0 <_svfiprintf_r>
 8007bb8:	1c43      	adds	r3, r0, #1
 8007bba:	bfbc      	itt	lt
 8007bbc:	238b      	movlt	r3, #139	@ 0x8b
 8007bbe:	602b      	strlt	r3, [r5, #0]
 8007bc0:	2c00      	cmp	r4, #0
 8007bc2:	d0da      	beq.n	8007b7a <sniprintf+0x16>
 8007bc4:	9b02      	ldr	r3, [sp, #8]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	701a      	strb	r2, [r3, #0]
 8007bca:	e7d6      	b.n	8007b7a <sniprintf+0x16>
 8007bcc:	2000000c 	.word	0x2000000c

08007bd0 <memset>:
 8007bd0:	4402      	add	r2, r0
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d100      	bne.n	8007bda <memset+0xa>
 8007bd8:	4770      	bx	lr
 8007bda:	f803 1b01 	strb.w	r1, [r3], #1
 8007bde:	e7f9      	b.n	8007bd4 <memset+0x4>

08007be0 <__errno>:
 8007be0:	4b01      	ldr	r3, [pc, #4]	@ (8007be8 <__errno+0x8>)
 8007be2:	6818      	ldr	r0, [r3, #0]
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop
 8007be8:	2000000c 	.word	0x2000000c

08007bec <__libc_init_array>:
 8007bec:	b570      	push	{r4, r5, r6, lr}
 8007bee:	4d0d      	ldr	r5, [pc, #52]	@ (8007c24 <__libc_init_array+0x38>)
 8007bf0:	4c0d      	ldr	r4, [pc, #52]	@ (8007c28 <__libc_init_array+0x3c>)
 8007bf2:	1b64      	subs	r4, r4, r5
 8007bf4:	10a4      	asrs	r4, r4, #2
 8007bf6:	2600      	movs	r6, #0
 8007bf8:	42a6      	cmp	r6, r4
 8007bfa:	d109      	bne.n	8007c10 <__libc_init_array+0x24>
 8007bfc:	4d0b      	ldr	r5, [pc, #44]	@ (8007c2c <__libc_init_array+0x40>)
 8007bfe:	4c0c      	ldr	r4, [pc, #48]	@ (8007c30 <__libc_init_array+0x44>)
 8007c00:	f000 fc64 	bl	80084cc <_init>
 8007c04:	1b64      	subs	r4, r4, r5
 8007c06:	10a4      	asrs	r4, r4, #2
 8007c08:	2600      	movs	r6, #0
 8007c0a:	42a6      	cmp	r6, r4
 8007c0c:	d105      	bne.n	8007c1a <__libc_init_array+0x2e>
 8007c0e:	bd70      	pop	{r4, r5, r6, pc}
 8007c10:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c14:	4798      	blx	r3
 8007c16:	3601      	adds	r6, #1
 8007c18:	e7ee      	b.n	8007bf8 <__libc_init_array+0xc>
 8007c1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c1e:	4798      	blx	r3
 8007c20:	3601      	adds	r6, #1
 8007c22:	e7f2      	b.n	8007c0a <__libc_init_array+0x1e>
 8007c24:	08008648 	.word	0x08008648
 8007c28:	08008648 	.word	0x08008648
 8007c2c:	08008648 	.word	0x08008648
 8007c30:	0800864c 	.word	0x0800864c

08007c34 <__retarget_lock_acquire_recursive>:
 8007c34:	4770      	bx	lr

08007c36 <__retarget_lock_release_recursive>:
 8007c36:	4770      	bx	lr

08007c38 <_free_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	4605      	mov	r5, r0
 8007c3c:	2900      	cmp	r1, #0
 8007c3e:	d041      	beq.n	8007cc4 <_free_r+0x8c>
 8007c40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c44:	1f0c      	subs	r4, r1, #4
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	bfb8      	it	lt
 8007c4a:	18e4      	addlt	r4, r4, r3
 8007c4c:	f000 f8e0 	bl	8007e10 <__malloc_lock>
 8007c50:	4a1d      	ldr	r2, [pc, #116]	@ (8007cc8 <_free_r+0x90>)
 8007c52:	6813      	ldr	r3, [r2, #0]
 8007c54:	b933      	cbnz	r3, 8007c64 <_free_r+0x2c>
 8007c56:	6063      	str	r3, [r4, #4]
 8007c58:	6014      	str	r4, [r2, #0]
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c60:	f000 b8dc 	b.w	8007e1c <__malloc_unlock>
 8007c64:	42a3      	cmp	r3, r4
 8007c66:	d908      	bls.n	8007c7a <_free_r+0x42>
 8007c68:	6820      	ldr	r0, [r4, #0]
 8007c6a:	1821      	adds	r1, r4, r0
 8007c6c:	428b      	cmp	r3, r1
 8007c6e:	bf01      	itttt	eq
 8007c70:	6819      	ldreq	r1, [r3, #0]
 8007c72:	685b      	ldreq	r3, [r3, #4]
 8007c74:	1809      	addeq	r1, r1, r0
 8007c76:	6021      	streq	r1, [r4, #0]
 8007c78:	e7ed      	b.n	8007c56 <_free_r+0x1e>
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	b10b      	cbz	r3, 8007c84 <_free_r+0x4c>
 8007c80:	42a3      	cmp	r3, r4
 8007c82:	d9fa      	bls.n	8007c7a <_free_r+0x42>
 8007c84:	6811      	ldr	r1, [r2, #0]
 8007c86:	1850      	adds	r0, r2, r1
 8007c88:	42a0      	cmp	r0, r4
 8007c8a:	d10b      	bne.n	8007ca4 <_free_r+0x6c>
 8007c8c:	6820      	ldr	r0, [r4, #0]
 8007c8e:	4401      	add	r1, r0
 8007c90:	1850      	adds	r0, r2, r1
 8007c92:	4283      	cmp	r3, r0
 8007c94:	6011      	str	r1, [r2, #0]
 8007c96:	d1e0      	bne.n	8007c5a <_free_r+0x22>
 8007c98:	6818      	ldr	r0, [r3, #0]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	6053      	str	r3, [r2, #4]
 8007c9e:	4408      	add	r0, r1
 8007ca0:	6010      	str	r0, [r2, #0]
 8007ca2:	e7da      	b.n	8007c5a <_free_r+0x22>
 8007ca4:	d902      	bls.n	8007cac <_free_r+0x74>
 8007ca6:	230c      	movs	r3, #12
 8007ca8:	602b      	str	r3, [r5, #0]
 8007caa:	e7d6      	b.n	8007c5a <_free_r+0x22>
 8007cac:	6820      	ldr	r0, [r4, #0]
 8007cae:	1821      	adds	r1, r4, r0
 8007cb0:	428b      	cmp	r3, r1
 8007cb2:	bf04      	itt	eq
 8007cb4:	6819      	ldreq	r1, [r3, #0]
 8007cb6:	685b      	ldreq	r3, [r3, #4]
 8007cb8:	6063      	str	r3, [r4, #4]
 8007cba:	bf04      	itt	eq
 8007cbc:	1809      	addeq	r1, r1, r0
 8007cbe:	6021      	streq	r1, [r4, #0]
 8007cc0:	6054      	str	r4, [r2, #4]
 8007cc2:	e7ca      	b.n	8007c5a <_free_r+0x22>
 8007cc4:	bd38      	pop	{r3, r4, r5, pc}
 8007cc6:	bf00      	nop
 8007cc8:	20000840 	.word	0x20000840

08007ccc <sbrk_aligned>:
 8007ccc:	b570      	push	{r4, r5, r6, lr}
 8007cce:	4e0f      	ldr	r6, [pc, #60]	@ (8007d0c <sbrk_aligned+0x40>)
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	6831      	ldr	r1, [r6, #0]
 8007cd4:	4605      	mov	r5, r0
 8007cd6:	b911      	cbnz	r1, 8007cde <sbrk_aligned+0x12>
 8007cd8:	f000 fba4 	bl	8008424 <_sbrk_r>
 8007cdc:	6030      	str	r0, [r6, #0]
 8007cde:	4621      	mov	r1, r4
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	f000 fb9f 	bl	8008424 <_sbrk_r>
 8007ce6:	1c43      	adds	r3, r0, #1
 8007ce8:	d103      	bne.n	8007cf2 <sbrk_aligned+0x26>
 8007cea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007cee:	4620      	mov	r0, r4
 8007cf0:	bd70      	pop	{r4, r5, r6, pc}
 8007cf2:	1cc4      	adds	r4, r0, #3
 8007cf4:	f024 0403 	bic.w	r4, r4, #3
 8007cf8:	42a0      	cmp	r0, r4
 8007cfa:	d0f8      	beq.n	8007cee <sbrk_aligned+0x22>
 8007cfc:	1a21      	subs	r1, r4, r0
 8007cfe:	4628      	mov	r0, r5
 8007d00:	f000 fb90 	bl	8008424 <_sbrk_r>
 8007d04:	3001      	adds	r0, #1
 8007d06:	d1f2      	bne.n	8007cee <sbrk_aligned+0x22>
 8007d08:	e7ef      	b.n	8007cea <sbrk_aligned+0x1e>
 8007d0a:	bf00      	nop
 8007d0c:	2000083c 	.word	0x2000083c

08007d10 <_malloc_r>:
 8007d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d14:	1ccd      	adds	r5, r1, #3
 8007d16:	f025 0503 	bic.w	r5, r5, #3
 8007d1a:	3508      	adds	r5, #8
 8007d1c:	2d0c      	cmp	r5, #12
 8007d1e:	bf38      	it	cc
 8007d20:	250c      	movcc	r5, #12
 8007d22:	2d00      	cmp	r5, #0
 8007d24:	4606      	mov	r6, r0
 8007d26:	db01      	blt.n	8007d2c <_malloc_r+0x1c>
 8007d28:	42a9      	cmp	r1, r5
 8007d2a:	d904      	bls.n	8007d36 <_malloc_r+0x26>
 8007d2c:	230c      	movs	r3, #12
 8007d2e:	6033      	str	r3, [r6, #0]
 8007d30:	2000      	movs	r0, #0
 8007d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e0c <_malloc_r+0xfc>
 8007d3a:	f000 f869 	bl	8007e10 <__malloc_lock>
 8007d3e:	f8d8 3000 	ldr.w	r3, [r8]
 8007d42:	461c      	mov	r4, r3
 8007d44:	bb44      	cbnz	r4, 8007d98 <_malloc_r+0x88>
 8007d46:	4629      	mov	r1, r5
 8007d48:	4630      	mov	r0, r6
 8007d4a:	f7ff ffbf 	bl	8007ccc <sbrk_aligned>
 8007d4e:	1c43      	adds	r3, r0, #1
 8007d50:	4604      	mov	r4, r0
 8007d52:	d158      	bne.n	8007e06 <_malloc_r+0xf6>
 8007d54:	f8d8 4000 	ldr.w	r4, [r8]
 8007d58:	4627      	mov	r7, r4
 8007d5a:	2f00      	cmp	r7, #0
 8007d5c:	d143      	bne.n	8007de6 <_malloc_r+0xd6>
 8007d5e:	2c00      	cmp	r4, #0
 8007d60:	d04b      	beq.n	8007dfa <_malloc_r+0xea>
 8007d62:	6823      	ldr	r3, [r4, #0]
 8007d64:	4639      	mov	r1, r7
 8007d66:	4630      	mov	r0, r6
 8007d68:	eb04 0903 	add.w	r9, r4, r3
 8007d6c:	f000 fb5a 	bl	8008424 <_sbrk_r>
 8007d70:	4581      	cmp	r9, r0
 8007d72:	d142      	bne.n	8007dfa <_malloc_r+0xea>
 8007d74:	6821      	ldr	r1, [r4, #0]
 8007d76:	1a6d      	subs	r5, r5, r1
 8007d78:	4629      	mov	r1, r5
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	f7ff ffa6 	bl	8007ccc <sbrk_aligned>
 8007d80:	3001      	adds	r0, #1
 8007d82:	d03a      	beq.n	8007dfa <_malloc_r+0xea>
 8007d84:	6823      	ldr	r3, [r4, #0]
 8007d86:	442b      	add	r3, r5
 8007d88:	6023      	str	r3, [r4, #0]
 8007d8a:	f8d8 3000 	ldr.w	r3, [r8]
 8007d8e:	685a      	ldr	r2, [r3, #4]
 8007d90:	bb62      	cbnz	r2, 8007dec <_malloc_r+0xdc>
 8007d92:	f8c8 7000 	str.w	r7, [r8]
 8007d96:	e00f      	b.n	8007db8 <_malloc_r+0xa8>
 8007d98:	6822      	ldr	r2, [r4, #0]
 8007d9a:	1b52      	subs	r2, r2, r5
 8007d9c:	d420      	bmi.n	8007de0 <_malloc_r+0xd0>
 8007d9e:	2a0b      	cmp	r2, #11
 8007da0:	d917      	bls.n	8007dd2 <_malloc_r+0xc2>
 8007da2:	1961      	adds	r1, r4, r5
 8007da4:	42a3      	cmp	r3, r4
 8007da6:	6025      	str	r5, [r4, #0]
 8007da8:	bf18      	it	ne
 8007daa:	6059      	strne	r1, [r3, #4]
 8007dac:	6863      	ldr	r3, [r4, #4]
 8007dae:	bf08      	it	eq
 8007db0:	f8c8 1000 	streq.w	r1, [r8]
 8007db4:	5162      	str	r2, [r4, r5]
 8007db6:	604b      	str	r3, [r1, #4]
 8007db8:	4630      	mov	r0, r6
 8007dba:	f000 f82f 	bl	8007e1c <__malloc_unlock>
 8007dbe:	f104 000b 	add.w	r0, r4, #11
 8007dc2:	1d23      	adds	r3, r4, #4
 8007dc4:	f020 0007 	bic.w	r0, r0, #7
 8007dc8:	1ac2      	subs	r2, r0, r3
 8007dca:	bf1c      	itt	ne
 8007dcc:	1a1b      	subne	r3, r3, r0
 8007dce:	50a3      	strne	r3, [r4, r2]
 8007dd0:	e7af      	b.n	8007d32 <_malloc_r+0x22>
 8007dd2:	6862      	ldr	r2, [r4, #4]
 8007dd4:	42a3      	cmp	r3, r4
 8007dd6:	bf0c      	ite	eq
 8007dd8:	f8c8 2000 	streq.w	r2, [r8]
 8007ddc:	605a      	strne	r2, [r3, #4]
 8007dde:	e7eb      	b.n	8007db8 <_malloc_r+0xa8>
 8007de0:	4623      	mov	r3, r4
 8007de2:	6864      	ldr	r4, [r4, #4]
 8007de4:	e7ae      	b.n	8007d44 <_malloc_r+0x34>
 8007de6:	463c      	mov	r4, r7
 8007de8:	687f      	ldr	r7, [r7, #4]
 8007dea:	e7b6      	b.n	8007d5a <_malloc_r+0x4a>
 8007dec:	461a      	mov	r2, r3
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	42a3      	cmp	r3, r4
 8007df2:	d1fb      	bne.n	8007dec <_malloc_r+0xdc>
 8007df4:	2300      	movs	r3, #0
 8007df6:	6053      	str	r3, [r2, #4]
 8007df8:	e7de      	b.n	8007db8 <_malloc_r+0xa8>
 8007dfa:	230c      	movs	r3, #12
 8007dfc:	6033      	str	r3, [r6, #0]
 8007dfe:	4630      	mov	r0, r6
 8007e00:	f000 f80c 	bl	8007e1c <__malloc_unlock>
 8007e04:	e794      	b.n	8007d30 <_malloc_r+0x20>
 8007e06:	6005      	str	r5, [r0, #0]
 8007e08:	e7d6      	b.n	8007db8 <_malloc_r+0xa8>
 8007e0a:	bf00      	nop
 8007e0c:	20000840 	.word	0x20000840

08007e10 <__malloc_lock>:
 8007e10:	4801      	ldr	r0, [pc, #4]	@ (8007e18 <__malloc_lock+0x8>)
 8007e12:	f7ff bf0f 	b.w	8007c34 <__retarget_lock_acquire_recursive>
 8007e16:	bf00      	nop
 8007e18:	20000838 	.word	0x20000838

08007e1c <__malloc_unlock>:
 8007e1c:	4801      	ldr	r0, [pc, #4]	@ (8007e24 <__malloc_unlock+0x8>)
 8007e1e:	f7ff bf0a 	b.w	8007c36 <__retarget_lock_release_recursive>
 8007e22:	bf00      	nop
 8007e24:	20000838 	.word	0x20000838

08007e28 <__ssputs_r>:
 8007e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e2c:	688e      	ldr	r6, [r1, #8]
 8007e2e:	461f      	mov	r7, r3
 8007e30:	42be      	cmp	r6, r7
 8007e32:	680b      	ldr	r3, [r1, #0]
 8007e34:	4682      	mov	sl, r0
 8007e36:	460c      	mov	r4, r1
 8007e38:	4690      	mov	r8, r2
 8007e3a:	d82d      	bhi.n	8007e98 <__ssputs_r+0x70>
 8007e3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e44:	d026      	beq.n	8007e94 <__ssputs_r+0x6c>
 8007e46:	6965      	ldr	r5, [r4, #20]
 8007e48:	6909      	ldr	r1, [r1, #16]
 8007e4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e4e:	eba3 0901 	sub.w	r9, r3, r1
 8007e52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e56:	1c7b      	adds	r3, r7, #1
 8007e58:	444b      	add	r3, r9
 8007e5a:	106d      	asrs	r5, r5, #1
 8007e5c:	429d      	cmp	r5, r3
 8007e5e:	bf38      	it	cc
 8007e60:	461d      	movcc	r5, r3
 8007e62:	0553      	lsls	r3, r2, #21
 8007e64:	d527      	bpl.n	8007eb6 <__ssputs_r+0x8e>
 8007e66:	4629      	mov	r1, r5
 8007e68:	f7ff ff52 	bl	8007d10 <_malloc_r>
 8007e6c:	4606      	mov	r6, r0
 8007e6e:	b360      	cbz	r0, 8007eca <__ssputs_r+0xa2>
 8007e70:	6921      	ldr	r1, [r4, #16]
 8007e72:	464a      	mov	r2, r9
 8007e74:	f000 fae6 	bl	8008444 <memcpy>
 8007e78:	89a3      	ldrh	r3, [r4, #12]
 8007e7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e82:	81a3      	strh	r3, [r4, #12]
 8007e84:	6126      	str	r6, [r4, #16]
 8007e86:	6165      	str	r5, [r4, #20]
 8007e88:	444e      	add	r6, r9
 8007e8a:	eba5 0509 	sub.w	r5, r5, r9
 8007e8e:	6026      	str	r6, [r4, #0]
 8007e90:	60a5      	str	r5, [r4, #8]
 8007e92:	463e      	mov	r6, r7
 8007e94:	42be      	cmp	r6, r7
 8007e96:	d900      	bls.n	8007e9a <__ssputs_r+0x72>
 8007e98:	463e      	mov	r6, r7
 8007e9a:	6820      	ldr	r0, [r4, #0]
 8007e9c:	4632      	mov	r2, r6
 8007e9e:	4641      	mov	r1, r8
 8007ea0:	f000 faa6 	bl	80083f0 <memmove>
 8007ea4:	68a3      	ldr	r3, [r4, #8]
 8007ea6:	1b9b      	subs	r3, r3, r6
 8007ea8:	60a3      	str	r3, [r4, #8]
 8007eaa:	6823      	ldr	r3, [r4, #0]
 8007eac:	4433      	add	r3, r6
 8007eae:	6023      	str	r3, [r4, #0]
 8007eb0:	2000      	movs	r0, #0
 8007eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eb6:	462a      	mov	r2, r5
 8007eb8:	f000 fad2 	bl	8008460 <_realloc_r>
 8007ebc:	4606      	mov	r6, r0
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	d1e0      	bne.n	8007e84 <__ssputs_r+0x5c>
 8007ec2:	6921      	ldr	r1, [r4, #16]
 8007ec4:	4650      	mov	r0, sl
 8007ec6:	f7ff feb7 	bl	8007c38 <_free_r>
 8007eca:	230c      	movs	r3, #12
 8007ecc:	f8ca 3000 	str.w	r3, [sl]
 8007ed0:	89a3      	ldrh	r3, [r4, #12]
 8007ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ed6:	81a3      	strh	r3, [r4, #12]
 8007ed8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007edc:	e7e9      	b.n	8007eb2 <__ssputs_r+0x8a>
	...

08007ee0 <_svfiprintf_r>:
 8007ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ee4:	4698      	mov	r8, r3
 8007ee6:	898b      	ldrh	r3, [r1, #12]
 8007ee8:	061b      	lsls	r3, r3, #24
 8007eea:	b09d      	sub	sp, #116	@ 0x74
 8007eec:	4607      	mov	r7, r0
 8007eee:	460d      	mov	r5, r1
 8007ef0:	4614      	mov	r4, r2
 8007ef2:	d510      	bpl.n	8007f16 <_svfiprintf_r+0x36>
 8007ef4:	690b      	ldr	r3, [r1, #16]
 8007ef6:	b973      	cbnz	r3, 8007f16 <_svfiprintf_r+0x36>
 8007ef8:	2140      	movs	r1, #64	@ 0x40
 8007efa:	f7ff ff09 	bl	8007d10 <_malloc_r>
 8007efe:	6028      	str	r0, [r5, #0]
 8007f00:	6128      	str	r0, [r5, #16]
 8007f02:	b930      	cbnz	r0, 8007f12 <_svfiprintf_r+0x32>
 8007f04:	230c      	movs	r3, #12
 8007f06:	603b      	str	r3, [r7, #0]
 8007f08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f0c:	b01d      	add	sp, #116	@ 0x74
 8007f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f12:	2340      	movs	r3, #64	@ 0x40
 8007f14:	616b      	str	r3, [r5, #20]
 8007f16:	2300      	movs	r3, #0
 8007f18:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f1a:	2320      	movs	r3, #32
 8007f1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f20:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f24:	2330      	movs	r3, #48	@ 0x30
 8007f26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80080c4 <_svfiprintf_r+0x1e4>
 8007f2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f2e:	f04f 0901 	mov.w	r9, #1
 8007f32:	4623      	mov	r3, r4
 8007f34:	469a      	mov	sl, r3
 8007f36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f3a:	b10a      	cbz	r2, 8007f40 <_svfiprintf_r+0x60>
 8007f3c:	2a25      	cmp	r2, #37	@ 0x25
 8007f3e:	d1f9      	bne.n	8007f34 <_svfiprintf_r+0x54>
 8007f40:	ebba 0b04 	subs.w	fp, sl, r4
 8007f44:	d00b      	beq.n	8007f5e <_svfiprintf_r+0x7e>
 8007f46:	465b      	mov	r3, fp
 8007f48:	4622      	mov	r2, r4
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	4638      	mov	r0, r7
 8007f4e:	f7ff ff6b 	bl	8007e28 <__ssputs_r>
 8007f52:	3001      	adds	r0, #1
 8007f54:	f000 80a7 	beq.w	80080a6 <_svfiprintf_r+0x1c6>
 8007f58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f5a:	445a      	add	r2, fp
 8007f5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f5e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f000 809f 	beq.w	80080a6 <_svfiprintf_r+0x1c6>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f72:	f10a 0a01 	add.w	sl, sl, #1
 8007f76:	9304      	str	r3, [sp, #16]
 8007f78:	9307      	str	r3, [sp, #28]
 8007f7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f7e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f80:	4654      	mov	r4, sl
 8007f82:	2205      	movs	r2, #5
 8007f84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f88:	484e      	ldr	r0, [pc, #312]	@ (80080c4 <_svfiprintf_r+0x1e4>)
 8007f8a:	f7f8 f959 	bl	8000240 <memchr>
 8007f8e:	9a04      	ldr	r2, [sp, #16]
 8007f90:	b9d8      	cbnz	r0, 8007fca <_svfiprintf_r+0xea>
 8007f92:	06d0      	lsls	r0, r2, #27
 8007f94:	bf44      	itt	mi
 8007f96:	2320      	movmi	r3, #32
 8007f98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f9c:	0711      	lsls	r1, r2, #28
 8007f9e:	bf44      	itt	mi
 8007fa0:	232b      	movmi	r3, #43	@ 0x2b
 8007fa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fa6:	f89a 3000 	ldrb.w	r3, [sl]
 8007faa:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fac:	d015      	beq.n	8007fda <_svfiprintf_r+0xfa>
 8007fae:	9a07      	ldr	r2, [sp, #28]
 8007fb0:	4654      	mov	r4, sl
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	f04f 0c0a 	mov.w	ip, #10
 8007fb8:	4621      	mov	r1, r4
 8007fba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fbe:	3b30      	subs	r3, #48	@ 0x30
 8007fc0:	2b09      	cmp	r3, #9
 8007fc2:	d94b      	bls.n	800805c <_svfiprintf_r+0x17c>
 8007fc4:	b1b0      	cbz	r0, 8007ff4 <_svfiprintf_r+0x114>
 8007fc6:	9207      	str	r2, [sp, #28]
 8007fc8:	e014      	b.n	8007ff4 <_svfiprintf_r+0x114>
 8007fca:	eba0 0308 	sub.w	r3, r0, r8
 8007fce:	fa09 f303 	lsl.w	r3, r9, r3
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	9304      	str	r3, [sp, #16]
 8007fd6:	46a2      	mov	sl, r4
 8007fd8:	e7d2      	b.n	8007f80 <_svfiprintf_r+0xa0>
 8007fda:	9b03      	ldr	r3, [sp, #12]
 8007fdc:	1d19      	adds	r1, r3, #4
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	9103      	str	r1, [sp, #12]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	bfbb      	ittet	lt
 8007fe6:	425b      	neglt	r3, r3
 8007fe8:	f042 0202 	orrlt.w	r2, r2, #2
 8007fec:	9307      	strge	r3, [sp, #28]
 8007fee:	9307      	strlt	r3, [sp, #28]
 8007ff0:	bfb8      	it	lt
 8007ff2:	9204      	strlt	r2, [sp, #16]
 8007ff4:	7823      	ldrb	r3, [r4, #0]
 8007ff6:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ff8:	d10a      	bne.n	8008010 <_svfiprintf_r+0x130>
 8007ffa:	7863      	ldrb	r3, [r4, #1]
 8007ffc:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ffe:	d132      	bne.n	8008066 <_svfiprintf_r+0x186>
 8008000:	9b03      	ldr	r3, [sp, #12]
 8008002:	1d1a      	adds	r2, r3, #4
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	9203      	str	r2, [sp, #12]
 8008008:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800800c:	3402      	adds	r4, #2
 800800e:	9305      	str	r3, [sp, #20]
 8008010:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80080d4 <_svfiprintf_r+0x1f4>
 8008014:	7821      	ldrb	r1, [r4, #0]
 8008016:	2203      	movs	r2, #3
 8008018:	4650      	mov	r0, sl
 800801a:	f7f8 f911 	bl	8000240 <memchr>
 800801e:	b138      	cbz	r0, 8008030 <_svfiprintf_r+0x150>
 8008020:	9b04      	ldr	r3, [sp, #16]
 8008022:	eba0 000a 	sub.w	r0, r0, sl
 8008026:	2240      	movs	r2, #64	@ 0x40
 8008028:	4082      	lsls	r2, r0
 800802a:	4313      	orrs	r3, r2
 800802c:	3401      	adds	r4, #1
 800802e:	9304      	str	r3, [sp, #16]
 8008030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008034:	4824      	ldr	r0, [pc, #144]	@ (80080c8 <_svfiprintf_r+0x1e8>)
 8008036:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800803a:	2206      	movs	r2, #6
 800803c:	f7f8 f900 	bl	8000240 <memchr>
 8008040:	2800      	cmp	r0, #0
 8008042:	d036      	beq.n	80080b2 <_svfiprintf_r+0x1d2>
 8008044:	4b21      	ldr	r3, [pc, #132]	@ (80080cc <_svfiprintf_r+0x1ec>)
 8008046:	bb1b      	cbnz	r3, 8008090 <_svfiprintf_r+0x1b0>
 8008048:	9b03      	ldr	r3, [sp, #12]
 800804a:	3307      	adds	r3, #7
 800804c:	f023 0307 	bic.w	r3, r3, #7
 8008050:	3308      	adds	r3, #8
 8008052:	9303      	str	r3, [sp, #12]
 8008054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008056:	4433      	add	r3, r6
 8008058:	9309      	str	r3, [sp, #36]	@ 0x24
 800805a:	e76a      	b.n	8007f32 <_svfiprintf_r+0x52>
 800805c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008060:	460c      	mov	r4, r1
 8008062:	2001      	movs	r0, #1
 8008064:	e7a8      	b.n	8007fb8 <_svfiprintf_r+0xd8>
 8008066:	2300      	movs	r3, #0
 8008068:	3401      	adds	r4, #1
 800806a:	9305      	str	r3, [sp, #20]
 800806c:	4619      	mov	r1, r3
 800806e:	f04f 0c0a 	mov.w	ip, #10
 8008072:	4620      	mov	r0, r4
 8008074:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008078:	3a30      	subs	r2, #48	@ 0x30
 800807a:	2a09      	cmp	r2, #9
 800807c:	d903      	bls.n	8008086 <_svfiprintf_r+0x1a6>
 800807e:	2b00      	cmp	r3, #0
 8008080:	d0c6      	beq.n	8008010 <_svfiprintf_r+0x130>
 8008082:	9105      	str	r1, [sp, #20]
 8008084:	e7c4      	b.n	8008010 <_svfiprintf_r+0x130>
 8008086:	fb0c 2101 	mla	r1, ip, r1, r2
 800808a:	4604      	mov	r4, r0
 800808c:	2301      	movs	r3, #1
 800808e:	e7f0      	b.n	8008072 <_svfiprintf_r+0x192>
 8008090:	ab03      	add	r3, sp, #12
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	462a      	mov	r2, r5
 8008096:	4b0e      	ldr	r3, [pc, #56]	@ (80080d0 <_svfiprintf_r+0x1f0>)
 8008098:	a904      	add	r1, sp, #16
 800809a:	4638      	mov	r0, r7
 800809c:	f3af 8000 	nop.w
 80080a0:	1c42      	adds	r2, r0, #1
 80080a2:	4606      	mov	r6, r0
 80080a4:	d1d6      	bne.n	8008054 <_svfiprintf_r+0x174>
 80080a6:	89ab      	ldrh	r3, [r5, #12]
 80080a8:	065b      	lsls	r3, r3, #25
 80080aa:	f53f af2d 	bmi.w	8007f08 <_svfiprintf_r+0x28>
 80080ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080b0:	e72c      	b.n	8007f0c <_svfiprintf_r+0x2c>
 80080b2:	ab03      	add	r3, sp, #12
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	462a      	mov	r2, r5
 80080b8:	4b05      	ldr	r3, [pc, #20]	@ (80080d0 <_svfiprintf_r+0x1f0>)
 80080ba:	a904      	add	r1, sp, #16
 80080bc:	4638      	mov	r0, r7
 80080be:	f000 f879 	bl	80081b4 <_printf_i>
 80080c2:	e7ed      	b.n	80080a0 <_svfiprintf_r+0x1c0>
 80080c4:	0800860c 	.word	0x0800860c
 80080c8:	08008616 	.word	0x08008616
 80080cc:	00000000 	.word	0x00000000
 80080d0:	08007e29 	.word	0x08007e29
 80080d4:	08008612 	.word	0x08008612

080080d8 <_printf_common>:
 80080d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080dc:	4616      	mov	r6, r2
 80080de:	4698      	mov	r8, r3
 80080e0:	688a      	ldr	r2, [r1, #8]
 80080e2:	690b      	ldr	r3, [r1, #16]
 80080e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80080e8:	4293      	cmp	r3, r2
 80080ea:	bfb8      	it	lt
 80080ec:	4613      	movlt	r3, r2
 80080ee:	6033      	str	r3, [r6, #0]
 80080f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80080f4:	4607      	mov	r7, r0
 80080f6:	460c      	mov	r4, r1
 80080f8:	b10a      	cbz	r2, 80080fe <_printf_common+0x26>
 80080fa:	3301      	adds	r3, #1
 80080fc:	6033      	str	r3, [r6, #0]
 80080fe:	6823      	ldr	r3, [r4, #0]
 8008100:	0699      	lsls	r1, r3, #26
 8008102:	bf42      	ittt	mi
 8008104:	6833      	ldrmi	r3, [r6, #0]
 8008106:	3302      	addmi	r3, #2
 8008108:	6033      	strmi	r3, [r6, #0]
 800810a:	6825      	ldr	r5, [r4, #0]
 800810c:	f015 0506 	ands.w	r5, r5, #6
 8008110:	d106      	bne.n	8008120 <_printf_common+0x48>
 8008112:	f104 0a19 	add.w	sl, r4, #25
 8008116:	68e3      	ldr	r3, [r4, #12]
 8008118:	6832      	ldr	r2, [r6, #0]
 800811a:	1a9b      	subs	r3, r3, r2
 800811c:	42ab      	cmp	r3, r5
 800811e:	dc26      	bgt.n	800816e <_printf_common+0x96>
 8008120:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008124:	6822      	ldr	r2, [r4, #0]
 8008126:	3b00      	subs	r3, #0
 8008128:	bf18      	it	ne
 800812a:	2301      	movne	r3, #1
 800812c:	0692      	lsls	r2, r2, #26
 800812e:	d42b      	bmi.n	8008188 <_printf_common+0xb0>
 8008130:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008134:	4641      	mov	r1, r8
 8008136:	4638      	mov	r0, r7
 8008138:	47c8      	blx	r9
 800813a:	3001      	adds	r0, #1
 800813c:	d01e      	beq.n	800817c <_printf_common+0xa4>
 800813e:	6823      	ldr	r3, [r4, #0]
 8008140:	6922      	ldr	r2, [r4, #16]
 8008142:	f003 0306 	and.w	r3, r3, #6
 8008146:	2b04      	cmp	r3, #4
 8008148:	bf02      	ittt	eq
 800814a:	68e5      	ldreq	r5, [r4, #12]
 800814c:	6833      	ldreq	r3, [r6, #0]
 800814e:	1aed      	subeq	r5, r5, r3
 8008150:	68a3      	ldr	r3, [r4, #8]
 8008152:	bf0c      	ite	eq
 8008154:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008158:	2500      	movne	r5, #0
 800815a:	4293      	cmp	r3, r2
 800815c:	bfc4      	itt	gt
 800815e:	1a9b      	subgt	r3, r3, r2
 8008160:	18ed      	addgt	r5, r5, r3
 8008162:	2600      	movs	r6, #0
 8008164:	341a      	adds	r4, #26
 8008166:	42b5      	cmp	r5, r6
 8008168:	d11a      	bne.n	80081a0 <_printf_common+0xc8>
 800816a:	2000      	movs	r0, #0
 800816c:	e008      	b.n	8008180 <_printf_common+0xa8>
 800816e:	2301      	movs	r3, #1
 8008170:	4652      	mov	r2, sl
 8008172:	4641      	mov	r1, r8
 8008174:	4638      	mov	r0, r7
 8008176:	47c8      	blx	r9
 8008178:	3001      	adds	r0, #1
 800817a:	d103      	bne.n	8008184 <_printf_common+0xac>
 800817c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008184:	3501      	adds	r5, #1
 8008186:	e7c6      	b.n	8008116 <_printf_common+0x3e>
 8008188:	18e1      	adds	r1, r4, r3
 800818a:	1c5a      	adds	r2, r3, #1
 800818c:	2030      	movs	r0, #48	@ 0x30
 800818e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008192:	4422      	add	r2, r4
 8008194:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008198:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800819c:	3302      	adds	r3, #2
 800819e:	e7c7      	b.n	8008130 <_printf_common+0x58>
 80081a0:	2301      	movs	r3, #1
 80081a2:	4622      	mov	r2, r4
 80081a4:	4641      	mov	r1, r8
 80081a6:	4638      	mov	r0, r7
 80081a8:	47c8      	blx	r9
 80081aa:	3001      	adds	r0, #1
 80081ac:	d0e6      	beq.n	800817c <_printf_common+0xa4>
 80081ae:	3601      	adds	r6, #1
 80081b0:	e7d9      	b.n	8008166 <_printf_common+0x8e>
	...

080081b4 <_printf_i>:
 80081b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081b8:	7e0f      	ldrb	r7, [r1, #24]
 80081ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80081bc:	2f78      	cmp	r7, #120	@ 0x78
 80081be:	4691      	mov	r9, r2
 80081c0:	4680      	mov	r8, r0
 80081c2:	460c      	mov	r4, r1
 80081c4:	469a      	mov	sl, r3
 80081c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80081ca:	d807      	bhi.n	80081dc <_printf_i+0x28>
 80081cc:	2f62      	cmp	r7, #98	@ 0x62
 80081ce:	d80a      	bhi.n	80081e6 <_printf_i+0x32>
 80081d0:	2f00      	cmp	r7, #0
 80081d2:	f000 80d1 	beq.w	8008378 <_printf_i+0x1c4>
 80081d6:	2f58      	cmp	r7, #88	@ 0x58
 80081d8:	f000 80b8 	beq.w	800834c <_printf_i+0x198>
 80081dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80081e4:	e03a      	b.n	800825c <_printf_i+0xa8>
 80081e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80081ea:	2b15      	cmp	r3, #21
 80081ec:	d8f6      	bhi.n	80081dc <_printf_i+0x28>
 80081ee:	a101      	add	r1, pc, #4	@ (adr r1, 80081f4 <_printf_i+0x40>)
 80081f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80081f4:	0800824d 	.word	0x0800824d
 80081f8:	08008261 	.word	0x08008261
 80081fc:	080081dd 	.word	0x080081dd
 8008200:	080081dd 	.word	0x080081dd
 8008204:	080081dd 	.word	0x080081dd
 8008208:	080081dd 	.word	0x080081dd
 800820c:	08008261 	.word	0x08008261
 8008210:	080081dd 	.word	0x080081dd
 8008214:	080081dd 	.word	0x080081dd
 8008218:	080081dd 	.word	0x080081dd
 800821c:	080081dd 	.word	0x080081dd
 8008220:	0800835f 	.word	0x0800835f
 8008224:	0800828b 	.word	0x0800828b
 8008228:	08008319 	.word	0x08008319
 800822c:	080081dd 	.word	0x080081dd
 8008230:	080081dd 	.word	0x080081dd
 8008234:	08008381 	.word	0x08008381
 8008238:	080081dd 	.word	0x080081dd
 800823c:	0800828b 	.word	0x0800828b
 8008240:	080081dd 	.word	0x080081dd
 8008244:	080081dd 	.word	0x080081dd
 8008248:	08008321 	.word	0x08008321
 800824c:	6833      	ldr	r3, [r6, #0]
 800824e:	1d1a      	adds	r2, r3, #4
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	6032      	str	r2, [r6, #0]
 8008254:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008258:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800825c:	2301      	movs	r3, #1
 800825e:	e09c      	b.n	800839a <_printf_i+0x1e6>
 8008260:	6833      	ldr	r3, [r6, #0]
 8008262:	6820      	ldr	r0, [r4, #0]
 8008264:	1d19      	adds	r1, r3, #4
 8008266:	6031      	str	r1, [r6, #0]
 8008268:	0606      	lsls	r6, r0, #24
 800826a:	d501      	bpl.n	8008270 <_printf_i+0xbc>
 800826c:	681d      	ldr	r5, [r3, #0]
 800826e:	e003      	b.n	8008278 <_printf_i+0xc4>
 8008270:	0645      	lsls	r5, r0, #25
 8008272:	d5fb      	bpl.n	800826c <_printf_i+0xb8>
 8008274:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008278:	2d00      	cmp	r5, #0
 800827a:	da03      	bge.n	8008284 <_printf_i+0xd0>
 800827c:	232d      	movs	r3, #45	@ 0x2d
 800827e:	426d      	negs	r5, r5
 8008280:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008284:	4858      	ldr	r0, [pc, #352]	@ (80083e8 <_printf_i+0x234>)
 8008286:	230a      	movs	r3, #10
 8008288:	e011      	b.n	80082ae <_printf_i+0xfa>
 800828a:	6821      	ldr	r1, [r4, #0]
 800828c:	6833      	ldr	r3, [r6, #0]
 800828e:	0608      	lsls	r0, r1, #24
 8008290:	f853 5b04 	ldr.w	r5, [r3], #4
 8008294:	d402      	bmi.n	800829c <_printf_i+0xe8>
 8008296:	0649      	lsls	r1, r1, #25
 8008298:	bf48      	it	mi
 800829a:	b2ad      	uxthmi	r5, r5
 800829c:	2f6f      	cmp	r7, #111	@ 0x6f
 800829e:	4852      	ldr	r0, [pc, #328]	@ (80083e8 <_printf_i+0x234>)
 80082a0:	6033      	str	r3, [r6, #0]
 80082a2:	bf14      	ite	ne
 80082a4:	230a      	movne	r3, #10
 80082a6:	2308      	moveq	r3, #8
 80082a8:	2100      	movs	r1, #0
 80082aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80082ae:	6866      	ldr	r6, [r4, #4]
 80082b0:	60a6      	str	r6, [r4, #8]
 80082b2:	2e00      	cmp	r6, #0
 80082b4:	db05      	blt.n	80082c2 <_printf_i+0x10e>
 80082b6:	6821      	ldr	r1, [r4, #0]
 80082b8:	432e      	orrs	r6, r5
 80082ba:	f021 0104 	bic.w	r1, r1, #4
 80082be:	6021      	str	r1, [r4, #0]
 80082c0:	d04b      	beq.n	800835a <_printf_i+0x1a6>
 80082c2:	4616      	mov	r6, r2
 80082c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80082c8:	fb03 5711 	mls	r7, r3, r1, r5
 80082cc:	5dc7      	ldrb	r7, [r0, r7]
 80082ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80082d2:	462f      	mov	r7, r5
 80082d4:	42bb      	cmp	r3, r7
 80082d6:	460d      	mov	r5, r1
 80082d8:	d9f4      	bls.n	80082c4 <_printf_i+0x110>
 80082da:	2b08      	cmp	r3, #8
 80082dc:	d10b      	bne.n	80082f6 <_printf_i+0x142>
 80082de:	6823      	ldr	r3, [r4, #0]
 80082e0:	07df      	lsls	r7, r3, #31
 80082e2:	d508      	bpl.n	80082f6 <_printf_i+0x142>
 80082e4:	6923      	ldr	r3, [r4, #16]
 80082e6:	6861      	ldr	r1, [r4, #4]
 80082e8:	4299      	cmp	r1, r3
 80082ea:	bfde      	ittt	le
 80082ec:	2330      	movle	r3, #48	@ 0x30
 80082ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80082f2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80082f6:	1b92      	subs	r2, r2, r6
 80082f8:	6122      	str	r2, [r4, #16]
 80082fa:	f8cd a000 	str.w	sl, [sp]
 80082fe:	464b      	mov	r3, r9
 8008300:	aa03      	add	r2, sp, #12
 8008302:	4621      	mov	r1, r4
 8008304:	4640      	mov	r0, r8
 8008306:	f7ff fee7 	bl	80080d8 <_printf_common>
 800830a:	3001      	adds	r0, #1
 800830c:	d14a      	bne.n	80083a4 <_printf_i+0x1f0>
 800830e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008312:	b004      	add	sp, #16
 8008314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008318:	6823      	ldr	r3, [r4, #0]
 800831a:	f043 0320 	orr.w	r3, r3, #32
 800831e:	6023      	str	r3, [r4, #0]
 8008320:	4832      	ldr	r0, [pc, #200]	@ (80083ec <_printf_i+0x238>)
 8008322:	2778      	movs	r7, #120	@ 0x78
 8008324:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008328:	6823      	ldr	r3, [r4, #0]
 800832a:	6831      	ldr	r1, [r6, #0]
 800832c:	061f      	lsls	r7, r3, #24
 800832e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008332:	d402      	bmi.n	800833a <_printf_i+0x186>
 8008334:	065f      	lsls	r7, r3, #25
 8008336:	bf48      	it	mi
 8008338:	b2ad      	uxthmi	r5, r5
 800833a:	6031      	str	r1, [r6, #0]
 800833c:	07d9      	lsls	r1, r3, #31
 800833e:	bf44      	itt	mi
 8008340:	f043 0320 	orrmi.w	r3, r3, #32
 8008344:	6023      	strmi	r3, [r4, #0]
 8008346:	b11d      	cbz	r5, 8008350 <_printf_i+0x19c>
 8008348:	2310      	movs	r3, #16
 800834a:	e7ad      	b.n	80082a8 <_printf_i+0xf4>
 800834c:	4826      	ldr	r0, [pc, #152]	@ (80083e8 <_printf_i+0x234>)
 800834e:	e7e9      	b.n	8008324 <_printf_i+0x170>
 8008350:	6823      	ldr	r3, [r4, #0]
 8008352:	f023 0320 	bic.w	r3, r3, #32
 8008356:	6023      	str	r3, [r4, #0]
 8008358:	e7f6      	b.n	8008348 <_printf_i+0x194>
 800835a:	4616      	mov	r6, r2
 800835c:	e7bd      	b.n	80082da <_printf_i+0x126>
 800835e:	6833      	ldr	r3, [r6, #0]
 8008360:	6825      	ldr	r5, [r4, #0]
 8008362:	6961      	ldr	r1, [r4, #20]
 8008364:	1d18      	adds	r0, r3, #4
 8008366:	6030      	str	r0, [r6, #0]
 8008368:	062e      	lsls	r6, r5, #24
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	d501      	bpl.n	8008372 <_printf_i+0x1be>
 800836e:	6019      	str	r1, [r3, #0]
 8008370:	e002      	b.n	8008378 <_printf_i+0x1c4>
 8008372:	0668      	lsls	r0, r5, #25
 8008374:	d5fb      	bpl.n	800836e <_printf_i+0x1ba>
 8008376:	8019      	strh	r1, [r3, #0]
 8008378:	2300      	movs	r3, #0
 800837a:	6123      	str	r3, [r4, #16]
 800837c:	4616      	mov	r6, r2
 800837e:	e7bc      	b.n	80082fa <_printf_i+0x146>
 8008380:	6833      	ldr	r3, [r6, #0]
 8008382:	1d1a      	adds	r2, r3, #4
 8008384:	6032      	str	r2, [r6, #0]
 8008386:	681e      	ldr	r6, [r3, #0]
 8008388:	6862      	ldr	r2, [r4, #4]
 800838a:	2100      	movs	r1, #0
 800838c:	4630      	mov	r0, r6
 800838e:	f7f7 ff57 	bl	8000240 <memchr>
 8008392:	b108      	cbz	r0, 8008398 <_printf_i+0x1e4>
 8008394:	1b80      	subs	r0, r0, r6
 8008396:	6060      	str	r0, [r4, #4]
 8008398:	6863      	ldr	r3, [r4, #4]
 800839a:	6123      	str	r3, [r4, #16]
 800839c:	2300      	movs	r3, #0
 800839e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083a2:	e7aa      	b.n	80082fa <_printf_i+0x146>
 80083a4:	6923      	ldr	r3, [r4, #16]
 80083a6:	4632      	mov	r2, r6
 80083a8:	4649      	mov	r1, r9
 80083aa:	4640      	mov	r0, r8
 80083ac:	47d0      	blx	sl
 80083ae:	3001      	adds	r0, #1
 80083b0:	d0ad      	beq.n	800830e <_printf_i+0x15a>
 80083b2:	6823      	ldr	r3, [r4, #0]
 80083b4:	079b      	lsls	r3, r3, #30
 80083b6:	d413      	bmi.n	80083e0 <_printf_i+0x22c>
 80083b8:	68e0      	ldr	r0, [r4, #12]
 80083ba:	9b03      	ldr	r3, [sp, #12]
 80083bc:	4298      	cmp	r0, r3
 80083be:	bfb8      	it	lt
 80083c0:	4618      	movlt	r0, r3
 80083c2:	e7a6      	b.n	8008312 <_printf_i+0x15e>
 80083c4:	2301      	movs	r3, #1
 80083c6:	4632      	mov	r2, r6
 80083c8:	4649      	mov	r1, r9
 80083ca:	4640      	mov	r0, r8
 80083cc:	47d0      	blx	sl
 80083ce:	3001      	adds	r0, #1
 80083d0:	d09d      	beq.n	800830e <_printf_i+0x15a>
 80083d2:	3501      	adds	r5, #1
 80083d4:	68e3      	ldr	r3, [r4, #12]
 80083d6:	9903      	ldr	r1, [sp, #12]
 80083d8:	1a5b      	subs	r3, r3, r1
 80083da:	42ab      	cmp	r3, r5
 80083dc:	dcf2      	bgt.n	80083c4 <_printf_i+0x210>
 80083de:	e7eb      	b.n	80083b8 <_printf_i+0x204>
 80083e0:	2500      	movs	r5, #0
 80083e2:	f104 0619 	add.w	r6, r4, #25
 80083e6:	e7f5      	b.n	80083d4 <_printf_i+0x220>
 80083e8:	0800861d 	.word	0x0800861d
 80083ec:	0800862e 	.word	0x0800862e

080083f0 <memmove>:
 80083f0:	4288      	cmp	r0, r1
 80083f2:	b510      	push	{r4, lr}
 80083f4:	eb01 0402 	add.w	r4, r1, r2
 80083f8:	d902      	bls.n	8008400 <memmove+0x10>
 80083fa:	4284      	cmp	r4, r0
 80083fc:	4623      	mov	r3, r4
 80083fe:	d807      	bhi.n	8008410 <memmove+0x20>
 8008400:	1e43      	subs	r3, r0, #1
 8008402:	42a1      	cmp	r1, r4
 8008404:	d008      	beq.n	8008418 <memmove+0x28>
 8008406:	f811 2b01 	ldrb.w	r2, [r1], #1
 800840a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800840e:	e7f8      	b.n	8008402 <memmove+0x12>
 8008410:	4402      	add	r2, r0
 8008412:	4601      	mov	r1, r0
 8008414:	428a      	cmp	r2, r1
 8008416:	d100      	bne.n	800841a <memmove+0x2a>
 8008418:	bd10      	pop	{r4, pc}
 800841a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800841e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008422:	e7f7      	b.n	8008414 <memmove+0x24>

08008424 <_sbrk_r>:
 8008424:	b538      	push	{r3, r4, r5, lr}
 8008426:	4d06      	ldr	r5, [pc, #24]	@ (8008440 <_sbrk_r+0x1c>)
 8008428:	2300      	movs	r3, #0
 800842a:	4604      	mov	r4, r0
 800842c:	4608      	mov	r0, r1
 800842e:	602b      	str	r3, [r5, #0]
 8008430:	f7f8 ff84 	bl	800133c <_sbrk>
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	d102      	bne.n	800843e <_sbrk_r+0x1a>
 8008438:	682b      	ldr	r3, [r5, #0]
 800843a:	b103      	cbz	r3, 800843e <_sbrk_r+0x1a>
 800843c:	6023      	str	r3, [r4, #0]
 800843e:	bd38      	pop	{r3, r4, r5, pc}
 8008440:	20000834 	.word	0x20000834

08008444 <memcpy>:
 8008444:	440a      	add	r2, r1
 8008446:	4291      	cmp	r1, r2
 8008448:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800844c:	d100      	bne.n	8008450 <memcpy+0xc>
 800844e:	4770      	bx	lr
 8008450:	b510      	push	{r4, lr}
 8008452:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008456:	f803 4f01 	strb.w	r4, [r3, #1]!
 800845a:	4291      	cmp	r1, r2
 800845c:	d1f9      	bne.n	8008452 <memcpy+0xe>
 800845e:	bd10      	pop	{r4, pc}

08008460 <_realloc_r>:
 8008460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008464:	4607      	mov	r7, r0
 8008466:	4614      	mov	r4, r2
 8008468:	460d      	mov	r5, r1
 800846a:	b921      	cbnz	r1, 8008476 <_realloc_r+0x16>
 800846c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008470:	4611      	mov	r1, r2
 8008472:	f7ff bc4d 	b.w	8007d10 <_malloc_r>
 8008476:	b92a      	cbnz	r2, 8008484 <_realloc_r+0x24>
 8008478:	f7ff fbde 	bl	8007c38 <_free_r>
 800847c:	4625      	mov	r5, r4
 800847e:	4628      	mov	r0, r5
 8008480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008484:	f000 f81a 	bl	80084bc <_malloc_usable_size_r>
 8008488:	4284      	cmp	r4, r0
 800848a:	4606      	mov	r6, r0
 800848c:	d802      	bhi.n	8008494 <_realloc_r+0x34>
 800848e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008492:	d8f4      	bhi.n	800847e <_realloc_r+0x1e>
 8008494:	4621      	mov	r1, r4
 8008496:	4638      	mov	r0, r7
 8008498:	f7ff fc3a 	bl	8007d10 <_malloc_r>
 800849c:	4680      	mov	r8, r0
 800849e:	b908      	cbnz	r0, 80084a4 <_realloc_r+0x44>
 80084a0:	4645      	mov	r5, r8
 80084a2:	e7ec      	b.n	800847e <_realloc_r+0x1e>
 80084a4:	42b4      	cmp	r4, r6
 80084a6:	4622      	mov	r2, r4
 80084a8:	4629      	mov	r1, r5
 80084aa:	bf28      	it	cs
 80084ac:	4632      	movcs	r2, r6
 80084ae:	f7ff ffc9 	bl	8008444 <memcpy>
 80084b2:	4629      	mov	r1, r5
 80084b4:	4638      	mov	r0, r7
 80084b6:	f7ff fbbf 	bl	8007c38 <_free_r>
 80084ba:	e7f1      	b.n	80084a0 <_realloc_r+0x40>

080084bc <_malloc_usable_size_r>:
 80084bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084c0:	1f18      	subs	r0, r3, #4
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	bfbc      	itt	lt
 80084c6:	580b      	ldrlt	r3, [r1, r0]
 80084c8:	18c0      	addlt	r0, r0, r3
 80084ca:	4770      	bx	lr

080084cc <_init>:
 80084cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ce:	bf00      	nop
 80084d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084d2:	bc08      	pop	{r3}
 80084d4:	469e      	mov	lr, r3
 80084d6:	4770      	bx	lr

080084d8 <_fini>:
 80084d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084da:	bf00      	nop
 80084dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084de:	bc08      	pop	{r3}
 80084e0:	469e      	mov	lr, r3
 80084e2:	4770      	bx	lr
