// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv1d_HH_
#define _conv1d_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_output.h"
#include "write_back.h"
#include "conv1d_buff_out1_ocq.h"
#include "conv1d_bias_buff_UhA.h"
#include "conv1d_CTRL_s_axi.h"
#include "conv1d_IN_r_m_axi.h"
#include "conv1d_W_m_axi.h"
#include "conv1d_B_m_axi.h"
#include "conv1d_OUT_r_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_IN_R_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_IN_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_IN_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_IN_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_IN_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_IN_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_IN_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_IN_R_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_W_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_W_ID_WIDTH = 1,
         unsigned int C_M_AXI_W_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_W_DATA_WIDTH = 32,
         unsigned int C_M_AXI_W_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_W_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_W_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_W_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_B_ID_WIDTH = 1,
         unsigned int C_M_AXI_B_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_DATA_WIDTH = 32,
         unsigned int C_M_AXI_B_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_OUT_R_ID_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_DATA_WIDTH = 32,
         unsigned int C_M_AXI_OUT_R_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUT_R_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct conv1d : public sc_module {
    // Port declarations 200
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_IN_r_AWVALID;
    sc_in< sc_logic > m_axi_IN_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_IN_R_ADDR_WIDTH> > m_axi_IN_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_IN_R_ID_WIDTH> > m_axi_IN_r_AWID;
    sc_out< sc_lv<8> > m_axi_IN_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_IN_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_IN_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_IN_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_IN_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_IN_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_IN_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_IN_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_IN_R_AWUSER_WIDTH> > m_axi_IN_r_AWUSER;
    sc_out< sc_logic > m_axi_IN_r_WVALID;
    sc_in< sc_logic > m_axi_IN_r_WREADY;
    sc_out< sc_uint<C_M_AXI_IN_R_DATA_WIDTH> > m_axi_IN_r_WDATA;
    sc_out< sc_uint<C_M_AXI_IN_R_DATA_WIDTH/8> > m_axi_IN_r_WSTRB;
    sc_out< sc_logic > m_axi_IN_r_WLAST;
    sc_out< sc_uint<C_M_AXI_IN_R_ID_WIDTH> > m_axi_IN_r_WID;
    sc_out< sc_uint<C_M_AXI_IN_R_WUSER_WIDTH> > m_axi_IN_r_WUSER;
    sc_out< sc_logic > m_axi_IN_r_ARVALID;
    sc_in< sc_logic > m_axi_IN_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_IN_R_ADDR_WIDTH> > m_axi_IN_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_IN_R_ID_WIDTH> > m_axi_IN_r_ARID;
    sc_out< sc_lv<8> > m_axi_IN_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_IN_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_IN_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_IN_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_IN_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_IN_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_IN_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_IN_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_IN_R_ARUSER_WIDTH> > m_axi_IN_r_ARUSER;
    sc_in< sc_logic > m_axi_IN_r_RVALID;
    sc_out< sc_logic > m_axi_IN_r_RREADY;
    sc_in< sc_uint<C_M_AXI_IN_R_DATA_WIDTH> > m_axi_IN_r_RDATA;
    sc_in< sc_logic > m_axi_IN_r_RLAST;
    sc_in< sc_uint<C_M_AXI_IN_R_ID_WIDTH> > m_axi_IN_r_RID;
    sc_in< sc_uint<C_M_AXI_IN_R_RUSER_WIDTH> > m_axi_IN_r_RUSER;
    sc_in< sc_lv<2> > m_axi_IN_r_RRESP;
    sc_in< sc_logic > m_axi_IN_r_BVALID;
    sc_out< sc_logic > m_axi_IN_r_BREADY;
    sc_in< sc_lv<2> > m_axi_IN_r_BRESP;
    sc_in< sc_uint<C_M_AXI_IN_R_ID_WIDTH> > m_axi_IN_r_BID;
    sc_in< sc_uint<C_M_AXI_IN_R_BUSER_WIDTH> > m_axi_IN_r_BUSER;
    sc_out< sc_logic > m_axi_W_AWVALID;
    sc_in< sc_logic > m_axi_W_AWREADY;
    sc_out< sc_uint<C_M_AXI_W_ADDR_WIDTH> > m_axi_W_AWADDR;
    sc_out< sc_uint<C_M_AXI_W_ID_WIDTH> > m_axi_W_AWID;
    sc_out< sc_lv<8> > m_axi_W_AWLEN;
    sc_out< sc_lv<3> > m_axi_W_AWSIZE;
    sc_out< sc_lv<2> > m_axi_W_AWBURST;
    sc_out< sc_lv<2> > m_axi_W_AWLOCK;
    sc_out< sc_lv<4> > m_axi_W_AWCACHE;
    sc_out< sc_lv<3> > m_axi_W_AWPROT;
    sc_out< sc_lv<4> > m_axi_W_AWQOS;
    sc_out< sc_lv<4> > m_axi_W_AWREGION;
    sc_out< sc_uint<C_M_AXI_W_AWUSER_WIDTH> > m_axi_W_AWUSER;
    sc_out< sc_logic > m_axi_W_WVALID;
    sc_in< sc_logic > m_axi_W_WREADY;
    sc_out< sc_uint<C_M_AXI_W_DATA_WIDTH> > m_axi_W_WDATA;
    sc_out< sc_uint<C_M_AXI_W_DATA_WIDTH/8> > m_axi_W_WSTRB;
    sc_out< sc_logic > m_axi_W_WLAST;
    sc_out< sc_uint<C_M_AXI_W_ID_WIDTH> > m_axi_W_WID;
    sc_out< sc_uint<C_M_AXI_W_WUSER_WIDTH> > m_axi_W_WUSER;
    sc_out< sc_logic > m_axi_W_ARVALID;
    sc_in< sc_logic > m_axi_W_ARREADY;
    sc_out< sc_uint<C_M_AXI_W_ADDR_WIDTH> > m_axi_W_ARADDR;
    sc_out< sc_uint<C_M_AXI_W_ID_WIDTH> > m_axi_W_ARID;
    sc_out< sc_lv<8> > m_axi_W_ARLEN;
    sc_out< sc_lv<3> > m_axi_W_ARSIZE;
    sc_out< sc_lv<2> > m_axi_W_ARBURST;
    sc_out< sc_lv<2> > m_axi_W_ARLOCK;
    sc_out< sc_lv<4> > m_axi_W_ARCACHE;
    sc_out< sc_lv<3> > m_axi_W_ARPROT;
    sc_out< sc_lv<4> > m_axi_W_ARQOS;
    sc_out< sc_lv<4> > m_axi_W_ARREGION;
    sc_out< sc_uint<C_M_AXI_W_ARUSER_WIDTH> > m_axi_W_ARUSER;
    sc_in< sc_logic > m_axi_W_RVALID;
    sc_out< sc_logic > m_axi_W_RREADY;
    sc_in< sc_uint<C_M_AXI_W_DATA_WIDTH> > m_axi_W_RDATA;
    sc_in< sc_logic > m_axi_W_RLAST;
    sc_in< sc_uint<C_M_AXI_W_ID_WIDTH> > m_axi_W_RID;
    sc_in< sc_uint<C_M_AXI_W_RUSER_WIDTH> > m_axi_W_RUSER;
    sc_in< sc_lv<2> > m_axi_W_RRESP;
    sc_in< sc_logic > m_axi_W_BVALID;
    sc_out< sc_logic > m_axi_W_BREADY;
    sc_in< sc_lv<2> > m_axi_W_BRESP;
    sc_in< sc_uint<C_M_AXI_W_ID_WIDTH> > m_axi_W_BID;
    sc_in< sc_uint<C_M_AXI_W_BUSER_WIDTH> > m_axi_W_BUSER;
    sc_out< sc_logic > m_axi_B_AWVALID;
    sc_in< sc_logic > m_axi_B_AWREADY;
    sc_out< sc_uint<C_M_AXI_B_ADDR_WIDTH> > m_axi_B_AWADDR;
    sc_out< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_AWID;
    sc_out< sc_lv<8> > m_axi_B_AWLEN;
    sc_out< sc_lv<3> > m_axi_B_AWSIZE;
    sc_out< sc_lv<2> > m_axi_B_AWBURST;
    sc_out< sc_lv<2> > m_axi_B_AWLOCK;
    sc_out< sc_lv<4> > m_axi_B_AWCACHE;
    sc_out< sc_lv<3> > m_axi_B_AWPROT;
    sc_out< sc_lv<4> > m_axi_B_AWQOS;
    sc_out< sc_lv<4> > m_axi_B_AWREGION;
    sc_out< sc_uint<C_M_AXI_B_AWUSER_WIDTH> > m_axi_B_AWUSER;
    sc_out< sc_logic > m_axi_B_WVALID;
    sc_in< sc_logic > m_axi_B_WREADY;
    sc_out< sc_uint<C_M_AXI_B_DATA_WIDTH> > m_axi_B_WDATA;
    sc_out< sc_uint<C_M_AXI_B_DATA_WIDTH/8> > m_axi_B_WSTRB;
    sc_out< sc_logic > m_axi_B_WLAST;
    sc_out< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_WID;
    sc_out< sc_uint<C_M_AXI_B_WUSER_WIDTH> > m_axi_B_WUSER;
    sc_out< sc_logic > m_axi_B_ARVALID;
    sc_in< sc_logic > m_axi_B_ARREADY;
    sc_out< sc_uint<C_M_AXI_B_ADDR_WIDTH> > m_axi_B_ARADDR;
    sc_out< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_ARID;
    sc_out< sc_lv<8> > m_axi_B_ARLEN;
    sc_out< sc_lv<3> > m_axi_B_ARSIZE;
    sc_out< sc_lv<2> > m_axi_B_ARBURST;
    sc_out< sc_lv<2> > m_axi_B_ARLOCK;
    sc_out< sc_lv<4> > m_axi_B_ARCACHE;
    sc_out< sc_lv<3> > m_axi_B_ARPROT;
    sc_out< sc_lv<4> > m_axi_B_ARQOS;
    sc_out< sc_lv<4> > m_axi_B_ARREGION;
    sc_out< sc_uint<C_M_AXI_B_ARUSER_WIDTH> > m_axi_B_ARUSER;
    sc_in< sc_logic > m_axi_B_RVALID;
    sc_out< sc_logic > m_axi_B_RREADY;
    sc_in< sc_uint<C_M_AXI_B_DATA_WIDTH> > m_axi_B_RDATA;
    sc_in< sc_logic > m_axi_B_RLAST;
    sc_in< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_RID;
    sc_in< sc_uint<C_M_AXI_B_RUSER_WIDTH> > m_axi_B_RUSER;
    sc_in< sc_lv<2> > m_axi_B_RRESP;
    sc_in< sc_logic > m_axi_B_BVALID;
    sc_out< sc_logic > m_axi_B_BREADY;
    sc_in< sc_lv<2> > m_axi_B_BRESP;
    sc_in< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_BID;
    sc_in< sc_uint<C_M_AXI_B_BUSER_WIDTH> > m_axi_B_BUSER;
    sc_out< sc_logic > m_axi_OUT_r_AWVALID;
    sc_in< sc_logic > m_axi_OUT_r_AWREADY;
    sc_out< sc_uint<C_M_AXI_OUT_R_ADDR_WIDTH> > m_axi_OUT_r_AWADDR;
    sc_out< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_AWID;
    sc_out< sc_lv<8> > m_axi_OUT_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_OUT_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_OUT_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_OUT_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_OUT_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_OUT_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_OUT_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_OUT_r_AWREGION;
    sc_out< sc_uint<C_M_AXI_OUT_R_AWUSER_WIDTH> > m_axi_OUT_r_AWUSER;
    sc_out< sc_logic > m_axi_OUT_r_WVALID;
    sc_in< sc_logic > m_axi_OUT_r_WREADY;
    sc_out< sc_uint<C_M_AXI_OUT_R_DATA_WIDTH> > m_axi_OUT_r_WDATA;
    sc_out< sc_uint<C_M_AXI_OUT_R_DATA_WIDTH/8> > m_axi_OUT_r_WSTRB;
    sc_out< sc_logic > m_axi_OUT_r_WLAST;
    sc_out< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_WID;
    sc_out< sc_uint<C_M_AXI_OUT_R_WUSER_WIDTH> > m_axi_OUT_r_WUSER;
    sc_out< sc_logic > m_axi_OUT_r_ARVALID;
    sc_in< sc_logic > m_axi_OUT_r_ARREADY;
    sc_out< sc_uint<C_M_AXI_OUT_R_ADDR_WIDTH> > m_axi_OUT_r_ARADDR;
    sc_out< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_ARID;
    sc_out< sc_lv<8> > m_axi_OUT_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_OUT_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_OUT_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_OUT_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_OUT_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_OUT_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_OUT_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_OUT_r_ARREGION;
    sc_out< sc_uint<C_M_AXI_OUT_R_ARUSER_WIDTH> > m_axi_OUT_r_ARUSER;
    sc_in< sc_logic > m_axi_OUT_r_RVALID;
    sc_out< sc_logic > m_axi_OUT_r_RREADY;
    sc_in< sc_uint<C_M_AXI_OUT_R_DATA_WIDTH> > m_axi_OUT_r_RDATA;
    sc_in< sc_logic > m_axi_OUT_r_RLAST;
    sc_in< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_RID;
    sc_in< sc_uint<C_M_AXI_OUT_R_RUSER_WIDTH> > m_axi_OUT_r_RUSER;
    sc_in< sc_lv<2> > m_axi_OUT_r_RRESP;
    sc_in< sc_logic > m_axi_OUT_r_BVALID;
    sc_out< sc_logic > m_axi_OUT_r_BREADY;
    sc_in< sc_lv<2> > m_axi_OUT_r_BRESP;
    sc_in< sc_uint<C_M_AXI_OUT_R_ID_WIDTH> > m_axi_OUT_r_BID;
    sc_in< sc_uint<C_M_AXI_OUT_R_BUSER_WIDTH> > m_axi_OUT_r_BUSER;
    sc_in< sc_logic > s_axi_CTRL_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_WVALID;
    sc_out< sc_logic > s_axi_CTRL_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_CTRL_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_CTRL_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_RVALID;
    sc_in< sc_logic > s_axi_CTRL_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_CTRL_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<16> > ap_var_for_const7;


    // Module declarations
    conv1d(sc_module_name name);
    SC_HAS_PROCESS(conv1d);

    ~conv1d();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv1d_CTRL_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* conv1d_CTRL_s_axi_U;
    conv1d_IN_r_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_IN_R_ID_WIDTH,C_M_AXI_IN_R_ADDR_WIDTH,C_M_AXI_IN_R_DATA_WIDTH,C_M_AXI_IN_R_AWUSER_WIDTH,C_M_AXI_IN_R_ARUSER_WIDTH,C_M_AXI_IN_R_WUSER_WIDTH,C_M_AXI_IN_R_RUSER_WIDTH,C_M_AXI_IN_R_BUSER_WIDTH,C_M_AXI_IN_R_USER_VALUE,C_M_AXI_IN_R_PROT_VALUE,C_M_AXI_IN_R_CACHE_VALUE>* conv1d_IN_r_m_axi_U;
    conv1d_W_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_W_ID_WIDTH,C_M_AXI_W_ADDR_WIDTH,C_M_AXI_W_DATA_WIDTH,C_M_AXI_W_AWUSER_WIDTH,C_M_AXI_W_ARUSER_WIDTH,C_M_AXI_W_WUSER_WIDTH,C_M_AXI_W_RUSER_WIDTH,C_M_AXI_W_BUSER_WIDTH,C_M_AXI_W_USER_VALUE,C_M_AXI_W_PROT_VALUE,C_M_AXI_W_CACHE_VALUE>* conv1d_W_m_axi_U;
    conv1d_B_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_B_ID_WIDTH,C_M_AXI_B_ADDR_WIDTH,C_M_AXI_B_DATA_WIDTH,C_M_AXI_B_AWUSER_WIDTH,C_M_AXI_B_ARUSER_WIDTH,C_M_AXI_B_WUSER_WIDTH,C_M_AXI_B_RUSER_WIDTH,C_M_AXI_B_BUSER_WIDTH,C_M_AXI_B_USER_VALUE,C_M_AXI_B_PROT_VALUE,C_M_AXI_B_CACHE_VALUE>* conv1d_B_m_axi_U;
    conv1d_OUT_r_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_OUT_R_ID_WIDTH,C_M_AXI_OUT_R_ADDR_WIDTH,C_M_AXI_OUT_R_DATA_WIDTH,C_M_AXI_OUT_R_AWUSER_WIDTH,C_M_AXI_OUT_R_ARUSER_WIDTH,C_M_AXI_OUT_R_WUSER_WIDTH,C_M_AXI_OUT_R_RUSER_WIDTH,C_M_AXI_OUT_R_BUSER_WIDTH,C_M_AXI_OUT_R_USER_VALUE,C_M_AXI_OUT_R_PROT_VALUE,C_M_AXI_OUT_R_CACHE_VALUE>* conv1d_OUT_r_m_axi_U;
    conv1d_buff_out1_ocq* buff_out1_0_V_U;
    conv1d_buff_out1_ocq* buff_out1_1_V_U;
    conv1d_buff_out1_ocq* buff_out1_2_V_U;
    conv1d_buff_out1_ocq* buff_out1_3_V_U;
    conv1d_buff_out1_ocq* buff_out1_4_V_U;
    conv1d_buff_out1_ocq* buff_out1_5_V_U;
    conv1d_buff_out1_ocq* buff_out1_6_V_U;
    conv1d_buff_out1_ocq* buff_out1_7_V_U;
    conv1d_buff_out1_ocq* buff_out1_8_V_U;
    conv1d_buff_out1_ocq* buff_out1_9_V_U;
    conv1d_buff_out1_ocq* buff_out1_10_V_U;
    conv1d_buff_out1_ocq* buff_out1_11_V_U;
    conv1d_buff_out1_ocq* buff_out1_12_V_U;
    conv1d_buff_out1_ocq* buff_out1_13_V_U;
    conv1d_buff_out1_ocq* buff_out1_14_V_U;
    conv1d_buff_out1_ocq* buff_out1_15_V_U;
    conv1d_buff_out1_ocq* buff_out2_0_V_U;
    conv1d_buff_out1_ocq* buff_out2_1_V_U;
    conv1d_buff_out1_ocq* buff_out2_2_V_U;
    conv1d_buff_out1_ocq* buff_out2_3_V_U;
    conv1d_buff_out1_ocq* buff_out2_4_V_U;
    conv1d_buff_out1_ocq* buff_out2_5_V_U;
    conv1d_buff_out1_ocq* buff_out2_6_V_U;
    conv1d_buff_out1_ocq* buff_out2_7_V_U;
    conv1d_buff_out1_ocq* buff_out2_8_V_U;
    conv1d_buff_out1_ocq* buff_out2_9_V_U;
    conv1d_buff_out1_ocq* buff_out2_10_V_U;
    conv1d_buff_out1_ocq* buff_out2_11_V_U;
    conv1d_buff_out1_ocq* buff_out2_12_V_U;
    conv1d_buff_out1_ocq* buff_out2_13_V_U;
    conv1d_buff_out1_ocq* buff_out2_14_V_U;
    conv1d_buff_out1_ocq* buff_out2_15_V_U;
    conv1d_bias_buff_UhA* bias_buff_0_V_U;
    conv1d_bias_buff_UhA* bias_buff_1_V_U;
    conv1d_bias_buff_UhA* bias_buff_2_V_U;
    conv1d_bias_buff_UhA* bias_buff_3_V_U;
    conv1d_bias_buff_UhA* bias_buff_4_V_U;
    conv1d_bias_buff_UhA* bias_buff_5_V_U;
    conv1d_bias_buff_UhA* bias_buff_6_V_U;
    conv1d_bias_buff_UhA* bias_buff_7_V_U;
    conv1d_bias_buff_UhA* bias_buff_8_V_U;
    conv1d_bias_buff_UhA* bias_buff_9_V_U;
    conv1d_bias_buff_UhA* bias_buff_10_V_U;
    conv1d_bias_buff_UhA* bias_buff_11_V_U;
    conv1d_bias_buff_UhA* bias_buff_12_V_U;
    conv1d_bias_buff_UhA* bias_buff_13_V_U;
    conv1d_bias_buff_UhA* bias_buff_14_V_U;
    conv1d_bias_buff_UhA* bias_buff_15_V_U;
    compute_output* grp_compute_output_fu_669;
    write_back* grp_write_back_fu_719;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > in_V;
    sc_signal< sc_lv<32> > weight_V;
    sc_signal< sc_lv<32> > bias_V;
    sc_signal< sc_lv<32> > out_V;
    sc_signal< sc_lv<32> > ch_in;
    sc_signal< sc_lv<32> > ch_out;
    sc_signal< sc_lv<32> > size;
    sc_signal< sc_lv<32> > pool;
    sc_signal< sc_logic > B_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > B_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > IN_r_AWREADY;
    sc_signal< sc_logic > IN_r_WREADY;
    sc_signal< sc_logic > IN_r_ARVALID;
    sc_signal< sc_logic > IN_r_ARREADY;
    sc_signal< sc_logic > IN_r_RVALID;
    sc_signal< sc_logic > IN_r_RREADY;
    sc_signal< sc_lv<16> > IN_r_RDATA;
    sc_signal< sc_logic > IN_r_RLAST;
    sc_signal< sc_lv<1> > IN_r_RID;
    sc_signal< sc_lv<1> > IN_r_RUSER;
    sc_signal< sc_lv<2> > IN_r_RRESP;
    sc_signal< sc_logic > IN_r_BVALID;
    sc_signal< sc_lv<2> > IN_r_BRESP;
    sc_signal< sc_lv<1> > IN_r_BID;
    sc_signal< sc_lv<1> > IN_r_BUSER;
    sc_signal< sc_logic > W_AWREADY;
    sc_signal< sc_logic > W_WREADY;
    sc_signal< sc_logic > W_ARVALID;
    sc_signal< sc_logic > W_ARREADY;
    sc_signal< sc_logic > W_RVALID;
    sc_signal< sc_logic > W_RREADY;
    sc_signal< sc_lv<16> > W_RDATA;
    sc_signal< sc_logic > W_RLAST;
    sc_signal< sc_lv<1> > W_RID;
    sc_signal< sc_lv<1> > W_RUSER;
    sc_signal< sc_lv<2> > W_RRESP;
    sc_signal< sc_logic > W_BVALID;
    sc_signal< sc_lv<2> > W_BRESP;
    sc_signal< sc_lv<1> > W_BID;
    sc_signal< sc_lv<1> > W_BUSER;
    sc_signal< sc_logic > B_AWREADY;
    sc_signal< sc_logic > B_WREADY;
    sc_signal< sc_logic > B_ARVALID;
    sc_signal< sc_logic > B_ARREADY;
    sc_signal< sc_lv<32> > B_ARLEN;
    sc_signal< sc_logic > B_RVALID;
    sc_signal< sc_logic > B_RREADY;
    sc_signal< sc_lv<16> > B_RDATA;
    sc_signal< sc_logic > B_RLAST;
    sc_signal< sc_lv<1> > B_RID;
    sc_signal< sc_lv<1> > B_RUSER;
    sc_signal< sc_lv<2> > B_RRESP;
    sc_signal< sc_logic > B_BVALID;
    sc_signal< sc_lv<2> > B_BRESP;
    sc_signal< sc_lv<1> > B_BID;
    sc_signal< sc_lv<1> > B_BUSER;
    sc_signal< sc_logic > OUT_r_AWVALID;
    sc_signal< sc_logic > OUT_r_AWREADY;
    sc_signal< sc_logic > OUT_r_WVALID;
    sc_signal< sc_logic > OUT_r_WREADY;
    sc_signal< sc_logic > OUT_r_ARREADY;
    sc_signal< sc_logic > OUT_r_RVALID;
    sc_signal< sc_lv<16> > OUT_r_RDATA;
    sc_signal< sc_logic > OUT_r_RLAST;
    sc_signal< sc_lv<1> > OUT_r_RID;
    sc_signal< sc_lv<1> > OUT_r_RUSER;
    sc_signal< sc_lv<2> > OUT_r_RRESP;
    sc_signal< sc_logic > OUT_r_BVALID;
    sc_signal< sc_logic > OUT_r_BREADY;
    sc_signal< sc_lv<2> > OUT_r_BRESP;
    sc_signal< sc_lv<1> > OUT_r_BID;
    sc_signal< sc_lv<1> > OUT_r_BUSER;
    sc_signal< sc_lv<31> > phi_ln165_reg_609;
    sc_signal< sc_lv<32> > pool_read_reg_949;
    sc_signal< sc_lv<32> > size_read_reg_954;
    sc_signal< sc_lv<32> > ch_out_read_reg_961;
    sc_signal< sc_lv<32> > ch_in_read_reg_967;
    sc_signal< sc_lv<31> > out_V7_reg_972;
    sc_signal< sc_lv<32> > B_addr_reg_977;
    sc_signal< sc_lv<31> > weight_V3_reg_983;
    sc_signal< sc_lv<31> > in_V1_reg_988;
    sc_signal< sc_lv<31> > trunc_ln165_fu_801_p1;
    sc_signal< sc_lv<31> > trunc_ln165_reg_993;
    sc_signal< sc_lv<1> > icmp_ln165_fu_809_p2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > add_ln165_fu_814_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<27> > tmp_5_reg_1013;
    sc_signal< sc_lv<27> > tmp_5_reg_1013_pp0_iter1_reg;
    sc_signal< sc_lv<4> > trunc_ln165_1_fu_830_p1;
    sc_signal< sc_lv<4> > trunc_ln165_1_reg_1018;
    sc_signal< sc_lv<4> > trunc_ln165_1_reg_1018_pp0_iter1_reg;
    sc_signal< sc_lv<16> > B_addr_read_reg_1022;
    sc_signal< sc_lv<32> > m_fu_870_p3;
    sc_signal< sc_lv<32> > m_reg_1042;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<32> > p_fu_878_p3;
    sc_signal< sc_lv<32> > p_reg_1051;
    sc_signal< sc_lv<30> > sext_ln175_fu_944_p1;
    sc_signal< sc_lv<30> > sext_ln175_reg_1060;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<8> > buff_out1_0_V_address0;
    sc_signal< sc_logic > buff_out1_0_V_ce0;
    sc_signal< sc_logic > buff_out1_0_V_we0;
    sc_signal< sc_lv<16> > buff_out1_0_V_q0;
    sc_signal< sc_lv<8> > buff_out1_0_V_address1;
    sc_signal< sc_logic > buff_out1_0_V_ce1;
    sc_signal< sc_logic > buff_out1_0_V_we1;
    sc_signal< sc_lv<16> > buff_out1_0_V_q1;
    sc_signal< sc_lv<8> > buff_out1_1_V_address0;
    sc_signal< sc_logic > buff_out1_1_V_ce0;
    sc_signal< sc_logic > buff_out1_1_V_we0;
    sc_signal< sc_lv<16> > buff_out1_1_V_q0;
    sc_signal< sc_lv<8> > buff_out1_1_V_address1;
    sc_signal< sc_logic > buff_out1_1_V_ce1;
    sc_signal< sc_logic > buff_out1_1_V_we1;
    sc_signal< sc_lv<16> > buff_out1_1_V_q1;
    sc_signal< sc_lv<8> > buff_out1_2_V_address0;
    sc_signal< sc_logic > buff_out1_2_V_ce0;
    sc_signal< sc_logic > buff_out1_2_V_we0;
    sc_signal< sc_lv<16> > buff_out1_2_V_q0;
    sc_signal< sc_lv<8> > buff_out1_2_V_address1;
    sc_signal< sc_logic > buff_out1_2_V_ce1;
    sc_signal< sc_logic > buff_out1_2_V_we1;
    sc_signal< sc_lv<16> > buff_out1_2_V_q1;
    sc_signal< sc_lv<8> > buff_out1_3_V_address0;
    sc_signal< sc_logic > buff_out1_3_V_ce0;
    sc_signal< sc_logic > buff_out1_3_V_we0;
    sc_signal< sc_lv<16> > buff_out1_3_V_q0;
    sc_signal< sc_lv<8> > buff_out1_3_V_address1;
    sc_signal< sc_logic > buff_out1_3_V_ce1;
    sc_signal< sc_logic > buff_out1_3_V_we1;
    sc_signal< sc_lv<16> > buff_out1_3_V_q1;
    sc_signal< sc_lv<8> > buff_out1_4_V_address0;
    sc_signal< sc_logic > buff_out1_4_V_ce0;
    sc_signal< sc_logic > buff_out1_4_V_we0;
    sc_signal< sc_lv<16> > buff_out1_4_V_q0;
    sc_signal< sc_lv<8> > buff_out1_4_V_address1;
    sc_signal< sc_logic > buff_out1_4_V_ce1;
    sc_signal< sc_logic > buff_out1_4_V_we1;
    sc_signal< sc_lv<16> > buff_out1_4_V_q1;
    sc_signal< sc_lv<8> > buff_out1_5_V_address0;
    sc_signal< sc_logic > buff_out1_5_V_ce0;
    sc_signal< sc_logic > buff_out1_5_V_we0;
    sc_signal< sc_lv<16> > buff_out1_5_V_q0;
    sc_signal< sc_lv<8> > buff_out1_5_V_address1;
    sc_signal< sc_logic > buff_out1_5_V_ce1;
    sc_signal< sc_logic > buff_out1_5_V_we1;
    sc_signal< sc_lv<16> > buff_out1_5_V_q1;
    sc_signal< sc_lv<8> > buff_out1_6_V_address0;
    sc_signal< sc_logic > buff_out1_6_V_ce0;
    sc_signal< sc_logic > buff_out1_6_V_we0;
    sc_signal< sc_lv<16> > buff_out1_6_V_q0;
    sc_signal< sc_lv<8> > buff_out1_6_V_address1;
    sc_signal< sc_logic > buff_out1_6_V_ce1;
    sc_signal< sc_logic > buff_out1_6_V_we1;
    sc_signal< sc_lv<16> > buff_out1_6_V_q1;
    sc_signal< sc_lv<8> > buff_out1_7_V_address0;
    sc_signal< sc_logic > buff_out1_7_V_ce0;
    sc_signal< sc_logic > buff_out1_7_V_we0;
    sc_signal< sc_lv<16> > buff_out1_7_V_q0;
    sc_signal< sc_lv<8> > buff_out1_7_V_address1;
    sc_signal< sc_logic > buff_out1_7_V_ce1;
    sc_signal< sc_logic > buff_out1_7_V_we1;
    sc_signal< sc_lv<16> > buff_out1_7_V_q1;
    sc_signal< sc_lv<8> > buff_out1_8_V_address0;
    sc_signal< sc_logic > buff_out1_8_V_ce0;
    sc_signal< sc_logic > buff_out1_8_V_we0;
    sc_signal< sc_lv<16> > buff_out1_8_V_q0;
    sc_signal< sc_lv<8> > buff_out1_8_V_address1;
    sc_signal< sc_logic > buff_out1_8_V_ce1;
    sc_signal< sc_logic > buff_out1_8_V_we1;
    sc_signal< sc_lv<16> > buff_out1_8_V_q1;
    sc_signal< sc_lv<8> > buff_out1_9_V_address0;
    sc_signal< sc_logic > buff_out1_9_V_ce0;
    sc_signal< sc_logic > buff_out1_9_V_we0;
    sc_signal< sc_lv<16> > buff_out1_9_V_q0;
    sc_signal< sc_lv<8> > buff_out1_9_V_address1;
    sc_signal< sc_logic > buff_out1_9_V_ce1;
    sc_signal< sc_logic > buff_out1_9_V_we1;
    sc_signal< sc_lv<16> > buff_out1_9_V_q1;
    sc_signal< sc_lv<8> > buff_out1_10_V_address0;
    sc_signal< sc_logic > buff_out1_10_V_ce0;
    sc_signal< sc_logic > buff_out1_10_V_we0;
    sc_signal< sc_lv<16> > buff_out1_10_V_q0;
    sc_signal< sc_lv<8> > buff_out1_10_V_address1;
    sc_signal< sc_logic > buff_out1_10_V_ce1;
    sc_signal< sc_logic > buff_out1_10_V_we1;
    sc_signal< sc_lv<16> > buff_out1_10_V_q1;
    sc_signal< sc_lv<8> > buff_out1_11_V_address0;
    sc_signal< sc_logic > buff_out1_11_V_ce0;
    sc_signal< sc_logic > buff_out1_11_V_we0;
    sc_signal< sc_lv<16> > buff_out1_11_V_q0;
    sc_signal< sc_lv<8> > buff_out1_11_V_address1;
    sc_signal< sc_logic > buff_out1_11_V_ce1;
    sc_signal< sc_logic > buff_out1_11_V_we1;
    sc_signal< sc_lv<16> > buff_out1_11_V_q1;
    sc_signal< sc_lv<8> > buff_out1_12_V_address0;
    sc_signal< sc_logic > buff_out1_12_V_ce0;
    sc_signal< sc_logic > buff_out1_12_V_we0;
    sc_signal< sc_lv<16> > buff_out1_12_V_q0;
    sc_signal< sc_lv<8> > buff_out1_12_V_address1;
    sc_signal< sc_logic > buff_out1_12_V_ce1;
    sc_signal< sc_logic > buff_out1_12_V_we1;
    sc_signal< sc_lv<16> > buff_out1_12_V_q1;
    sc_signal< sc_lv<8> > buff_out1_13_V_address0;
    sc_signal< sc_logic > buff_out1_13_V_ce0;
    sc_signal< sc_logic > buff_out1_13_V_we0;
    sc_signal< sc_lv<16> > buff_out1_13_V_q0;
    sc_signal< sc_lv<8> > buff_out1_13_V_address1;
    sc_signal< sc_logic > buff_out1_13_V_ce1;
    sc_signal< sc_logic > buff_out1_13_V_we1;
    sc_signal< sc_lv<16> > buff_out1_13_V_q1;
    sc_signal< sc_lv<8> > buff_out1_14_V_address0;
    sc_signal< sc_logic > buff_out1_14_V_ce0;
    sc_signal< sc_logic > buff_out1_14_V_we0;
    sc_signal< sc_lv<16> > buff_out1_14_V_q0;
    sc_signal< sc_lv<8> > buff_out1_14_V_address1;
    sc_signal< sc_logic > buff_out1_14_V_ce1;
    sc_signal< sc_logic > buff_out1_14_V_we1;
    sc_signal< sc_lv<16> > buff_out1_14_V_q1;
    sc_signal< sc_lv<8> > buff_out1_15_V_address0;
    sc_signal< sc_logic > buff_out1_15_V_ce0;
    sc_signal< sc_logic > buff_out1_15_V_we0;
    sc_signal< sc_lv<16> > buff_out1_15_V_q0;
    sc_signal< sc_lv<8> > buff_out1_15_V_address1;
    sc_signal< sc_logic > buff_out1_15_V_ce1;
    sc_signal< sc_logic > buff_out1_15_V_we1;
    sc_signal< sc_lv<16> > buff_out1_15_V_q1;
    sc_signal< sc_lv<8> > buff_out2_0_V_address0;
    sc_signal< sc_logic > buff_out2_0_V_ce0;
    sc_signal< sc_logic > buff_out2_0_V_we0;
    sc_signal< sc_lv<16> > buff_out2_0_V_q0;
    sc_signal< sc_lv<8> > buff_out2_0_V_address1;
    sc_signal< sc_logic > buff_out2_0_V_ce1;
    sc_signal< sc_logic > buff_out2_0_V_we1;
    sc_signal< sc_lv<16> > buff_out2_0_V_q1;
    sc_signal< sc_lv<8> > buff_out2_1_V_address0;
    sc_signal< sc_logic > buff_out2_1_V_ce0;
    sc_signal< sc_logic > buff_out2_1_V_we0;
    sc_signal< sc_lv<16> > buff_out2_1_V_q0;
    sc_signal< sc_lv<8> > buff_out2_1_V_address1;
    sc_signal< sc_logic > buff_out2_1_V_ce1;
    sc_signal< sc_logic > buff_out2_1_V_we1;
    sc_signal< sc_lv<16> > buff_out2_1_V_q1;
    sc_signal< sc_lv<8> > buff_out2_2_V_address0;
    sc_signal< sc_logic > buff_out2_2_V_ce0;
    sc_signal< sc_logic > buff_out2_2_V_we0;
    sc_signal< sc_lv<16> > buff_out2_2_V_q0;
    sc_signal< sc_lv<8> > buff_out2_2_V_address1;
    sc_signal< sc_logic > buff_out2_2_V_ce1;
    sc_signal< sc_logic > buff_out2_2_V_we1;
    sc_signal< sc_lv<16> > buff_out2_2_V_q1;
    sc_signal< sc_lv<8> > buff_out2_3_V_address0;
    sc_signal< sc_logic > buff_out2_3_V_ce0;
    sc_signal< sc_logic > buff_out2_3_V_we0;
    sc_signal< sc_lv<16> > buff_out2_3_V_q0;
    sc_signal< sc_lv<8> > buff_out2_3_V_address1;
    sc_signal< sc_logic > buff_out2_3_V_ce1;
    sc_signal< sc_logic > buff_out2_3_V_we1;
    sc_signal< sc_lv<16> > buff_out2_3_V_q1;
    sc_signal< sc_lv<8> > buff_out2_4_V_address0;
    sc_signal< sc_logic > buff_out2_4_V_ce0;
    sc_signal< sc_logic > buff_out2_4_V_we0;
    sc_signal< sc_lv<16> > buff_out2_4_V_q0;
    sc_signal< sc_lv<8> > buff_out2_4_V_address1;
    sc_signal< sc_logic > buff_out2_4_V_ce1;
    sc_signal< sc_logic > buff_out2_4_V_we1;
    sc_signal< sc_lv<16> > buff_out2_4_V_q1;
    sc_signal< sc_lv<8> > buff_out2_5_V_address0;
    sc_signal< sc_logic > buff_out2_5_V_ce0;
    sc_signal< sc_logic > buff_out2_5_V_we0;
    sc_signal< sc_lv<16> > buff_out2_5_V_q0;
    sc_signal< sc_lv<8> > buff_out2_5_V_address1;
    sc_signal< sc_logic > buff_out2_5_V_ce1;
    sc_signal< sc_logic > buff_out2_5_V_we1;
    sc_signal< sc_lv<16> > buff_out2_5_V_q1;
    sc_signal< sc_lv<8> > buff_out2_6_V_address0;
    sc_signal< sc_logic > buff_out2_6_V_ce0;
    sc_signal< sc_logic > buff_out2_6_V_we0;
    sc_signal< sc_lv<16> > buff_out2_6_V_q0;
    sc_signal< sc_lv<8> > buff_out2_6_V_address1;
    sc_signal< sc_logic > buff_out2_6_V_ce1;
    sc_signal< sc_logic > buff_out2_6_V_we1;
    sc_signal< sc_lv<16> > buff_out2_6_V_q1;
    sc_signal< sc_lv<8> > buff_out2_7_V_address0;
    sc_signal< sc_logic > buff_out2_7_V_ce0;
    sc_signal< sc_logic > buff_out2_7_V_we0;
    sc_signal< sc_lv<16> > buff_out2_7_V_q0;
    sc_signal< sc_lv<8> > buff_out2_7_V_address1;
    sc_signal< sc_logic > buff_out2_7_V_ce1;
    sc_signal< sc_logic > buff_out2_7_V_we1;
    sc_signal< sc_lv<16> > buff_out2_7_V_q1;
    sc_signal< sc_lv<8> > buff_out2_8_V_address0;
    sc_signal< sc_logic > buff_out2_8_V_ce0;
    sc_signal< sc_logic > buff_out2_8_V_we0;
    sc_signal< sc_lv<16> > buff_out2_8_V_q0;
    sc_signal< sc_lv<8> > buff_out2_8_V_address1;
    sc_signal< sc_logic > buff_out2_8_V_ce1;
    sc_signal< sc_logic > buff_out2_8_V_we1;
    sc_signal< sc_lv<16> > buff_out2_8_V_q1;
    sc_signal< sc_lv<8> > buff_out2_9_V_address0;
    sc_signal< sc_logic > buff_out2_9_V_ce0;
    sc_signal< sc_logic > buff_out2_9_V_we0;
    sc_signal< sc_lv<16> > buff_out2_9_V_q0;
    sc_signal< sc_lv<8> > buff_out2_9_V_address1;
    sc_signal< sc_logic > buff_out2_9_V_ce1;
    sc_signal< sc_logic > buff_out2_9_V_we1;
    sc_signal< sc_lv<16> > buff_out2_9_V_q1;
    sc_signal< sc_lv<8> > buff_out2_10_V_address0;
    sc_signal< sc_logic > buff_out2_10_V_ce0;
    sc_signal< sc_logic > buff_out2_10_V_we0;
    sc_signal< sc_lv<16> > buff_out2_10_V_q0;
    sc_signal< sc_lv<8> > buff_out2_10_V_address1;
    sc_signal< sc_logic > buff_out2_10_V_ce1;
    sc_signal< sc_logic > buff_out2_10_V_we1;
    sc_signal< sc_lv<16> > buff_out2_10_V_q1;
    sc_signal< sc_lv<8> > buff_out2_11_V_address0;
    sc_signal< sc_logic > buff_out2_11_V_ce0;
    sc_signal< sc_logic > buff_out2_11_V_we0;
    sc_signal< sc_lv<16> > buff_out2_11_V_q0;
    sc_signal< sc_lv<8> > buff_out2_11_V_address1;
    sc_signal< sc_logic > buff_out2_11_V_ce1;
    sc_signal< sc_logic > buff_out2_11_V_we1;
    sc_signal< sc_lv<16> > buff_out2_11_V_q1;
    sc_signal< sc_lv<8> > buff_out2_12_V_address0;
    sc_signal< sc_logic > buff_out2_12_V_ce0;
    sc_signal< sc_logic > buff_out2_12_V_we0;
    sc_signal< sc_lv<16> > buff_out2_12_V_q0;
    sc_signal< sc_lv<8> > buff_out2_12_V_address1;
    sc_signal< sc_logic > buff_out2_12_V_ce1;
    sc_signal< sc_logic > buff_out2_12_V_we1;
    sc_signal< sc_lv<16> > buff_out2_12_V_q1;
    sc_signal< sc_lv<8> > buff_out2_13_V_address0;
    sc_signal< sc_logic > buff_out2_13_V_ce0;
    sc_signal< sc_logic > buff_out2_13_V_we0;
    sc_signal< sc_lv<16> > buff_out2_13_V_q0;
    sc_signal< sc_lv<8> > buff_out2_13_V_address1;
    sc_signal< sc_logic > buff_out2_13_V_ce1;
    sc_signal< sc_logic > buff_out2_13_V_we1;
    sc_signal< sc_lv<16> > buff_out2_13_V_q1;
    sc_signal< sc_lv<8> > buff_out2_14_V_address0;
    sc_signal< sc_logic > buff_out2_14_V_ce0;
    sc_signal< sc_logic > buff_out2_14_V_we0;
    sc_signal< sc_lv<16> > buff_out2_14_V_q0;
    sc_signal< sc_lv<8> > buff_out2_14_V_address1;
    sc_signal< sc_logic > buff_out2_14_V_ce1;
    sc_signal< sc_logic > buff_out2_14_V_we1;
    sc_signal< sc_lv<16> > buff_out2_14_V_q1;
    sc_signal< sc_lv<8> > buff_out2_15_V_address0;
    sc_signal< sc_logic > buff_out2_15_V_ce0;
    sc_signal< sc_logic > buff_out2_15_V_we0;
    sc_signal< sc_lv<16> > buff_out2_15_V_q0;
    sc_signal< sc_lv<8> > buff_out2_15_V_address1;
    sc_signal< sc_logic > buff_out2_15_V_ce1;
    sc_signal< sc_logic > buff_out2_15_V_we1;
    sc_signal< sc_lv<16> > buff_out2_15_V_q1;
    sc_signal< sc_lv<6> > bias_buff_0_V_address0;
    sc_signal< sc_logic > bias_buff_0_V_ce0;
    sc_signal< sc_logic > bias_buff_0_V_we0;
    sc_signal< sc_lv<16> > bias_buff_0_V_q0;
    sc_signal< sc_lv<6> > bias_buff_1_V_address0;
    sc_signal< sc_logic > bias_buff_1_V_ce0;
    sc_signal< sc_logic > bias_buff_1_V_we0;
    sc_signal< sc_lv<16> > bias_buff_1_V_q0;
    sc_signal< sc_lv<6> > bias_buff_2_V_address0;
    sc_signal< sc_logic > bias_buff_2_V_ce0;
    sc_signal< sc_logic > bias_buff_2_V_we0;
    sc_signal< sc_lv<16> > bias_buff_2_V_q0;
    sc_signal< sc_lv<6> > bias_buff_3_V_address0;
    sc_signal< sc_logic > bias_buff_3_V_ce0;
    sc_signal< sc_logic > bias_buff_3_V_we0;
    sc_signal< sc_lv<16> > bias_buff_3_V_q0;
    sc_signal< sc_lv<6> > bias_buff_4_V_address0;
    sc_signal< sc_logic > bias_buff_4_V_ce0;
    sc_signal< sc_logic > bias_buff_4_V_we0;
    sc_signal< sc_lv<16> > bias_buff_4_V_q0;
    sc_signal< sc_lv<6> > bias_buff_5_V_address0;
    sc_signal< sc_logic > bias_buff_5_V_ce0;
    sc_signal< sc_logic > bias_buff_5_V_we0;
    sc_signal< sc_lv<16> > bias_buff_5_V_q0;
    sc_signal< sc_lv<6> > bias_buff_6_V_address0;
    sc_signal< sc_logic > bias_buff_6_V_ce0;
    sc_signal< sc_logic > bias_buff_6_V_we0;
    sc_signal< sc_lv<16> > bias_buff_6_V_q0;
    sc_signal< sc_lv<6> > bias_buff_7_V_address0;
    sc_signal< sc_logic > bias_buff_7_V_ce0;
    sc_signal< sc_logic > bias_buff_7_V_we0;
    sc_signal< sc_lv<16> > bias_buff_7_V_q0;
    sc_signal< sc_lv<6> > bias_buff_8_V_address0;
    sc_signal< sc_logic > bias_buff_8_V_ce0;
    sc_signal< sc_logic > bias_buff_8_V_we0;
    sc_signal< sc_lv<16> > bias_buff_8_V_q0;
    sc_signal< sc_lv<6> > bias_buff_9_V_address0;
    sc_signal< sc_logic > bias_buff_9_V_ce0;
    sc_signal< sc_logic > bias_buff_9_V_we0;
    sc_signal< sc_lv<16> > bias_buff_9_V_q0;
    sc_signal< sc_lv<6> > bias_buff_10_V_address0;
    sc_signal< sc_logic > bias_buff_10_V_ce0;
    sc_signal< sc_logic > bias_buff_10_V_we0;
    sc_signal< sc_lv<16> > bias_buff_10_V_q0;
    sc_signal< sc_lv<6> > bias_buff_11_V_address0;
    sc_signal< sc_logic > bias_buff_11_V_ce0;
    sc_signal< sc_logic > bias_buff_11_V_we0;
    sc_signal< sc_lv<16> > bias_buff_11_V_q0;
    sc_signal< sc_lv<6> > bias_buff_12_V_address0;
    sc_signal< sc_logic > bias_buff_12_V_ce0;
    sc_signal< sc_logic > bias_buff_12_V_we0;
    sc_signal< sc_lv<16> > bias_buff_12_V_q0;
    sc_signal< sc_lv<6> > bias_buff_13_V_address0;
    sc_signal< sc_logic > bias_buff_13_V_ce0;
    sc_signal< sc_logic > bias_buff_13_V_we0;
    sc_signal< sc_lv<16> > bias_buff_13_V_q0;
    sc_signal< sc_lv<6> > bias_buff_14_V_address0;
    sc_signal< sc_logic > bias_buff_14_V_ce0;
    sc_signal< sc_logic > bias_buff_14_V_we0;
    sc_signal< sc_lv<16> > bias_buff_14_V_q0;
    sc_signal< sc_lv<6> > bias_buff_15_V_address0;
    sc_signal< sc_logic > bias_buff_15_V_ce0;
    sc_signal< sc_logic > bias_buff_15_V_we0;
    sc_signal< sc_lv<16> > bias_buff_15_V_q0;
    sc_signal< sc_logic > grp_compute_output_fu_669_ap_start;
    sc_signal< sc_logic > grp_compute_output_fu_669_ap_done;
    sc_signal< sc_logic > grp_compute_output_fu_669_ap_idle;
    sc_signal< sc_logic > grp_compute_output_fu_669_ap_ready;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_in_V_AWVALID;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_m_axi_in_V_AWADDR;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_in_V_AWID;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_m_axi_in_V_AWLEN;
    sc_signal< sc_lv<3> > grp_compute_output_fu_669_m_axi_in_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_in_V_AWBURST;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_in_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_in_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_compute_output_fu_669_m_axi_in_V_AWPROT;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_in_V_AWQOS;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_in_V_AWREGION;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_in_V_AWUSER;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_in_V_WVALID;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_m_axi_in_V_WDATA;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_in_V_WSTRB;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_in_V_WLAST;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_in_V_WID;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_in_V_WUSER;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_in_V_ARVALID;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_m_axi_in_V_ARADDR;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_in_V_ARID;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_m_axi_in_V_ARLEN;
    sc_signal< sc_lv<3> > grp_compute_output_fu_669_m_axi_in_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_in_V_ARBURST;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_in_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_in_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_compute_output_fu_669_m_axi_in_V_ARPROT;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_in_V_ARQOS;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_in_V_ARREGION;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_in_V_ARUSER;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_in_V_RREADY;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_in_V_BREADY;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_weight_V_AWVALID;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_m_axi_weight_V_AWADDR;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_weight_V_AWID;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_m_axi_weight_V_AWLEN;
    sc_signal< sc_lv<3> > grp_compute_output_fu_669_m_axi_weight_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_weight_V_AWBURST;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_weight_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_weight_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_compute_output_fu_669_m_axi_weight_V_AWPROT;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_weight_V_AWQOS;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_weight_V_AWREGION;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_weight_V_AWUSER;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_weight_V_WVALID;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_m_axi_weight_V_WDATA;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_weight_V_WSTRB;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_weight_V_WLAST;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_weight_V_WID;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_weight_V_WUSER;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_weight_V_ARVALID;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_m_axi_weight_V_ARADDR;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_weight_V_ARID;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_m_axi_weight_V_ARLEN;
    sc_signal< sc_lv<3> > grp_compute_output_fu_669_m_axi_weight_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_weight_V_ARBURST;
    sc_signal< sc_lv<2> > grp_compute_output_fu_669_m_axi_weight_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_weight_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_compute_output_fu_669_m_axi_weight_V_ARPROT;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_weight_V_ARQOS;
    sc_signal< sc_lv<4> > grp_compute_output_fu_669_m_axi_weight_V_ARREGION;
    sc_signal< sc_lv<1> > grp_compute_output_fu_669_m_axi_weight_V_ARUSER;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_weight_V_RREADY;
    sc_signal< sc_logic > grp_compute_output_fu_669_m_axi_weight_V_BREADY;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_0_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_0_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_0_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_0_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_0_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_0_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_0_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_0_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_0_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_1_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_1_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_1_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_1_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_1_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_1_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_1_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_1_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_1_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_2_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_2_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_2_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_2_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_2_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_2_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_2_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_2_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_2_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_3_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_3_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_3_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_3_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_3_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_3_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_3_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_3_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_3_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_4_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_4_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_4_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_4_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_4_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_4_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_4_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_4_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_4_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_5_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_5_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_5_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_5_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_5_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_5_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_5_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_5_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_5_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_6_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_6_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_6_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_6_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_6_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_6_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_6_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_6_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_6_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_7_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_7_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_7_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_7_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_7_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_7_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_7_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_7_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_7_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_8_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_8_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_8_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_8_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_8_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_8_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_8_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_8_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_8_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_9_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_9_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_9_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_9_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_9_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_9_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_9_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_9_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_9_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_10_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_10_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_10_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_10_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_10_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_10_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_10_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_10_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_10_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_11_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_11_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_11_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_11_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_11_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_11_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_11_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_11_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_11_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_12_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_12_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_12_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_12_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_12_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_12_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_12_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_12_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_12_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_13_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_13_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_13_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_13_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_13_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_13_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_13_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_13_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_13_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_14_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_14_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_14_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_14_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_14_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_14_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_14_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_14_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_14_V_d1;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_15_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_15_V_ce0;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_15_V_we0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_15_V_d0;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_15_V_q0;
    sc_signal< sc_lv<8> > grp_compute_output_fu_669_buff_out_15_V_address1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_15_V_ce1;
    sc_signal< sc_logic > grp_compute_output_fu_669_buff_out_15_V_we1;
    sc_signal< sc_lv<16> > grp_compute_output_fu_669_buff_out_15_V_d1;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V16_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V16_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V17_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V17_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V18_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V18_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V19_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V19_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V20_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V20_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V21_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V21_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V22_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V22_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V23_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V23_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V24_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V24_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V25_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V25_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V26_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V26_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V27_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V27_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V28_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V28_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V29_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V29_ce0;
    sc_signal< sc_lv<6> > grp_compute_output_fu_669_bias_buff_V30_address0;
    sc_signal< sc_logic > grp_compute_output_fu_669_bias_buff_V30_ce0;
    sc_signal< sc_lv<30> > grp_compute_output_fu_669_bias_buff_V_offset;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_m;
    sc_signal< sc_lv<32> > grp_compute_output_fu_669_p;
    sc_signal< sc_logic > grp_write_back_fu_719_ap_start;
    sc_signal< sc_logic > grp_write_back_fu_719_ap_done;
    sc_signal< sc_logic > grp_write_back_fu_719_ap_idle;
    sc_signal< sc_logic > grp_write_back_fu_719_ap_ready;
    sc_signal< sc_logic > grp_write_back_fu_719_m_axi_out_V_AWVALID;
    sc_signal< sc_lv<32> > grp_write_back_fu_719_m_axi_out_V_AWADDR;
    sc_signal< sc_lv<1> > grp_write_back_fu_719_m_axi_out_V_AWID;
    sc_signal< sc_lv<32> > grp_write_back_fu_719_m_axi_out_V_AWLEN;
    sc_signal< sc_lv<3> > grp_write_back_fu_719_m_axi_out_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_write_back_fu_719_m_axi_out_V_AWBURST;
    sc_signal< sc_lv<2> > grp_write_back_fu_719_m_axi_out_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_write_back_fu_719_m_axi_out_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_write_back_fu_719_m_axi_out_V_AWPROT;
    sc_signal< sc_lv<4> > grp_write_back_fu_719_m_axi_out_V_AWQOS;
    sc_signal< sc_lv<4> > grp_write_back_fu_719_m_axi_out_V_AWREGION;
    sc_signal< sc_lv<1> > grp_write_back_fu_719_m_axi_out_V_AWUSER;
    sc_signal< sc_logic > grp_write_back_fu_719_m_axi_out_V_WVALID;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_m_axi_out_V_WDATA;
    sc_signal< sc_lv<2> > grp_write_back_fu_719_m_axi_out_V_WSTRB;
    sc_signal< sc_logic > grp_write_back_fu_719_m_axi_out_V_WLAST;
    sc_signal< sc_lv<1> > grp_write_back_fu_719_m_axi_out_V_WID;
    sc_signal< sc_lv<1> > grp_write_back_fu_719_m_axi_out_V_WUSER;
    sc_signal< sc_logic > grp_write_back_fu_719_m_axi_out_V_ARVALID;
    sc_signal< sc_lv<32> > grp_write_back_fu_719_m_axi_out_V_ARADDR;
    sc_signal< sc_lv<1> > grp_write_back_fu_719_m_axi_out_V_ARID;
    sc_signal< sc_lv<32> > grp_write_back_fu_719_m_axi_out_V_ARLEN;
    sc_signal< sc_lv<3> > grp_write_back_fu_719_m_axi_out_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_write_back_fu_719_m_axi_out_V_ARBURST;
    sc_signal< sc_lv<2> > grp_write_back_fu_719_m_axi_out_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_write_back_fu_719_m_axi_out_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_write_back_fu_719_m_axi_out_V_ARPROT;
    sc_signal< sc_lv<4> > grp_write_back_fu_719_m_axi_out_V_ARQOS;
    sc_signal< sc_lv<4> > grp_write_back_fu_719_m_axi_out_V_ARREGION;
    sc_signal< sc_lv<1> > grp_write_back_fu_719_m_axi_out_V_ARUSER;
    sc_signal< sc_logic > grp_write_back_fu_719_m_axi_out_V_RREADY;
    sc_signal< sc_logic > grp_write_back_fu_719_m_axi_out_V_BREADY;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_0_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_0_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_0_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_0_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_0_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_0_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_1_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_1_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_1_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_1_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_1_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_1_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_2_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_2_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_2_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_2_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_2_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_2_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_3_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_3_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_3_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_3_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_3_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_3_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_4_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_4_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_4_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_4_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_4_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_4_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_5_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_5_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_5_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_5_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_5_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_5_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_6_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_6_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_6_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_6_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_6_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_6_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_7_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_7_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_7_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_7_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_7_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_7_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_8_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_8_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_8_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_8_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_8_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_8_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_9_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_9_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_9_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_9_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_9_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_9_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_10_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_10_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_10_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_10_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_10_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_10_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_11_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_11_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_11_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_11_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_11_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_11_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_12_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_12_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_12_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_12_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_12_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_12_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_13_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_13_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_13_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_13_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_13_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_13_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_14_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_14_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_14_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_14_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_14_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_14_V_q1;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_15_V_address0;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_15_V_ce0;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_15_V_q0;
    sc_signal< sc_lv<8> > grp_write_back_fu_719_buff_out_15_V_address1;
    sc_signal< sc_logic > grp_write_back_fu_719_buff_out_15_V_ce1;
    sc_signal< sc_lv<16> > grp_write_back_fu_719_buff_out_15_V_q1;
    sc_signal< sc_lv<32> > p_assign_reg_620;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > pp_0_reg_644;
    sc_signal< bool > ap_block_state16_on_subcall_done;
    sc_signal< sc_lv<32> > m_assign_reg_632;
    sc_signal< sc_lv<1> > ap_phi_mux_pp_0_phi_fu_648_p4;
    sc_signal< sc_lv<1> > ap_phi_mux_pp_1_phi_fu_660_p4;
    sc_signal< sc_logic > grp_compute_output_fu_669_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_write_back_fu_719_ap_start_reg;
    sc_signal< sc_lv<1> > icmp_ln171_fu_886_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > zext_ln165_1_fu_834_p1;
    sc_signal< sc_lv<64> > empty_fu_771_p1;
    sc_signal< sc_lv<31> > bias_V5_fu_761_p4;
    sc_signal< sc_lv<32> > add_ln129_fu_853_p2;
    sc_signal< sc_lv<1> > icmp_ln129_fu_859_p2;
    sc_signal< sc_lv<32> > add_ln130_fu_864_p2;
    sc_signal< sc_lv<32> > sub_ln175_fu_898_p2;
    sc_signal< sc_lv<28> > tmp_6_fu_903_p4;
    sc_signal< sc_lv<29> > zext_ln175_fu_913_p1;
    sc_signal< sc_lv<28> > tmp_7_fu_923_p4;
    sc_signal< sc_lv<1> > tmp_8_fu_891_p3;
    sc_signal< sc_lv<29> > sub_ln175_1_fu_917_p2;
    sc_signal< sc_lv<29> > zext_ln175_1_fu_932_p1;
    sc_signal< sc_lv<29> > select_ln175_fu_936_p3;
    sc_signal< bool > ap_block_state17_on_subcall_done;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_state8;
    static const sc_lv<15> ap_ST_fsm_pp0_stage0;
    static const sc_lv<15> ap_ST_fsm_state12;
    static const sc_lv<15> ap_ST_fsm_state13;
    static const sc_lv<15> ap_ST_fsm_state14;
    static const sc_lv<15> ap_ST_fsm_state15;
    static const sc_lv<15> ap_ST_fsm_state16;
    static const sc_lv<15> ap_ST_fsm_state17;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_IN_R_USER_VALUE;
    static const int C_M_AXI_IN_R_PROT_VALUE;
    static const int C_M_AXI_IN_R_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_W_USER_VALUE;
    static const int C_M_AXI_W_PROT_VALUE;
    static const int C_M_AXI_W_CACHE_VALUE;
    static const int C_M_AXI_B_USER_VALUE;
    static const int C_M_AXI_B_PROT_VALUE;
    static const int C_M_AXI_B_CACHE_VALUE;
    static const int C_M_AXI_OUT_R_USER_VALUE;
    static const int C_M_AXI_OUT_R_PROT_VALUE;
    static const int C_M_AXI_OUT_R_CACHE_VALUE;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_96;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<29> ap_const_lv29_0;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_B_ARLEN();
    void thread_B_ARVALID();
    void thread_B_RREADY();
    void thread_B_blk_n_AR();
    void thread_B_blk_n_R();
    void thread_IN_r_ARVALID();
    void thread_IN_r_RREADY();
    void thread_OUT_r_AWVALID();
    void thread_OUT_r_BREADY();
    void thread_OUT_r_WVALID();
    void thread_W_ARVALID();
    void thread_W_RREADY();
    void thread_add_ln129_fu_853_p2();
    void thread_add_ln130_fu_864_p2();
    void thread_add_ln165_fu_814_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state16_on_subcall_done();
    void thread_ap_block_state17_on_subcall_done();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_pp_0_phi_fu_648_p4();
    void thread_ap_phi_mux_pp_1_phi_fu_660_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bias_V5_fu_761_p4();
    void thread_bias_buff_0_V_address0();
    void thread_bias_buff_0_V_ce0();
    void thread_bias_buff_0_V_we0();
    void thread_bias_buff_10_V_address0();
    void thread_bias_buff_10_V_ce0();
    void thread_bias_buff_10_V_we0();
    void thread_bias_buff_11_V_address0();
    void thread_bias_buff_11_V_ce0();
    void thread_bias_buff_11_V_we0();
    void thread_bias_buff_12_V_address0();
    void thread_bias_buff_12_V_ce0();
    void thread_bias_buff_12_V_we0();
    void thread_bias_buff_13_V_address0();
    void thread_bias_buff_13_V_ce0();
    void thread_bias_buff_13_V_we0();
    void thread_bias_buff_14_V_address0();
    void thread_bias_buff_14_V_ce0();
    void thread_bias_buff_14_V_we0();
    void thread_bias_buff_15_V_address0();
    void thread_bias_buff_15_V_ce0();
    void thread_bias_buff_15_V_we0();
    void thread_bias_buff_1_V_address0();
    void thread_bias_buff_1_V_ce0();
    void thread_bias_buff_1_V_we0();
    void thread_bias_buff_2_V_address0();
    void thread_bias_buff_2_V_ce0();
    void thread_bias_buff_2_V_we0();
    void thread_bias_buff_3_V_address0();
    void thread_bias_buff_3_V_ce0();
    void thread_bias_buff_3_V_we0();
    void thread_bias_buff_4_V_address0();
    void thread_bias_buff_4_V_ce0();
    void thread_bias_buff_4_V_we0();
    void thread_bias_buff_5_V_address0();
    void thread_bias_buff_5_V_ce0();
    void thread_bias_buff_5_V_we0();
    void thread_bias_buff_6_V_address0();
    void thread_bias_buff_6_V_ce0();
    void thread_bias_buff_6_V_we0();
    void thread_bias_buff_7_V_address0();
    void thread_bias_buff_7_V_ce0();
    void thread_bias_buff_7_V_we0();
    void thread_bias_buff_8_V_address0();
    void thread_bias_buff_8_V_ce0();
    void thread_bias_buff_8_V_we0();
    void thread_bias_buff_9_V_address0();
    void thread_bias_buff_9_V_ce0();
    void thread_bias_buff_9_V_we0();
    void thread_buff_out1_0_V_address0();
    void thread_buff_out1_0_V_address1();
    void thread_buff_out1_0_V_ce0();
    void thread_buff_out1_0_V_ce1();
    void thread_buff_out1_0_V_we0();
    void thread_buff_out1_0_V_we1();
    void thread_buff_out1_10_V_address0();
    void thread_buff_out1_10_V_address1();
    void thread_buff_out1_10_V_ce0();
    void thread_buff_out1_10_V_ce1();
    void thread_buff_out1_10_V_we0();
    void thread_buff_out1_10_V_we1();
    void thread_buff_out1_11_V_address0();
    void thread_buff_out1_11_V_address1();
    void thread_buff_out1_11_V_ce0();
    void thread_buff_out1_11_V_ce1();
    void thread_buff_out1_11_V_we0();
    void thread_buff_out1_11_V_we1();
    void thread_buff_out1_12_V_address0();
    void thread_buff_out1_12_V_address1();
    void thread_buff_out1_12_V_ce0();
    void thread_buff_out1_12_V_ce1();
    void thread_buff_out1_12_V_we0();
    void thread_buff_out1_12_V_we1();
    void thread_buff_out1_13_V_address0();
    void thread_buff_out1_13_V_address1();
    void thread_buff_out1_13_V_ce0();
    void thread_buff_out1_13_V_ce1();
    void thread_buff_out1_13_V_we0();
    void thread_buff_out1_13_V_we1();
    void thread_buff_out1_14_V_address0();
    void thread_buff_out1_14_V_address1();
    void thread_buff_out1_14_V_ce0();
    void thread_buff_out1_14_V_ce1();
    void thread_buff_out1_14_V_we0();
    void thread_buff_out1_14_V_we1();
    void thread_buff_out1_15_V_address0();
    void thread_buff_out1_15_V_address1();
    void thread_buff_out1_15_V_ce0();
    void thread_buff_out1_15_V_ce1();
    void thread_buff_out1_15_V_we0();
    void thread_buff_out1_15_V_we1();
    void thread_buff_out1_1_V_address0();
    void thread_buff_out1_1_V_address1();
    void thread_buff_out1_1_V_ce0();
    void thread_buff_out1_1_V_ce1();
    void thread_buff_out1_1_V_we0();
    void thread_buff_out1_1_V_we1();
    void thread_buff_out1_2_V_address0();
    void thread_buff_out1_2_V_address1();
    void thread_buff_out1_2_V_ce0();
    void thread_buff_out1_2_V_ce1();
    void thread_buff_out1_2_V_we0();
    void thread_buff_out1_2_V_we1();
    void thread_buff_out1_3_V_address0();
    void thread_buff_out1_3_V_address1();
    void thread_buff_out1_3_V_ce0();
    void thread_buff_out1_3_V_ce1();
    void thread_buff_out1_3_V_we0();
    void thread_buff_out1_3_V_we1();
    void thread_buff_out1_4_V_address0();
    void thread_buff_out1_4_V_address1();
    void thread_buff_out1_4_V_ce0();
    void thread_buff_out1_4_V_ce1();
    void thread_buff_out1_4_V_we0();
    void thread_buff_out1_4_V_we1();
    void thread_buff_out1_5_V_address0();
    void thread_buff_out1_5_V_address1();
    void thread_buff_out1_5_V_ce0();
    void thread_buff_out1_5_V_ce1();
    void thread_buff_out1_5_V_we0();
    void thread_buff_out1_5_V_we1();
    void thread_buff_out1_6_V_address0();
    void thread_buff_out1_6_V_address1();
    void thread_buff_out1_6_V_ce0();
    void thread_buff_out1_6_V_ce1();
    void thread_buff_out1_6_V_we0();
    void thread_buff_out1_6_V_we1();
    void thread_buff_out1_7_V_address0();
    void thread_buff_out1_7_V_address1();
    void thread_buff_out1_7_V_ce0();
    void thread_buff_out1_7_V_ce1();
    void thread_buff_out1_7_V_we0();
    void thread_buff_out1_7_V_we1();
    void thread_buff_out1_8_V_address0();
    void thread_buff_out1_8_V_address1();
    void thread_buff_out1_8_V_ce0();
    void thread_buff_out1_8_V_ce1();
    void thread_buff_out1_8_V_we0();
    void thread_buff_out1_8_V_we1();
    void thread_buff_out1_9_V_address0();
    void thread_buff_out1_9_V_address1();
    void thread_buff_out1_9_V_ce0();
    void thread_buff_out1_9_V_ce1();
    void thread_buff_out1_9_V_we0();
    void thread_buff_out1_9_V_we1();
    void thread_buff_out2_0_V_address0();
    void thread_buff_out2_0_V_address1();
    void thread_buff_out2_0_V_ce0();
    void thread_buff_out2_0_V_ce1();
    void thread_buff_out2_0_V_we0();
    void thread_buff_out2_0_V_we1();
    void thread_buff_out2_10_V_address0();
    void thread_buff_out2_10_V_address1();
    void thread_buff_out2_10_V_ce0();
    void thread_buff_out2_10_V_ce1();
    void thread_buff_out2_10_V_we0();
    void thread_buff_out2_10_V_we1();
    void thread_buff_out2_11_V_address0();
    void thread_buff_out2_11_V_address1();
    void thread_buff_out2_11_V_ce0();
    void thread_buff_out2_11_V_ce1();
    void thread_buff_out2_11_V_we0();
    void thread_buff_out2_11_V_we1();
    void thread_buff_out2_12_V_address0();
    void thread_buff_out2_12_V_address1();
    void thread_buff_out2_12_V_ce0();
    void thread_buff_out2_12_V_ce1();
    void thread_buff_out2_12_V_we0();
    void thread_buff_out2_12_V_we1();
    void thread_buff_out2_13_V_address0();
    void thread_buff_out2_13_V_address1();
    void thread_buff_out2_13_V_ce0();
    void thread_buff_out2_13_V_ce1();
    void thread_buff_out2_13_V_we0();
    void thread_buff_out2_13_V_we1();
    void thread_buff_out2_14_V_address0();
    void thread_buff_out2_14_V_address1();
    void thread_buff_out2_14_V_ce0();
    void thread_buff_out2_14_V_ce1();
    void thread_buff_out2_14_V_we0();
    void thread_buff_out2_14_V_we1();
    void thread_buff_out2_15_V_address0();
    void thread_buff_out2_15_V_address1();
    void thread_buff_out2_15_V_ce0();
    void thread_buff_out2_15_V_ce1();
    void thread_buff_out2_15_V_we0();
    void thread_buff_out2_15_V_we1();
    void thread_buff_out2_1_V_address0();
    void thread_buff_out2_1_V_address1();
    void thread_buff_out2_1_V_ce0();
    void thread_buff_out2_1_V_ce1();
    void thread_buff_out2_1_V_we0();
    void thread_buff_out2_1_V_we1();
    void thread_buff_out2_2_V_address0();
    void thread_buff_out2_2_V_address1();
    void thread_buff_out2_2_V_ce0();
    void thread_buff_out2_2_V_ce1();
    void thread_buff_out2_2_V_we0();
    void thread_buff_out2_2_V_we1();
    void thread_buff_out2_3_V_address0();
    void thread_buff_out2_3_V_address1();
    void thread_buff_out2_3_V_ce0();
    void thread_buff_out2_3_V_ce1();
    void thread_buff_out2_3_V_we0();
    void thread_buff_out2_3_V_we1();
    void thread_buff_out2_4_V_address0();
    void thread_buff_out2_4_V_address1();
    void thread_buff_out2_4_V_ce0();
    void thread_buff_out2_4_V_ce1();
    void thread_buff_out2_4_V_we0();
    void thread_buff_out2_4_V_we1();
    void thread_buff_out2_5_V_address0();
    void thread_buff_out2_5_V_address1();
    void thread_buff_out2_5_V_ce0();
    void thread_buff_out2_5_V_ce1();
    void thread_buff_out2_5_V_we0();
    void thread_buff_out2_5_V_we1();
    void thread_buff_out2_6_V_address0();
    void thread_buff_out2_6_V_address1();
    void thread_buff_out2_6_V_ce0();
    void thread_buff_out2_6_V_ce1();
    void thread_buff_out2_6_V_we0();
    void thread_buff_out2_6_V_we1();
    void thread_buff_out2_7_V_address0();
    void thread_buff_out2_7_V_address1();
    void thread_buff_out2_7_V_ce0();
    void thread_buff_out2_7_V_ce1();
    void thread_buff_out2_7_V_we0();
    void thread_buff_out2_7_V_we1();
    void thread_buff_out2_8_V_address0();
    void thread_buff_out2_8_V_address1();
    void thread_buff_out2_8_V_ce0();
    void thread_buff_out2_8_V_ce1();
    void thread_buff_out2_8_V_we0();
    void thread_buff_out2_8_V_we1();
    void thread_buff_out2_9_V_address0();
    void thread_buff_out2_9_V_address1();
    void thread_buff_out2_9_V_ce0();
    void thread_buff_out2_9_V_ce1();
    void thread_buff_out2_9_V_we0();
    void thread_buff_out2_9_V_we1();
    void thread_empty_fu_771_p1();
    void thread_grp_compute_output_fu_669_ap_start();
    void thread_grp_compute_output_fu_669_bias_buff_V_offset();
    void thread_grp_compute_output_fu_669_buff_out_0_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_10_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_11_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_12_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_13_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_14_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_15_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_1_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_2_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_3_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_4_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_5_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_6_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_7_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_8_V_q0();
    void thread_grp_compute_output_fu_669_buff_out_9_V_q0();
    void thread_grp_compute_output_fu_669_m();
    void thread_grp_compute_output_fu_669_p();
    void thread_grp_write_back_fu_719_ap_start();
    void thread_grp_write_back_fu_719_buff_out_0_V_q0();
    void thread_grp_write_back_fu_719_buff_out_0_V_q1();
    void thread_grp_write_back_fu_719_buff_out_10_V_q0();
    void thread_grp_write_back_fu_719_buff_out_10_V_q1();
    void thread_grp_write_back_fu_719_buff_out_11_V_q0();
    void thread_grp_write_back_fu_719_buff_out_11_V_q1();
    void thread_grp_write_back_fu_719_buff_out_12_V_q0();
    void thread_grp_write_back_fu_719_buff_out_12_V_q1();
    void thread_grp_write_back_fu_719_buff_out_13_V_q0();
    void thread_grp_write_back_fu_719_buff_out_13_V_q1();
    void thread_grp_write_back_fu_719_buff_out_14_V_q0();
    void thread_grp_write_back_fu_719_buff_out_14_V_q1();
    void thread_grp_write_back_fu_719_buff_out_15_V_q0();
    void thread_grp_write_back_fu_719_buff_out_15_V_q1();
    void thread_grp_write_back_fu_719_buff_out_1_V_q0();
    void thread_grp_write_back_fu_719_buff_out_1_V_q1();
    void thread_grp_write_back_fu_719_buff_out_2_V_q0();
    void thread_grp_write_back_fu_719_buff_out_2_V_q1();
    void thread_grp_write_back_fu_719_buff_out_3_V_q0();
    void thread_grp_write_back_fu_719_buff_out_3_V_q1();
    void thread_grp_write_back_fu_719_buff_out_4_V_q0();
    void thread_grp_write_back_fu_719_buff_out_4_V_q1();
    void thread_grp_write_back_fu_719_buff_out_5_V_q0();
    void thread_grp_write_back_fu_719_buff_out_5_V_q1();
    void thread_grp_write_back_fu_719_buff_out_6_V_q0();
    void thread_grp_write_back_fu_719_buff_out_6_V_q1();
    void thread_grp_write_back_fu_719_buff_out_7_V_q0();
    void thread_grp_write_back_fu_719_buff_out_7_V_q1();
    void thread_grp_write_back_fu_719_buff_out_8_V_q0();
    void thread_grp_write_back_fu_719_buff_out_8_V_q1();
    void thread_grp_write_back_fu_719_buff_out_9_V_q0();
    void thread_grp_write_back_fu_719_buff_out_9_V_q1();
    void thread_icmp_ln129_fu_859_p2();
    void thread_icmp_ln165_fu_809_p2();
    void thread_icmp_ln171_fu_886_p2();
    void thread_m_fu_870_p3();
    void thread_p_fu_878_p3();
    void thread_select_ln175_fu_936_p3();
    void thread_sext_ln175_fu_944_p1();
    void thread_sub_ln175_1_fu_917_p2();
    void thread_sub_ln175_fu_898_p2();
    void thread_tmp_6_fu_903_p4();
    void thread_tmp_7_fu_923_p4();
    void thread_tmp_8_fu_891_p3();
    void thread_trunc_ln165_1_fu_830_p1();
    void thread_trunc_ln165_fu_801_p1();
    void thread_zext_ln165_1_fu_834_p1();
    void thread_zext_ln175_1_fu_932_p1();
    void thread_zext_ln175_fu_913_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
