Warning (10268): Verilog HDL information at weight_cnt.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/weight_cnt.v Line: 11
Warning (10268): Verilog HDL information at gate.v(17): always construct contains both blocking and non-blocking assignments File: C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/Verilog_projects/stdp/gate.v Line: 17
