Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Tue Dec 16 18:24:31 2025
****************************************

Library(s) Used:

    tsl18fs120_scl_ff (File: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db)
    tsl18cio250_min (File: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db)

Number of ports:                        13117
Number of nets:                         33402
Number of cells:                        26716
Number of combinational cells:          16222
Number of sequential cells:              4225
Number of macros/black boxes:              17
Number of buf/inv:                       4771
Number of references:                       4

Combinational area:             287186.920916
Buf/Inv area:                    66065.790697
Noncombinational area:          272951.804337
Macro/Black Box area:             1395.760063
Net Interconnect area:           20905.057385

Total cell area:                561534.485316
Total area:                     582439.542701

Information: This design contains black box (unknown) components. (RPT-8)
1
