# T Flip-Flop

This is a behavioral **Verilog** code for T Flip-Flop

## Circuit

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Flip-Flops/T_FLIP_FLOP/t_flipflop.jpg?raw=true)

## Truth Table

| T |    Q(t)   |
|:-:|:---------:|
| 0 |  Q(t - 1) |
| 1 | Q(t - 1)' |

## Results

>Simulation

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Flip-Flops/T_FLIP_FLOP/simulation.PNG?raw=true)

## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)
