Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jan 22 09:06:39 2018
| Host         : Luis-TOSH running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |              96 |           39 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+--------------------------------------+------------------+----------------+
|           Clock Signal          | Enable Signal |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+--------------------------------------+------------------+----------------+
|  Inst_Clock_Divider_Display/CLK |               | Inst_FSM/SS[0]                       |                1 |              1 |
|  Inst_Clock_Divider_FSM/Hz1     |               |                                      |                2 |              3 |
|  Inst_Clock_Divider_Display/CLK |               |                                      |                4 |              7 |
|  Inst_Clock_Divider_FSM/Hz1     |               | Inst_Clock_Divider_FSM/clk_sig_reg_0 |                4 |             10 |
|  Inst_Clock_Divider_Display/CLK |               | reset_IBUF                           |                7 |             20 |
|  clk_IBUF_BUFG                  |               | Inst_Clock_Divider_FSM/clk_sig_reg_0 |               28 |             66 |
+---------------------------------+---------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 7      |                     1 |
| 10     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


