// Seed: 359247152
module module_0 (
    output wire id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4
);
  assign id_0 = 1;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input uwire id_2,
    output uwire id_3,
    output uwire id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    output wor id_8
    , id_22,
    output uwire id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    output supply1 id_13,
    output wire id_14,
    output wire id_15,
    output tri1 id_16,
    input supply1 id_17,
    output wor id_18,
    input supply0 id_19,
    input supply1 id_20
);
  wire id_23;
  wire id_24;
  wire id_25;
  module_0(
      id_0, id_6, id_12, id_19, id_10
  );
endmodule : id_26
