Release 8.1i par I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

XIAWU::  Tue May 22 10:11:49 2007

par -w -ol high flash_test14_map.ncd flash_test14.ncd flash_test14.pcf 


Constraints file: flash_test14.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment c:\Xilinx81.
   "flash_test14" is an NCD, version 3.1, device xc2vp20, package ff896, speed -6

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.92 2005-11-04".


Device Utilization Summary:

   Number of BSCANs                    1 out of 1     100%
   Number of BUFGMUXs                  3 out of 16     18%
   Number of DCMs                      1 out of 8      12%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of External IOBs            54 out of 556     9%
      Number of LOCed IOBs            49 out of 54     90%

   Number of MULT18X18s                3 out of 88      3%
   Number of RAMB16s                  24 out of 88     27%
   Number of SLICEs                 1102 out of 9280   11%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98c109) REAL time: 8 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 8 secs 

Phase 3.2
..........
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 14 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 14 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 14 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 14 secs 

Phase 7.8
....................................................................
........
...................................
...........
...........
..
Phase 7.8 (Checksum:d5c1fd) REAL time: 22 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 22 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 26 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 26 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 27 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 27 secs 

Writing design to file flash_test14.ncd


Total REAL time to Placer completion: 29 secs 
Total CPU time to Placer completion: 28 secs 

Starting Router

Phase 1: 10846 unrouted;       REAL time: 36 secs 

Phase 2: 9725 unrouted;       REAL time: 37 secs 

Phase 3: 2224 unrouted;       REAL time: 39 secs 

Phase 4: 2224 unrouted; (0)      REAL time: 40 secs 

Phase 5: 2224 unrouted; (0)      REAL time: 40 secs 

Phase 6: 2224 unrouted; (0)      REAL time: 40 secs 

Phase 7: 0 unrouted; (0)      REAL time: 44 secs 

Phase 8: 0 unrouted; (0)      REAL time: 46 secs 


Total REAL time to Router completion: 48 secs 
Total CPU time to Router completion: 46 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX2S| No   |  817 |  0.298     |  1.439      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX7S| No   |  122 |  0.247     |  1.393      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.412      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.


   The Delay Summary Report


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.357
   The MAXIMUM PIN DELAY IS:                               5.900
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   4.767

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 6.00  d >= 6.00
   ---------   ---------   ---------   ---------   ---------   ---------
        4258        4519        1774         516         196           0

Timing Score: 0

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of  
                                            |            |            | Levels | Slack      |errors     
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLKDV_BUF_0 = PERIOD TIMEG | 13.468ns   | 12.755ns   | 8      | 0.713ns    | 0         
  RP "dcm_0_dcm_0_CLKDV_BUF_0"         TS_s |            |            |        |            |           
  ys_clk_pin_p * 2 HIGH 50%                 |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin_p = PERIOD TIMEGRP "sys_cl | N/A        | N/A        | N/A    | N/A        | N/A       
  k_pin_p" 6.734 ns HIGH 50%                |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin_n = PERIOD TIMEGRP "sys_cl | N/A        | N/A        | N/A    | N/A        | N/A       
  k_pin_n" 6.734 ns HIGH 50%                |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLKDV_BUF = PERIOD TIMEGRP | N/A        | N/A        | N/A    | N/A        | N/A       
   "dcm_0_dcm_0_CLKDV_BUF"         TS_sys_c |            |            |        |            |           
  lk_pin_n * 2 HIGH 50%                     |            |            |        |            |           
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  259 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file flash_test14.ncd



PAR done!
