{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745797495909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745797495910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 17:44:55 2025 " "Processing started: Sun Apr 27 17:44:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745797495910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797495910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Encryption -c AES_Encryption " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Encryption -c AES_Encryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797495910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745797496595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745797496595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-structure " "Found design unit 1: Top-structure" {  } { { "Top.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507063 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbyteskey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbyteskey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytesKey-Behavioral " "Found design unit 1: SubBytesKey-Behavioral" {  } { { "SubBytesKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/SubBytesKey.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507071 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytesKey " "Found entity 1: SubBytesKey" {  } { { "SubBytesKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/SubBytesKey.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytes-behavioral " "Found design unit 1: SubBytes-behavioral" {  } { { "SubBytes.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/SubBytes.vhd" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507077 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/SubBytes.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemach.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemach.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMach-Behavioral " "Found design unit 1: StateMach-Behavioral" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507083 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMach " "Found entity 1: StateMach" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRows-Behavioral " "Found design unit 1: ShiftRows-Behavioral" {  } { { "ShiftRows.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/ShiftRows.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507089 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "ShiftRows.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/ShiftRows.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBox-Behavioral " "Found design unit 1: SBox-Behavioral" {  } { { "SBox.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/SBox.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507095 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBox " "Found entity 1: SBox" {  } { { "SBox.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/SBox.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcon-Behavioral " "Found design unit 1: Rcon-Behavioral" {  } { { "Rcon.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Rcon.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcon " "Found entity 1: Rcon" {  } { { "Rcon.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Rcon.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2to1-rtl " "Found design unit 1: Mux2to1-rtl" {  } { { "Mux2to1.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Mux2to1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Mux2to1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507105 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Mux.vhd" 30 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1745797507111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Behavioral " "Found design unit 1: Mux-Behavioral" {  } { { "Mux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Mux.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507111 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Mux.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumns-rtl " "Found design unit 1: MixColumns-rtl" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507117 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyschedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyschedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeySchedule-Behavioral " "Found design unit 1: KeySchedule-Behavioral" {  } { { "KeySchedule.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/KeySchedule.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507123 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeySchedule " "Found entity 1: KeySchedule" {  } { { "KeySchedule.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/KeySchedule.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyprocessor-Behavioral " "Found design unit 1: Keyprocessor-Behavioral" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keyprocessor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyprocessor " "Found entity 1: Keyprocessor" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keyprocessor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keymem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keymem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keymem-Behavioral " "Found design unit 1: Keymem-Behavioral" {  } { { "Keymem.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keymem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507134 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keymem " "Found entity 1: Keymem" {  } { { "Keymem.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keymem.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "galoispackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file galoispackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GaloisPackage " "Found design unit 1: GaloisPackage" {  } { { "GaloisPackage.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/GaloisPackage.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507147 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GaloisPackage-body " "Found design unit 2: GaloisPackage-body" {  } { { "GaloisPackage.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/GaloisPackage.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeMux-Behavioral " "Found design unit 1: DeMux-Behavioral" {  } { { "DeMux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/DeMux.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507155 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeMux " "Found entity 1: DeMux" {  } { { "DeMux.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/DeMux.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddRoundKey-Behavioral " "Found design unit 1: AddRoundKey-Behavioral" {  } { { "AddRoundKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/AddRoundKey.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507163 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/AddRoundKey.vhd" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_tb-behavior " "Found design unit 1: Top_tb-behavior" {  } { { "Top_tb.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top_tb.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507170 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top_tb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745797507170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745797507253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRoundKey AddRoundKey:u0 " "Elaborating entity \"AddRoundKey\" for hierarchy \"AddRoundKey:u0\"" {  } { { "Top.vhd" "u0" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes SubBytes:u1 " "Elaborating entity \"SubBytes\" for hierarchy \"SubBytes:u1\"" {  } { { "Top.vhd" "u1" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows ShiftRows:u2 " "Elaborating entity \"ShiftRows\" for hierarchy \"ShiftRows:u2\"" {  } { { "Top.vhd" "u2" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns MixColumns:u3 " "Elaborating entity \"MixColumns\" for hierarchy \"MixColumns:u3\"" {  } { { "Top.vhd" "u3" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507283 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte0 MixColumns.vhd(181) " "VHDL Variable Declaration warning at MixColumns.vhd(181): used initial value expression for variable \"byte0\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 181 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507293 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte1 MixColumns.vhd(182) " "VHDL Variable Declaration warning at MixColumns.vhd(182): used initial value expression for variable \"byte1\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 182 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507293 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte2 MixColumns.vhd(183) " "VHDL Variable Declaration warning at MixColumns.vhd(183): used initial value expression for variable \"byte2\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 183 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte3 MixColumns.vhd(184) " "VHDL Variable Declaration warning at MixColumns.vhd(184): used initial value expression for variable \"byte3\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 184 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte4 MixColumns.vhd(185) " "VHDL Variable Declaration warning at MixColumns.vhd(185): used initial value expression for variable \"byte4\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 185 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte5 MixColumns.vhd(186) " "VHDL Variable Declaration warning at MixColumns.vhd(186): used initial value expression for variable \"byte5\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 186 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte6 MixColumns.vhd(187) " "VHDL Variable Declaration warning at MixColumns.vhd(187): used initial value expression for variable \"byte6\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 187 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte7 MixColumns.vhd(188) " "VHDL Variable Declaration warning at MixColumns.vhd(188): used initial value expression for variable \"byte7\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 188 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte8 MixColumns.vhd(189) " "VHDL Variable Declaration warning at MixColumns.vhd(189): used initial value expression for variable \"byte8\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 189 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte9 MixColumns.vhd(190) " "VHDL Variable Declaration warning at MixColumns.vhd(190): used initial value expression for variable \"byte9\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 190 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte10 MixColumns.vhd(191) " "VHDL Variable Declaration warning at MixColumns.vhd(191): used initial value expression for variable \"byte10\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 191 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte11 MixColumns.vhd(192) " "VHDL Variable Declaration warning at MixColumns.vhd(192): used initial value expression for variable \"byte11\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 192 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507294 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte12 MixColumns.vhd(193) " "VHDL Variable Declaration warning at MixColumns.vhd(193): used initial value expression for variable \"byte12\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 193 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507295 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte13 MixColumns.vhd(194) " "VHDL Variable Declaration warning at MixColumns.vhd(194): used initial value expression for variable \"byte13\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 194 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507295 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte14 MixColumns.vhd(195) " "VHDL Variable Declaration warning at MixColumns.vhd(195): used initial value expression for variable \"byte14\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 195 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507295 "|Top|MixColumns:u3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "byte15 MixColumns.vhd(196) " "VHDL Variable Declaration warning at MixColumns.vhd(196): used initial value expression for variable \"byte15\" because variable was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/MixColumns.vhd" 196 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1745797507295 "|Top|MixColumns:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:u8 " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:u8\"" {  } { { "Top.vhd" "u8" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeySchedule KeySchedule:u9 " "Elaborating entity \"KeySchedule\" for hierarchy \"KeySchedule:u9\"" {  } { { "Top.vhd" "u9" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyprocessor KeySchedule:u9\|Keyprocessor:U01 " "Elaborating entity \"Keyprocessor\" for hierarchy \"KeySchedule:u9\|Keyprocessor:U01\"" {  } { { "KeySchedule.vhd" "U01" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/KeySchedule.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keymem KeySchedule:u9\|Keymem:U02 " "Elaborating entity \"Keymem\" for hierarchy \"KeySchedule:u9\|Keymem:U02\"" {  } { { "KeySchedule.vhd" "U02" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/KeySchedule.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcon KeySchedule:u9\|Rcon:U03 " "Elaborating entity \"Rcon\" for hierarchy \"KeySchedule:u9\|Rcon:U03\"" {  } { { "KeySchedule.vhd" "U03" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/KeySchedule.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytesKey KeySchedule:u9\|SubBytesKey:U04 " "Elaborating entity \"SubBytesKey\" for hierarchy \"KeySchedule:u9\|SubBytesKey:U04\"" {  } { { "KeySchedule.vhd" "U04" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/KeySchedule.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMach StateMach:u10 " "Elaborating entity \"StateMach\" for hierarchy \"StateMach:u10\"" {  } { { "Top.vhd" "u10" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797507433 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_SelectKey StateMach.vhd(110) " "VHDL Process Statement warning at StateMach.vhd(110): signal \"s_SelectKey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745797507434 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_SelectKey StateMach.vhd(116) " "VHDL Process Statement warning at StateMach.vhd(116): signal \"s_SelectKey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_SelectKey StateMach.vhd(82) " "VHDL Process Statement warning at StateMach.vhd(82): inferring latch(es) for signal or variable \"s_SelectKey\", which holds its previous value in one or more paths through the process" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGEST StateMach.vhd(82) " "VHDL Process Statement warning at StateMach.vhd(82): inferring latch(es) for signal or variable \"SIGEST\", which holds its previous value in one or more paths through the process" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MuxSel StateMach.vhd(82) " "VHDL Process Statement warning at StateMach.vhd(82): inferring latch(es) for signal or variable \"MuxSel\", which holds its previous value in one or more paths through the process" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxSel StateMach.vhd(82) " "Inferred latch for \"MuxSel\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.ARK3 StateMach.vhd(82) " "Inferred latch for \"SIGEST.ARK3\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.SR2 StateMach.vhd(82) " "Inferred latch for \"SIGEST.SR2\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.SB2 StateMach.vhd(82) " "Inferred latch for \"SIGEST.SB2\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.ARK2 StateMach.vhd(82) " "Inferred latch for \"SIGEST.ARK2\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.MC StateMach.vhd(82) " "Inferred latch for \"SIGEST.MC\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.SR1 StateMach.vhd(82) " "Inferred latch for \"SIGEST.SR1\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.SB1 StateMach.vhd(82) " "Inferred latch for \"SIGEST.SB1\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.ARK1 StateMach.vhd(82) " "Inferred latch for \"SIGEST.ARK1\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGEST.KS StateMach.vhd(82) " "Inferred latch for \"SIGEST.KS\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[0\] StateMach.vhd(82) " "Inferred latch for \"s_SelectKey\[0\]\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[1\] StateMach.vhd(82) " "Inferred latch for \"s_SelectKey\[1\]\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[2\] StateMach.vhd(82) " "Inferred latch for \"s_SelectKey\[2\]\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SelectKey\[3\] StateMach.vhd(82) " "Inferred latch for \"s_SelectKey\[3\]\" at StateMach.vhd(82)" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797507435 "|Top|StateMach:u10"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "KeySchedule:u9\|Keymem:U02\|KEYs " "RAM logic \"KeySchedule:u9\|Keymem:U02\|KEYs\" is uninferred due to asynchronous read logic" {  } { { "Keymem.vhd" "KEYs" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keymem.vhd" 31 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1745797509033 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1745797509033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[0\] " "Latch StateMach:u10\|s_SelectKey\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.MC " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.MC" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[1\] " "Latch StateMach:u10\|s_SelectKey\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK3 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK3" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[2\] " "Latch StateMach:u10\|s_SelectKey\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.MC " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.MC" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|s_SelectKey\[3\] " "Latch StateMach:u10\|s_SelectKey\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK3 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK3" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|MuxSel " "Latch StateMach:u10\|MuxSel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.ARK1_441 " "Latch StateMach:u10\|SIGEST.ARK1_441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.KS " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.KS" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.ARK2_365 " "Latch StateMach:u10\|SIGEST.ARK2_365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.MC " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.MC" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.ARK3_308 " "Latch StateMach:u10\|SIGEST.ARK3_308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.SR2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.SR2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.MC_384 " "Latch StateMach:u10\|SIGEST.MC_384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.SR1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.SR1" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.SR1_403 " "Latch StateMach:u10\|SIGEST.SR1_403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.SB1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.SB1" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.SR2_327 " "Latch StateMach:u10\|SIGEST.SR2_327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.SB2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.SB2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.SB1_422 " "Latch StateMach:u10\|SIGEST.SB1_422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK1 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK1" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "StateMach:u10\|SIGEST.SB2_346 " "Latch StateMach:u10\|SIGEST.SB2_346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMach:u10\|ESTACT.ARK2 " "Ports D and ENA on the latch are fed by the same signal StateMach:u10\|ESTACT.ARK2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745797511451 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745797511451 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keyprocessor.vhd" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1745797511468 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1745797511468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745797513057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745797528150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745797528150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7849 " "Implemented 7849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745797529037 ""} { "Info" "ICUT_CUT_TM_OPINS" "145 " "Implemented 145 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745797529037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7446 " "Implemented 7446 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745797529037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745797529037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745797529074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 17:45:29 2025 " "Processing ended: Sun Apr 27 17:45:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745797529074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745797529074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745797529074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745797529074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1745797531991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745797531992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 17:45:30 2025 " "Processing started: Sun Apr 27 17:45:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745797531992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745797531992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AES_Encryption -c AES_Encryption " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AES_Encryption -c AES_Encryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745797531992 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745797533150 ""}
{ "Info" "0" "" "Project  = AES_Encryption" {  } {  } 0 0 "Project  = AES_Encryption" 0 0 "Fitter" 0 0 1745797533151 ""}
{ "Info" "0" "" "Revision = AES_Encryption" {  } {  } 0 0 "Revision = AES_Encryption" 0 0 "Fitter" 0 0 1745797533151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745797533411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745797533412 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AES_Encryption 10M50DAF672C7G " "Selected device 10M50DAF672C7G for design \"AES_Encryption\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745797533473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745797533534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745797533534 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745797533986 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745797534008 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF672I7G " "Device 10M50DAF672I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745797534496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF672C7G " "Device 10M40DAF672C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745797534496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF672I7G " "Device 10M40DAF672I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745797534496 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745797534496 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ C2 " "Pin ~ALTERA_TMS~ is reserved at location C2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745797534535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ D3 " "Pin ~ALTERA_TCK~ is reserved at location D3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745797534535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ N7 " "Pin ~ALTERA_TDI~ is reserved at location N7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745797534535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ N6 " "Pin ~ALTERA_TDO~ is reserved at location N6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745797534535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745797534535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ G9 " "Pin ~ALTERA_nCONFIG~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745797534535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F9 " "Pin ~ALTERA_nSTATUS~ is reserved at location F9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745797534535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745797534535 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745797534535 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745797534537 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745797534537 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745797534537 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745797534537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745797534551 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "403 403 " "No exact pin location assignment(s) for 403 pins of 403 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1745797535803 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1745797537096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES_Encryption.sdc " "Synopsys Design Constraints File file not found: 'AES_Encryption.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1745797537104 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745797537105 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u10\|Selector1~4  from: datad  to: combout " "Cell: u10\|Selector1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745797537152 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1745797537152 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1745797537199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1745797537200 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1745797537204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN R11 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN R11 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ShiftRows:u2\|Flag " "Destination node ShiftRows:u2\|Flag" {  } { { "ShiftRows.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/ShiftRows.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 1266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMach:u10\|ESTACT.KS " "Destination node StateMach:u10\|ESTACT.KS" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMach:u10\|ESTACT.SB1 " "Destination node StateMach:u10\|ESTACT.SB1" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMach:u10\|ESTACT.SR1 " "Destination node StateMach:u10\|ESTACT.SR1" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMach:u10\|ESTACT.MC " "Destination node StateMach:u10\|ESTACT.MC" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMach:u10\|ESTACT.ARK2 " "Destination node StateMach:u10\|ESTACT.ARK2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMach:u10\|ESTACT.SB2 " "Destination node StateMach:u10\|ESTACT.SB2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMach:u10\|ESTACT.SR2 " "Destination node StateMach:u10\|ESTACT.SR2" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMach:u10\|ESTACT.ARK3 " "Destination node StateMach:u10\|ESTACT.ARK3" {  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubBytes:u1\|current_state.DONE " "Destination node SubBytes:u1\|current_state.DONE" {  } { { "SubBytes.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/SubBytes.vhd" 179 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1745797537818 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745797537818 ""}  } { { "Top.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745797537818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateMach:u10\|Selector1~11  " "Automatically promoted node StateMach:u10\|Selector1~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745797537819 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 6761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745797537819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateMach:u10\|Selector14~1  " "Automatically promoted node StateMach:u10\|Selector14~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745797537819 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 5453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745797537819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StateMach:u10\|Selector16~2  " "Automatically promoted node StateMach:u10\|Selector16~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745797537819 ""}  } { { "StateMach.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/StateMach.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745797537819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN P7 (CLK0n, DIFFIO_RX_L28n, DIFFOUT_L28n, High_Speed)) " "Automatically promoted node Reset~input (placed in PIN P7 (CLK0n, DIFFIO_RX_L28n, DIFFOUT_L28n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AddRoundKey:u0\|Flag " "Destination node AddRoundKey:u0\|Flag" {  } { { "AddRoundKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/AddRoundKey.vhd" 257 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 1981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ShiftRows:u2\|Flag " "Destination node ShiftRows:u2\|Flag" {  } { { "ShiftRows.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/ShiftRows.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 1266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ShiftRows:u6\|Flag " "Destination node ShiftRows:u6\|Flag" {  } { { "ShiftRows.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/ShiftRows.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 2405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AddRoundKey:u4\|Flag " "Destination node AddRoundKey:u4\|Flag" {  } { { "AddRoundKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/AddRoundKey.vhd" 257 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 2830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AddRoundKey:u7\|Flag " "Destination node AddRoundKey:u7\|Flag" {  } { { "AddRoundKey.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/AddRoundKey.vhd" 257 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 1982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeySchedule:u9\|Keyprocessor:U01\|Finish~0 " "Destination node KeySchedule:u9\|Keyprocessor:U01\|Finish~0" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keyprocessor.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 6763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeySchedule:u9\|Keyprocessor:U01\|Data_out\[0\]~133 " "Destination node KeySchedule:u9\|Keyprocessor:U01\|Data_out\[0\]~133" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keyprocessor.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeySchedule:u9\|Keyprocessor:U01\|Data_out\[0\]~134 " "Destination node KeySchedule:u9\|Keyprocessor:U01\|Data_out\[0\]~134" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keyprocessor.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeySchedule:u9\|Keyprocessor:U01\|ktemp9\[0\]~34 " "Destination node KeySchedule:u9\|Keyprocessor:U01\|ktemp9\[0\]~34" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keyprocessor.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeySchedule:u9\|Keyprocessor:U01\|ktemp8\[0\]~34 " "Destination node KeySchedule:u9\|Keyprocessor:U01\|ktemp8\[0\]~34" {  } { { "Keyprocessor.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Keyprocessor.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1745797537819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1745797537819 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1745797537819 ""}  } { { "Top.vhd" "" { Text "C:/D/ProyQuartus/P18a_AES_Encryption_tb/Top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 0 { 0 ""} 0 9411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745797537819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745797538893 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745797538913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745797538914 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745797538936 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745797538974 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745797539006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745797539006 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745797539019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745797539324 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1745797539334 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745797539334 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "401 unused 2.5V 256 145 0 " "Number of I/O pins in group: 401 (unused VREF, 2.5V VCCIO, 256 input, 145 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1745797539347 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1745797539347 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1745797539347 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745797539348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 36 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745797539348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 66 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745797539348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745797539348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 72 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745797539348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 72 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745797539348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 72 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745797539348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 64 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745797539348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745797539348 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1745797539348 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1745797539348 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745797540655 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745797540681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745797542486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745797543827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745797543899 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745797625042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:21 " "Fitter placement operations ending: elapsed time is 00:01:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745797625042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745797626715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/D/ProyQuartus/P18a_AES_Encryption_tb/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745797632496 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745797632496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745797643520 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745797643520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745797643528 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.40 " "Total time spent on timing analysis during the Fitter is 5.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745797643874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745797643920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745797646474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745797646477 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745797649609 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745797651713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/D/ProyQuartus/P18a_AES_Encryption_tb/output_files/AES_Encryption.fit.smsg " "Generated suppressed messages file C:/D/ProyQuartus/P18a_AES_Encryption_tb/output_files/AES_Encryption.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745797654061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5648 " "Peak virtual memory: 5648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745797655353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 17:47:35 2025 " "Processing ended: Sun Apr 27 17:47:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745797655353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745797655353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745797655353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745797655353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745797657543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745797657544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 17:47:37 2025 " "Processing started: Sun Apr 27 17:47:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745797657544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745797657544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AES_Encryption -c AES_Encryption " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AES_Encryption -c AES_Encryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745797657544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1745797657990 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1745797659785 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745797659957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745797661014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 17:47:41 2025 " "Processing ended: Sun Apr 27 17:47:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745797661014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745797661014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745797661014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745797661014 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745797661770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745797662666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745797662667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 17:47:42 2025 " "Processing started: Sun Apr 27 17:47:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745797662667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745797662667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AES_Encryption -c AES_Encryption " "Command: quartus_sta AES_Encryption -c AES_Encryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745797662667 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745797662817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745797663103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745797663103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797663145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797663146 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1745797663533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AES_Encryption.sdc " "Synopsys Design Constraints File file not found: 'AES_Encryption.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1745797663789 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797663790 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745797663806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AddRoundKey:u0\|Flag AddRoundKey:u0\|Flag " "create_clock -period 1.000 -name AddRoundKey:u0\|Flag AddRoundKey:u0\|Flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745797663806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name StateMach:u10\|ESTACT.ARK1 StateMach:u10\|ESTACT.ARK1 " "create_clock -period 1.000 -name StateMach:u10\|ESTACT.ARK1 StateMach:u10\|ESTACT.ARK1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745797663806 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745797663806 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u10\|Selector1~4  from: datad  to: combout " "Cell: u10\|Selector1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745797663834 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745797663834 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1745797663853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745797663854 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745797663856 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745797663873 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1745797663914 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745797663940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.703 " "Worst-case setup slack is -8.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.703             -51.426 AddRoundKey:u0\|Flag  " "   -8.703             -51.426 AddRoundKey:u0\|Flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.638             -35.077 StateMach:u10\|ESTACT.ARK1  " "   -8.638             -35.077 StateMach:u10\|ESTACT.ARK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.236          -17524.543 Clk  " "   -8.236          -17524.543 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797663946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 Clk  " "    0.342               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 AddRoundKey:u0\|Flag  " "    0.652               0.000 AddRoundKey:u0\|Flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390               0.000 StateMach:u10\|ESTACT.ARK1  " "    1.390               0.000 StateMach:u10\|ESTACT.ARK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797663982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797663982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745797663990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745797663997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797664029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797664029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6298.261 Clk  " "   -3.000           -6298.261 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797664029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524             -19.472 AddRoundKey:u0\|Flag  " "   -0.524             -19.472 AddRoundKey:u0\|Flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797664029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 StateMach:u10\|ESTACT.ARK1  " "    0.357               0.000 StateMach:u10\|ESTACT.ARK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797664029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797664029 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745797664100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745797664136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745797667534 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u10\|Selector1~4  from: datad  to: combout " "Cell: u10\|Selector1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745797667857 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745797667857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745797667858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745797667926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.345 " "Worst-case setup slack is -8.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.345             -49.372 AddRoundKey:u0\|Flag  " "   -8.345             -49.372 AddRoundKey:u0\|Flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.279             -33.996 StateMach:u10\|ESTACT.ARK1  " "   -8.279             -33.996 StateMach:u10\|ESTACT.ARK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.481          -15961.759 Clk  " "   -7.481          -15961.759 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797667932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 Clk  " "    0.306               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 AddRoundKey:u0\|Flag  " "    0.859               0.000 AddRoundKey:u0\|Flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 StateMach:u10\|ESTACT.ARK1  " "    1.510               0.000 StateMach:u10\|ESTACT.ARK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797667960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745797667967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745797667973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6298.261 Clk  " "   -3.000           -6298.261 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465             -16.358 AddRoundKey:u0\|Flag  " "   -0.465             -16.358 AddRoundKey:u0\|Flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 StateMach:u10\|ESTACT.ARK1  " "    0.320               0.000 StateMach:u10\|ESTACT.ARK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797667992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797667992 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745797668051 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u10\|Selector1~4  from: datad  to: combout " "Cell: u10\|Selector1~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745797668345 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745797668345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745797668346 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745797668372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.717 " "Worst-case setup slack is -3.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.717             -17.467 AddRoundKey:u0\|Flag  " "   -3.717             -17.467 AddRoundKey:u0\|Flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.701             -12.454 StateMach:u10\|ESTACT.ARK1  " "   -3.701             -12.454 StateMach:u10\|ESTACT.ARK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.287           -5623.891 Clk  " "   -3.287           -5623.891 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797668378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.099 " "Worst-case hold slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 AddRoundKey:u0\|Flag  " "    0.099               0.000 AddRoundKey:u0\|Flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 Clk  " "    0.150               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 StateMach:u10\|ESTACT.ARK1  " "    0.628               0.000 StateMach:u10\|ESTACT.ARK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797668459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745797668468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745797668486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4624.294 Clk  " "   -3.000           -4624.294 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.952 AddRoundKey:u0\|Flag  " "   -0.062              -0.952 AddRoundKey:u0\|Flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 StateMach:u10\|ESTACT.ARK1  " "    0.250               0.000 StateMach:u10\|ESTACT.ARK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745797668495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745797668495 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745797669854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745797669860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745797670003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 17:47:50 2025 " "Processing ended: Sun Apr 27 17:47:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745797670003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745797670003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745797670003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745797670003 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1745797671201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745797671202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 17:47:51 2025 " "Processing started: Sun Apr 27 17:47:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745797671202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745797671202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AES_Encryption -c AES_Encryption " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AES_Encryption -c AES_Encryption" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745797671202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1745797671791 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AES_Encryption.vho C:/D/ProyQuartus/P18a_AES_Encryption_tb/simulation/modelsim/ simulation " "Generated file AES_Encryption.vho in folder \"C:/D/ProyQuartus/P18a_AES_Encryption_tb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745797672747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745797672841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 17:47:52 2025 " "Processing ended: Sun Apr 27 17:47:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745797672841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745797672841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745797672841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1745797672841 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1745797673522 ""}
