<HTML><HEAD><TITLE>CS-341 Computer Organization</TITLE>
<LINK REL=stylesheet HREF="http://babbage.cs.qc.edu/css/sans-serif_body.css"
MEDIA=screen>
</HEAD>
<BODY bgcolor=#FFFFFF>
<center>
<H1>CS-341 Computer Organization</H1>
<H2>Section 9TA3 &#150; Spring 2000</H2>
<H2><font color=red>This Page Will Be Updated Throughout the Term</font></H2>
<H2>[&nbsp;<a HREF="..">Course Web Page</A>&nbsp;]</H2>
</center>

<center><table border=1 cellpadding=5>

<TR>
    <TH>Class<BR>Number
    <TH>Date
    <TH>Topic
    <TH>Assignment

<TR>
    <TD align=center>1
    <TD>February&nbsp;1
    <TD>von Neumann Architecture
    <TD>Read Chapter 1

<TR>
    <TD align=center>2
    <TD>February&nbsp;4
    <TD>Cache Design
    <BR>Units of Measure: memory, time, frequency
    <TD>Read Chapter 2

<TR>
    <TD align=center>3
    <TD>February&nbsp;8
    <TD>Comparing Processor and Computer System Speeds
    <BR>Data Path Cycle
    <TD>Homework 1 Due:
    <BR>Chapter 1 Exercises 1, 2, 3, 4, 5, 6, 10, and 11.

<TR>
    <TD align=center>4
    <TD>February&nbsp;15
    <TD>Information Encoding: Fixed-point
    <BR>Crooked Dice and Fire Alarms
    <TD>Read Appendices A and B
    <BR>[&nbsp;<a
    HREF="http://babbage.cs.qc.edu/courses/cs341/IEEE-754hex32.html">Floating-Point
    Calculators</A>&nbsp;]

<TR>
    <TD align=center>5
    <TD>February&nbsp;18
    <TD>Information Encoding: Floating-point
    <TD>Homework 2  Due:
    <BR>Chapter 2 Exercises 1, 2, 3, 7, 9, 11, 12.

<TR>
    <TD align=center>6
    <TD>February&nbsp;22
    <TD>Floating-Point Examples
    <BR>ASCII and ANSI Text Codes
    <TD>Homework 3 Due:
    <BR>Appendix A Exercises 1, 2, 4, 7, 9, 14.
    <BR>Appendix B Exercises 1, 2 (show work!), 5 (check using web
    pages).

<TR>
    <TD align=center>7
    <TD>February&nbsp;25
    <TD>Encoding Visual Information.
    <TD>&nbsp;

<TR>
    <TD align=center>8
    <TD>February&nbsp;29
    <TD>Encoding Auditory Information.
    <TD>&nbsp;

<TR>
    <TD align=center>9
    <TD>March&nbsp;3
    <TD>ISDN: baud rate <I>vs</I> bit rate.
    <BR>Error Detection and Correction
    <BR>Hamming Codes
    <TD>&nbsp;

<TR>
    <TD align=center>10
    <TD>March&nbsp;7
    <TD>Disks and CDs.
    <BR>[&nbsp;<a HREF="vickery-2000-mar-07.jpg">After Class</A>&nbsp;]
    <TD>Homework 4 Due:
    <BR>Chapter 2 Exercises 18, 19, 20, 22, 24, 25.

<TR>
    <TD align=center>11
    <TD>March&nbsp;10
    <TD align=center colspan=2><B>*** Exam 1 ***</B>

<TR>
    <TD align=center>12
    <TD>March&nbsp;14
    <TD>Introduction to Gates and Logic Design
    <BR>Minimization
    <TD>Read Chapter 3.

<TR>
    <TD align=center>13
    <TD>March&nbsp;17
    <TD>Exam post-mortem
    <BR>Decoders
    <TD>&nbsp;

<TR>
    <TD align=center>14
    <TD>March&nbsp;21
    <TD>Multiplexors
    <TD>Homework 5 Due:
    <BR>Chapter 3, Exercises 1, 2, 3, 4, 5, 6, 7, 8, 9, 10.

<TR>
    <TD align=center>15
    <TD>March&nbsp;24
    <TD>Half adders, full adders
    <BR>parallel adders.
    <TD>&nbsp;

<TR>
    <TD align=center>16
    <TD>March&nbsp;28
    <TD>Carry Lookahead Logic
    <TD>&nbsp;

<TR>
    <TD>&nbsp;
    <TD> March&nbsp;28
    <TD align=center colspan=2><B>Last Day to Withdraw Without
    Penalty</B>
<TR>
    <TD align=center>17
    <TD>March&nbsp;31
    <TD>ALU Design
    <TD>&nbsp;

<TR>
    <TD align=center>18
    <TD>April&nbsp;4
    <TD>Programmable Logic Devices
    <TD>&nbsp;

<TR>
    <TD align=center>19
    <TD>April&nbsp;7
    <TD>PAL and PROM Structures
    <BR>NOR Latch Operation
    <TD>Review Chapter 3, Exercises 11 through 16 for the next exam.

<TR>
    <TD align=center>20
    <TD>April&nbsp;11
    <TD>Clocked Latch Design
    <BR>Datapath Clocking
    <TD>&nbsp;

<TR>
    <TD align=center>21
    <TD>April&nbsp;14
    <TD>Flip-Flops
    <BR>SRAM Design
    <TD>&nbsp;

<TR>
    <TD align=center>22
    <TD>April&nbsp;18
    <TD>Memory Structures
    <TD>Homework 6 Due:
    <BR>Chapter 3, Exercises 17, 19, 20, 22, 23, 24.

<TR>
    <TD>&nbsp;
    <TD>April 19 through 28
    <TD colspan=2 align=center><B>Spring Break</B>

<TR>
    <TD align=center>23
    <TD>May&nbsp;2
    <TD>Review for Exam; busses.
    <TD>Homework 7 Due:
    <BR>Chapter 3, Exercises 25, 26, 28, 32, 35, 40.

<TR>
    <TD align=center>24
    <TD>May&nbsp;5
    <TD align=center colspan=2><B>*** Exam 2 ***</B>


<TR>
    <TD align=center>25
    <TD>May&nbsp;9
    <TD>Bus timing for memory read.
    <TD>&nbsp;

<TR>
    <TD align=center>26
    <TD>May&nbsp;12
    <TD>Busses and I/O Interfacing
    <TD>&nbsp;

<TR>
    <TD align=center>27
    <TD>May&nbsp;16
    <TD>IJVM Data Path
    <TD>&nbsp;

<TR>
    <TD align=center>28
    <TD>May&nbsp;19
    <TD>Control of IJVM Data Path
    <TD>&nbsp;

<TR>
    <TD>&nbsp;
    <TD>May&nbsp;23
    <TD align=center colspan=2><B>*** Final Exam ***</B>
    <BR>11:00 to 1:00
    <BR>[&nbsp;<a HREF="Exam_3_Study_Guide.html">Study Guide</A>&nbsp;]
    <BR>[&nbsp;<a HREF="extra_credit_1.html">Extra Credit
    Assignment</A>&nbsp;] Due
    <BR>[&nbsp;<a HREF="extra_credit_2.html">Alternate Extra Credit
    Assignment</A>&nbsp;] Due

</table></center>

<HR></BODY></HTML>
