{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587863721144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587863721152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 26 09:15:20 2020 " "Processing started: Sun Apr 26 09:15:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587863721152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587863721152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDs -c LEDs " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDs -c LEDs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587863721152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587863721952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587863721952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 1/src/freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 1/src/freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "../../src/freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 1/src/freq_div.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587863734020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587863734020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 1/src/mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 1/src/mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "../../src/mux_8.v" "" { Text "D:/WNZ/Digital Lab/Lab 1/src/mux_8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587863734024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587863734024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 1/src/leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 1/src/leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../../src/LEDs.v" "" { Text "D:/WNZ/Digital Lab/Lab 1/src/LEDs.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587863734028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587863734028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 1/src/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 1/src/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "../../src/decoder_3_8.v" "" { Text "D:/WNZ/Digital Lab/Lab 1/src/decoder_3_8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587863734033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587863734033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 1/src/bi_register_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 1/src/bi_register_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bi_register_8 " "Found entity 1: bi_register_8" {  } { { "../../src/bi_register_8.v" "" { Text "D:/WNZ/Digital Lab/Lab 1/src/bi_register_8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587863734037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587863734037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wnz/digital lab/lab 1/src/bi_direction_counter_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /wnz/digital lab/lab 1/src/bi_direction_counter_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bi_direction_counter_8 " "Found entity 1: bi_direction_counter_8" {  } { { "../../src/bi_direction_counter_8.v" "" { Text "D:/WNZ/Digital Lab/Lab 1/src/bi_direction_counter_8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587863734041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587863734041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEDs " "Elaborating entity \"LEDs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587863734184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:freq_div_inst " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:freq_div_inst\"" {  } { { "../../src/LEDs.v" "freq_div_inst" { Text "D:/WNZ/Digital Lab/Lab 1/src/LEDs.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587863734224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 freq_div.v(34) " "Verilog HDL assignment warning at freq_div.v(34): truncated value with size 32 to match size of target (26)" {  } { { "../../src/freq_div.v" "" { Text "D:/WNZ/Digital Lab/Lab 1/src/freq_div.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587863734226 "|LEDs|freq_div:freq_div_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bi_direction_counter_8 bi_direction_counter_8:bi_direction_counter_8_inst " "Elaborating entity \"bi_direction_counter_8\" for hierarchy \"bi_direction_counter_8:bi_direction_counter_8_inst\"" {  } { { "../../src/LEDs.v" "bi_direction_counter_8_inst" { Text "D:/WNZ/Digital Lab/Lab 1/src/LEDs.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587863734246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 decoder_3_8:decoder_3_8_inst " "Elaborating entity \"decoder_3_8\" for hierarchy \"decoder_3_8:decoder_3_8_inst\"" {  } { { "../../src/LEDs.v" "decoder_3_8_inst" { Text "D:/WNZ/Digital Lab/Lab 1/src/LEDs.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587863734264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bi_register_8 bi_register_8:bi_register_8_inst " "Elaborating entity \"bi_register_8\" for hierarchy \"bi_register_8:bi_register_8_inst\"" {  } { { "../../src/LEDs.v" "bi_register_8_inst" { Text "D:/WNZ/Digital Lab/Lab 1/src/LEDs.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587863734281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 mux_8:mux_8_inst " "Elaborating entity \"mux_8\" for hierarchy \"mux_8:mux_8_inst\"" {  } { { "../../src/LEDs.v" "mux_8_inst" { Text "D:/WNZ/Digital Lab/Lab 1/src/LEDs.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587863734314 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y mux_8.v(17) " "Verilog HDL Always Construct warning at mux_8.v(17): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/mux_8.v" "" { Text "D:/WNZ/Digital Lab/Lab 1/src/mux_8.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587863734315 "|LEDs|mux_8:mux_8_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/bi_register_8.v" "" { Text "D:/WNZ/Digital Lab/Lab 1/src/bi_register_8.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587863734955 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1587863734955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587863735069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587863735825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587863735825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587863736194 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587863736194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587863736194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587863736194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587863736313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 26 09:15:36 2020 " "Processing ended: Sun Apr 26 09:15:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587863736313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587863736313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587863736313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587863736313 ""}
