0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/SET253-11U/Documents/GitHub/ENES247/lab1-mux/lab1_2_tb_mux2-1-2bitwide/lab1_2_tb_mux2-1-2bitwide.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
C:/Users/SET253-11U/Documents/GitHub/ENES247/lab1-mux/lab1_2_tb_mux2-1-2bitwide/mux_2bit_2_to_1_dataflow.v,1549394319,verilog,,C:/Users/SET253-11U/Documents/GitHub/ENES247/lab1-mux/lab1_2_tb_mux2-1-2bitwide/mux_2bit_2_to_1_dataflow_tb.v,,mux_2bit_2_to_1_dataflow,,,,,,,,
C:/Users/SET253-11U/Documents/GitHub/ENES247/lab1-mux/lab1_2_tb_mux2-1-2bitwide/mux_2bit_2_to_1_dataflow_tb.v,1549394319,verilog,,,,mux_2bit_2_to_1_dataflow_tb,,,,,,,,
