// Seed: 1183534103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_5;
  logic id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd98
) (
    input supply1 _id_0,
    output tri0 id_1
);
  wire [id_0 : -1] id_3, id_4;
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire id_5;
  wire id_6;
  ;
endmodule
