<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4736" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4736{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4736{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4736{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4736{left:189px;bottom:979px;letter-spacing:-0.16px;}
#t5_4736{left:431px;bottom:979px;letter-spacing:-0.13px;}
#t6_4736{left:524px;bottom:979px;letter-spacing:-0.12px;}
#t7_4736{left:524px;bottom:958px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t8_4736{left:524px;bottom:941px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t9_4736{left:524px;bottom:924px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta_4736{left:189px;bottom:900px;letter-spacing:-0.14px;}
#tb_4736{left:431px;bottom:900px;letter-spacing:-0.13px;}
#tc_4736{left:524px;bottom:900px;letter-spacing:-0.12px;}
#td_4736{left:524px;bottom:878px;letter-spacing:-0.11px;}
#te_4736{left:524px;bottom:862px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tf_4736{left:524px;bottom:845px;letter-spacing:-0.11px;}
#tg_4736{left:189px;bottom:820px;letter-spacing:-0.12px;}
#th_4736{left:524px;bottom:820px;letter-spacing:-0.14px;}
#ti_4736{left:189px;bottom:796px;letter-spacing:-0.14px;}
#tj_4736{left:431px;bottom:796px;letter-spacing:-0.15px;}
#tk_4736{left:524px;bottom:796px;letter-spacing:-0.11px;}
#tl_4736{left:524px;bottom:774px;letter-spacing:-0.11px;}
#tm_4736{left:524px;bottom:758px;letter-spacing:-0.11px;}
#tn_4736{left:189px;bottom:733px;letter-spacing:-0.12px;}
#to_4736{left:524px;bottom:733px;letter-spacing:-0.14px;}
#tp_4736{left:85px;bottom:709px;letter-spacing:-0.16px;}
#tq_4736{left:142px;bottom:709px;letter-spacing:-0.16px;}
#tr_4736{left:189px;bottom:709px;letter-spacing:-0.15px;}
#ts_4736{left:431px;bottom:709px;letter-spacing:-0.14px;}
#tt_4736{left:524px;bottom:709px;letter-spacing:-0.11px;}
#tu_4736{left:524px;bottom:687px;letter-spacing:-0.11px;word-spacing:-0.92px;}
#tv_4736{left:524px;bottom:671px;letter-spacing:-0.12px;}
#tw_4736{left:524px;bottom:654px;letter-spacing:-0.12px;}
#tx_4736{left:524px;bottom:632px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_4736{left:189px;bottom:608px;letter-spacing:-0.11px;}
#tz_4736{left:524px;bottom:608px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_4736{left:524px;bottom:587px;letter-spacing:-0.11px;}
#t11_4736{left:524px;bottom:570px;letter-spacing:-0.12px;}
#t12_4736{left:524px;bottom:553px;letter-spacing:-0.12px;}
#t13_4736{left:524px;bottom:536px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t14_4736{left:524px;bottom:515px;letter-spacing:-0.12px;}
#t15_4736{left:524px;bottom:498px;letter-spacing:-0.12px;}
#t16_4736{left:524px;bottom:477px;letter-spacing:-0.12px;}
#t17_4736{left:524px;bottom:455px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_4736{left:524px;bottom:434px;letter-spacing:-0.12px;}
#t19_4736{left:524px;bottom:412px;letter-spacing:-0.12px;}
#t1a_4736{left:524px;bottom:391px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_4736{left:524px;bottom:370px;letter-spacing:-0.13px;}
#t1c_4736{left:524px;bottom:348px;letter-spacing:-0.11px;}
#t1d_4736{left:524px;bottom:327px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1e_4736{left:524px;bottom:310px;letter-spacing:-0.11px;}
#t1f_4736{left:189px;bottom:286px;letter-spacing:-0.09px;}
#t1g_4736{left:524px;bottom:286px;letter-spacing:-0.14px;}
#t1h_4736{left:189px;bottom:261px;letter-spacing:-0.17px;}
#t1i_4736{left:524px;bottom:261px;letter-spacing:-0.12px;}
#t1j_4736{left:524px;bottom:240px;letter-spacing:-0.11px;}
#t1k_4736{left:524px;bottom:223px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_4736{left:524px;bottom:206px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4736{left:189px;bottom:182px;letter-spacing:-0.12px;}
#t1n_4736{left:524px;bottom:182px;letter-spacing:-0.14px;}
#t1o_4736{left:189px;bottom:157px;letter-spacing:-0.14px;}
#t1p_4736{left:524px;bottom:157px;letter-spacing:-0.12px;}
#t1q_4736{left:524px;bottom:136px;letter-spacing:-0.11px;}
#t1r_4736{left:524px;bottom:119px;letter-spacing:-0.12px;}
#t1s_4736{left:105px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1t_4736{left:191px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1u_4736{left:370px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1v_4736{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t1w_4736{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t1x_4736{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1y_4736{left:242px;bottom:1011px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1z_4736{left:453px;bottom:1028px;letter-spacing:-0.14px;}
#t20_4736{left:638px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t21_4736{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t22_4736{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4736{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4736{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4736{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4736{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4736{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4736" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4736Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4736" style="-webkit-user-select: none;"><object width="935" height="1210" data="4736/4736.svg" type="image/svg+xml" id="pdf4736" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4736" class="t s1_4736">2-214 </span><span id="t2_4736" class="t s1_4736">Vol. 4 </span>
<span id="t3_4736" class="t s2_4736">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4736" class="t s3_4736">29 </span><span id="t5_4736" class="t s3_4736">Package </span><span id="t6_4736" class="t s3_4736">Programmable TDP Limit for Turbo Mode (R/O) </span>
<span id="t7_4736" class="t s3_4736">When set to 1, indicates that TDP Limit for Turbo mode </span>
<span id="t8_4736" class="t s3_4736">is programmable. When set to 0, indicates TDP Limit for </span>
<span id="t9_4736" class="t s3_4736">Turbo mode is not programmable. </span>
<span id="ta_4736" class="t s3_4736">30 </span><span id="tb_4736" class="t s3_4736">Package </span><span id="tc_4736" class="t s3_4736">Programmable TJ OFFSET (R/O) </span>
<span id="td_4736" class="t s3_4736">When set to 1, indicates that </span>
<span id="te_4736" class="t s3_4736">MSR_TEMPERATURE_TARGET.[27:24] is valid and </span>
<span id="tf_4736" class="t s3_4736">writable to specify a temperature offset. </span>
<span id="tg_4736" class="t s3_4736">39:31 </span><span id="th_4736" class="t s3_4736">Reserved </span>
<span id="ti_4736" class="t s3_4736">47:40 </span><span id="tj_4736" class="t s3_4736">Package </span><span id="tk_4736" class="t s3_4736">Maximum Efficiency Ratio (R/O) </span>
<span id="tl_4736" class="t s3_4736">This is the minimum ratio (maximum efficiency) that </span>
<span id="tm_4736" class="t s3_4736">the processor can operate, in units of 100MHz. </span>
<span id="tn_4736" class="t s3_4736">63:48 </span><span id="to_4736" class="t s3_4736">Reserved </span>
<span id="tp_4736" class="t s3_4736">E2H </span><span id="tq_4736" class="t s3_4736">226 </span><span id="tr_4736" class="t s3_4736">MSR_PKG_CST_CONFIG_CONTROL </span><span id="ts_4736" class="t s3_4736">Core </span><span id="tt_4736" class="t s3_4736">C-State Configuration Control (R/W) </span>
<span id="tu_4736" class="t s3_4736">Note: C-state values are processor specific C-state code </span>
<span id="tv_4736" class="t s3_4736">names, unrelated to MWAIT extension C-state </span>
<span id="tw_4736" class="t s3_4736">parameters or ACPI C-states. </span>
<span id="tx_4736" class="t s3_4736">See http://biosbits.org. </span>
<span id="ty_4736" class="t s3_4736">2:0 </span><span id="tz_4736" class="t s3_4736">Package C-State Limit (R/W) </span>
<span id="t10_4736" class="t s3_4736">Specifies the lowest processor-specific C-state code </span>
<span id="t11_4736" class="t s3_4736">name (consuming the least power) for the package. </span>
<span id="t12_4736" class="t s3_4736">The default is set as factory-configured package C- </span>
<span id="t13_4736" class="t s3_4736">state limit. </span>
<span id="t14_4736" class="t s3_4736">The following C-state code name encodings are </span>
<span id="t15_4736" class="t s3_4736">supported: </span>
<span id="t16_4736" class="t s3_4736">000b: C0/C1 (no package C-sate support) </span>
<span id="t17_4736" class="t s3_4736">001b: C2 </span>
<span id="t18_4736" class="t s3_4736">010b: C6 no retention </span>
<span id="t19_4736" class="t s3_4736">011b: C6 retention </span>
<span id="t1a_4736" class="t s3_4736">100b: C7 </span>
<span id="t1b_4736" class="t s3_4736">101b: C7s </span>
<span id="t1c_4736" class="t s3_4736">111: No package C-state limit. </span>
<span id="t1d_4736" class="t s3_4736">Note: This field cannot be used to limit package C-state </span>
<span id="t1e_4736" class="t s3_4736">to C3. </span>
<span id="t1f_4736" class="t s3_4736">9:3 </span><span id="t1g_4736" class="t s3_4736">Reserved </span>
<span id="t1h_4736" class="t s3_4736">10 </span><span id="t1i_4736" class="t s3_4736">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t1j_4736" class="t s3_4736">When set, will map IO_read instructions sent to IO </span>
<span id="t1k_4736" class="t s3_4736">register specified by MSR_PMG_IO_CAPTURE_BASE to </span>
<span id="t1l_4736" class="t s3_4736">MWAIT instructions. </span>
<span id="t1m_4736" class="t s3_4736">14:11 </span><span id="t1n_4736" class="t s3_4736">Reserved </span>
<span id="t1o_4736" class="t s3_4736">15 </span><span id="t1p_4736" class="t s3_4736">CFG Lock (R/WO) </span>
<span id="t1q_4736" class="t s3_4736">When set, locks bits 15:0 of this register until next </span>
<span id="t1r_4736" class="t s3_4736">reset. </span>
<span id="t1s_4736" class="t s4_4736">Table 2-26. </span><span id="t1t_4736" class="t s4_4736">MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E </span>
<span id="t1u_4736" class="t s4_4736">Microarchitecture (Contd.) </span>
<span id="t1v_4736" class="t s5_4736">Register </span>
<span id="t1w_4736" class="t s5_4736">Address </span><span id="t1x_4736" class="t s5_4736">Register Name / Bit Fields </span>
<span id="t1y_4736" class="t s5_4736">(Former MSR Name) </span>
<span id="t1z_4736" class="t s5_4736">Scope </span><span id="t20_4736" class="t s5_4736">Bit Description </span>
<span id="t21_4736" class="t s5_4736">Hex </span><span id="t22_4736" class="t s5_4736">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
