

================================================================
== Vivado HLS Report for 'avgpool'
================================================================
* Date:           Sun Dec 13 06:17:14 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.397 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      232|     3081| 0.928 us | 12.324 us |  232|  3081|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |      231|     3080|        11|          -|          -| 21 ~ 280 |    no    |
        | + Loop 1.1  |        7|        7|         5|          1|          1|         4|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_0_V_5 = alloca i16"   --->   Operation 10 'alloca' 'tmp_0_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1_V_5 = alloca i16"   --->   Operation 11 'alloca' 'tmp_1_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_2_V_5 = alloca i16"   --->   Operation 12 'alloca' 'tmp_2_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_3_V_5 = alloca i16"   --->   Operation 13 'alloca' 'tmp_3_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_4_V_5 = alloca i16"   --->   Operation 14 'alloca' 'tmp_4_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_5_V_5 = alloca i16"   --->   Operation 15 'alloca' 'tmp_5_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6_V_5 = alloca i16"   --->   Operation 16 'alloca' 'tmp_6_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_7_V_5 = alloca i16"   --->   Operation 17 'alloca' 'tmp_7_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_8_V_5 = alloca i16"   --->   Operation 18 'alloca' 'tmp_8_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_9_V_5 = alloca i16"   --->   Operation 19 'alloca' 'tmp_9_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_10_V_5 = alloca i16"   --->   Operation 20 'alloca' 'tmp_10_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_11_V_5 = alloca i16"   --->   Operation 21 'alloca' 'tmp_11_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_12_V_5 = alloca i16"   --->   Operation 22 'alloca' 'tmp_12_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_13_V_5 = alloca i16"   --->   Operation 23 'alloca' 'tmp_13_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_14_V_5 = alloca i16"   --->   Operation 24 'alloca' 'tmp_14_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_15_V_5 = alloca i16"   --->   Operation 25 'alloca' 'tmp_15_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_16_V_5 = alloca i16"   --->   Operation 26 'alloca' 'tmp_16_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_17_V_5 = alloca i16"   --->   Operation 27 'alloca' 'tmp_17_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_18_V_5 = alloca i16"   --->   Operation 28 'alloca' 'tmp_18_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_19_V_5 = alloca i16"   --->   Operation 29 'alloca' 'tmp_19_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_20_V_5 = alloca i16"   --->   Operation 30 'alloca' 'tmp_20_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_21_V_5 = alloca i16"   --->   Operation 31 'alloca' 'tmp_21_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_22_V_5 = alloca i16"   --->   Operation 32 'alloca' 'tmp_22_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_23_V_5 = alloca i16"   --->   Operation 33 'alloca' 'tmp_23_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_24_V_5 = alloca i16"   --->   Operation 34 'alloca' 'tmp_24_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_25_V_5 = alloca i16"   --->   Operation 35 'alloca' 'tmp_25_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_26_V_5 = alloca i16"   --->   Operation 36 'alloca' 'tmp_26_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_27_V_5 = alloca i16"   --->   Operation 37 'alloca' 'tmp_27_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_28_V_5 = alloca i16"   --->   Operation 38 'alloca' 'tmp_28_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_29_V_5 = alloca i16"   --->   Operation 39 'alloca' 'tmp_29_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_30_V_5 = alloca i16"   --->   Operation 40 'alloca' 'tmp_30_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_31_V_5 = alloca i16"   --->   Operation 41 'alloca' 'tmp_31_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset([904 x i16]* @out_buf_sc_V_0, [904 x i16]* @out_buf_sc_V_1, [904 x i16]* @out_buf_sc_V_2, [904 x i16]* @out_buf_sc_V_3, [904 x i16]* @out_buf_sc_V_4, [904 x i16]* @out_buf_sc_V_5, [904 x i16]* @out_buf_sc_V_6, [904 x i16]* @out_buf_sc_V_7, [904 x i16]* @out_buf_sc_V_8, [904 x i16]* @out_buf_sc_V_9, [904 x i16]* @out_buf_sc_V_10, [904 x i16]* @out_buf_sc_V_11, [904 x i16]* @out_buf_sc_V_12, [904 x i16]* @out_buf_sc_V_13, [904 x i16]* @out_buf_sc_V_14, [904 x i16]* @out_buf_sc_V_15, [904 x i16]* @out_buf_sc_V_16, [904 x i16]* @out_buf_sc_V_17, [904 x i16]* @out_buf_sc_V_18, [904 x i16]* @out_buf_sc_V_19, [904 x i16]* @out_buf_sc_V_20, [904 x i16]* @out_buf_sc_V_21, [904 x i16]* @out_buf_sc_V_22, [904 x i16]* @out_buf_sc_V_23, [904 x i16]* @out_buf_sc_V_24, [904 x i16]* @out_buf_sc_V_25, [904 x i16]* @out_buf_sc_V_26, [904 x i16]* @out_buf_sc_V_27, [904 x i16]* @out_buf_sc_V_28, [904 x i16]* @out_buf_sc_V_29, [904 x i16]* @out_buf_sc_V_30, [904 x i16]* @out_buf_sc_V_31, i32 0, [1 x i8]* @p_str)" [bnn.cc:355]   --->   Operation 42 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%row_tile_start_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_tile_start)" [./layer.h:502]   --->   Operation 43 'read' 'row_tile_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%H_fmap_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %H_fmap)" [./layer.h:502]   --->   Operation 44 'read' 'H_fmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2375 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %row_tile_start_read, i32 31)" [./layer.h:507]   --->   Operation 45 'bitselect' 'tmp_2375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln507 = trunc i32 %row_tile_start_read to i1" [./layer.h:507]   --->   Operation 46 'trunc' 'trunc_ln507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln507_1 = trunc i32 %row_tile_start_read to i1" [./layer.h:507]   --->   Operation 47 'trunc' 'trunc_ln507_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2376 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 0, i1 %trunc_ln507_1)" [./layer.h:507]   --->   Operation 48 'bitconcatenate' 'tmp_2376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.74ns)   --->   "%sub_ln507 = sub i3 0, %tmp_2376" [./layer.h:507]   --->   Operation 49 'sub' 'sub_ln507' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_321 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 0, i1 %trunc_ln507)" [./layer.h:507]   --->   Operation 50 'bitconcatenate' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.27ns)   --->   "%select_ln507 = select i1 %tmp_2375, i3 %sub_ln507, i3 %tmp_321" [./layer.h:507]   --->   Operation 51 'select' 'select_ln507' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln515_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %H_fmap_read, i32 1, i32 6)" [./layer.h:515]   --->   Operation 52 'partselect' 'trunc_ln515_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.74ns)   --->   "%sub_ln514 = sub i3 -4, %select_ln507" [./layer.h:514]   --->   Operation 53 'sub' 'sub_ln514' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i3 %sub_ln514 to i9" [bnn.cc:355]   --->   Operation 54 'zext' 'zext_ln355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln355_4 = zext i6 %trunc_ln515_3 to i9" [bnn.cc:355]   --->   Operation 55 'zext' 'zext_ln355_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.42ns)   --->   "%mul_ln355 = mul i9 %zext_ln355, %zext_ln355_4" [bnn.cc:355]   --->   Operation 56 'mul' 'mul_ln355' <Predicate = true> <Delay = 1.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.75ns)   --->   "br label %.preheader273" [./layer.h:514]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i9 [ 0, %0 ], [ %add_ln514, %hls_label_6_end ]" [./layer.h:514]   --->   Operation 58 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ 0, %0 ], [ %select_ln514_1, %hls_label_6_end ]" [./layer.h:514]   --->   Operation 59 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%col_0 = phi i6 [ 0, %0 ], [ %col, %hls_label_6_end ]"   --->   Operation 60 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.85ns)   --->   "%icmp_ln514 = icmp eq i9 %indvar_flatten7, %mul_ln355" [./layer.h:514]   --->   Operation 61 'icmp' 'icmp_ln514' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.92ns)   --->   "%add_ln514 = add i9 %indvar_flatten7, 1" [./layer.h:514]   --->   Operation 62 'add' 'add_ln514' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln514, label %1, label %hls_label_6_begin" [./layer.h:514]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.74ns)   --->   "%row = add i3 %row_0, 1" [./layer.h:514]   --->   Operation 64 'add' 'row' <Predicate = (!icmp_ln514)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 280, i64 0)"   --->   Operation 65 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.87ns)   --->   "%icmp_ln515 = icmp ne i6 %col_0, %trunc_ln515_3" [./layer.h:515]   --->   Operation 66 'icmp' 'icmp_ln515' <Predicate = (!icmp_ln514)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.44ns)   --->   "%select_ln514 = select i1 %icmp_ln515, i6 %col_0, i6 0" [./layer.h:514]   --->   Operation 67 'select' 'select_ln514' <Predicate = (!icmp_ln514)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.27ns)   --->   "%select_ln514_1 = select i1 %icmp_ln515, i3 %row_0, i3 %row" [./layer.h:514]   --->   Operation 68 'select' 'select_ln514_1' <Predicate = (!icmp_ln514)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln519_mid2_v = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln514_1, i1 false)" [./layer.h:514]   --->   Operation 69 'bitconcatenate' 'zext_ln519_mid2_v' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln514 = zext i4 %zext_ln519_mid2_v to i5" [./layer.h:514]   --->   Operation 70 'zext' 'zext_ln514' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %select_ln514_1 to i10" [./layer.h:532]   --->   Operation 71 'zext' 'zext_ln203' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.17ns)   --->   "%mul_ln203 = mul i10 %zext_ln203, 113" [./layer.h:532]   --->   Operation 72 'mul' 'mul_ln203' <Predicate = (!icmp_ln514)> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [./layer.h:515]   --->   Operation 73 'specregionbegin' 'tmp' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%col_start = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln514, i1 false)" [./layer.h:520]   --->   Operation 74 'bitconcatenate' 'col_start' <Predicate = (!icmp_ln514)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.75ns)   --->   "br label %.preheader272" [./layer.h:521]   --->   Operation 75 'br' <Predicate = (!icmp_ln514)> <Delay = 0.75>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [./layer.h:536]   --->   Operation 76 'ret' <Predicate = (icmp_ln514)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.50>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %hls_label_6_begin ], [ %add_ln521_2, %hls_label_7 ]" [./layer.h:521]   --->   Operation 77 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ii_0 = phi i2 [ 0, %hls_label_6_begin ], [ %select_ln521_1, %hls_label_7 ]" [./layer.h:521]   --->   Operation 78 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%jj_0 = phi i2 [ 0, %hls_label_6_begin ], [ %jj, %hls_label_7 ]"   --->   Operation 79 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.69ns)   --->   "%icmp_ln521 = icmp eq i3 %indvar_flatten, -4" [./layer.h:521]   --->   Operation 80 'icmp' 'icmp_ln521' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.74ns)   --->   "%add_ln521_2 = add i3 %indvar_flatten, 1" [./layer.h:521]   --->   Operation 81 'add' 'add_ln521_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln521, label %hls_label_6_end, label %hls_label_7" [./layer.h:521]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.62ns)   --->   "%ii = add i2 1, %ii_0" [./layer.h:521]   --->   Operation 83 'add' 'ii' <Predicate = (!icmp_ln521)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.51ns)   --->   "%icmp_ln522 = icmp eq i2 %jj_0, -2" [./layer.h:522]   --->   Operation 84 'icmp' 'icmp_ln522' <Predicate = (!icmp_ln521)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.26ns)   --->   "%select_ln521 = select i1 %icmp_ln522, i2 0, i2 %jj_0" [./layer.h:521]   --->   Operation 85 'select' 'select_ln521' <Predicate = (!icmp_ln521)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.26ns)   --->   "%select_ln521_1 = select i1 %icmp_ln522, i2 %ii, i2 %ii_0" [./layer.h:521]   --->   Operation 86 'select' 'select_ln521_1' <Predicate = (!icmp_ln521)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln521 = zext i2 %select_ln521_1 to i3" [./layer.h:521]   --->   Operation 87 'zext' 'zext_ln521' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.74ns)   --->   "%add_ln521 = add i3 %zext_ln521, %select_ln507" [./layer.h:521]   --->   Operation 88 'add' 'add_ln521' <Predicate = (!icmp_ln521)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln521 = sext i3 %add_ln521 to i5" [./layer.h:521]   --->   Operation 89 'sext' 'sext_ln521' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.86ns)   --->   "%add_ln521_1 = add i5 %zext_ln514, %sext_ln521" [./layer.h:521]   --->   Operation 90 'add' 'add_ln521_1' <Predicate = (!icmp_ln521)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.62ns)   --->   "%sub_ln525 = sub i2 0, %select_ln521" [./layer.h:525]   --->   Operation 91 'sub' 'sub_ln525' <Predicate = (!icmp_ln521)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i2 %sub_ln525 to i3" [./layer.h:525]   --->   Operation 92 'sext' 'sext_ln525' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.51ns)   --->   "%icmp_ln525 = icmp eq i3 %zext_ln521, %sext_ln525" [./layer.h:525]   --->   Operation 93 'icmp' 'icmp_ln525' <Predicate = (!icmp_ln521)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.62ns)   --->   "%jj = add i2 1, %select_ln521" [./layer.h:522]   --->   Operation 94 'add' 'jj' <Predicate = (!icmp_ln521)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.10>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i5 %add_ln521_1 to i11" [./layer.h:525]   --->   Operation 95 'sext' 'sext_ln1265' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.63ns) (grouped into DSP with root node add_ln1265)   --->   "%mul_ln1265 = mul i11 113, %sext_ln1265" [./layer.h:525]   --->   Operation 96 'mul' 'mul_ln1265' <Predicate = (!icmp_ln521)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i2 %select_ln521 to i7" [./layer.h:522]   --->   Operation 97 'zext' 'zext_ln522' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.89ns)   --->   "%add_ln525 = add i7 %zext_ln522, %col_start" [./layer.h:525]   --->   Operation 98 'add' 'add_ln525' <Predicate = (!icmp_ln521)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %add_ln525 to i11" [./layer.h:525]   --->   Operation 99 'zext' 'zext_ln1265' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1265 = add i11 %mul_ln1265, %zext_ln1265" [./layer.h:525]   --->   Operation 100 'add' 'add_ln1265' <Predicate = (!icmp_ln521)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i11 %add_ln1265 to i64" [./layer.h:525]   --->   Operation 101 'sext' 'sext_ln1265_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%out_buf_sc_V_0_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_0, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 102 'getelementptr' 'out_buf_sc_V_0_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%out_buf_sc_V_1_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_1, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 103 'getelementptr' 'out_buf_sc_V_1_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%out_buf_sc_V_10_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_10, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 104 'getelementptr' 'out_buf_sc_V_10_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%out_buf_sc_V_11_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_11, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 105 'getelementptr' 'out_buf_sc_V_11_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%out_buf_sc_V_12_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_12, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 106 'getelementptr' 'out_buf_sc_V_12_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%out_buf_sc_V_13_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_13, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 107 'getelementptr' 'out_buf_sc_V_13_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%out_buf_sc_V_14_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_14, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 108 'getelementptr' 'out_buf_sc_V_14_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%out_buf_sc_V_15_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_15, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 109 'getelementptr' 'out_buf_sc_V_15_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%out_buf_sc_V_16_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_16, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 110 'getelementptr' 'out_buf_sc_V_16_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%out_buf_sc_V_17_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_17, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 111 'getelementptr' 'out_buf_sc_V_17_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%out_buf_sc_V_18_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_18, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 112 'getelementptr' 'out_buf_sc_V_18_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%out_buf_sc_V_19_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_19, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 113 'getelementptr' 'out_buf_sc_V_19_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%out_buf_sc_V_2_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_2, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 114 'getelementptr' 'out_buf_sc_V_2_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%out_buf_sc_V_20_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_20, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 115 'getelementptr' 'out_buf_sc_V_20_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%out_buf_sc_V_21_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_21, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 116 'getelementptr' 'out_buf_sc_V_21_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%out_buf_sc_V_22_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_22, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 117 'getelementptr' 'out_buf_sc_V_22_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%out_buf_sc_V_23_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_23, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 118 'getelementptr' 'out_buf_sc_V_23_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%out_buf_sc_V_24_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_24, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 119 'getelementptr' 'out_buf_sc_V_24_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%out_buf_sc_V_25_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_25, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 120 'getelementptr' 'out_buf_sc_V_25_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%out_buf_sc_V_26_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_26, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 121 'getelementptr' 'out_buf_sc_V_26_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%out_buf_sc_V_27_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_27, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 122 'getelementptr' 'out_buf_sc_V_27_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%out_buf_sc_V_28_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_28, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 123 'getelementptr' 'out_buf_sc_V_28_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%out_buf_sc_V_29_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_29, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 124 'getelementptr' 'out_buf_sc_V_29_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%out_buf_sc_V_3_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_3, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 125 'getelementptr' 'out_buf_sc_V_3_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%out_buf_sc_V_30_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_30, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 126 'getelementptr' 'out_buf_sc_V_30_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%out_buf_sc_V_31_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_31, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 127 'getelementptr' 'out_buf_sc_V_31_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%out_buf_sc_V_4_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_4, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 128 'getelementptr' 'out_buf_sc_V_4_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%out_buf_sc_V_5_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_5, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 129 'getelementptr' 'out_buf_sc_V_5_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%out_buf_sc_V_6_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_6, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 130 'getelementptr' 'out_buf_sc_V_6_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%out_buf_sc_V_7_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_7, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 131 'getelementptr' 'out_buf_sc_V_7_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%out_buf_sc_V_8_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_8, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 132 'getelementptr' 'out_buf_sc_V_8_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%out_buf_sc_V_9_addr_1 = getelementptr [904 x i16]* @out_buf_sc_V_9, i64 0, i64 %sext_ln1265_1" [./layer.h:525]   --->   Operation 133 'getelementptr' 'out_buf_sc_V_9_addr_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.35ns)   --->   "%out_buf_sc_V_0_load = load i16* %out_buf_sc_V_0_addr_1, align 2" [./layer.h:525]   --->   Operation 134 'load' 'out_buf_sc_V_0_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 135 [2/2] (1.35ns)   --->   "%out_buf_sc_V_1_load = load i16* %out_buf_sc_V_1_addr_1, align 2" [./layer.h:525]   --->   Operation 135 'load' 'out_buf_sc_V_1_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 136 [2/2] (1.35ns)   --->   "%out_buf_sc_V_2_load = load i16* %out_buf_sc_V_2_addr_1, align 2" [./layer.h:525]   --->   Operation 136 'load' 'out_buf_sc_V_2_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 137 [2/2] (1.35ns)   --->   "%out_buf_sc_V_3_load = load i16* %out_buf_sc_V_3_addr_1, align 2" [./layer.h:525]   --->   Operation 137 'load' 'out_buf_sc_V_3_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 138 [2/2] (1.35ns)   --->   "%out_buf_sc_V_4_load = load i16* %out_buf_sc_V_4_addr_1, align 2" [./layer.h:525]   --->   Operation 138 'load' 'out_buf_sc_V_4_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 139 [2/2] (1.35ns)   --->   "%out_buf_sc_V_5_load = load i16* %out_buf_sc_V_5_addr_1, align 2" [./layer.h:525]   --->   Operation 139 'load' 'out_buf_sc_V_5_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 140 [2/2] (1.35ns)   --->   "%out_buf_sc_V_6_load = load i16* %out_buf_sc_V_6_addr_1, align 2" [./layer.h:525]   --->   Operation 140 'load' 'out_buf_sc_V_6_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 141 [2/2] (1.35ns)   --->   "%out_buf_sc_V_7_load = load i16* %out_buf_sc_V_7_addr_1, align 2" [./layer.h:525]   --->   Operation 141 'load' 'out_buf_sc_V_7_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 142 [2/2] (1.35ns)   --->   "%out_buf_sc_V_8_load = load i16* %out_buf_sc_V_8_addr_1, align 2" [./layer.h:525]   --->   Operation 142 'load' 'out_buf_sc_V_8_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 143 [2/2] (1.35ns)   --->   "%out_buf_sc_V_9_load = load i16* %out_buf_sc_V_9_addr_1, align 2" [./layer.h:525]   --->   Operation 143 'load' 'out_buf_sc_V_9_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 144 [2/2] (1.35ns)   --->   "%out_buf_sc_V_10_load = load i16* %out_buf_sc_V_10_addr_1, align 2" [./layer.h:525]   --->   Operation 144 'load' 'out_buf_sc_V_10_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 145 [2/2] (1.35ns)   --->   "%out_buf_sc_V_11_load = load i16* %out_buf_sc_V_11_addr_1, align 2" [./layer.h:525]   --->   Operation 145 'load' 'out_buf_sc_V_11_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 146 [2/2] (1.35ns)   --->   "%out_buf_sc_V_12_load = load i16* %out_buf_sc_V_12_addr_1, align 2" [./layer.h:525]   --->   Operation 146 'load' 'out_buf_sc_V_12_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 147 [2/2] (1.35ns)   --->   "%out_buf_sc_V_13_load = load i16* %out_buf_sc_V_13_addr_1, align 2" [./layer.h:525]   --->   Operation 147 'load' 'out_buf_sc_V_13_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 148 [2/2] (1.35ns)   --->   "%out_buf_sc_V_14_load = load i16* %out_buf_sc_V_14_addr_1, align 2" [./layer.h:525]   --->   Operation 148 'load' 'out_buf_sc_V_14_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 149 [2/2] (1.35ns)   --->   "%out_buf_sc_V_15_load = load i16* %out_buf_sc_V_15_addr_1, align 2" [./layer.h:525]   --->   Operation 149 'load' 'out_buf_sc_V_15_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 150 [2/2] (1.35ns)   --->   "%out_buf_sc_V_16_load = load i16* %out_buf_sc_V_16_addr_1, align 2" [./layer.h:525]   --->   Operation 150 'load' 'out_buf_sc_V_16_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 151 [2/2] (1.35ns)   --->   "%out_buf_sc_V_17_load = load i16* %out_buf_sc_V_17_addr_1, align 2" [./layer.h:525]   --->   Operation 151 'load' 'out_buf_sc_V_17_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 152 [2/2] (1.35ns)   --->   "%out_buf_sc_V_18_load = load i16* %out_buf_sc_V_18_addr_1, align 2" [./layer.h:525]   --->   Operation 152 'load' 'out_buf_sc_V_18_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 153 [2/2] (1.35ns)   --->   "%out_buf_sc_V_19_load = load i16* %out_buf_sc_V_19_addr_1, align 2" [./layer.h:525]   --->   Operation 153 'load' 'out_buf_sc_V_19_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 154 [2/2] (1.35ns)   --->   "%out_buf_sc_V_20_load = load i16* %out_buf_sc_V_20_addr_1, align 2" [./layer.h:525]   --->   Operation 154 'load' 'out_buf_sc_V_20_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 155 [2/2] (1.35ns)   --->   "%out_buf_sc_V_21_load = load i16* %out_buf_sc_V_21_addr_1, align 2" [./layer.h:525]   --->   Operation 155 'load' 'out_buf_sc_V_21_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 156 [2/2] (1.35ns)   --->   "%out_buf_sc_V_22_load = load i16* %out_buf_sc_V_22_addr_1, align 2" [./layer.h:525]   --->   Operation 156 'load' 'out_buf_sc_V_22_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 157 [2/2] (1.35ns)   --->   "%out_buf_sc_V_23_load = load i16* %out_buf_sc_V_23_addr_1, align 2" [./layer.h:525]   --->   Operation 157 'load' 'out_buf_sc_V_23_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 158 [2/2] (1.35ns)   --->   "%out_buf_sc_V_24_load = load i16* %out_buf_sc_V_24_addr_1, align 2" [./layer.h:525]   --->   Operation 158 'load' 'out_buf_sc_V_24_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 159 [2/2] (1.35ns)   --->   "%out_buf_sc_V_25_load = load i16* %out_buf_sc_V_25_addr_1, align 2" [./layer.h:525]   --->   Operation 159 'load' 'out_buf_sc_V_25_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 160 [2/2] (1.35ns)   --->   "%out_buf_sc_V_26_load = load i16* %out_buf_sc_V_26_addr_1, align 2" [./layer.h:525]   --->   Operation 160 'load' 'out_buf_sc_V_26_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 161 [2/2] (1.35ns)   --->   "%out_buf_sc_V_27_load = load i16* %out_buf_sc_V_27_addr_1, align 2" [./layer.h:525]   --->   Operation 161 'load' 'out_buf_sc_V_27_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 162 [2/2] (1.35ns)   --->   "%out_buf_sc_V_28_load = load i16* %out_buf_sc_V_28_addr_1, align 2" [./layer.h:525]   --->   Operation 162 'load' 'out_buf_sc_V_28_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 163 [2/2] (1.35ns)   --->   "%out_buf_sc_V_29_load = load i16* %out_buf_sc_V_29_addr_1, align 2" [./layer.h:525]   --->   Operation 163 'load' 'out_buf_sc_V_29_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 164 [2/2] (1.35ns)   --->   "%out_buf_sc_V_30_load = load i16* %out_buf_sc_V_30_addr_1, align 2" [./layer.h:525]   --->   Operation 164 'load' 'out_buf_sc_V_30_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_5 : Operation 165 [2/2] (1.35ns)   --->   "%out_buf_sc_V_31_load = load i16* %out_buf_sc_V_31_addr_1, align 2" [./layer.h:525]   --->   Operation 165 'load' 'out_buf_sc_V_31_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>

State 6 <SV = 5> <Delay = 2.42>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_0_V_5_load_1 = load i16* %tmp_0_V_5" [./layer.h:526]   --->   Operation 166 'load' 'tmp_0_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1_V_5_load_1 = load i16* %tmp_1_V_5" [./layer.h:526]   --->   Operation 167 'load' 'tmp_1_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_2_V_5_load_1 = load i16* %tmp_2_V_5" [./layer.h:526]   --->   Operation 168 'load' 'tmp_2_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_3_V_5_load_1 = load i16* %tmp_3_V_5" [./layer.h:526]   --->   Operation 169 'load' 'tmp_3_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_4_V_5_load_1 = load i16* %tmp_4_V_5" [./layer.h:526]   --->   Operation 170 'load' 'tmp_4_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5_V_5_load_1 = load i16* %tmp_5_V_5" [./layer.h:526]   --->   Operation 171 'load' 'tmp_5_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_6_V_5_load_1 = load i16* %tmp_6_V_5" [./layer.h:526]   --->   Operation 172 'load' 'tmp_6_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_7_V_5_load_1 = load i16* %tmp_7_V_5" [./layer.h:526]   --->   Operation 173 'load' 'tmp_7_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8_V_5_load_1 = load i16* %tmp_8_V_5" [./layer.h:526]   --->   Operation 174 'load' 'tmp_8_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_9_V_5_load_1 = load i16* %tmp_9_V_5" [./layer.h:526]   --->   Operation 175 'load' 'tmp_9_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_10_V_5_load_1 = load i16* %tmp_10_V_5" [./layer.h:526]   --->   Operation 176 'load' 'tmp_10_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_11_V_5_load_1 = load i16* %tmp_11_V_5" [./layer.h:526]   --->   Operation 177 'load' 'tmp_11_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_12_V_5_load_1 = load i16* %tmp_12_V_5" [./layer.h:526]   --->   Operation 178 'load' 'tmp_12_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_13_V_5_load_1 = load i16* %tmp_13_V_5" [./layer.h:526]   --->   Operation 179 'load' 'tmp_13_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_14_V_5_load_1 = load i16* %tmp_14_V_5" [./layer.h:526]   --->   Operation 180 'load' 'tmp_14_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_15_V_5_load_1 = load i16* %tmp_15_V_5" [./layer.h:526]   --->   Operation 181 'load' 'tmp_15_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_16_V_5_load_1 = load i16* %tmp_16_V_5" [./layer.h:526]   --->   Operation 182 'load' 'tmp_16_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_17_V_5_load_1 = load i16* %tmp_17_V_5" [./layer.h:526]   --->   Operation 183 'load' 'tmp_17_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_18_V_5_load_1 = load i16* %tmp_18_V_5" [./layer.h:526]   --->   Operation 184 'load' 'tmp_18_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_19_V_5_load_1 = load i16* %tmp_19_V_5" [./layer.h:526]   --->   Operation 185 'load' 'tmp_19_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_20_V_5_load_1 = load i16* %tmp_20_V_5" [./layer.h:526]   --->   Operation 186 'load' 'tmp_20_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_21_V_5_load_1 = load i16* %tmp_21_V_5" [./layer.h:526]   --->   Operation 187 'load' 'tmp_21_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_22_V_5_load_1 = load i16* %tmp_22_V_5" [./layer.h:526]   --->   Operation 188 'load' 'tmp_22_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_23_V_5_load_1 = load i16* %tmp_23_V_5" [./layer.h:526]   --->   Operation 189 'load' 'tmp_23_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_24_V_5_load_1 = load i16* %tmp_24_V_5" [./layer.h:526]   --->   Operation 190 'load' 'tmp_24_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_25_V_5_load_1 = load i16* %tmp_25_V_5" [./layer.h:526]   --->   Operation 191 'load' 'tmp_25_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_26_V_5_load_1 = load i16* %tmp_26_V_5" [./layer.h:526]   --->   Operation 192 'load' 'tmp_26_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_27_V_5_load_1 = load i16* %tmp_27_V_5" [./layer.h:526]   --->   Operation 193 'load' 'tmp_27_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_28_V_5_load_1 = load i16* %tmp_28_V_5" [./layer.h:526]   --->   Operation 194 'load' 'tmp_28_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_29_V_5_load_1 = load i16* %tmp_29_V_5" [./layer.h:526]   --->   Operation 195 'load' 'tmp_29_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_30_V_5_load_1 = load i16* %tmp_30_V_5" [./layer.h:526]   --->   Operation 196 'load' 'tmp_30_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_31_V_5_load_1 = load i16* %tmp_31_V_5" [./layer.h:526]   --->   Operation 197 'load' 'tmp_31_V_5_load_1' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 198 [1/2] (1.35ns)   --->   "%out_buf_sc_V_0_load = load i16* %out_buf_sc_V_0_addr_1, align 2" [./layer.h:525]   --->   Operation 198 'load' 'out_buf_sc_V_0_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_0_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 199 'partselect' 'trunc_ln' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_2473 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_0_load, i32 4)" [./layer.h:525]   --->   Operation 200 'bitselect' 'tmp_2473' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln728_221 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_0_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 201 'bitconcatenate' 'shl_ln728_221' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i21 %shl_ln728_221 to i22" [./layer.h:526]   --->   Operation 202 'sext' 'sext_ln728' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %out_buf_sc_V_0_load to i22" [./layer.h:526]   --->   Operation 203 'sext' 'sext_ln703' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (1.07ns)   --->   "%add_ln1192 = add nsw i22 %sext_ln703, %sext_ln728" [./layer.h:526]   --->   Operation 204 'add' 'add_ln1192' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_2474 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192, i32 21)" [./layer.h:526]   --->   Operation 205 'bitselect' 'tmp_2474' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192, i32 5, i32 20)" [./layer.h:526]   --->   Operation 206 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_2476 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192, i32 4)" [./layer.h:526]   --->   Operation 207 'bitselect' 'tmp_2476' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 208 [1/2] (1.35ns)   --->   "%out_buf_sc_V_1_load = load i16* %out_buf_sc_V_1_addr_1, align 2" [./layer.h:525]   --->   Operation 208 'load' 'out_buf_sc_V_1_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln708_349 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_1_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 209 'partselect' 'trunc_ln708_349' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_2479 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_1_load, i32 4)" [./layer.h:525]   --->   Operation 210 'bitselect' 'tmp_2479' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln728_222 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_1_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 211 'bitconcatenate' 'shl_ln728_222' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln728_223 = sext i21 %shl_ln728_222 to i22" [./layer.h:526]   --->   Operation 212 'sext' 'sext_ln728_223' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln703_96 = sext i16 %out_buf_sc_V_1_load to i22" [./layer.h:526]   --->   Operation 213 'sext' 'sext_ln703_96' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (1.07ns)   --->   "%add_ln1192_287 = add nsw i22 %sext_ln703_96, %sext_ln728_223" [./layer.h:526]   --->   Operation 214 'add' 'add_ln1192_287' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_2480 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_287, i32 21)" [./layer.h:526]   --->   Operation 215 'bitselect' 'tmp_2480' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln708_350 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_287, i32 5, i32 20)" [./layer.h:526]   --->   Operation 216 'partselect' 'trunc_ln708_350' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_2482 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_287, i32 4)" [./layer.h:526]   --->   Operation 217 'bitselect' 'tmp_2482' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 218 [1/2] (1.35ns)   --->   "%out_buf_sc_V_2_load = load i16* %out_buf_sc_V_2_addr_1, align 2" [./layer.h:525]   --->   Operation 218 'load' 'out_buf_sc_V_2_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln708_351 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_2_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 219 'partselect' 'trunc_ln708_351' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_2485 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_2_load, i32 4)" [./layer.h:525]   --->   Operation 220 'bitselect' 'tmp_2485' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%shl_ln728_223 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_2_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 221 'bitconcatenate' 'shl_ln728_223' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln728_224 = sext i21 %shl_ln728_223 to i22" [./layer.h:526]   --->   Operation 222 'sext' 'sext_ln728_224' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln703_97 = sext i16 %out_buf_sc_V_2_load to i22" [./layer.h:526]   --->   Operation 223 'sext' 'sext_ln703_97' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (1.07ns)   --->   "%add_ln1192_288 = add nsw i22 %sext_ln703_97, %sext_ln728_224" [./layer.h:526]   --->   Operation 224 'add' 'add_ln1192_288' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_2486 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_288, i32 21)" [./layer.h:526]   --->   Operation 225 'bitselect' 'tmp_2486' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln708_352 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_288, i32 5, i32 20)" [./layer.h:526]   --->   Operation 226 'partselect' 'trunc_ln708_352' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_2488 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_288, i32 4)" [./layer.h:526]   --->   Operation 227 'bitselect' 'tmp_2488' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 228 [1/2] (1.35ns)   --->   "%out_buf_sc_V_3_load = load i16* %out_buf_sc_V_3_addr_1, align 2" [./layer.h:525]   --->   Operation 228 'load' 'out_buf_sc_V_3_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln708_353 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_3_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 229 'partselect' 'trunc_ln708_353' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_2491 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_3_load, i32 4)" [./layer.h:525]   --->   Operation 230 'bitselect' 'tmp_2491' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln728_224 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_3_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 231 'bitconcatenate' 'shl_ln728_224' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln728_225 = sext i21 %shl_ln728_224 to i22" [./layer.h:526]   --->   Operation 232 'sext' 'sext_ln728_225' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln703_98 = sext i16 %out_buf_sc_V_3_load to i22" [./layer.h:526]   --->   Operation 233 'sext' 'sext_ln703_98' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (1.07ns)   --->   "%add_ln1192_289 = add nsw i22 %sext_ln703_98, %sext_ln728_225" [./layer.h:526]   --->   Operation 234 'add' 'add_ln1192_289' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_2492 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_289, i32 21)" [./layer.h:526]   --->   Operation 235 'bitselect' 'tmp_2492' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln708_354 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_289, i32 5, i32 20)" [./layer.h:526]   --->   Operation 236 'partselect' 'trunc_ln708_354' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_2494 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_289, i32 4)" [./layer.h:526]   --->   Operation 237 'bitselect' 'tmp_2494' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 238 [1/2] (1.35ns)   --->   "%out_buf_sc_V_4_load = load i16* %out_buf_sc_V_4_addr_1, align 2" [./layer.h:525]   --->   Operation 238 'load' 'out_buf_sc_V_4_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln708_355 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_4_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 239 'partselect' 'trunc_ln708_355' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_2497 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_4_load, i32 4)" [./layer.h:525]   --->   Operation 240 'bitselect' 'tmp_2497' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln728_225 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_4_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 241 'bitconcatenate' 'shl_ln728_225' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln728_226 = sext i21 %shl_ln728_225 to i22" [./layer.h:526]   --->   Operation 242 'sext' 'sext_ln728_226' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln703_99 = sext i16 %out_buf_sc_V_4_load to i22" [./layer.h:526]   --->   Operation 243 'sext' 'sext_ln703_99' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (1.07ns)   --->   "%add_ln1192_290 = add nsw i22 %sext_ln703_99, %sext_ln728_226" [./layer.h:526]   --->   Operation 244 'add' 'add_ln1192_290' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_2498 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_290, i32 21)" [./layer.h:526]   --->   Operation 245 'bitselect' 'tmp_2498' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln708_356 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_290, i32 5, i32 20)" [./layer.h:526]   --->   Operation 246 'partselect' 'trunc_ln708_356' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_2500 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_290, i32 4)" [./layer.h:526]   --->   Operation 247 'bitselect' 'tmp_2500' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 248 [1/2] (1.35ns)   --->   "%out_buf_sc_V_5_load = load i16* %out_buf_sc_V_5_addr_1, align 2" [./layer.h:525]   --->   Operation 248 'load' 'out_buf_sc_V_5_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln708_357 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_5_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 249 'partselect' 'trunc_ln708_357' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_2503 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_5_load, i32 4)" [./layer.h:525]   --->   Operation 250 'bitselect' 'tmp_2503' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln728_226 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_5_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 251 'bitconcatenate' 'shl_ln728_226' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln728_227 = sext i21 %shl_ln728_226 to i22" [./layer.h:526]   --->   Operation 252 'sext' 'sext_ln728_227' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln703_100 = sext i16 %out_buf_sc_V_5_load to i22" [./layer.h:526]   --->   Operation 253 'sext' 'sext_ln703_100' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (1.07ns)   --->   "%add_ln1192_291 = add nsw i22 %sext_ln703_100, %sext_ln728_227" [./layer.h:526]   --->   Operation 254 'add' 'add_ln1192_291' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_2504 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_291, i32 21)" [./layer.h:526]   --->   Operation 255 'bitselect' 'tmp_2504' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln708_358 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_291, i32 5, i32 20)" [./layer.h:526]   --->   Operation 256 'partselect' 'trunc_ln708_358' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_2506 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_291, i32 4)" [./layer.h:526]   --->   Operation 257 'bitselect' 'tmp_2506' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 258 [1/2] (1.35ns)   --->   "%out_buf_sc_V_6_load = load i16* %out_buf_sc_V_6_addr_1, align 2" [./layer.h:525]   --->   Operation 258 'load' 'out_buf_sc_V_6_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln708_359 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_6_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 259 'partselect' 'trunc_ln708_359' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_2509 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_6_load, i32 4)" [./layer.h:525]   --->   Operation 260 'bitselect' 'tmp_2509' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln728_227 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_6_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 261 'bitconcatenate' 'shl_ln728_227' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln728_228 = sext i21 %shl_ln728_227 to i22" [./layer.h:526]   --->   Operation 262 'sext' 'sext_ln728_228' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln703_101 = sext i16 %out_buf_sc_V_6_load to i22" [./layer.h:526]   --->   Operation 263 'sext' 'sext_ln703_101' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (1.07ns)   --->   "%add_ln1192_292 = add nsw i22 %sext_ln703_101, %sext_ln728_228" [./layer.h:526]   --->   Operation 264 'add' 'add_ln1192_292' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_2510 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_292, i32 21)" [./layer.h:526]   --->   Operation 265 'bitselect' 'tmp_2510' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln708_360 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_292, i32 5, i32 20)" [./layer.h:526]   --->   Operation 266 'partselect' 'trunc_ln708_360' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_2512 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_292, i32 4)" [./layer.h:526]   --->   Operation 267 'bitselect' 'tmp_2512' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 268 [1/2] (1.35ns)   --->   "%out_buf_sc_V_7_load = load i16* %out_buf_sc_V_7_addr_1, align 2" [./layer.h:525]   --->   Operation 268 'load' 'out_buf_sc_V_7_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln708_361 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_7_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 269 'partselect' 'trunc_ln708_361' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_2515 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_7_load, i32 4)" [./layer.h:525]   --->   Operation 270 'bitselect' 'tmp_2515' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln728_228 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_7_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 271 'bitconcatenate' 'shl_ln728_228' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln728_229 = sext i21 %shl_ln728_228 to i22" [./layer.h:526]   --->   Operation 272 'sext' 'sext_ln728_229' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln703_102 = sext i16 %out_buf_sc_V_7_load to i22" [./layer.h:526]   --->   Operation 273 'sext' 'sext_ln703_102' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (1.07ns)   --->   "%add_ln1192_293 = add nsw i22 %sext_ln703_102, %sext_ln728_229" [./layer.h:526]   --->   Operation 274 'add' 'add_ln1192_293' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_2516 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_293, i32 21)" [./layer.h:526]   --->   Operation 275 'bitselect' 'tmp_2516' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln708_362 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_293, i32 5, i32 20)" [./layer.h:526]   --->   Operation 276 'partselect' 'trunc_ln708_362' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_2518 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_293, i32 4)" [./layer.h:526]   --->   Operation 277 'bitselect' 'tmp_2518' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 278 [1/2] (1.35ns)   --->   "%out_buf_sc_V_8_load = load i16* %out_buf_sc_V_8_addr_1, align 2" [./layer.h:525]   --->   Operation 278 'load' 'out_buf_sc_V_8_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln708_363 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_8_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 279 'partselect' 'trunc_ln708_363' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_2521 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_8_load, i32 4)" [./layer.h:525]   --->   Operation 280 'bitselect' 'tmp_2521' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln728_229 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_8_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 281 'bitconcatenate' 'shl_ln728_229' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln728_230 = sext i21 %shl_ln728_229 to i22" [./layer.h:526]   --->   Operation 282 'sext' 'sext_ln728_230' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln703_103 = sext i16 %out_buf_sc_V_8_load to i22" [./layer.h:526]   --->   Operation 283 'sext' 'sext_ln703_103' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (1.07ns)   --->   "%add_ln1192_294 = add nsw i22 %sext_ln703_103, %sext_ln728_230" [./layer.h:526]   --->   Operation 284 'add' 'add_ln1192_294' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_2522 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_294, i32 21)" [./layer.h:526]   --->   Operation 285 'bitselect' 'tmp_2522' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln708_364 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_294, i32 5, i32 20)" [./layer.h:526]   --->   Operation 286 'partselect' 'trunc_ln708_364' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_2524 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_294, i32 4)" [./layer.h:526]   --->   Operation 287 'bitselect' 'tmp_2524' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 288 [1/2] (1.35ns)   --->   "%out_buf_sc_V_9_load = load i16* %out_buf_sc_V_9_addr_1, align 2" [./layer.h:525]   --->   Operation 288 'load' 'out_buf_sc_V_9_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln708_365 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_9_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 289 'partselect' 'trunc_ln708_365' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_2527 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_9_load, i32 4)" [./layer.h:525]   --->   Operation 290 'bitselect' 'tmp_2527' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln728_230 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_9_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 291 'bitconcatenate' 'shl_ln728_230' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln728_231 = sext i21 %shl_ln728_230 to i22" [./layer.h:526]   --->   Operation 292 'sext' 'sext_ln728_231' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln703_104 = sext i16 %out_buf_sc_V_9_load to i22" [./layer.h:526]   --->   Operation 293 'sext' 'sext_ln703_104' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (1.07ns)   --->   "%add_ln1192_295 = add nsw i22 %sext_ln703_104, %sext_ln728_231" [./layer.h:526]   --->   Operation 294 'add' 'add_ln1192_295' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_2528 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_295, i32 21)" [./layer.h:526]   --->   Operation 295 'bitselect' 'tmp_2528' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln708_366 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_295, i32 5, i32 20)" [./layer.h:526]   --->   Operation 296 'partselect' 'trunc_ln708_366' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_2530 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_295, i32 4)" [./layer.h:526]   --->   Operation 297 'bitselect' 'tmp_2530' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 298 [1/2] (1.35ns)   --->   "%out_buf_sc_V_10_load = load i16* %out_buf_sc_V_10_addr_1, align 2" [./layer.h:525]   --->   Operation 298 'load' 'out_buf_sc_V_10_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln708_367 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_10_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 299 'partselect' 'trunc_ln708_367' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_2533 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_10_load, i32 4)" [./layer.h:525]   --->   Operation 300 'bitselect' 'tmp_2533' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln728_231 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_10_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 301 'bitconcatenate' 'shl_ln728_231' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln728_232 = sext i21 %shl_ln728_231 to i22" [./layer.h:526]   --->   Operation 302 'sext' 'sext_ln728_232' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln703_105 = sext i16 %out_buf_sc_V_10_load to i22" [./layer.h:526]   --->   Operation 303 'sext' 'sext_ln703_105' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (1.07ns)   --->   "%add_ln1192_296 = add nsw i22 %sext_ln703_105, %sext_ln728_232" [./layer.h:526]   --->   Operation 304 'add' 'add_ln1192_296' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_2534 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_296, i32 21)" [./layer.h:526]   --->   Operation 305 'bitselect' 'tmp_2534' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln708_368 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_296, i32 5, i32 20)" [./layer.h:526]   --->   Operation 306 'partselect' 'trunc_ln708_368' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_2536 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_296, i32 4)" [./layer.h:526]   --->   Operation 307 'bitselect' 'tmp_2536' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 308 [1/2] (1.35ns)   --->   "%out_buf_sc_V_11_load = load i16* %out_buf_sc_V_11_addr_1, align 2" [./layer.h:525]   --->   Operation 308 'load' 'out_buf_sc_V_11_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln708_369 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_11_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 309 'partselect' 'trunc_ln708_369' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_2539 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_11_load, i32 4)" [./layer.h:525]   --->   Operation 310 'bitselect' 'tmp_2539' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln728_232 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_11_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 311 'bitconcatenate' 'shl_ln728_232' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln728_233 = sext i21 %shl_ln728_232 to i22" [./layer.h:526]   --->   Operation 312 'sext' 'sext_ln728_233' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln703_106 = sext i16 %out_buf_sc_V_11_load to i22" [./layer.h:526]   --->   Operation 313 'sext' 'sext_ln703_106' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (1.07ns)   --->   "%add_ln1192_297 = add nsw i22 %sext_ln703_106, %sext_ln728_233" [./layer.h:526]   --->   Operation 314 'add' 'add_ln1192_297' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_2540 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_297, i32 21)" [./layer.h:526]   --->   Operation 315 'bitselect' 'tmp_2540' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln708_370 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_297, i32 5, i32 20)" [./layer.h:526]   --->   Operation 316 'partselect' 'trunc_ln708_370' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_2542 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_297, i32 4)" [./layer.h:526]   --->   Operation 317 'bitselect' 'tmp_2542' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 318 [1/2] (1.35ns)   --->   "%out_buf_sc_V_12_load = load i16* %out_buf_sc_V_12_addr_1, align 2" [./layer.h:525]   --->   Operation 318 'load' 'out_buf_sc_V_12_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln708_371 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_12_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 319 'partselect' 'trunc_ln708_371' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_2545 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_12_load, i32 4)" [./layer.h:525]   --->   Operation 320 'bitselect' 'tmp_2545' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln728_233 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_12_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 321 'bitconcatenate' 'shl_ln728_233' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln728_234 = sext i21 %shl_ln728_233 to i22" [./layer.h:526]   --->   Operation 322 'sext' 'sext_ln728_234' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln703_107 = sext i16 %out_buf_sc_V_12_load to i22" [./layer.h:526]   --->   Operation 323 'sext' 'sext_ln703_107' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (1.07ns)   --->   "%add_ln1192_298 = add nsw i22 %sext_ln703_107, %sext_ln728_234" [./layer.h:526]   --->   Operation 324 'add' 'add_ln1192_298' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_2546 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_298, i32 21)" [./layer.h:526]   --->   Operation 325 'bitselect' 'tmp_2546' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln708_372 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_298, i32 5, i32 20)" [./layer.h:526]   --->   Operation 326 'partselect' 'trunc_ln708_372' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_2548 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_298, i32 4)" [./layer.h:526]   --->   Operation 327 'bitselect' 'tmp_2548' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 328 [1/2] (1.35ns)   --->   "%out_buf_sc_V_13_load = load i16* %out_buf_sc_V_13_addr_1, align 2" [./layer.h:525]   --->   Operation 328 'load' 'out_buf_sc_V_13_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln708_373 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_13_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 329 'partselect' 'trunc_ln708_373' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_2551 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_13_load, i32 4)" [./layer.h:525]   --->   Operation 330 'bitselect' 'tmp_2551' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln728_234 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_13_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 331 'bitconcatenate' 'shl_ln728_234' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln728_235 = sext i21 %shl_ln728_234 to i22" [./layer.h:526]   --->   Operation 332 'sext' 'sext_ln728_235' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln703_108 = sext i16 %out_buf_sc_V_13_load to i22" [./layer.h:526]   --->   Operation 333 'sext' 'sext_ln703_108' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (1.07ns)   --->   "%add_ln1192_299 = add nsw i22 %sext_ln703_108, %sext_ln728_235" [./layer.h:526]   --->   Operation 334 'add' 'add_ln1192_299' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_2552 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_299, i32 21)" [./layer.h:526]   --->   Operation 335 'bitselect' 'tmp_2552' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln708_374 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_299, i32 5, i32 20)" [./layer.h:526]   --->   Operation 336 'partselect' 'trunc_ln708_374' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_2554 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_299, i32 4)" [./layer.h:526]   --->   Operation 337 'bitselect' 'tmp_2554' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 338 [1/2] (1.35ns)   --->   "%out_buf_sc_V_14_load = load i16* %out_buf_sc_V_14_addr_1, align 2" [./layer.h:525]   --->   Operation 338 'load' 'out_buf_sc_V_14_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln708_375 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_14_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 339 'partselect' 'trunc_ln708_375' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_2557 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_14_load, i32 4)" [./layer.h:525]   --->   Operation 340 'bitselect' 'tmp_2557' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln728_235 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_14_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 341 'bitconcatenate' 'shl_ln728_235' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln728_236 = sext i21 %shl_ln728_235 to i22" [./layer.h:526]   --->   Operation 342 'sext' 'sext_ln728_236' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln703_109 = sext i16 %out_buf_sc_V_14_load to i22" [./layer.h:526]   --->   Operation 343 'sext' 'sext_ln703_109' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (1.07ns)   --->   "%add_ln1192_300 = add nsw i22 %sext_ln703_109, %sext_ln728_236" [./layer.h:526]   --->   Operation 344 'add' 'add_ln1192_300' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_2558 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_300, i32 21)" [./layer.h:526]   --->   Operation 345 'bitselect' 'tmp_2558' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln708_376 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_300, i32 5, i32 20)" [./layer.h:526]   --->   Operation 346 'partselect' 'trunc_ln708_376' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_2560 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_300, i32 4)" [./layer.h:526]   --->   Operation 347 'bitselect' 'tmp_2560' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 348 [1/2] (1.35ns)   --->   "%out_buf_sc_V_15_load = load i16* %out_buf_sc_V_15_addr_1, align 2" [./layer.h:525]   --->   Operation 348 'load' 'out_buf_sc_V_15_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln708_377 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_15_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 349 'partselect' 'trunc_ln708_377' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_2563 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_15_load, i32 4)" [./layer.h:525]   --->   Operation 350 'bitselect' 'tmp_2563' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln728_236 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_15_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 351 'bitconcatenate' 'shl_ln728_236' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln728_237 = sext i21 %shl_ln728_236 to i22" [./layer.h:526]   --->   Operation 352 'sext' 'sext_ln728_237' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln703_110 = sext i16 %out_buf_sc_V_15_load to i22" [./layer.h:526]   --->   Operation 353 'sext' 'sext_ln703_110' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (1.07ns)   --->   "%add_ln1192_301 = add nsw i22 %sext_ln703_110, %sext_ln728_237" [./layer.h:526]   --->   Operation 354 'add' 'add_ln1192_301' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_2564 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_301, i32 21)" [./layer.h:526]   --->   Operation 355 'bitselect' 'tmp_2564' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln708_378 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_301, i32 5, i32 20)" [./layer.h:526]   --->   Operation 356 'partselect' 'trunc_ln708_378' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_2566 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_301, i32 4)" [./layer.h:526]   --->   Operation 357 'bitselect' 'tmp_2566' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 358 [1/2] (1.35ns)   --->   "%out_buf_sc_V_16_load = load i16* %out_buf_sc_V_16_addr_1, align 2" [./layer.h:525]   --->   Operation 358 'load' 'out_buf_sc_V_16_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln708_379 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_16_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 359 'partselect' 'trunc_ln708_379' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_2569 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_16_load, i32 4)" [./layer.h:525]   --->   Operation 360 'bitselect' 'tmp_2569' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln728_237 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_16_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 361 'bitconcatenate' 'shl_ln728_237' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln728_238 = sext i21 %shl_ln728_237 to i22" [./layer.h:526]   --->   Operation 362 'sext' 'sext_ln728_238' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln703_111 = sext i16 %out_buf_sc_V_16_load to i22" [./layer.h:526]   --->   Operation 363 'sext' 'sext_ln703_111' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (1.07ns)   --->   "%add_ln1192_302 = add nsw i22 %sext_ln703_111, %sext_ln728_238" [./layer.h:526]   --->   Operation 364 'add' 'add_ln1192_302' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_2570 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_302, i32 21)" [./layer.h:526]   --->   Operation 365 'bitselect' 'tmp_2570' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln708_380 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_302, i32 5, i32 20)" [./layer.h:526]   --->   Operation 366 'partselect' 'trunc_ln708_380' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_2572 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_302, i32 4)" [./layer.h:526]   --->   Operation 367 'bitselect' 'tmp_2572' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 368 [1/2] (1.35ns)   --->   "%out_buf_sc_V_17_load = load i16* %out_buf_sc_V_17_addr_1, align 2" [./layer.h:525]   --->   Operation 368 'load' 'out_buf_sc_V_17_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln708_381 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_17_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 369 'partselect' 'trunc_ln708_381' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_2575 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_17_load, i32 4)" [./layer.h:525]   --->   Operation 370 'bitselect' 'tmp_2575' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln728_238 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_17_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 371 'bitconcatenate' 'shl_ln728_238' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln728_239 = sext i21 %shl_ln728_238 to i22" [./layer.h:526]   --->   Operation 372 'sext' 'sext_ln728_239' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln703_112 = sext i16 %out_buf_sc_V_17_load to i22" [./layer.h:526]   --->   Operation 373 'sext' 'sext_ln703_112' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (1.07ns)   --->   "%add_ln1192_303 = add nsw i22 %sext_ln703_112, %sext_ln728_239" [./layer.h:526]   --->   Operation 374 'add' 'add_ln1192_303' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_2576 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_303, i32 21)" [./layer.h:526]   --->   Operation 375 'bitselect' 'tmp_2576' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln708_382 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_303, i32 5, i32 20)" [./layer.h:526]   --->   Operation 376 'partselect' 'trunc_ln708_382' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_2578 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_303, i32 4)" [./layer.h:526]   --->   Operation 377 'bitselect' 'tmp_2578' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 378 [1/2] (1.35ns)   --->   "%out_buf_sc_V_18_load = load i16* %out_buf_sc_V_18_addr_1, align 2" [./layer.h:525]   --->   Operation 378 'load' 'out_buf_sc_V_18_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln708_383 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_18_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 379 'partselect' 'trunc_ln708_383' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_2581 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_18_load, i32 4)" [./layer.h:525]   --->   Operation 380 'bitselect' 'tmp_2581' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln728_239 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_18_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 381 'bitconcatenate' 'shl_ln728_239' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln728_240 = sext i21 %shl_ln728_239 to i22" [./layer.h:526]   --->   Operation 382 'sext' 'sext_ln728_240' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln703_113 = sext i16 %out_buf_sc_V_18_load to i22" [./layer.h:526]   --->   Operation 383 'sext' 'sext_ln703_113' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (1.07ns)   --->   "%add_ln1192_304 = add nsw i22 %sext_ln703_113, %sext_ln728_240" [./layer.h:526]   --->   Operation 384 'add' 'add_ln1192_304' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_2582 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_304, i32 21)" [./layer.h:526]   --->   Operation 385 'bitselect' 'tmp_2582' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln708_384 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_304, i32 5, i32 20)" [./layer.h:526]   --->   Operation 386 'partselect' 'trunc_ln708_384' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_2584 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_304, i32 4)" [./layer.h:526]   --->   Operation 387 'bitselect' 'tmp_2584' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 388 [1/2] (1.35ns)   --->   "%out_buf_sc_V_19_load = load i16* %out_buf_sc_V_19_addr_1, align 2" [./layer.h:525]   --->   Operation 388 'load' 'out_buf_sc_V_19_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln708_385 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_19_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 389 'partselect' 'trunc_ln708_385' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_2587 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_19_load, i32 4)" [./layer.h:525]   --->   Operation 390 'bitselect' 'tmp_2587' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln728_240 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_19_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 391 'bitconcatenate' 'shl_ln728_240' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln728_241 = sext i21 %shl_ln728_240 to i22" [./layer.h:526]   --->   Operation 392 'sext' 'sext_ln728_241' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln703_114 = sext i16 %out_buf_sc_V_19_load to i22" [./layer.h:526]   --->   Operation 393 'sext' 'sext_ln703_114' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (1.07ns)   --->   "%add_ln1192_305 = add nsw i22 %sext_ln703_114, %sext_ln728_241" [./layer.h:526]   --->   Operation 394 'add' 'add_ln1192_305' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_2588 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_305, i32 21)" [./layer.h:526]   --->   Operation 395 'bitselect' 'tmp_2588' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln708_386 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_305, i32 5, i32 20)" [./layer.h:526]   --->   Operation 396 'partselect' 'trunc_ln708_386' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_2590 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_305, i32 4)" [./layer.h:526]   --->   Operation 397 'bitselect' 'tmp_2590' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 398 [1/2] (1.35ns)   --->   "%out_buf_sc_V_20_load = load i16* %out_buf_sc_V_20_addr_1, align 2" [./layer.h:525]   --->   Operation 398 'load' 'out_buf_sc_V_20_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln708_387 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_20_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 399 'partselect' 'trunc_ln708_387' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_2593 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_20_load, i32 4)" [./layer.h:525]   --->   Operation 400 'bitselect' 'tmp_2593' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln728_241 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_20_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 401 'bitconcatenate' 'shl_ln728_241' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln728_242 = sext i21 %shl_ln728_241 to i22" [./layer.h:526]   --->   Operation 402 'sext' 'sext_ln728_242' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln703_115 = sext i16 %out_buf_sc_V_20_load to i22" [./layer.h:526]   --->   Operation 403 'sext' 'sext_ln703_115' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (1.07ns)   --->   "%add_ln1192_306 = add nsw i22 %sext_ln703_115, %sext_ln728_242" [./layer.h:526]   --->   Operation 404 'add' 'add_ln1192_306' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_2594 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_306, i32 21)" [./layer.h:526]   --->   Operation 405 'bitselect' 'tmp_2594' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln708_388 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_306, i32 5, i32 20)" [./layer.h:526]   --->   Operation 406 'partselect' 'trunc_ln708_388' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_2596 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_306, i32 4)" [./layer.h:526]   --->   Operation 407 'bitselect' 'tmp_2596' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 408 [1/2] (1.35ns)   --->   "%out_buf_sc_V_21_load = load i16* %out_buf_sc_V_21_addr_1, align 2" [./layer.h:525]   --->   Operation 408 'load' 'out_buf_sc_V_21_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln708_389 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_21_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 409 'partselect' 'trunc_ln708_389' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_2599 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_21_load, i32 4)" [./layer.h:525]   --->   Operation 410 'bitselect' 'tmp_2599' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln728_242 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_21_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 411 'bitconcatenate' 'shl_ln728_242' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln728_243 = sext i21 %shl_ln728_242 to i22" [./layer.h:526]   --->   Operation 412 'sext' 'sext_ln728_243' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln703_116 = sext i16 %out_buf_sc_V_21_load to i22" [./layer.h:526]   --->   Operation 413 'sext' 'sext_ln703_116' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (1.07ns)   --->   "%add_ln1192_307 = add nsw i22 %sext_ln703_116, %sext_ln728_243" [./layer.h:526]   --->   Operation 414 'add' 'add_ln1192_307' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_2600 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_307, i32 21)" [./layer.h:526]   --->   Operation 415 'bitselect' 'tmp_2600' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln708_390 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_307, i32 5, i32 20)" [./layer.h:526]   --->   Operation 416 'partselect' 'trunc_ln708_390' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_2602 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_307, i32 4)" [./layer.h:526]   --->   Operation 417 'bitselect' 'tmp_2602' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 418 [1/2] (1.35ns)   --->   "%out_buf_sc_V_22_load = load i16* %out_buf_sc_V_22_addr_1, align 2" [./layer.h:525]   --->   Operation 418 'load' 'out_buf_sc_V_22_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln708_391 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_22_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 419 'partselect' 'trunc_ln708_391' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_2605 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_22_load, i32 4)" [./layer.h:525]   --->   Operation 420 'bitselect' 'tmp_2605' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln728_243 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_22_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 421 'bitconcatenate' 'shl_ln728_243' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln728_244 = sext i21 %shl_ln728_243 to i22" [./layer.h:526]   --->   Operation 422 'sext' 'sext_ln728_244' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln703_117 = sext i16 %out_buf_sc_V_22_load to i22" [./layer.h:526]   --->   Operation 423 'sext' 'sext_ln703_117' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (1.07ns)   --->   "%add_ln1192_308 = add nsw i22 %sext_ln703_117, %sext_ln728_244" [./layer.h:526]   --->   Operation 424 'add' 'add_ln1192_308' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_2606 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_308, i32 21)" [./layer.h:526]   --->   Operation 425 'bitselect' 'tmp_2606' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln708_392 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_308, i32 5, i32 20)" [./layer.h:526]   --->   Operation 426 'partselect' 'trunc_ln708_392' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_2608 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_308, i32 4)" [./layer.h:526]   --->   Operation 427 'bitselect' 'tmp_2608' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 428 [1/2] (1.35ns)   --->   "%out_buf_sc_V_23_load = load i16* %out_buf_sc_V_23_addr_1, align 2" [./layer.h:525]   --->   Operation 428 'load' 'out_buf_sc_V_23_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln708_393 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_23_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 429 'partselect' 'trunc_ln708_393' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_2611 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_23_load, i32 4)" [./layer.h:525]   --->   Operation 430 'bitselect' 'tmp_2611' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln728_244 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_23_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 431 'bitconcatenate' 'shl_ln728_244' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln728_245 = sext i21 %shl_ln728_244 to i22" [./layer.h:526]   --->   Operation 432 'sext' 'sext_ln728_245' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln703_118 = sext i16 %out_buf_sc_V_23_load to i22" [./layer.h:526]   --->   Operation 433 'sext' 'sext_ln703_118' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (1.07ns)   --->   "%add_ln1192_309 = add nsw i22 %sext_ln703_118, %sext_ln728_245" [./layer.h:526]   --->   Operation 434 'add' 'add_ln1192_309' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_2612 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_309, i32 21)" [./layer.h:526]   --->   Operation 435 'bitselect' 'tmp_2612' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln708_394 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_309, i32 5, i32 20)" [./layer.h:526]   --->   Operation 436 'partselect' 'trunc_ln708_394' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_2614 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_309, i32 4)" [./layer.h:526]   --->   Operation 437 'bitselect' 'tmp_2614' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 438 [1/2] (1.35ns)   --->   "%out_buf_sc_V_24_load = load i16* %out_buf_sc_V_24_addr_1, align 2" [./layer.h:525]   --->   Operation 438 'load' 'out_buf_sc_V_24_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln708_395 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_24_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 439 'partselect' 'trunc_ln708_395' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_2617 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_24_load, i32 4)" [./layer.h:525]   --->   Operation 440 'bitselect' 'tmp_2617' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln728_245 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_24_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 441 'bitconcatenate' 'shl_ln728_245' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln728_246 = sext i21 %shl_ln728_245 to i22" [./layer.h:526]   --->   Operation 442 'sext' 'sext_ln728_246' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln703_119 = sext i16 %out_buf_sc_V_24_load to i22" [./layer.h:526]   --->   Operation 443 'sext' 'sext_ln703_119' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (1.07ns)   --->   "%add_ln1192_310 = add nsw i22 %sext_ln703_119, %sext_ln728_246" [./layer.h:526]   --->   Operation 444 'add' 'add_ln1192_310' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_2618 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_310, i32 21)" [./layer.h:526]   --->   Operation 445 'bitselect' 'tmp_2618' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln708_396 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_310, i32 5, i32 20)" [./layer.h:526]   --->   Operation 446 'partselect' 'trunc_ln708_396' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_2620 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_310, i32 4)" [./layer.h:526]   --->   Operation 447 'bitselect' 'tmp_2620' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 448 [1/2] (1.35ns)   --->   "%out_buf_sc_V_25_load = load i16* %out_buf_sc_V_25_addr_1, align 2" [./layer.h:525]   --->   Operation 448 'load' 'out_buf_sc_V_25_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln708_397 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_25_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 449 'partselect' 'trunc_ln708_397' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_2623 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_25_load, i32 4)" [./layer.h:525]   --->   Operation 450 'bitselect' 'tmp_2623' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln728_246 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_25_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 451 'bitconcatenate' 'shl_ln728_246' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln728_247 = sext i21 %shl_ln728_246 to i22" [./layer.h:526]   --->   Operation 452 'sext' 'sext_ln728_247' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln703_120 = sext i16 %out_buf_sc_V_25_load to i22" [./layer.h:526]   --->   Operation 453 'sext' 'sext_ln703_120' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (1.07ns)   --->   "%add_ln1192_311 = add nsw i22 %sext_ln703_120, %sext_ln728_247" [./layer.h:526]   --->   Operation 454 'add' 'add_ln1192_311' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_2624 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_311, i32 21)" [./layer.h:526]   --->   Operation 455 'bitselect' 'tmp_2624' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln708_398 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_311, i32 5, i32 20)" [./layer.h:526]   --->   Operation 456 'partselect' 'trunc_ln708_398' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_2626 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_311, i32 4)" [./layer.h:526]   --->   Operation 457 'bitselect' 'tmp_2626' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 458 [1/2] (1.35ns)   --->   "%out_buf_sc_V_26_load = load i16* %out_buf_sc_V_26_addr_1, align 2" [./layer.h:525]   --->   Operation 458 'load' 'out_buf_sc_V_26_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln708_399 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_26_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 459 'partselect' 'trunc_ln708_399' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_2629 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_26_load, i32 4)" [./layer.h:525]   --->   Operation 460 'bitselect' 'tmp_2629' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln728_247 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_26_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 461 'bitconcatenate' 'shl_ln728_247' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln728_248 = sext i21 %shl_ln728_247 to i22" [./layer.h:526]   --->   Operation 462 'sext' 'sext_ln728_248' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln703_121 = sext i16 %out_buf_sc_V_26_load to i22" [./layer.h:526]   --->   Operation 463 'sext' 'sext_ln703_121' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (1.07ns)   --->   "%add_ln1192_312 = add nsw i22 %sext_ln703_121, %sext_ln728_248" [./layer.h:526]   --->   Operation 464 'add' 'add_ln1192_312' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_2630 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_312, i32 21)" [./layer.h:526]   --->   Operation 465 'bitselect' 'tmp_2630' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln708_400 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_312, i32 5, i32 20)" [./layer.h:526]   --->   Operation 466 'partselect' 'trunc_ln708_400' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_2632 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_312, i32 4)" [./layer.h:526]   --->   Operation 467 'bitselect' 'tmp_2632' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 468 [1/2] (1.35ns)   --->   "%out_buf_sc_V_27_load = load i16* %out_buf_sc_V_27_addr_1, align 2" [./layer.h:525]   --->   Operation 468 'load' 'out_buf_sc_V_27_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln708_401 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_27_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 469 'partselect' 'trunc_ln708_401' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_2635 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_27_load, i32 4)" [./layer.h:525]   --->   Operation 470 'bitselect' 'tmp_2635' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln728_248 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_27_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 471 'bitconcatenate' 'shl_ln728_248' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln728_249 = sext i21 %shl_ln728_248 to i22" [./layer.h:526]   --->   Operation 472 'sext' 'sext_ln728_249' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln703_122 = sext i16 %out_buf_sc_V_27_load to i22" [./layer.h:526]   --->   Operation 473 'sext' 'sext_ln703_122' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 474 [1/1] (1.07ns)   --->   "%add_ln1192_313 = add nsw i22 %sext_ln703_122, %sext_ln728_249" [./layer.h:526]   --->   Operation 474 'add' 'add_ln1192_313' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_2636 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_313, i32 21)" [./layer.h:526]   --->   Operation 475 'bitselect' 'tmp_2636' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln708_402 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_313, i32 5, i32 20)" [./layer.h:526]   --->   Operation 476 'partselect' 'trunc_ln708_402' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_2638 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_313, i32 4)" [./layer.h:526]   --->   Operation 477 'bitselect' 'tmp_2638' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 478 [1/2] (1.35ns)   --->   "%out_buf_sc_V_28_load = load i16* %out_buf_sc_V_28_addr_1, align 2" [./layer.h:525]   --->   Operation 478 'load' 'out_buf_sc_V_28_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln708_403 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_28_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 479 'partselect' 'trunc_ln708_403' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_2641 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_28_load, i32 4)" [./layer.h:525]   --->   Operation 480 'bitselect' 'tmp_2641' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (0.00ns)   --->   "%shl_ln728_249 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_28_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 481 'bitconcatenate' 'shl_ln728_249' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln728_250 = sext i21 %shl_ln728_249 to i22" [./layer.h:526]   --->   Operation 482 'sext' 'sext_ln728_250' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln703_123 = sext i16 %out_buf_sc_V_28_load to i22" [./layer.h:526]   --->   Operation 483 'sext' 'sext_ln703_123' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 484 [1/1] (1.07ns)   --->   "%add_ln1192_314 = add nsw i22 %sext_ln703_123, %sext_ln728_250" [./layer.h:526]   --->   Operation 484 'add' 'add_ln1192_314' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_2642 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_314, i32 21)" [./layer.h:526]   --->   Operation 485 'bitselect' 'tmp_2642' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln708_404 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_314, i32 5, i32 20)" [./layer.h:526]   --->   Operation 486 'partselect' 'trunc_ln708_404' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_2644 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_314, i32 4)" [./layer.h:526]   --->   Operation 487 'bitselect' 'tmp_2644' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 488 [1/2] (1.35ns)   --->   "%out_buf_sc_V_29_load = load i16* %out_buf_sc_V_29_addr_1, align 2" [./layer.h:525]   --->   Operation 488 'load' 'out_buf_sc_V_29_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln708_405 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_29_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 489 'partselect' 'trunc_ln708_405' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_2647 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_29_load, i32 4)" [./layer.h:525]   --->   Operation 490 'bitselect' 'tmp_2647' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln728_250 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_29_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 491 'bitconcatenate' 'shl_ln728_250' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln728_251 = sext i21 %shl_ln728_250 to i22" [./layer.h:526]   --->   Operation 492 'sext' 'sext_ln728_251' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln703_124 = sext i16 %out_buf_sc_V_29_load to i22" [./layer.h:526]   --->   Operation 493 'sext' 'sext_ln703_124' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (1.07ns)   --->   "%add_ln1192_315 = add nsw i22 %sext_ln703_124, %sext_ln728_251" [./layer.h:526]   --->   Operation 494 'add' 'add_ln1192_315' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_2648 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_315, i32 21)" [./layer.h:526]   --->   Operation 495 'bitselect' 'tmp_2648' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln708_406 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_315, i32 5, i32 20)" [./layer.h:526]   --->   Operation 496 'partselect' 'trunc_ln708_406' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_2650 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_315, i32 4)" [./layer.h:526]   --->   Operation 497 'bitselect' 'tmp_2650' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 498 [1/2] (1.35ns)   --->   "%out_buf_sc_V_30_load = load i16* %out_buf_sc_V_30_addr_1, align 2" [./layer.h:525]   --->   Operation 498 'load' 'out_buf_sc_V_30_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln708_407 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_30_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 499 'partselect' 'trunc_ln708_407' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_2653 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_30_load, i32 4)" [./layer.h:525]   --->   Operation 500 'bitselect' 'tmp_2653' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%shl_ln728_251 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_30_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 501 'bitconcatenate' 'shl_ln728_251' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln728_252 = sext i21 %shl_ln728_251 to i22" [./layer.h:526]   --->   Operation 502 'sext' 'sext_ln728_252' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln703_125 = sext i16 %out_buf_sc_V_30_load to i22" [./layer.h:526]   --->   Operation 503 'sext' 'sext_ln703_125' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 504 [1/1] (1.07ns)   --->   "%add_ln1192_316 = add nsw i22 %sext_ln703_125, %sext_ln728_252" [./layer.h:526]   --->   Operation 504 'add' 'add_ln1192_316' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_2654 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_316, i32 21)" [./layer.h:526]   --->   Operation 505 'bitselect' 'tmp_2654' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln708_408 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_316, i32 5, i32 20)" [./layer.h:526]   --->   Operation 506 'partselect' 'trunc_ln708_408' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_2656 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_316, i32 4)" [./layer.h:526]   --->   Operation 507 'bitselect' 'tmp_2656' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 508 [1/2] (1.35ns)   --->   "%out_buf_sc_V_31_load = load i16* %out_buf_sc_V_31_addr_1, align 2" [./layer.h:525]   --->   Operation 508 'load' 'out_buf_sc_V_31_load' <Predicate = (!icmp_ln521)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln708_409 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %out_buf_sc_V_31_load, i32 5, i32 15)" [./layer.h:525]   --->   Operation 509 'partselect' 'trunc_ln708_409' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_2659 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %out_buf_sc_V_31_load, i32 4)" [./layer.h:525]   --->   Operation 510 'bitselect' 'tmp_2659' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln728_252 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_31_V_5_load_1, i5 0)" [./layer.h:526]   --->   Operation 511 'bitconcatenate' 'shl_ln728_252' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln728_253 = sext i21 %shl_ln728_252 to i22" [./layer.h:526]   --->   Operation 512 'sext' 'sext_ln728_253' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln703_126 = sext i16 %out_buf_sc_V_31_load to i22" [./layer.h:526]   --->   Operation 513 'sext' 'sext_ln703_126' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (1.07ns)   --->   "%add_ln1192_317 = add nsw i22 %sext_ln703_126, %sext_ln728_253" [./layer.h:526]   --->   Operation 514 'add' 'add_ln1192_317' <Predicate = (!icmp_ln521)> <Delay = 1.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_2660 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_317, i32 21)" [./layer.h:526]   --->   Operation 515 'bitselect' 'tmp_2660' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln708_410 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1192_317, i32 5, i32 20)" [./layer.h:526]   --->   Operation 516 'partselect' 'trunc_ln708_410' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_6 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_2662 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_317, i32 4)" [./layer.h:526]   --->   Operation 517 'bitselect' 'tmp_2662' <Predicate = (!icmp_ln521)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.84>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 518 'speclooptripcount' 'empty_39' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [./layer.h:522]   --->   Operation 519 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./layer.h:523]   --->   Operation 520 'specpipeline' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln415 = sext i11 %trunc_ln to i12" [./layer.h:525]   --->   Operation 521 'sext' 'sext_ln415' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_2473 to i12" [./layer.h:525]   --->   Operation 522 'zext' 'zext_ln415' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (0.94ns)   --->   "%tmp_0_V = add i12 %sext_ln415, %zext_ln415" [./layer.h:525]   --->   Operation 523 'add' 'tmp_0_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_V_9)   --->   "%sext_ln415_1 = sext i12 %tmp_0_V to i16" [./layer.h:525]   --->   Operation 524 'sext' 'sext_ln415_1' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_2475 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192, i32 20)" [./layer.h:526]   --->   Operation 525 'bitselect' 'tmp_2475' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln415_351 = zext i1 %tmp_2476 to i16" [./layer.h:526]   --->   Operation 526 'zext' 'zext_ln415_351' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (1.01ns)   --->   "%tmp_0_V_6 = add i16 %zext_ln415_351, %trunc_ln708_s" [./layer.h:526]   --->   Operation 527 'add' 'tmp_0_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_2477 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_0_V_6, i32 15)" [./layer.h:526]   --->   Operation 528 'bitselect' 'tmp_2477' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_2477, true" [./layer.h:526]   --->   Operation 529 'xor' 'xor_ln416' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 530 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_2475, %xor_ln416" [./layer.h:526]   --->   Operation 530 'and' 'and_ln416' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_2478 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_0_V_6, i32 15)" [./layer.h:526]   --->   Operation 531 'bitselect' 'tmp_2478' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (0.33ns)   --->   "%xor_ln779 = xor i1 %tmp_2474, true" [./layer.h:526]   --->   Operation 532 'xor' 'xor_ln779' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_679)   --->   "%select_ln779 = select i1 %and_ln416, i1 %xor_ln779, i1 %tmp_2474" [./layer.h:526]   --->   Operation 533 'select' 'select_ln779' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_452)   --->   "%xor_ln785_654 = xor i1 %tmp_2474, %and_ln416" [./layer.h:526]   --->   Operation 534 'xor' 'xor_ln785_654' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_452)   --->   "%or_ln785_458 = or i1 %tmp_2478, %xor_ln785_654" [./layer.h:526]   --->   Operation 535 'or' 'or_ln785_458' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_452)   --->   "%and_ln785 = and i1 %or_ln785_458, %xor_ln779" [./layer.h:526]   --->   Operation 536 'and' 'and_ln785' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_679 = and i1 %tmp_2478, %select_ln779" [./layer.h:526]   --->   Operation 537 'and' 'and_ln786_679' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_680)   --->   "%or_ln786_353 = or i1 %and_ln416, %and_ln786_679" [./layer.h:526]   --->   Operation 538 'or' 'or_ln786_353' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_680)   --->   "%xor_ln786_393 = xor i1 %or_ln786_353, true" [./layer.h:526]   --->   Operation 539 'xor' 'xor_ln786_393' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 540 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_680 = and i1 %tmp_2474, %xor_ln786_393" [./layer.h:526]   --->   Operation 540 'and' 'and_ln786_680' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_452)   --->   "%or_ln340_977 = or i1 %and_ln786_680, %and_ln785" [./layer.h:526]   --->   Operation 541 'or' 'or_ln340_977' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln340)   --->   "%or_ln340_1200 = or i1 %and_ln786_679, %xor_ln779" [./layer.h:526]   --->   Operation 542 'or' 'or_ln340_1200' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln340)   --->   "%or_ln340_1169 = or i1 %or_ln340_1200, %and_ln416" [./layer.h:526]   --->   Operation 543 'or' 'or_ln340_1169' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 544 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_452 = select i1 %or_ln340_977, i16 32767, i16 %tmp_0_V_6" [./layer.h:526]   --->   Operation 544 'select' 'select_ln340_452' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_V_9)   --->   "%tmp_0_V_7 = select i1 %and_ln786_680, i16 -32768, i16 %tmp_0_V_6" [./layer.h:526]   --->   Operation 545 'select' 'tmp_0_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_V_9)   --->   "%tmp_0_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_1, i16 %tmp_0_V_7" [./layer.h:525]   --->   Operation 546 'select' 'tmp_0_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 547 [1/1] (0.33ns)   --->   "%xor_ln525 = xor i1 %icmp_ln525, true" [./layer.h:525]   --->   Operation 547 'xor' 'xor_ln525' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340 = and i1 %or_ln340_1169, %xor_ln525" [./layer.h:526]   --->   Operation 548 'and' 'and_ln340' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 549 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_0_V_9 = select i1 %and_ln340, i16 %select_ln340_452, i16 %tmp_0_V_8" [./layer.h:526]   --->   Operation 549 'select' 'tmp_0_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln415_2 = sext i11 %trunc_ln708_349 to i12" [./layer.h:525]   --->   Operation 550 'sext' 'sext_ln415_2' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln415_352 = zext i1 %tmp_2479 to i12" [./layer.h:525]   --->   Operation 551 'zext' 'zext_ln415_352' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 552 [1/1] (0.94ns)   --->   "%tmp_1_V = add i12 %sext_ln415_2, %zext_ln415_352" [./layer.h:525]   --->   Operation 552 'add' 'tmp_1_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node tmp_1_V_9)   --->   "%sext_ln415_3 = sext i12 %tmp_1_V to i16" [./layer.h:525]   --->   Operation 553 'sext' 'sext_ln415_3' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_351)   --->   "%tmp_2481 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_287, i32 20)" [./layer.h:526]   --->   Operation 554 'bitselect' 'tmp_2481' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln415_353 = zext i1 %tmp_2482 to i16" [./layer.h:526]   --->   Operation 555 'zext' 'zext_ln415_353' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 556 [1/1] (1.01ns)   --->   "%tmp_1_V_6 = add i16 %zext_ln415_353, %trunc_ln708_350" [./layer.h:526]   --->   Operation 556 'add' 'tmp_1_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_351)   --->   "%tmp_2483 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_1_V_6, i32 15)" [./layer.h:526]   --->   Operation 557 'bitselect' 'tmp_2483' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_351)   --->   "%xor_ln416_383 = xor i1 %tmp_2483, true" [./layer.h:526]   --->   Operation 558 'xor' 'xor_ln416_383' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_351 = and i1 %tmp_2481, %xor_ln416_383" [./layer.h:526]   --->   Operation 559 'and' 'and_ln416_351' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_2484 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_1_V_6, i32 15)" [./layer.h:526]   --->   Operation 560 'bitselect' 'tmp_2484' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 561 [1/1] (0.33ns)   --->   "%xor_ln779_1 = xor i1 %tmp_2480, true" [./layer.h:526]   --->   Operation 561 'xor' 'xor_ln779_1' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln779_96 = select i1 %and_ln416_351, i1 %xor_ln779_1, i1 %tmp_2480" [./layer.h:526]   --->   Operation 562 'select' 'select_ln779_96' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_453)   --->   "%xor_ln785_655 = xor i1 %tmp_2480, %and_ln416_351" [./layer.h:526]   --->   Operation 563 'xor' 'xor_ln785_655' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_453)   --->   "%or_ln785_459 = or i1 %tmp_2484, %xor_ln785_655" [./layer.h:526]   --->   Operation 564 'or' 'or_ln785_459' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_453)   --->   "%and_ln785_287 = and i1 %or_ln785_459, %xor_ln779_1" [./layer.h:526]   --->   Operation 565 'and' 'and_ln785_287' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_2484, %select_ln779_96" [./layer.h:526]   --->   Operation 566 'and' 'and_ln786_1' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_682)   --->   "%or_ln786_354 = or i1 %and_ln416_351, %and_ln786_1" [./layer.h:526]   --->   Operation 567 'or' 'or_ln786_354' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_682)   --->   "%xor_ln786_394 = xor i1 %or_ln786_354, true" [./layer.h:526]   --->   Operation 568 'xor' 'xor_ln786_394' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_682 = and i1 %tmp_2480, %xor_ln786_394" [./layer.h:526]   --->   Operation 569 'and' 'and_ln786_682' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_453)   --->   "%or_ln340_980 = or i1 %and_ln786_682, %and_ln785_287" [./layer.h:526]   --->   Operation 570 'or' 'or_ln340_980' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_96)   --->   "%or_ln340_1202 = or i1 %and_ln786_1, %xor_ln779_1" [./layer.h:526]   --->   Operation 571 'or' 'or_ln340_1202' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_96)   --->   "%or_ln340_1171 = or i1 %or_ln340_1202, %and_ln416_351" [./layer.h:526]   --->   Operation 572 'or' 'or_ln340_1171' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_453 = select i1 %or_ln340_980, i16 32767, i16 %tmp_1_V_6" [./layer.h:526]   --->   Operation 573 'select' 'select_ln340_453' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node tmp_1_V_9)   --->   "%tmp_1_V_7 = select i1 %and_ln786_682, i16 -32768, i16 %tmp_1_V_6" [./layer.h:526]   --->   Operation 574 'select' 'tmp_1_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node tmp_1_V_9)   --->   "%tmp_1_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_3, i16 %tmp_1_V_7" [./layer.h:525]   --->   Operation 575 'select' 'tmp_1_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 576 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_96 = and i1 %or_ln340_1171, %xor_ln525" [./layer.h:526]   --->   Operation 576 'and' 'and_ln340_96' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_1_V_9 = select i1 %and_ln340_96, i16 %select_ln340_453, i16 %tmp_1_V_8" [./layer.h:526]   --->   Operation 577 'select' 'tmp_1_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln415_4 = sext i11 %trunc_ln708_351 to i12" [./layer.h:525]   --->   Operation 578 'sext' 'sext_ln415_4' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln415_354 = zext i1 %tmp_2485 to i12" [./layer.h:525]   --->   Operation 579 'zext' 'zext_ln415_354' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 580 [1/1] (0.94ns)   --->   "%tmp_2_V = add i12 %sext_ln415_4, %zext_ln415_354" [./layer.h:525]   --->   Operation 580 'add' 'tmp_2_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node tmp_2_V_9)   --->   "%sext_ln415_5 = sext i12 %tmp_2_V to i16" [./layer.h:525]   --->   Operation 581 'sext' 'sext_ln415_5' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_352)   --->   "%tmp_2487 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_288, i32 20)" [./layer.h:526]   --->   Operation 582 'bitselect' 'tmp_2487' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln415_355 = zext i1 %tmp_2488 to i16" [./layer.h:526]   --->   Operation 583 'zext' 'zext_ln415_355' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 584 [1/1] (1.01ns)   --->   "%tmp_2_V_6 = add i16 %zext_ln415_355, %trunc_ln708_352" [./layer.h:526]   --->   Operation 584 'add' 'tmp_2_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_352)   --->   "%tmp_2489 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_2_V_6, i32 15)" [./layer.h:526]   --->   Operation 585 'bitselect' 'tmp_2489' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_352)   --->   "%xor_ln416_384 = xor i1 %tmp_2489, true" [./layer.h:526]   --->   Operation 586 'xor' 'xor_ln416_384' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_352 = and i1 %tmp_2487, %xor_ln416_384" [./layer.h:526]   --->   Operation 587 'and' 'and_ln416_352' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_2490 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_2_V_6, i32 15)" [./layer.h:526]   --->   Operation 588 'bitselect' 'tmp_2490' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 589 [1/1] (0.33ns)   --->   "%xor_ln779_2 = xor i1 %tmp_2486, true" [./layer.h:526]   --->   Operation 589 'xor' 'xor_ln779_2' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln779_97 = select i1 %and_ln416_352, i1 %xor_ln779_2, i1 %tmp_2486" [./layer.h:526]   --->   Operation 590 'select' 'select_ln779_97' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_454)   --->   "%xor_ln785_656 = xor i1 %tmp_2486, %and_ln416_352" [./layer.h:526]   --->   Operation 591 'xor' 'xor_ln785_656' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_454)   --->   "%or_ln785_460 = or i1 %tmp_2490, %xor_ln785_656" [./layer.h:526]   --->   Operation 592 'or' 'or_ln785_460' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_454)   --->   "%and_ln785_288 = and i1 %or_ln785_460, %xor_ln779_2" [./layer.h:526]   --->   Operation 593 'and' 'and_ln785_288' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 594 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_2490, %select_ln779_97" [./layer.h:526]   --->   Operation 594 'and' 'and_ln786_2' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_684)   --->   "%or_ln786_355 = or i1 %and_ln416_352, %and_ln786_2" [./layer.h:526]   --->   Operation 595 'or' 'or_ln786_355' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_684)   --->   "%xor_ln786_395 = xor i1 %or_ln786_355, true" [./layer.h:526]   --->   Operation 596 'xor' 'xor_ln786_395' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_684 = and i1 %tmp_2486, %xor_ln786_395" [./layer.h:526]   --->   Operation 597 'and' 'and_ln786_684' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_454)   --->   "%or_ln340_983 = or i1 %and_ln786_684, %and_ln785_288" [./layer.h:526]   --->   Operation 598 'or' 'or_ln340_983' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_97)   --->   "%or_ln340_1204 = or i1 %and_ln786_2, %xor_ln779_2" [./layer.h:526]   --->   Operation 599 'or' 'or_ln340_1204' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_97)   --->   "%or_ln340_1173 = or i1 %or_ln340_1204, %and_ln416_352" [./layer.h:526]   --->   Operation 600 'or' 'or_ln340_1173' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_454 = select i1 %or_ln340_983, i16 32767, i16 %tmp_2_V_6" [./layer.h:526]   --->   Operation 601 'select' 'select_ln340_454' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node tmp_2_V_9)   --->   "%tmp_2_V_7 = select i1 %and_ln786_684, i16 -32768, i16 %tmp_2_V_6" [./layer.h:526]   --->   Operation 602 'select' 'tmp_2_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node tmp_2_V_9)   --->   "%tmp_2_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_5, i16 %tmp_2_V_7" [./layer.h:525]   --->   Operation 603 'select' 'tmp_2_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 604 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_97 = and i1 %or_ln340_1173, %xor_ln525" [./layer.h:526]   --->   Operation 604 'and' 'and_ln340_97' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_2_V_9 = select i1 %and_ln340_97, i16 %select_ln340_454, i16 %tmp_2_V_8" [./layer.h:526]   --->   Operation 605 'select' 'tmp_2_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln415_6 = sext i11 %trunc_ln708_353 to i12" [./layer.h:525]   --->   Operation 606 'sext' 'sext_ln415_6' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln415_356 = zext i1 %tmp_2491 to i12" [./layer.h:525]   --->   Operation 607 'zext' 'zext_ln415_356' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 608 [1/1] (0.94ns)   --->   "%tmp_3_V = add i12 %sext_ln415_6, %zext_ln415_356" [./layer.h:525]   --->   Operation 608 'add' 'tmp_3_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_V_9)   --->   "%sext_ln415_7 = sext i12 %tmp_3_V to i16" [./layer.h:525]   --->   Operation 609 'sext' 'sext_ln415_7' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_353)   --->   "%tmp_2493 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_289, i32 20)" [./layer.h:526]   --->   Operation 610 'bitselect' 'tmp_2493' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln415_357 = zext i1 %tmp_2494 to i16" [./layer.h:526]   --->   Operation 611 'zext' 'zext_ln415_357' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 612 [1/1] (1.01ns)   --->   "%tmp_3_V_6 = add i16 %zext_ln415_357, %trunc_ln708_354" [./layer.h:526]   --->   Operation 612 'add' 'tmp_3_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_353)   --->   "%tmp_2495 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_3_V_6, i32 15)" [./layer.h:526]   --->   Operation 613 'bitselect' 'tmp_2495' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_353)   --->   "%xor_ln416_385 = xor i1 %tmp_2495, true" [./layer.h:526]   --->   Operation 614 'xor' 'xor_ln416_385' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 615 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_353 = and i1 %tmp_2493, %xor_ln416_385" [./layer.h:526]   --->   Operation 615 'and' 'and_ln416_353' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_2496 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_3_V_6, i32 15)" [./layer.h:526]   --->   Operation 616 'bitselect' 'tmp_2496' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 617 [1/1] (0.33ns)   --->   "%xor_ln779_3 = xor i1 %tmp_2492, true" [./layer.h:526]   --->   Operation 617 'xor' 'xor_ln779_3' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln779_98 = select i1 %and_ln416_353, i1 %xor_ln779_3, i1 %tmp_2492" [./layer.h:526]   --->   Operation 618 'select' 'select_ln779_98' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_455)   --->   "%xor_ln785_657 = xor i1 %tmp_2492, %and_ln416_353" [./layer.h:526]   --->   Operation 619 'xor' 'xor_ln785_657' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_455)   --->   "%or_ln785_461 = or i1 %tmp_2496, %xor_ln785_657" [./layer.h:526]   --->   Operation 620 'or' 'or_ln785_461' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_455)   --->   "%and_ln785_289 = and i1 %or_ln785_461, %xor_ln779_3" [./layer.h:526]   --->   Operation 621 'and' 'and_ln785_289' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 622 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_2496, %select_ln779_98" [./layer.h:526]   --->   Operation 622 'and' 'and_ln786_3' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_686)   --->   "%or_ln786_356 = or i1 %and_ln416_353, %and_ln786_3" [./layer.h:526]   --->   Operation 623 'or' 'or_ln786_356' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_686)   --->   "%xor_ln786_396 = xor i1 %or_ln786_356, true" [./layer.h:526]   --->   Operation 624 'xor' 'xor_ln786_396' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 625 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_686 = and i1 %tmp_2492, %xor_ln786_396" [./layer.h:526]   --->   Operation 625 'and' 'and_ln786_686' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_455)   --->   "%or_ln340_986 = or i1 %and_ln786_686, %and_ln785_289" [./layer.h:526]   --->   Operation 626 'or' 'or_ln340_986' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_98)   --->   "%or_ln340_1206 = or i1 %and_ln786_3, %xor_ln779_3" [./layer.h:526]   --->   Operation 627 'or' 'or_ln340_1206' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_98)   --->   "%or_ln340_1175 = or i1 %or_ln340_1206, %and_ln416_353" [./layer.h:526]   --->   Operation 628 'or' 'or_ln340_1175' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 629 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_455 = select i1 %or_ln340_986, i16 32767, i16 %tmp_3_V_6" [./layer.h:526]   --->   Operation 629 'select' 'select_ln340_455' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_V_9)   --->   "%tmp_3_V_7 = select i1 %and_ln786_686, i16 -32768, i16 %tmp_3_V_6" [./layer.h:526]   --->   Operation 630 'select' 'tmp_3_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_V_9)   --->   "%tmp_3_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_7, i16 %tmp_3_V_7" [./layer.h:525]   --->   Operation 631 'select' 'tmp_3_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 632 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_98 = and i1 %or_ln340_1175, %xor_ln525" [./layer.h:526]   --->   Operation 632 'and' 'and_ln340_98' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 633 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_3_V_9 = select i1 %and_ln340_98, i16 %select_ln340_455, i16 %tmp_3_V_8" [./layer.h:526]   --->   Operation 633 'select' 'tmp_3_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln415_8 = sext i11 %trunc_ln708_355 to i12" [./layer.h:525]   --->   Operation 634 'sext' 'sext_ln415_8' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln415_358 = zext i1 %tmp_2497 to i12" [./layer.h:525]   --->   Operation 635 'zext' 'zext_ln415_358' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 636 [1/1] (0.94ns)   --->   "%tmp_4_V = add i12 %sext_ln415_8, %zext_ln415_358" [./layer.h:525]   --->   Operation 636 'add' 'tmp_4_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_V_9)   --->   "%sext_ln415_9 = sext i12 %tmp_4_V to i16" [./layer.h:525]   --->   Operation 637 'sext' 'sext_ln415_9' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_354)   --->   "%tmp_2499 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_290, i32 20)" [./layer.h:526]   --->   Operation 638 'bitselect' 'tmp_2499' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln415_359 = zext i1 %tmp_2500 to i16" [./layer.h:526]   --->   Operation 639 'zext' 'zext_ln415_359' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 640 [1/1] (1.01ns)   --->   "%tmp_4_V_6 = add i16 %zext_ln415_359, %trunc_ln708_356" [./layer.h:526]   --->   Operation 640 'add' 'tmp_4_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_354)   --->   "%tmp_2501 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_4_V_6, i32 15)" [./layer.h:526]   --->   Operation 641 'bitselect' 'tmp_2501' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_354)   --->   "%xor_ln416_386 = xor i1 %tmp_2501, true" [./layer.h:526]   --->   Operation 642 'xor' 'xor_ln416_386' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 643 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_354 = and i1 %tmp_2499, %xor_ln416_386" [./layer.h:526]   --->   Operation 643 'and' 'and_ln416_354' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_2502 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_4_V_6, i32 15)" [./layer.h:526]   --->   Operation 644 'bitselect' 'tmp_2502' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 645 [1/1] (0.33ns)   --->   "%xor_ln779_4 = xor i1 %tmp_2498, true" [./layer.h:526]   --->   Operation 645 'xor' 'xor_ln779_4' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln779_99 = select i1 %and_ln416_354, i1 %xor_ln779_4, i1 %tmp_2498" [./layer.h:526]   --->   Operation 646 'select' 'select_ln779_99' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_456)   --->   "%xor_ln785_658 = xor i1 %tmp_2498, %and_ln416_354" [./layer.h:526]   --->   Operation 647 'xor' 'xor_ln785_658' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_456)   --->   "%or_ln785_462 = or i1 %tmp_2502, %xor_ln785_658" [./layer.h:526]   --->   Operation 648 'or' 'or_ln785_462' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_456)   --->   "%and_ln785_290 = and i1 %or_ln785_462, %xor_ln779_4" [./layer.h:526]   --->   Operation 649 'and' 'and_ln785_290' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 650 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_2502, %select_ln779_99" [./layer.h:526]   --->   Operation 650 'and' 'and_ln786_4' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_688)   --->   "%or_ln786_357 = or i1 %and_ln416_354, %and_ln786_4" [./layer.h:526]   --->   Operation 651 'or' 'or_ln786_357' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_688)   --->   "%xor_ln786_397 = xor i1 %or_ln786_357, true" [./layer.h:526]   --->   Operation 652 'xor' 'xor_ln786_397' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 653 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_688 = and i1 %tmp_2498, %xor_ln786_397" [./layer.h:526]   --->   Operation 653 'and' 'and_ln786_688' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_456)   --->   "%or_ln340_989 = or i1 %and_ln786_688, %and_ln785_290" [./layer.h:526]   --->   Operation 654 'or' 'or_ln340_989' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_99)   --->   "%or_ln340_1208 = or i1 %and_ln786_4, %xor_ln779_4" [./layer.h:526]   --->   Operation 655 'or' 'or_ln340_1208' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_99)   --->   "%or_ln340_1177 = or i1 %or_ln340_1208, %and_ln416_354" [./layer.h:526]   --->   Operation 656 'or' 'or_ln340_1177' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 657 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_456 = select i1 %or_ln340_989, i16 32767, i16 %tmp_4_V_6" [./layer.h:526]   --->   Operation 657 'select' 'select_ln340_456' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_V_9)   --->   "%tmp_4_V_7 = select i1 %and_ln786_688, i16 -32768, i16 %tmp_4_V_6" [./layer.h:526]   --->   Operation 658 'select' 'tmp_4_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_V_9)   --->   "%tmp_4_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_9, i16 %tmp_4_V_7" [./layer.h:525]   --->   Operation 659 'select' 'tmp_4_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 660 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_99 = and i1 %or_ln340_1177, %xor_ln525" [./layer.h:526]   --->   Operation 660 'and' 'and_ln340_99' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 661 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_4_V_9 = select i1 %and_ln340_99, i16 %select_ln340_456, i16 %tmp_4_V_8" [./layer.h:526]   --->   Operation 661 'select' 'tmp_4_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln415_10 = sext i11 %trunc_ln708_357 to i12" [./layer.h:525]   --->   Operation 662 'sext' 'sext_ln415_10' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln415_360 = zext i1 %tmp_2503 to i12" [./layer.h:525]   --->   Operation 663 'zext' 'zext_ln415_360' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 664 [1/1] (0.94ns)   --->   "%tmp_5_V = add i12 %sext_ln415_10, %zext_ln415_360" [./layer.h:525]   --->   Operation 664 'add' 'tmp_5_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_V_9)   --->   "%sext_ln415_11 = sext i12 %tmp_5_V to i16" [./layer.h:525]   --->   Operation 665 'sext' 'sext_ln415_11' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_355)   --->   "%tmp_2505 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_291, i32 20)" [./layer.h:526]   --->   Operation 666 'bitselect' 'tmp_2505' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln415_361 = zext i1 %tmp_2506 to i16" [./layer.h:526]   --->   Operation 667 'zext' 'zext_ln415_361' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 668 [1/1] (1.01ns)   --->   "%tmp_5_V_6 = add i16 %zext_ln415_361, %trunc_ln708_358" [./layer.h:526]   --->   Operation 668 'add' 'tmp_5_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_355)   --->   "%tmp_2507 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_5_V_6, i32 15)" [./layer.h:526]   --->   Operation 669 'bitselect' 'tmp_2507' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_355)   --->   "%xor_ln416_387 = xor i1 %tmp_2507, true" [./layer.h:526]   --->   Operation 670 'xor' 'xor_ln416_387' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 671 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_355 = and i1 %tmp_2505, %xor_ln416_387" [./layer.h:526]   --->   Operation 671 'and' 'and_ln416_355' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_2508 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_5_V_6, i32 15)" [./layer.h:526]   --->   Operation 672 'bitselect' 'tmp_2508' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 673 [1/1] (0.33ns)   --->   "%xor_ln779_5 = xor i1 %tmp_2504, true" [./layer.h:526]   --->   Operation 673 'xor' 'xor_ln779_5' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln779_100 = select i1 %and_ln416_355, i1 %xor_ln779_5, i1 %tmp_2504" [./layer.h:526]   --->   Operation 674 'select' 'select_ln779_100' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_457)   --->   "%xor_ln785_659 = xor i1 %tmp_2504, %and_ln416_355" [./layer.h:526]   --->   Operation 675 'xor' 'xor_ln785_659' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_457)   --->   "%or_ln785_463 = or i1 %tmp_2508, %xor_ln785_659" [./layer.h:526]   --->   Operation 676 'or' 'or_ln785_463' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_457)   --->   "%and_ln785_291 = and i1 %or_ln785_463, %xor_ln779_5" [./layer.h:526]   --->   Operation 677 'and' 'and_ln785_291' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 678 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_2508, %select_ln779_100" [./layer.h:526]   --->   Operation 678 'and' 'and_ln786_5' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_690)   --->   "%or_ln786_358 = or i1 %and_ln416_355, %and_ln786_5" [./layer.h:526]   --->   Operation 679 'or' 'or_ln786_358' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_690)   --->   "%xor_ln786_398 = xor i1 %or_ln786_358, true" [./layer.h:526]   --->   Operation 680 'xor' 'xor_ln786_398' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 681 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_690 = and i1 %tmp_2504, %xor_ln786_398" [./layer.h:526]   --->   Operation 681 'and' 'and_ln786_690' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_457)   --->   "%or_ln340_992 = or i1 %and_ln786_690, %and_ln785_291" [./layer.h:526]   --->   Operation 682 'or' 'or_ln340_992' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_100)   --->   "%or_ln340_1210 = or i1 %and_ln786_5, %xor_ln779_5" [./layer.h:526]   --->   Operation 683 'or' 'or_ln340_1210' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_100)   --->   "%or_ln340_1179 = or i1 %or_ln340_1210, %and_ln416_355" [./layer.h:526]   --->   Operation 684 'or' 'or_ln340_1179' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 685 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_457 = select i1 %or_ln340_992, i16 32767, i16 %tmp_5_V_6" [./layer.h:526]   --->   Operation 685 'select' 'select_ln340_457' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_V_9)   --->   "%tmp_5_V_7 = select i1 %and_ln786_690, i16 -32768, i16 %tmp_5_V_6" [./layer.h:526]   --->   Operation 686 'select' 'tmp_5_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_V_9)   --->   "%tmp_5_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_11, i16 %tmp_5_V_7" [./layer.h:525]   --->   Operation 687 'select' 'tmp_5_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 688 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_100 = and i1 %or_ln340_1179, %xor_ln525" [./layer.h:526]   --->   Operation 688 'and' 'and_ln340_100' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 689 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_5_V_9 = select i1 %and_ln340_100, i16 %select_ln340_457, i16 %tmp_5_V_8" [./layer.h:526]   --->   Operation 689 'select' 'tmp_5_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln415_12 = sext i11 %trunc_ln708_359 to i12" [./layer.h:525]   --->   Operation 690 'sext' 'sext_ln415_12' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln415_362 = zext i1 %tmp_2509 to i12" [./layer.h:525]   --->   Operation 691 'zext' 'zext_ln415_362' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 692 [1/1] (0.94ns)   --->   "%tmp_6_V = add i12 %sext_ln415_12, %zext_ln415_362" [./layer.h:525]   --->   Operation 692 'add' 'tmp_6_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_V_9)   --->   "%sext_ln415_13 = sext i12 %tmp_6_V to i16" [./layer.h:525]   --->   Operation 693 'sext' 'sext_ln415_13' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_356)   --->   "%tmp_2511 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_292, i32 20)" [./layer.h:526]   --->   Operation 694 'bitselect' 'tmp_2511' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln415_363 = zext i1 %tmp_2512 to i16" [./layer.h:526]   --->   Operation 695 'zext' 'zext_ln415_363' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 696 [1/1] (1.01ns)   --->   "%tmp_6_V_6 = add i16 %zext_ln415_363, %trunc_ln708_360" [./layer.h:526]   --->   Operation 696 'add' 'tmp_6_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_356)   --->   "%tmp_2513 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_6_V_6, i32 15)" [./layer.h:526]   --->   Operation 697 'bitselect' 'tmp_2513' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_356)   --->   "%xor_ln416_388 = xor i1 %tmp_2513, true" [./layer.h:526]   --->   Operation 698 'xor' 'xor_ln416_388' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 699 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_356 = and i1 %tmp_2511, %xor_ln416_388" [./layer.h:526]   --->   Operation 699 'and' 'and_ln416_356' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_2514 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_6_V_6, i32 15)" [./layer.h:526]   --->   Operation 700 'bitselect' 'tmp_2514' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 701 [1/1] (0.33ns)   --->   "%xor_ln779_6 = xor i1 %tmp_2510, true" [./layer.h:526]   --->   Operation 701 'xor' 'xor_ln779_6' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln779_101 = select i1 %and_ln416_356, i1 %xor_ln779_6, i1 %tmp_2510" [./layer.h:526]   --->   Operation 702 'select' 'select_ln779_101' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_458)   --->   "%xor_ln785_660 = xor i1 %tmp_2510, %and_ln416_356" [./layer.h:526]   --->   Operation 703 'xor' 'xor_ln785_660' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_458)   --->   "%or_ln785_464 = or i1 %tmp_2514, %xor_ln785_660" [./layer.h:526]   --->   Operation 704 'or' 'or_ln785_464' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_458)   --->   "%and_ln785_292 = and i1 %or_ln785_464, %xor_ln779_6" [./layer.h:526]   --->   Operation 705 'and' 'and_ln785_292' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 706 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_2514, %select_ln779_101" [./layer.h:526]   --->   Operation 706 'and' 'and_ln786_6' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_692)   --->   "%or_ln786_359 = or i1 %and_ln416_356, %and_ln786_6" [./layer.h:526]   --->   Operation 707 'or' 'or_ln786_359' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_692)   --->   "%xor_ln786_399 = xor i1 %or_ln786_359, true" [./layer.h:526]   --->   Operation 708 'xor' 'xor_ln786_399' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 709 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_692 = and i1 %tmp_2510, %xor_ln786_399" [./layer.h:526]   --->   Operation 709 'and' 'and_ln786_692' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_458)   --->   "%or_ln340_995 = or i1 %and_ln786_692, %and_ln785_292" [./layer.h:526]   --->   Operation 710 'or' 'or_ln340_995' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_101)   --->   "%or_ln340_1212 = or i1 %and_ln786_6, %xor_ln779_6" [./layer.h:526]   --->   Operation 711 'or' 'or_ln340_1212' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_101)   --->   "%or_ln340_1181 = or i1 %or_ln340_1212, %and_ln416_356" [./layer.h:526]   --->   Operation 712 'or' 'or_ln340_1181' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 713 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_458 = select i1 %or_ln340_995, i16 32767, i16 %tmp_6_V_6" [./layer.h:526]   --->   Operation 713 'select' 'select_ln340_458' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_V_9)   --->   "%tmp_6_V_7 = select i1 %and_ln786_692, i16 -32768, i16 %tmp_6_V_6" [./layer.h:526]   --->   Operation 714 'select' 'tmp_6_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_V_9)   --->   "%tmp_6_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_13, i16 %tmp_6_V_7" [./layer.h:525]   --->   Operation 715 'select' 'tmp_6_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 716 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_101 = and i1 %or_ln340_1181, %xor_ln525" [./layer.h:526]   --->   Operation 716 'and' 'and_ln340_101' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 717 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_6_V_9 = select i1 %and_ln340_101, i16 %select_ln340_458, i16 %tmp_6_V_8" [./layer.h:526]   --->   Operation 717 'select' 'tmp_6_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln415_14 = sext i11 %trunc_ln708_361 to i12" [./layer.h:525]   --->   Operation 718 'sext' 'sext_ln415_14' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln415_364 = zext i1 %tmp_2515 to i12" [./layer.h:525]   --->   Operation 719 'zext' 'zext_ln415_364' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 720 [1/1] (0.94ns)   --->   "%tmp_7_V = add i12 %sext_ln415_14, %zext_ln415_364" [./layer.h:525]   --->   Operation 720 'add' 'tmp_7_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_V_9)   --->   "%sext_ln415_15 = sext i12 %tmp_7_V to i16" [./layer.h:525]   --->   Operation 721 'sext' 'sext_ln415_15' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_357)   --->   "%tmp_2517 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_293, i32 20)" [./layer.h:526]   --->   Operation 722 'bitselect' 'tmp_2517' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln415_365 = zext i1 %tmp_2518 to i16" [./layer.h:526]   --->   Operation 723 'zext' 'zext_ln415_365' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 724 [1/1] (1.01ns)   --->   "%tmp_7_V_6 = add i16 %zext_ln415_365, %trunc_ln708_362" [./layer.h:526]   --->   Operation 724 'add' 'tmp_7_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_357)   --->   "%tmp_2519 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_7_V_6, i32 15)" [./layer.h:526]   --->   Operation 725 'bitselect' 'tmp_2519' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_357)   --->   "%xor_ln416_389 = xor i1 %tmp_2519, true" [./layer.h:526]   --->   Operation 726 'xor' 'xor_ln416_389' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 727 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_357 = and i1 %tmp_2517, %xor_ln416_389" [./layer.h:526]   --->   Operation 727 'and' 'and_ln416_357' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_2520 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_7_V_6, i32 15)" [./layer.h:526]   --->   Operation 728 'bitselect' 'tmp_2520' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 729 [1/1] (0.33ns)   --->   "%xor_ln779_7 = xor i1 %tmp_2516, true" [./layer.h:526]   --->   Operation 729 'xor' 'xor_ln779_7' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln779_102 = select i1 %and_ln416_357, i1 %xor_ln779_7, i1 %tmp_2516" [./layer.h:526]   --->   Operation 730 'select' 'select_ln779_102' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_459)   --->   "%xor_ln785_661 = xor i1 %tmp_2516, %and_ln416_357" [./layer.h:526]   --->   Operation 731 'xor' 'xor_ln785_661' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_459)   --->   "%or_ln785_465 = or i1 %tmp_2520, %xor_ln785_661" [./layer.h:526]   --->   Operation 732 'or' 'or_ln785_465' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_459)   --->   "%and_ln785_293 = and i1 %or_ln785_465, %xor_ln779_7" [./layer.h:526]   --->   Operation 733 'and' 'and_ln785_293' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 734 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_2520, %select_ln779_102" [./layer.h:526]   --->   Operation 734 'and' 'and_ln786_7' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_694)   --->   "%or_ln786_360 = or i1 %and_ln416_357, %and_ln786_7" [./layer.h:526]   --->   Operation 735 'or' 'or_ln786_360' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_694)   --->   "%xor_ln786_400 = xor i1 %or_ln786_360, true" [./layer.h:526]   --->   Operation 736 'xor' 'xor_ln786_400' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 737 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_694 = and i1 %tmp_2516, %xor_ln786_400" [./layer.h:526]   --->   Operation 737 'and' 'and_ln786_694' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_459)   --->   "%or_ln340_998 = or i1 %and_ln786_694, %and_ln785_293" [./layer.h:526]   --->   Operation 738 'or' 'or_ln340_998' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_102)   --->   "%or_ln340_1214 = or i1 %and_ln786_7, %xor_ln779_7" [./layer.h:526]   --->   Operation 739 'or' 'or_ln340_1214' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_102)   --->   "%or_ln340_1183 = or i1 %or_ln340_1214, %and_ln416_357" [./layer.h:526]   --->   Operation 740 'or' 'or_ln340_1183' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 741 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_459 = select i1 %or_ln340_998, i16 32767, i16 %tmp_7_V_6" [./layer.h:526]   --->   Operation 741 'select' 'select_ln340_459' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_V_9)   --->   "%tmp_7_V_7 = select i1 %and_ln786_694, i16 -32768, i16 %tmp_7_V_6" [./layer.h:526]   --->   Operation 742 'select' 'tmp_7_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_V_9)   --->   "%tmp_7_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_15, i16 %tmp_7_V_7" [./layer.h:525]   --->   Operation 743 'select' 'tmp_7_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 744 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_102 = and i1 %or_ln340_1183, %xor_ln525" [./layer.h:526]   --->   Operation 744 'and' 'and_ln340_102' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 745 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_7_V_9 = select i1 %and_ln340_102, i16 %select_ln340_459, i16 %tmp_7_V_8" [./layer.h:526]   --->   Operation 745 'select' 'tmp_7_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln415_16 = sext i11 %trunc_ln708_363 to i12" [./layer.h:525]   --->   Operation 746 'sext' 'sext_ln415_16' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln415_366 = zext i1 %tmp_2521 to i12" [./layer.h:525]   --->   Operation 747 'zext' 'zext_ln415_366' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 748 [1/1] (0.94ns)   --->   "%tmp_8_V = add i12 %sext_ln415_16, %zext_ln415_366" [./layer.h:525]   --->   Operation 748 'add' 'tmp_8_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_V_9)   --->   "%sext_ln415_17 = sext i12 %tmp_8_V to i16" [./layer.h:525]   --->   Operation 749 'sext' 'sext_ln415_17' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_358)   --->   "%tmp_2523 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_294, i32 20)" [./layer.h:526]   --->   Operation 750 'bitselect' 'tmp_2523' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln415_367 = zext i1 %tmp_2524 to i16" [./layer.h:526]   --->   Operation 751 'zext' 'zext_ln415_367' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 752 [1/1] (1.01ns)   --->   "%tmp_8_V_6 = add i16 %zext_ln415_367, %trunc_ln708_364" [./layer.h:526]   --->   Operation 752 'add' 'tmp_8_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_358)   --->   "%tmp_2525 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_8_V_6, i32 15)" [./layer.h:526]   --->   Operation 753 'bitselect' 'tmp_2525' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_358)   --->   "%xor_ln416_390 = xor i1 %tmp_2525, true" [./layer.h:526]   --->   Operation 754 'xor' 'xor_ln416_390' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 755 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_358 = and i1 %tmp_2523, %xor_ln416_390" [./layer.h:526]   --->   Operation 755 'and' 'and_ln416_358' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_2526 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_8_V_6, i32 15)" [./layer.h:526]   --->   Operation 756 'bitselect' 'tmp_2526' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 757 [1/1] (0.33ns)   --->   "%xor_ln779_8 = xor i1 %tmp_2522, true" [./layer.h:526]   --->   Operation 757 'xor' 'xor_ln779_8' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln779_103 = select i1 %and_ln416_358, i1 %xor_ln779_8, i1 %tmp_2522" [./layer.h:526]   --->   Operation 758 'select' 'select_ln779_103' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_460)   --->   "%xor_ln785_662 = xor i1 %tmp_2522, %and_ln416_358" [./layer.h:526]   --->   Operation 759 'xor' 'xor_ln785_662' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_460)   --->   "%or_ln785_466 = or i1 %tmp_2526, %xor_ln785_662" [./layer.h:526]   --->   Operation 760 'or' 'or_ln785_466' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_460)   --->   "%and_ln785_294 = and i1 %or_ln785_466, %xor_ln779_8" [./layer.h:526]   --->   Operation 761 'and' 'and_ln785_294' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 762 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_2526, %select_ln779_103" [./layer.h:526]   --->   Operation 762 'and' 'and_ln786_8' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_696)   --->   "%or_ln786_361 = or i1 %and_ln416_358, %and_ln786_8" [./layer.h:526]   --->   Operation 763 'or' 'or_ln786_361' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_696)   --->   "%xor_ln786_401 = xor i1 %or_ln786_361, true" [./layer.h:526]   --->   Operation 764 'xor' 'xor_ln786_401' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 765 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_696 = and i1 %tmp_2522, %xor_ln786_401" [./layer.h:526]   --->   Operation 765 'and' 'and_ln786_696' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_460)   --->   "%or_ln340_1001 = or i1 %and_ln786_696, %and_ln785_294" [./layer.h:526]   --->   Operation 766 'or' 'or_ln340_1001' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_103)   --->   "%or_ln340_1216 = or i1 %and_ln786_8, %xor_ln779_8" [./layer.h:526]   --->   Operation 767 'or' 'or_ln340_1216' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_103)   --->   "%or_ln340_1185 = or i1 %or_ln340_1216, %and_ln416_358" [./layer.h:526]   --->   Operation 768 'or' 'or_ln340_1185' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 769 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_460 = select i1 %or_ln340_1001, i16 32767, i16 %tmp_8_V_6" [./layer.h:526]   --->   Operation 769 'select' 'select_ln340_460' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_V_9)   --->   "%tmp_8_V_7 = select i1 %and_ln786_696, i16 -32768, i16 %tmp_8_V_6" [./layer.h:526]   --->   Operation 770 'select' 'tmp_8_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_V_9)   --->   "%tmp_8_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_17, i16 %tmp_8_V_7" [./layer.h:525]   --->   Operation 771 'select' 'tmp_8_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 772 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_103 = and i1 %or_ln340_1185, %xor_ln525" [./layer.h:526]   --->   Operation 772 'and' 'and_ln340_103' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 773 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_8_V_9 = select i1 %and_ln340_103, i16 %select_ln340_460, i16 %tmp_8_V_8" [./layer.h:526]   --->   Operation 773 'select' 'tmp_8_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln415_18 = sext i11 %trunc_ln708_365 to i12" [./layer.h:525]   --->   Operation 774 'sext' 'sext_ln415_18' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln415_368 = zext i1 %tmp_2527 to i12" [./layer.h:525]   --->   Operation 775 'zext' 'zext_ln415_368' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 776 [1/1] (0.94ns)   --->   "%tmp_9_V = add i12 %sext_ln415_18, %zext_ln415_368" [./layer.h:525]   --->   Operation 776 'add' 'tmp_9_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_V_9)   --->   "%sext_ln415_19 = sext i12 %tmp_9_V to i16" [./layer.h:525]   --->   Operation 777 'sext' 'sext_ln415_19' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_359)   --->   "%tmp_2529 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_295, i32 20)" [./layer.h:526]   --->   Operation 778 'bitselect' 'tmp_2529' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln415_369 = zext i1 %tmp_2530 to i16" [./layer.h:526]   --->   Operation 779 'zext' 'zext_ln415_369' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 780 [1/1] (1.01ns)   --->   "%tmp_9_V_6 = add i16 %zext_ln415_369, %trunc_ln708_366" [./layer.h:526]   --->   Operation 780 'add' 'tmp_9_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_359)   --->   "%tmp_2531 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_9_V_6, i32 15)" [./layer.h:526]   --->   Operation 781 'bitselect' 'tmp_2531' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_359)   --->   "%xor_ln416_391 = xor i1 %tmp_2531, true" [./layer.h:526]   --->   Operation 782 'xor' 'xor_ln416_391' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 783 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_359 = and i1 %tmp_2529, %xor_ln416_391" [./layer.h:526]   --->   Operation 783 'and' 'and_ln416_359' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_2532 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_9_V_6, i32 15)" [./layer.h:526]   --->   Operation 784 'bitselect' 'tmp_2532' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 785 [1/1] (0.33ns)   --->   "%xor_ln779_9 = xor i1 %tmp_2528, true" [./layer.h:526]   --->   Operation 785 'xor' 'xor_ln779_9' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln779_104 = select i1 %and_ln416_359, i1 %xor_ln779_9, i1 %tmp_2528" [./layer.h:526]   --->   Operation 786 'select' 'select_ln779_104' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_461)   --->   "%xor_ln785_663 = xor i1 %tmp_2528, %and_ln416_359" [./layer.h:526]   --->   Operation 787 'xor' 'xor_ln785_663' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_461)   --->   "%or_ln785_467 = or i1 %tmp_2532, %xor_ln785_663" [./layer.h:526]   --->   Operation 788 'or' 'or_ln785_467' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_461)   --->   "%and_ln785_295 = and i1 %or_ln785_467, %xor_ln779_9" [./layer.h:526]   --->   Operation 789 'and' 'and_ln785_295' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 790 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_2532, %select_ln779_104" [./layer.h:526]   --->   Operation 790 'and' 'and_ln786_9' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_698)   --->   "%or_ln786_362 = or i1 %and_ln416_359, %and_ln786_9" [./layer.h:526]   --->   Operation 791 'or' 'or_ln786_362' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_698)   --->   "%xor_ln786_402 = xor i1 %or_ln786_362, true" [./layer.h:526]   --->   Operation 792 'xor' 'xor_ln786_402' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 793 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_698 = and i1 %tmp_2528, %xor_ln786_402" [./layer.h:526]   --->   Operation 793 'and' 'and_ln786_698' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_461)   --->   "%or_ln340_1004 = or i1 %and_ln786_698, %and_ln785_295" [./layer.h:526]   --->   Operation 794 'or' 'or_ln340_1004' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_104)   --->   "%or_ln340_1218 = or i1 %and_ln786_9, %xor_ln779_9" [./layer.h:526]   --->   Operation 795 'or' 'or_ln340_1218' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_104)   --->   "%or_ln340_1187 = or i1 %or_ln340_1218, %and_ln416_359" [./layer.h:526]   --->   Operation 796 'or' 'or_ln340_1187' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 797 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_461 = select i1 %or_ln340_1004, i16 32767, i16 %tmp_9_V_6" [./layer.h:526]   --->   Operation 797 'select' 'select_ln340_461' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_V_9)   --->   "%tmp_9_V_7 = select i1 %and_ln786_698, i16 -32768, i16 %tmp_9_V_6" [./layer.h:526]   --->   Operation 798 'select' 'tmp_9_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_V_9)   --->   "%tmp_9_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_19, i16 %tmp_9_V_7" [./layer.h:525]   --->   Operation 799 'select' 'tmp_9_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 800 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_104 = and i1 %or_ln340_1187, %xor_ln525" [./layer.h:526]   --->   Operation 800 'and' 'and_ln340_104' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 801 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_9_V_9 = select i1 %and_ln340_104, i16 %select_ln340_461, i16 %tmp_9_V_8" [./layer.h:526]   --->   Operation 801 'select' 'tmp_9_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln415_20 = sext i11 %trunc_ln708_367 to i12" [./layer.h:525]   --->   Operation 802 'sext' 'sext_ln415_20' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln415_370 = zext i1 %tmp_2533 to i12" [./layer.h:525]   --->   Operation 803 'zext' 'zext_ln415_370' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 804 [1/1] (0.94ns)   --->   "%tmp_10_V = add i12 %sext_ln415_20, %zext_ln415_370" [./layer.h:525]   --->   Operation 804 'add' 'tmp_10_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_V_9)   --->   "%sext_ln415_21 = sext i12 %tmp_10_V to i16" [./layer.h:525]   --->   Operation 805 'sext' 'sext_ln415_21' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_360)   --->   "%tmp_2535 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_296, i32 20)" [./layer.h:526]   --->   Operation 806 'bitselect' 'tmp_2535' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln415_371 = zext i1 %tmp_2536 to i16" [./layer.h:526]   --->   Operation 807 'zext' 'zext_ln415_371' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 808 [1/1] (1.01ns)   --->   "%tmp_10_V_6 = add i16 %zext_ln415_371, %trunc_ln708_368" [./layer.h:526]   --->   Operation 808 'add' 'tmp_10_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_360)   --->   "%tmp_2537 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_10_V_6, i32 15)" [./layer.h:526]   --->   Operation 809 'bitselect' 'tmp_2537' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_360)   --->   "%xor_ln416_392 = xor i1 %tmp_2537, true" [./layer.h:526]   --->   Operation 810 'xor' 'xor_ln416_392' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 811 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_360 = and i1 %tmp_2535, %xor_ln416_392" [./layer.h:526]   --->   Operation 811 'and' 'and_ln416_360' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_2538 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_10_V_6, i32 15)" [./layer.h:526]   --->   Operation 812 'bitselect' 'tmp_2538' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 813 [1/1] (0.33ns)   --->   "%xor_ln779_10 = xor i1 %tmp_2534, true" [./layer.h:526]   --->   Operation 813 'xor' 'xor_ln779_10' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%select_ln779_105 = select i1 %and_ln416_360, i1 %xor_ln779_10, i1 %tmp_2534" [./layer.h:526]   --->   Operation 814 'select' 'select_ln779_105' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_462)   --->   "%xor_ln785_664 = xor i1 %tmp_2534, %and_ln416_360" [./layer.h:526]   --->   Operation 815 'xor' 'xor_ln785_664' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_462)   --->   "%or_ln785_468 = or i1 %tmp_2538, %xor_ln785_664" [./layer.h:526]   --->   Operation 816 'or' 'or_ln785_468' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_462)   --->   "%and_ln785_296 = and i1 %or_ln785_468, %xor_ln779_10" [./layer.h:526]   --->   Operation 817 'and' 'and_ln785_296' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 818 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_2538, %select_ln779_105" [./layer.h:526]   --->   Operation 818 'and' 'and_ln786_10' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_700)   --->   "%or_ln786_363 = or i1 %and_ln416_360, %and_ln786_10" [./layer.h:526]   --->   Operation 819 'or' 'or_ln786_363' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_700)   --->   "%xor_ln786_403 = xor i1 %or_ln786_363, true" [./layer.h:526]   --->   Operation 820 'xor' 'xor_ln786_403' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 821 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_700 = and i1 %tmp_2534, %xor_ln786_403" [./layer.h:526]   --->   Operation 821 'and' 'and_ln786_700' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_462)   --->   "%or_ln340_1007 = or i1 %and_ln786_700, %and_ln785_296" [./layer.h:526]   --->   Operation 822 'or' 'or_ln340_1007' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_105)   --->   "%or_ln340_1220 = or i1 %and_ln786_10, %xor_ln779_10" [./layer.h:526]   --->   Operation 823 'or' 'or_ln340_1220' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_105)   --->   "%or_ln340_1189 = or i1 %or_ln340_1220, %and_ln416_360" [./layer.h:526]   --->   Operation 824 'or' 'or_ln340_1189' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 825 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_462 = select i1 %or_ln340_1007, i16 32767, i16 %tmp_10_V_6" [./layer.h:526]   --->   Operation 825 'select' 'select_ln340_462' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_V_9)   --->   "%tmp_10_V_7 = select i1 %and_ln786_700, i16 -32768, i16 %tmp_10_V_6" [./layer.h:526]   --->   Operation 826 'select' 'tmp_10_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_V_9)   --->   "%tmp_10_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_21, i16 %tmp_10_V_7" [./layer.h:525]   --->   Operation 827 'select' 'tmp_10_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 828 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_105 = and i1 %or_ln340_1189, %xor_ln525" [./layer.h:526]   --->   Operation 828 'and' 'and_ln340_105' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 829 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_10_V_9 = select i1 %and_ln340_105, i16 %select_ln340_462, i16 %tmp_10_V_8" [./layer.h:526]   --->   Operation 829 'select' 'tmp_10_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln415_22 = sext i11 %trunc_ln708_369 to i12" [./layer.h:525]   --->   Operation 830 'sext' 'sext_ln415_22' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln415_372 = zext i1 %tmp_2539 to i12" [./layer.h:525]   --->   Operation 831 'zext' 'zext_ln415_372' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 832 [1/1] (0.94ns)   --->   "%tmp_11_V = add i12 %sext_ln415_22, %zext_ln415_372" [./layer.h:525]   --->   Operation 832 'add' 'tmp_11_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node tmp_11_V_9)   --->   "%sext_ln415_23 = sext i12 %tmp_11_V to i16" [./layer.h:525]   --->   Operation 833 'sext' 'sext_ln415_23' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_361)   --->   "%tmp_2541 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_297, i32 20)" [./layer.h:526]   --->   Operation 834 'bitselect' 'tmp_2541' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln415_373 = zext i1 %tmp_2542 to i16" [./layer.h:526]   --->   Operation 835 'zext' 'zext_ln415_373' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 836 [1/1] (1.01ns)   --->   "%tmp_11_V_6 = add i16 %zext_ln415_373, %trunc_ln708_370" [./layer.h:526]   --->   Operation 836 'add' 'tmp_11_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_361)   --->   "%tmp_2543 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_11_V_6, i32 15)" [./layer.h:526]   --->   Operation 837 'bitselect' 'tmp_2543' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_361)   --->   "%xor_ln416_393 = xor i1 %tmp_2543, true" [./layer.h:526]   --->   Operation 838 'xor' 'xor_ln416_393' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 839 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_361 = and i1 %tmp_2541, %xor_ln416_393" [./layer.h:526]   --->   Operation 839 'and' 'and_ln416_361' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_2544 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_11_V_6, i32 15)" [./layer.h:526]   --->   Operation 840 'bitselect' 'tmp_2544' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 841 [1/1] (0.33ns)   --->   "%xor_ln779_11 = xor i1 %tmp_2540, true" [./layer.h:526]   --->   Operation 841 'xor' 'xor_ln779_11' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%select_ln779_106 = select i1 %and_ln416_361, i1 %xor_ln779_11, i1 %tmp_2540" [./layer.h:526]   --->   Operation 842 'select' 'select_ln779_106' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_463)   --->   "%xor_ln785_665 = xor i1 %tmp_2540, %and_ln416_361" [./layer.h:526]   --->   Operation 843 'xor' 'xor_ln785_665' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_463)   --->   "%or_ln785_469 = or i1 %tmp_2544, %xor_ln785_665" [./layer.h:526]   --->   Operation 844 'or' 'or_ln785_469' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_463)   --->   "%and_ln785_297 = and i1 %or_ln785_469, %xor_ln779_11" [./layer.h:526]   --->   Operation 845 'and' 'and_ln785_297' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 846 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %tmp_2544, %select_ln779_106" [./layer.h:526]   --->   Operation 846 'and' 'and_ln786_11' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_702)   --->   "%or_ln786_364 = or i1 %and_ln416_361, %and_ln786_11" [./layer.h:526]   --->   Operation 847 'or' 'or_ln786_364' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_702)   --->   "%xor_ln786_404 = xor i1 %or_ln786_364, true" [./layer.h:526]   --->   Operation 848 'xor' 'xor_ln786_404' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 849 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_702 = and i1 %tmp_2540, %xor_ln786_404" [./layer.h:526]   --->   Operation 849 'and' 'and_ln786_702' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_463)   --->   "%or_ln340_1010 = or i1 %and_ln786_702, %and_ln785_297" [./layer.h:526]   --->   Operation 850 'or' 'or_ln340_1010' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_106)   --->   "%or_ln340_1222 = or i1 %and_ln786_11, %xor_ln779_11" [./layer.h:526]   --->   Operation 851 'or' 'or_ln340_1222' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_106)   --->   "%or_ln340_1191 = or i1 %or_ln340_1222, %and_ln416_361" [./layer.h:526]   --->   Operation 852 'or' 'or_ln340_1191' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 853 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_463 = select i1 %or_ln340_1010, i16 32767, i16 %tmp_11_V_6" [./layer.h:526]   --->   Operation 853 'select' 'select_ln340_463' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node tmp_11_V_9)   --->   "%tmp_11_V_7 = select i1 %and_ln786_702, i16 -32768, i16 %tmp_11_V_6" [./layer.h:526]   --->   Operation 854 'select' 'tmp_11_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node tmp_11_V_9)   --->   "%tmp_11_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_23, i16 %tmp_11_V_7" [./layer.h:525]   --->   Operation 855 'select' 'tmp_11_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 856 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_106 = and i1 %or_ln340_1191, %xor_ln525" [./layer.h:526]   --->   Operation 856 'and' 'and_ln340_106' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 857 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_11_V_9 = select i1 %and_ln340_106, i16 %select_ln340_463, i16 %tmp_11_V_8" [./layer.h:526]   --->   Operation 857 'select' 'tmp_11_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln415_24 = sext i11 %trunc_ln708_371 to i12" [./layer.h:525]   --->   Operation 858 'sext' 'sext_ln415_24' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln415_374 = zext i1 %tmp_2545 to i12" [./layer.h:525]   --->   Operation 859 'zext' 'zext_ln415_374' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 860 [1/1] (0.94ns)   --->   "%tmp_12_V = add i12 %sext_ln415_24, %zext_ln415_374" [./layer.h:525]   --->   Operation 860 'add' 'tmp_12_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_V_9)   --->   "%sext_ln415_25 = sext i12 %tmp_12_V to i16" [./layer.h:525]   --->   Operation 861 'sext' 'sext_ln415_25' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_362)   --->   "%tmp_2547 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_298, i32 20)" [./layer.h:526]   --->   Operation 862 'bitselect' 'tmp_2547' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln415_375 = zext i1 %tmp_2548 to i16" [./layer.h:526]   --->   Operation 863 'zext' 'zext_ln415_375' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 864 [1/1] (1.01ns)   --->   "%tmp_12_V_6 = add i16 %zext_ln415_375, %trunc_ln708_372" [./layer.h:526]   --->   Operation 864 'add' 'tmp_12_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_362)   --->   "%tmp_2549 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_12_V_6, i32 15)" [./layer.h:526]   --->   Operation 865 'bitselect' 'tmp_2549' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_362)   --->   "%xor_ln416_394 = xor i1 %tmp_2549, true" [./layer.h:526]   --->   Operation 866 'xor' 'xor_ln416_394' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 867 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_362 = and i1 %tmp_2547, %xor_ln416_394" [./layer.h:526]   --->   Operation 867 'and' 'and_ln416_362' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_2550 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_12_V_6, i32 15)" [./layer.h:526]   --->   Operation 868 'bitselect' 'tmp_2550' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 869 [1/1] (0.33ns)   --->   "%xor_ln779_12 = xor i1 %tmp_2546, true" [./layer.h:526]   --->   Operation 869 'xor' 'xor_ln779_12' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%select_ln779_107 = select i1 %and_ln416_362, i1 %xor_ln779_12, i1 %tmp_2546" [./layer.h:526]   --->   Operation 870 'select' 'select_ln779_107' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_464)   --->   "%xor_ln785_666 = xor i1 %tmp_2546, %and_ln416_362" [./layer.h:526]   --->   Operation 871 'xor' 'xor_ln785_666' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_464)   --->   "%or_ln785_470 = or i1 %tmp_2550, %xor_ln785_666" [./layer.h:526]   --->   Operation 872 'or' 'or_ln785_470' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_464)   --->   "%and_ln785_298 = and i1 %or_ln785_470, %xor_ln779_12" [./layer.h:526]   --->   Operation 873 'and' 'and_ln785_298' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 874 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_2550, %select_ln779_107" [./layer.h:526]   --->   Operation 874 'and' 'and_ln786_12' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_704)   --->   "%or_ln786_365 = or i1 %and_ln416_362, %and_ln786_12" [./layer.h:526]   --->   Operation 875 'or' 'or_ln786_365' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_704)   --->   "%xor_ln786_405 = xor i1 %or_ln786_365, true" [./layer.h:526]   --->   Operation 876 'xor' 'xor_ln786_405' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 877 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_704 = and i1 %tmp_2546, %xor_ln786_405" [./layer.h:526]   --->   Operation 877 'and' 'and_ln786_704' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_464)   --->   "%or_ln340_1013 = or i1 %and_ln786_704, %and_ln785_298" [./layer.h:526]   --->   Operation 878 'or' 'or_ln340_1013' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_107)   --->   "%or_ln340_1224 = or i1 %and_ln786_12, %xor_ln779_12" [./layer.h:526]   --->   Operation 879 'or' 'or_ln340_1224' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_107)   --->   "%or_ln340_1193 = or i1 %or_ln340_1224, %and_ln416_362" [./layer.h:526]   --->   Operation 880 'or' 'or_ln340_1193' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 881 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_464 = select i1 %or_ln340_1013, i16 32767, i16 %tmp_12_V_6" [./layer.h:526]   --->   Operation 881 'select' 'select_ln340_464' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_V_9)   --->   "%tmp_12_V_7 = select i1 %and_ln786_704, i16 -32768, i16 %tmp_12_V_6" [./layer.h:526]   --->   Operation 882 'select' 'tmp_12_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_V_9)   --->   "%tmp_12_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_25, i16 %tmp_12_V_7" [./layer.h:525]   --->   Operation 883 'select' 'tmp_12_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 884 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_107 = and i1 %or_ln340_1193, %xor_ln525" [./layer.h:526]   --->   Operation 884 'and' 'and_ln340_107' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 885 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_12_V_9 = select i1 %and_ln340_107, i16 %select_ln340_464, i16 %tmp_12_V_8" [./layer.h:526]   --->   Operation 885 'select' 'tmp_12_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln415_26 = sext i11 %trunc_ln708_373 to i12" [./layer.h:525]   --->   Operation 886 'sext' 'sext_ln415_26' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln415_376 = zext i1 %tmp_2551 to i12" [./layer.h:525]   --->   Operation 887 'zext' 'zext_ln415_376' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 888 [1/1] (0.94ns)   --->   "%tmp_13_V = add i12 %sext_ln415_26, %zext_ln415_376" [./layer.h:525]   --->   Operation 888 'add' 'tmp_13_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_V_9)   --->   "%sext_ln415_27 = sext i12 %tmp_13_V to i16" [./layer.h:525]   --->   Operation 889 'sext' 'sext_ln415_27' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_363)   --->   "%tmp_2553 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_299, i32 20)" [./layer.h:526]   --->   Operation 890 'bitselect' 'tmp_2553' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln415_377 = zext i1 %tmp_2554 to i16" [./layer.h:526]   --->   Operation 891 'zext' 'zext_ln415_377' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 892 [1/1] (1.01ns)   --->   "%tmp_13_V_6 = add i16 %zext_ln415_377, %trunc_ln708_374" [./layer.h:526]   --->   Operation 892 'add' 'tmp_13_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_363)   --->   "%tmp_2555 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_13_V_6, i32 15)" [./layer.h:526]   --->   Operation 893 'bitselect' 'tmp_2555' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_363)   --->   "%xor_ln416_395 = xor i1 %tmp_2555, true" [./layer.h:526]   --->   Operation 894 'xor' 'xor_ln416_395' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 895 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_363 = and i1 %tmp_2553, %xor_ln416_395" [./layer.h:526]   --->   Operation 895 'and' 'and_ln416_363' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_2556 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_13_V_6, i32 15)" [./layer.h:526]   --->   Operation 896 'bitselect' 'tmp_2556' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 897 [1/1] (0.33ns)   --->   "%xor_ln779_13 = xor i1 %tmp_2552, true" [./layer.h:526]   --->   Operation 897 'xor' 'xor_ln779_13' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%select_ln779_108 = select i1 %and_ln416_363, i1 %xor_ln779_13, i1 %tmp_2552" [./layer.h:526]   --->   Operation 898 'select' 'select_ln779_108' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_465)   --->   "%xor_ln785_667 = xor i1 %tmp_2552, %and_ln416_363" [./layer.h:526]   --->   Operation 899 'xor' 'xor_ln785_667' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_465)   --->   "%or_ln785_471 = or i1 %tmp_2556, %xor_ln785_667" [./layer.h:526]   --->   Operation 900 'or' 'or_ln785_471' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_465)   --->   "%and_ln785_299 = and i1 %or_ln785_471, %xor_ln779_13" [./layer.h:526]   --->   Operation 901 'and' 'and_ln785_299' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 902 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_2556, %select_ln779_108" [./layer.h:526]   --->   Operation 902 'and' 'and_ln786_13' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_706)   --->   "%or_ln786_366 = or i1 %and_ln416_363, %and_ln786_13" [./layer.h:526]   --->   Operation 903 'or' 'or_ln786_366' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_706)   --->   "%xor_ln786_406 = xor i1 %or_ln786_366, true" [./layer.h:526]   --->   Operation 904 'xor' 'xor_ln786_406' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 905 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_706 = and i1 %tmp_2552, %xor_ln786_406" [./layer.h:526]   --->   Operation 905 'and' 'and_ln786_706' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_465)   --->   "%or_ln340_1016 = or i1 %and_ln786_706, %and_ln785_299" [./layer.h:526]   --->   Operation 906 'or' 'or_ln340_1016' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_108)   --->   "%or_ln340_1226 = or i1 %and_ln786_13, %xor_ln779_13" [./layer.h:526]   --->   Operation 907 'or' 'or_ln340_1226' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_108)   --->   "%or_ln340_1195 = or i1 %or_ln340_1226, %and_ln416_363" [./layer.h:526]   --->   Operation 908 'or' 'or_ln340_1195' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 909 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_465 = select i1 %or_ln340_1016, i16 32767, i16 %tmp_13_V_6" [./layer.h:526]   --->   Operation 909 'select' 'select_ln340_465' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_V_9)   --->   "%tmp_13_V_7 = select i1 %and_ln786_706, i16 -32768, i16 %tmp_13_V_6" [./layer.h:526]   --->   Operation 910 'select' 'tmp_13_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_V_9)   --->   "%tmp_13_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_27, i16 %tmp_13_V_7" [./layer.h:525]   --->   Operation 911 'select' 'tmp_13_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 912 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_108 = and i1 %or_ln340_1195, %xor_ln525" [./layer.h:526]   --->   Operation 912 'and' 'and_ln340_108' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 913 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_13_V_9 = select i1 %and_ln340_108, i16 %select_ln340_465, i16 %tmp_13_V_8" [./layer.h:526]   --->   Operation 913 'select' 'tmp_13_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln415_28 = sext i11 %trunc_ln708_375 to i12" [./layer.h:525]   --->   Operation 914 'sext' 'sext_ln415_28' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln415_378 = zext i1 %tmp_2557 to i12" [./layer.h:525]   --->   Operation 915 'zext' 'zext_ln415_378' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 916 [1/1] (0.94ns)   --->   "%tmp_14_V = add i12 %sext_ln415_28, %zext_ln415_378" [./layer.h:525]   --->   Operation 916 'add' 'tmp_14_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node tmp_14_V_9)   --->   "%sext_ln415_29 = sext i12 %tmp_14_V to i16" [./layer.h:525]   --->   Operation 917 'sext' 'sext_ln415_29' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_364)   --->   "%tmp_2559 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_300, i32 20)" [./layer.h:526]   --->   Operation 918 'bitselect' 'tmp_2559' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln415_379 = zext i1 %tmp_2560 to i16" [./layer.h:526]   --->   Operation 919 'zext' 'zext_ln415_379' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 920 [1/1] (1.01ns)   --->   "%tmp_14_V_6 = add i16 %zext_ln415_379, %trunc_ln708_376" [./layer.h:526]   --->   Operation 920 'add' 'tmp_14_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_364)   --->   "%tmp_2561 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_14_V_6, i32 15)" [./layer.h:526]   --->   Operation 921 'bitselect' 'tmp_2561' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_364)   --->   "%xor_ln416_396 = xor i1 %tmp_2561, true" [./layer.h:526]   --->   Operation 922 'xor' 'xor_ln416_396' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 923 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_364 = and i1 %tmp_2559, %xor_ln416_396" [./layer.h:526]   --->   Operation 923 'and' 'and_ln416_364' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_2562 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_14_V_6, i32 15)" [./layer.h:526]   --->   Operation 924 'bitselect' 'tmp_2562' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 925 [1/1] (0.33ns)   --->   "%xor_ln779_14 = xor i1 %tmp_2558, true" [./layer.h:526]   --->   Operation 925 'xor' 'xor_ln779_14' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%select_ln779_109 = select i1 %and_ln416_364, i1 %xor_ln779_14, i1 %tmp_2558" [./layer.h:526]   --->   Operation 926 'select' 'select_ln779_109' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_466)   --->   "%xor_ln785_668 = xor i1 %tmp_2558, %and_ln416_364" [./layer.h:526]   --->   Operation 927 'xor' 'xor_ln785_668' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_466)   --->   "%or_ln785_472 = or i1 %tmp_2562, %xor_ln785_668" [./layer.h:526]   --->   Operation 928 'or' 'or_ln785_472' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_466)   --->   "%and_ln785_300 = and i1 %or_ln785_472, %xor_ln779_14" [./layer.h:526]   --->   Operation 929 'and' 'and_ln785_300' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 930 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_2562, %select_ln779_109" [./layer.h:526]   --->   Operation 930 'and' 'and_ln786_14' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_708)   --->   "%or_ln786_367 = or i1 %and_ln416_364, %and_ln786_14" [./layer.h:526]   --->   Operation 931 'or' 'or_ln786_367' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_708)   --->   "%xor_ln786_407 = xor i1 %or_ln786_367, true" [./layer.h:526]   --->   Operation 932 'xor' 'xor_ln786_407' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 933 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_708 = and i1 %tmp_2558, %xor_ln786_407" [./layer.h:526]   --->   Operation 933 'and' 'and_ln786_708' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_466)   --->   "%or_ln340_1019 = or i1 %and_ln786_708, %and_ln785_300" [./layer.h:526]   --->   Operation 934 'or' 'or_ln340_1019' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_109)   --->   "%or_ln340_1228 = or i1 %and_ln786_14, %xor_ln779_14" [./layer.h:526]   --->   Operation 935 'or' 'or_ln340_1228' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_109)   --->   "%or_ln340_1197 = or i1 %or_ln340_1228, %and_ln416_364" [./layer.h:526]   --->   Operation 936 'or' 'or_ln340_1197' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 937 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_466 = select i1 %or_ln340_1019, i16 32767, i16 %tmp_14_V_6" [./layer.h:526]   --->   Operation 937 'select' 'select_ln340_466' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node tmp_14_V_9)   --->   "%tmp_14_V_7 = select i1 %and_ln786_708, i16 -32768, i16 %tmp_14_V_6" [./layer.h:526]   --->   Operation 938 'select' 'tmp_14_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node tmp_14_V_9)   --->   "%tmp_14_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_29, i16 %tmp_14_V_7" [./layer.h:525]   --->   Operation 939 'select' 'tmp_14_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 940 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_109 = and i1 %or_ln340_1197, %xor_ln525" [./layer.h:526]   --->   Operation 940 'and' 'and_ln340_109' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 941 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_14_V_9 = select i1 %and_ln340_109, i16 %select_ln340_466, i16 %tmp_14_V_8" [./layer.h:526]   --->   Operation 941 'select' 'tmp_14_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln415_30 = sext i11 %trunc_ln708_377 to i12" [./layer.h:525]   --->   Operation 942 'sext' 'sext_ln415_30' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln415_380 = zext i1 %tmp_2563 to i12" [./layer.h:525]   --->   Operation 943 'zext' 'zext_ln415_380' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 944 [1/1] (0.94ns)   --->   "%tmp_15_V = add i12 %sext_ln415_30, %zext_ln415_380" [./layer.h:525]   --->   Operation 944 'add' 'tmp_15_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_V_9)   --->   "%sext_ln415_31 = sext i12 %tmp_15_V to i16" [./layer.h:525]   --->   Operation 945 'sext' 'sext_ln415_31' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_365)   --->   "%tmp_2565 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_301, i32 20)" [./layer.h:526]   --->   Operation 946 'bitselect' 'tmp_2565' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln415_381 = zext i1 %tmp_2566 to i16" [./layer.h:526]   --->   Operation 947 'zext' 'zext_ln415_381' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 948 [1/1] (1.01ns)   --->   "%tmp_15_V_6 = add i16 %zext_ln415_381, %trunc_ln708_378" [./layer.h:526]   --->   Operation 948 'add' 'tmp_15_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_365)   --->   "%tmp_2567 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_15_V_6, i32 15)" [./layer.h:526]   --->   Operation 949 'bitselect' 'tmp_2567' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_365)   --->   "%xor_ln416_397 = xor i1 %tmp_2567, true" [./layer.h:526]   --->   Operation 950 'xor' 'xor_ln416_397' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 951 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_365 = and i1 %tmp_2565, %xor_ln416_397" [./layer.h:526]   --->   Operation 951 'and' 'and_ln416_365' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_2568 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_15_V_6, i32 15)" [./layer.h:526]   --->   Operation 952 'bitselect' 'tmp_2568' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 953 [1/1] (0.33ns)   --->   "%xor_ln779_15 = xor i1 %tmp_2564, true" [./layer.h:526]   --->   Operation 953 'xor' 'xor_ln779_15' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%select_ln779_110 = select i1 %and_ln416_365, i1 %xor_ln779_15, i1 %tmp_2564" [./layer.h:526]   --->   Operation 954 'select' 'select_ln779_110' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_467)   --->   "%xor_ln785_669 = xor i1 %tmp_2564, %and_ln416_365" [./layer.h:526]   --->   Operation 955 'xor' 'xor_ln785_669' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_467)   --->   "%or_ln785_473 = or i1 %tmp_2568, %xor_ln785_669" [./layer.h:526]   --->   Operation 956 'or' 'or_ln785_473' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_467)   --->   "%and_ln785_301 = and i1 %or_ln785_473, %xor_ln779_15" [./layer.h:526]   --->   Operation 957 'and' 'and_ln785_301' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 958 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_2568, %select_ln779_110" [./layer.h:526]   --->   Operation 958 'and' 'and_ln786_15' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_710)   --->   "%or_ln786_368 = or i1 %and_ln416_365, %and_ln786_15" [./layer.h:526]   --->   Operation 959 'or' 'or_ln786_368' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_710)   --->   "%xor_ln786_408 = xor i1 %or_ln786_368, true" [./layer.h:526]   --->   Operation 960 'xor' 'xor_ln786_408' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 961 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_710 = and i1 %tmp_2564, %xor_ln786_408" [./layer.h:526]   --->   Operation 961 'and' 'and_ln786_710' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_467)   --->   "%or_ln340_1022 = or i1 %and_ln786_710, %and_ln785_301" [./layer.h:526]   --->   Operation 962 'or' 'or_ln340_1022' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_110)   --->   "%or_ln340_1230 = or i1 %and_ln786_15, %xor_ln779_15" [./layer.h:526]   --->   Operation 963 'or' 'or_ln340_1230' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_110)   --->   "%or_ln340_1199 = or i1 %or_ln340_1230, %and_ln416_365" [./layer.h:526]   --->   Operation 964 'or' 'or_ln340_1199' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 965 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_467 = select i1 %or_ln340_1022, i16 32767, i16 %tmp_15_V_6" [./layer.h:526]   --->   Operation 965 'select' 'select_ln340_467' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_V_9)   --->   "%tmp_15_V_7 = select i1 %and_ln786_710, i16 -32768, i16 %tmp_15_V_6" [./layer.h:526]   --->   Operation 966 'select' 'tmp_15_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_V_9)   --->   "%tmp_15_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_31, i16 %tmp_15_V_7" [./layer.h:525]   --->   Operation 967 'select' 'tmp_15_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 968 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_110 = and i1 %or_ln340_1199, %xor_ln525" [./layer.h:526]   --->   Operation 968 'and' 'and_ln340_110' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 969 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_15_V_9 = select i1 %and_ln340_110, i16 %select_ln340_467, i16 %tmp_15_V_8" [./layer.h:526]   --->   Operation 969 'select' 'tmp_15_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln415_32 = sext i11 %trunc_ln708_379 to i12" [./layer.h:525]   --->   Operation 970 'sext' 'sext_ln415_32' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln415_382 = zext i1 %tmp_2569 to i12" [./layer.h:525]   --->   Operation 971 'zext' 'zext_ln415_382' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 972 [1/1] (0.94ns)   --->   "%tmp_16_V = add i12 %sext_ln415_32, %zext_ln415_382" [./layer.h:525]   --->   Operation 972 'add' 'tmp_16_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_V_9)   --->   "%sext_ln415_33 = sext i12 %tmp_16_V to i16" [./layer.h:525]   --->   Operation 973 'sext' 'sext_ln415_33' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_366)   --->   "%tmp_2571 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_302, i32 20)" [./layer.h:526]   --->   Operation 974 'bitselect' 'tmp_2571' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln415_383 = zext i1 %tmp_2572 to i16" [./layer.h:526]   --->   Operation 975 'zext' 'zext_ln415_383' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 976 [1/1] (1.01ns)   --->   "%tmp_16_V_6 = add i16 %zext_ln415_383, %trunc_ln708_380" [./layer.h:526]   --->   Operation 976 'add' 'tmp_16_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_366)   --->   "%tmp_2573 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_16_V_6, i32 15)" [./layer.h:526]   --->   Operation 977 'bitselect' 'tmp_2573' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_366)   --->   "%xor_ln416_398 = xor i1 %tmp_2573, true" [./layer.h:526]   --->   Operation 978 'xor' 'xor_ln416_398' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 979 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_366 = and i1 %tmp_2571, %xor_ln416_398" [./layer.h:526]   --->   Operation 979 'and' 'and_ln416_366' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_2574 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_16_V_6, i32 15)" [./layer.h:526]   --->   Operation 980 'bitselect' 'tmp_2574' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 981 [1/1] (0.33ns)   --->   "%xor_ln779_16 = xor i1 %tmp_2570, true" [./layer.h:526]   --->   Operation 981 'xor' 'xor_ln779_16' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%select_ln779_111 = select i1 %and_ln416_366, i1 %xor_ln779_16, i1 %tmp_2570" [./layer.h:526]   --->   Operation 982 'select' 'select_ln779_111' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_468)   --->   "%xor_ln785_670 = xor i1 %tmp_2570, %and_ln416_366" [./layer.h:526]   --->   Operation 983 'xor' 'xor_ln785_670' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_468)   --->   "%or_ln785_474 = or i1 %tmp_2574, %xor_ln785_670" [./layer.h:526]   --->   Operation 984 'or' 'or_ln785_474' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_468)   --->   "%and_ln785_302 = and i1 %or_ln785_474, %xor_ln779_16" [./layer.h:526]   --->   Operation 985 'and' 'and_ln785_302' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 986 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %tmp_2574, %select_ln779_111" [./layer.h:526]   --->   Operation 986 'and' 'and_ln786_16' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_712)   --->   "%or_ln786_369 = or i1 %and_ln416_366, %and_ln786_16" [./layer.h:526]   --->   Operation 987 'or' 'or_ln786_369' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_712)   --->   "%xor_ln786_409 = xor i1 %or_ln786_369, true" [./layer.h:526]   --->   Operation 988 'xor' 'xor_ln786_409' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 989 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_712 = and i1 %tmp_2570, %xor_ln786_409" [./layer.h:526]   --->   Operation 989 'and' 'and_ln786_712' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_468)   --->   "%or_ln340_1025 = or i1 %and_ln786_712, %and_ln785_302" [./layer.h:526]   --->   Operation 990 'or' 'or_ln340_1025' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_111)   --->   "%or_ln340_1232 = or i1 %and_ln786_16, %xor_ln779_16" [./layer.h:526]   --->   Operation 991 'or' 'or_ln340_1232' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_111)   --->   "%or_ln340_1201 = or i1 %or_ln340_1232, %and_ln416_366" [./layer.h:526]   --->   Operation 992 'or' 'or_ln340_1201' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 993 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_468 = select i1 %or_ln340_1025, i16 32767, i16 %tmp_16_V_6" [./layer.h:526]   --->   Operation 993 'select' 'select_ln340_468' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_V_9)   --->   "%tmp_16_V_7 = select i1 %and_ln786_712, i16 -32768, i16 %tmp_16_V_6" [./layer.h:526]   --->   Operation 994 'select' 'tmp_16_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node tmp_16_V_9)   --->   "%tmp_16_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_33, i16 %tmp_16_V_7" [./layer.h:525]   --->   Operation 995 'select' 'tmp_16_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 996 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_111 = and i1 %or_ln340_1201, %xor_ln525" [./layer.h:526]   --->   Operation 996 'and' 'and_ln340_111' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 997 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_16_V_9 = select i1 %and_ln340_111, i16 %select_ln340_468, i16 %tmp_16_V_8" [./layer.h:526]   --->   Operation 997 'select' 'tmp_16_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln415_34 = sext i11 %trunc_ln708_381 to i12" [./layer.h:525]   --->   Operation 998 'sext' 'sext_ln415_34' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln415_384 = zext i1 %tmp_2575 to i12" [./layer.h:525]   --->   Operation 999 'zext' 'zext_ln415_384' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1000 [1/1] (0.94ns)   --->   "%tmp_17_V = add i12 %sext_ln415_34, %zext_ln415_384" [./layer.h:525]   --->   Operation 1000 'add' 'tmp_17_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_V_9)   --->   "%sext_ln415_35 = sext i12 %tmp_17_V to i16" [./layer.h:525]   --->   Operation 1001 'sext' 'sext_ln415_35' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_367)   --->   "%tmp_2577 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_303, i32 20)" [./layer.h:526]   --->   Operation 1002 'bitselect' 'tmp_2577' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln415_385 = zext i1 %tmp_2578 to i16" [./layer.h:526]   --->   Operation 1003 'zext' 'zext_ln415_385' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1004 [1/1] (1.01ns)   --->   "%tmp_17_V_6 = add i16 %zext_ln415_385, %trunc_ln708_382" [./layer.h:526]   --->   Operation 1004 'add' 'tmp_17_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_367)   --->   "%tmp_2579 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_17_V_6, i32 15)" [./layer.h:526]   --->   Operation 1005 'bitselect' 'tmp_2579' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_367)   --->   "%xor_ln416_399 = xor i1 %tmp_2579, true" [./layer.h:526]   --->   Operation 1006 'xor' 'xor_ln416_399' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1007 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_367 = and i1 %tmp_2577, %xor_ln416_399" [./layer.h:526]   --->   Operation 1007 'and' 'and_ln416_367' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_2580 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_17_V_6, i32 15)" [./layer.h:526]   --->   Operation 1008 'bitselect' 'tmp_2580' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1009 [1/1] (0.33ns)   --->   "%xor_ln779_17 = xor i1 %tmp_2576, true" [./layer.h:526]   --->   Operation 1009 'xor' 'xor_ln779_17' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%select_ln779_112 = select i1 %and_ln416_367, i1 %xor_ln779_17, i1 %tmp_2576" [./layer.h:526]   --->   Operation 1010 'select' 'select_ln779_112' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_469)   --->   "%xor_ln785_671 = xor i1 %tmp_2576, %and_ln416_367" [./layer.h:526]   --->   Operation 1011 'xor' 'xor_ln785_671' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_469)   --->   "%or_ln785_475 = or i1 %tmp_2580, %xor_ln785_671" [./layer.h:526]   --->   Operation 1012 'or' 'or_ln785_475' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_469)   --->   "%and_ln785_303 = and i1 %or_ln785_475, %xor_ln779_17" [./layer.h:526]   --->   Operation 1013 'and' 'and_ln785_303' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1014 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_17 = and i1 %tmp_2580, %select_ln779_112" [./layer.h:526]   --->   Operation 1014 'and' 'and_ln786_17' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_714)   --->   "%or_ln786_370 = or i1 %and_ln416_367, %and_ln786_17" [./layer.h:526]   --->   Operation 1015 'or' 'or_ln786_370' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_714)   --->   "%xor_ln786_410 = xor i1 %or_ln786_370, true" [./layer.h:526]   --->   Operation 1016 'xor' 'xor_ln786_410' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1017 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_714 = and i1 %tmp_2576, %xor_ln786_410" [./layer.h:526]   --->   Operation 1017 'and' 'and_ln786_714' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_469)   --->   "%or_ln340_1028 = or i1 %and_ln786_714, %and_ln785_303" [./layer.h:526]   --->   Operation 1018 'or' 'or_ln340_1028' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_112)   --->   "%or_ln340_1233 = or i1 %and_ln786_17, %xor_ln779_17" [./layer.h:526]   --->   Operation 1019 'or' 'or_ln340_1233' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_112)   --->   "%or_ln340_1203 = or i1 %or_ln340_1233, %and_ln416_367" [./layer.h:526]   --->   Operation 1020 'or' 'or_ln340_1203' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1021 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_469 = select i1 %or_ln340_1028, i16 32767, i16 %tmp_17_V_6" [./layer.h:526]   --->   Operation 1021 'select' 'select_ln340_469' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_V_9)   --->   "%tmp_17_V_7 = select i1 %and_ln786_714, i16 -32768, i16 %tmp_17_V_6" [./layer.h:526]   --->   Operation 1022 'select' 'tmp_17_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node tmp_17_V_9)   --->   "%tmp_17_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_35, i16 %tmp_17_V_7" [./layer.h:525]   --->   Operation 1023 'select' 'tmp_17_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1024 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_112 = and i1 %or_ln340_1203, %xor_ln525" [./layer.h:526]   --->   Operation 1024 'and' 'and_ln340_112' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1025 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_17_V_9 = select i1 %and_ln340_112, i16 %select_ln340_469, i16 %tmp_17_V_8" [./layer.h:526]   --->   Operation 1025 'select' 'tmp_17_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln415_36 = sext i11 %trunc_ln708_383 to i12" [./layer.h:525]   --->   Operation 1026 'sext' 'sext_ln415_36' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln415_386 = zext i1 %tmp_2581 to i12" [./layer.h:525]   --->   Operation 1027 'zext' 'zext_ln415_386' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1028 [1/1] (0.94ns)   --->   "%tmp_18_V = add i12 %sext_ln415_36, %zext_ln415_386" [./layer.h:525]   --->   Operation 1028 'add' 'tmp_18_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_V_9)   --->   "%sext_ln415_37 = sext i12 %tmp_18_V to i16" [./layer.h:525]   --->   Operation 1029 'sext' 'sext_ln415_37' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_368)   --->   "%tmp_2583 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_304, i32 20)" [./layer.h:526]   --->   Operation 1030 'bitselect' 'tmp_2583' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln415_387 = zext i1 %tmp_2584 to i16" [./layer.h:526]   --->   Operation 1031 'zext' 'zext_ln415_387' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1032 [1/1] (1.01ns)   --->   "%tmp_18_V_6 = add i16 %zext_ln415_387, %trunc_ln708_384" [./layer.h:526]   --->   Operation 1032 'add' 'tmp_18_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_368)   --->   "%tmp_2585 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_18_V_6, i32 15)" [./layer.h:526]   --->   Operation 1033 'bitselect' 'tmp_2585' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_368)   --->   "%xor_ln416_400 = xor i1 %tmp_2585, true" [./layer.h:526]   --->   Operation 1034 'xor' 'xor_ln416_400' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1035 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_368 = and i1 %tmp_2583, %xor_ln416_400" [./layer.h:526]   --->   Operation 1035 'and' 'and_ln416_368' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_2586 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_18_V_6, i32 15)" [./layer.h:526]   --->   Operation 1036 'bitselect' 'tmp_2586' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1037 [1/1] (0.33ns)   --->   "%xor_ln779_18 = xor i1 %tmp_2582, true" [./layer.h:526]   --->   Operation 1037 'xor' 'xor_ln779_18' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%select_ln779_113 = select i1 %and_ln416_368, i1 %xor_ln779_18, i1 %tmp_2582" [./layer.h:526]   --->   Operation 1038 'select' 'select_ln779_113' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_470)   --->   "%xor_ln785_672 = xor i1 %tmp_2582, %and_ln416_368" [./layer.h:526]   --->   Operation 1039 'xor' 'xor_ln785_672' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_470)   --->   "%or_ln785_476 = or i1 %tmp_2586, %xor_ln785_672" [./layer.h:526]   --->   Operation 1040 'or' 'or_ln785_476' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_470)   --->   "%and_ln785_304 = and i1 %or_ln785_476, %xor_ln779_18" [./layer.h:526]   --->   Operation 1041 'and' 'and_ln785_304' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1042 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %tmp_2586, %select_ln779_113" [./layer.h:526]   --->   Operation 1042 'and' 'and_ln786_18' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_716)   --->   "%or_ln786_371 = or i1 %and_ln416_368, %and_ln786_18" [./layer.h:526]   --->   Operation 1043 'or' 'or_ln786_371' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_716)   --->   "%xor_ln786_411 = xor i1 %or_ln786_371, true" [./layer.h:526]   --->   Operation 1044 'xor' 'xor_ln786_411' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1045 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_716 = and i1 %tmp_2582, %xor_ln786_411" [./layer.h:526]   --->   Operation 1045 'and' 'and_ln786_716' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_470)   --->   "%or_ln340_1031 = or i1 %and_ln786_716, %and_ln785_304" [./layer.h:526]   --->   Operation 1046 'or' 'or_ln340_1031' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_113)   --->   "%or_ln340_1234 = or i1 %and_ln786_18, %xor_ln779_18" [./layer.h:526]   --->   Operation 1047 'or' 'or_ln340_1234' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_113)   --->   "%or_ln340_1205 = or i1 %or_ln340_1234, %and_ln416_368" [./layer.h:526]   --->   Operation 1048 'or' 'or_ln340_1205' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1049 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_470 = select i1 %or_ln340_1031, i16 32767, i16 %tmp_18_V_6" [./layer.h:526]   --->   Operation 1049 'select' 'select_ln340_470' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_V_9)   --->   "%tmp_18_V_7 = select i1 %and_ln786_716, i16 -32768, i16 %tmp_18_V_6" [./layer.h:526]   --->   Operation 1050 'select' 'tmp_18_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node tmp_18_V_9)   --->   "%tmp_18_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_37, i16 %tmp_18_V_7" [./layer.h:525]   --->   Operation 1051 'select' 'tmp_18_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1052 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_113 = and i1 %or_ln340_1205, %xor_ln525" [./layer.h:526]   --->   Operation 1052 'and' 'and_ln340_113' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1053 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_18_V_9 = select i1 %and_ln340_113, i16 %select_ln340_470, i16 %tmp_18_V_8" [./layer.h:526]   --->   Operation 1053 'select' 'tmp_18_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln415_38 = sext i11 %trunc_ln708_385 to i12" [./layer.h:525]   --->   Operation 1054 'sext' 'sext_ln415_38' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln415_388 = zext i1 %tmp_2587 to i12" [./layer.h:525]   --->   Operation 1055 'zext' 'zext_ln415_388' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1056 [1/1] (0.94ns)   --->   "%tmp_19_V = add i12 %sext_ln415_38, %zext_ln415_388" [./layer.h:525]   --->   Operation 1056 'add' 'tmp_19_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_V_9)   --->   "%sext_ln415_39 = sext i12 %tmp_19_V to i16" [./layer.h:525]   --->   Operation 1057 'sext' 'sext_ln415_39' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_369)   --->   "%tmp_2589 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_305, i32 20)" [./layer.h:526]   --->   Operation 1058 'bitselect' 'tmp_2589' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln415_389 = zext i1 %tmp_2590 to i16" [./layer.h:526]   --->   Operation 1059 'zext' 'zext_ln415_389' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1060 [1/1] (1.01ns)   --->   "%tmp_19_V_6 = add i16 %zext_ln415_389, %trunc_ln708_386" [./layer.h:526]   --->   Operation 1060 'add' 'tmp_19_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_369)   --->   "%tmp_2591 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_19_V_6, i32 15)" [./layer.h:526]   --->   Operation 1061 'bitselect' 'tmp_2591' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_369)   --->   "%xor_ln416_401 = xor i1 %tmp_2591, true" [./layer.h:526]   --->   Operation 1062 'xor' 'xor_ln416_401' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1063 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_369 = and i1 %tmp_2589, %xor_ln416_401" [./layer.h:526]   --->   Operation 1063 'and' 'and_ln416_369' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_2592 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_19_V_6, i32 15)" [./layer.h:526]   --->   Operation 1064 'bitselect' 'tmp_2592' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1065 [1/1] (0.33ns)   --->   "%xor_ln779_19 = xor i1 %tmp_2588, true" [./layer.h:526]   --->   Operation 1065 'xor' 'xor_ln779_19' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%select_ln779_114 = select i1 %and_ln416_369, i1 %xor_ln779_19, i1 %tmp_2588" [./layer.h:526]   --->   Operation 1066 'select' 'select_ln779_114' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_471)   --->   "%xor_ln785_673 = xor i1 %tmp_2588, %and_ln416_369" [./layer.h:526]   --->   Operation 1067 'xor' 'xor_ln785_673' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_471)   --->   "%or_ln785_477 = or i1 %tmp_2592, %xor_ln785_673" [./layer.h:526]   --->   Operation 1068 'or' 'or_ln785_477' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_471)   --->   "%and_ln785_305 = and i1 %or_ln785_477, %xor_ln779_19" [./layer.h:526]   --->   Operation 1069 'and' 'and_ln785_305' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1070 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_19 = and i1 %tmp_2592, %select_ln779_114" [./layer.h:526]   --->   Operation 1070 'and' 'and_ln786_19' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_718)   --->   "%or_ln786_372 = or i1 %and_ln416_369, %and_ln786_19" [./layer.h:526]   --->   Operation 1071 'or' 'or_ln786_372' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_718)   --->   "%xor_ln786_412 = xor i1 %or_ln786_372, true" [./layer.h:526]   --->   Operation 1072 'xor' 'xor_ln786_412' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1073 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_718 = and i1 %tmp_2588, %xor_ln786_412" [./layer.h:526]   --->   Operation 1073 'and' 'and_ln786_718' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_471)   --->   "%or_ln340_1034 = or i1 %and_ln786_718, %and_ln785_305" [./layer.h:526]   --->   Operation 1074 'or' 'or_ln340_1034' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_114)   --->   "%or_ln340_1235 = or i1 %and_ln786_19, %xor_ln779_19" [./layer.h:526]   --->   Operation 1075 'or' 'or_ln340_1235' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_114)   --->   "%or_ln340_1207 = or i1 %or_ln340_1235, %and_ln416_369" [./layer.h:526]   --->   Operation 1076 'or' 'or_ln340_1207' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1077 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_471 = select i1 %or_ln340_1034, i16 32767, i16 %tmp_19_V_6" [./layer.h:526]   --->   Operation 1077 'select' 'select_ln340_471' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_V_9)   --->   "%tmp_19_V_7 = select i1 %and_ln786_718, i16 -32768, i16 %tmp_19_V_6" [./layer.h:526]   --->   Operation 1078 'select' 'tmp_19_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node tmp_19_V_9)   --->   "%tmp_19_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_39, i16 %tmp_19_V_7" [./layer.h:525]   --->   Operation 1079 'select' 'tmp_19_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1080 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_114 = and i1 %or_ln340_1207, %xor_ln525" [./layer.h:526]   --->   Operation 1080 'and' 'and_ln340_114' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1081 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_19_V_9 = select i1 %and_ln340_114, i16 %select_ln340_471, i16 %tmp_19_V_8" [./layer.h:526]   --->   Operation 1081 'select' 'tmp_19_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln415_40 = sext i11 %trunc_ln708_387 to i12" [./layer.h:525]   --->   Operation 1082 'sext' 'sext_ln415_40' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln415_390 = zext i1 %tmp_2593 to i12" [./layer.h:525]   --->   Operation 1083 'zext' 'zext_ln415_390' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1084 [1/1] (0.94ns)   --->   "%tmp_20_V = add i12 %sext_ln415_40, %zext_ln415_390" [./layer.h:525]   --->   Operation 1084 'add' 'tmp_20_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_V_9)   --->   "%sext_ln415_41 = sext i12 %tmp_20_V to i16" [./layer.h:525]   --->   Operation 1085 'sext' 'sext_ln415_41' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_370)   --->   "%tmp_2595 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_306, i32 20)" [./layer.h:526]   --->   Operation 1086 'bitselect' 'tmp_2595' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln415_391 = zext i1 %tmp_2596 to i16" [./layer.h:526]   --->   Operation 1087 'zext' 'zext_ln415_391' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1088 [1/1] (1.01ns)   --->   "%tmp_20_V_6 = add i16 %zext_ln415_391, %trunc_ln708_388" [./layer.h:526]   --->   Operation 1088 'add' 'tmp_20_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_370)   --->   "%tmp_2597 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_20_V_6, i32 15)" [./layer.h:526]   --->   Operation 1089 'bitselect' 'tmp_2597' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_370)   --->   "%xor_ln416_402 = xor i1 %tmp_2597, true" [./layer.h:526]   --->   Operation 1090 'xor' 'xor_ln416_402' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1091 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_370 = and i1 %tmp_2595, %xor_ln416_402" [./layer.h:526]   --->   Operation 1091 'and' 'and_ln416_370' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_2598 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_20_V_6, i32 15)" [./layer.h:526]   --->   Operation 1092 'bitselect' 'tmp_2598' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1093 [1/1] (0.33ns)   --->   "%xor_ln779_20 = xor i1 %tmp_2594, true" [./layer.h:526]   --->   Operation 1093 'xor' 'xor_ln779_20' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%select_ln779_115 = select i1 %and_ln416_370, i1 %xor_ln779_20, i1 %tmp_2594" [./layer.h:526]   --->   Operation 1094 'select' 'select_ln779_115' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_472)   --->   "%xor_ln785_674 = xor i1 %tmp_2594, %and_ln416_370" [./layer.h:526]   --->   Operation 1095 'xor' 'xor_ln785_674' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_472)   --->   "%or_ln785_478 = or i1 %tmp_2598, %xor_ln785_674" [./layer.h:526]   --->   Operation 1096 'or' 'or_ln785_478' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_472)   --->   "%and_ln785_306 = and i1 %or_ln785_478, %xor_ln779_20" [./layer.h:526]   --->   Operation 1097 'and' 'and_ln785_306' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1098 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_20 = and i1 %tmp_2598, %select_ln779_115" [./layer.h:526]   --->   Operation 1098 'and' 'and_ln786_20' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_720)   --->   "%or_ln786_373 = or i1 %and_ln416_370, %and_ln786_20" [./layer.h:526]   --->   Operation 1099 'or' 'or_ln786_373' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_720)   --->   "%xor_ln786_413 = xor i1 %or_ln786_373, true" [./layer.h:526]   --->   Operation 1100 'xor' 'xor_ln786_413' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1101 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_720 = and i1 %tmp_2594, %xor_ln786_413" [./layer.h:526]   --->   Operation 1101 'and' 'and_ln786_720' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_472)   --->   "%or_ln340_1037 = or i1 %and_ln786_720, %and_ln785_306" [./layer.h:526]   --->   Operation 1102 'or' 'or_ln340_1037' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_115)   --->   "%or_ln340_1236 = or i1 %and_ln786_20, %xor_ln779_20" [./layer.h:526]   --->   Operation 1103 'or' 'or_ln340_1236' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_115)   --->   "%or_ln340_1209 = or i1 %or_ln340_1236, %and_ln416_370" [./layer.h:526]   --->   Operation 1104 'or' 'or_ln340_1209' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1105 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_472 = select i1 %or_ln340_1037, i16 32767, i16 %tmp_20_V_6" [./layer.h:526]   --->   Operation 1105 'select' 'select_ln340_472' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_V_9)   --->   "%tmp_20_V_7 = select i1 %and_ln786_720, i16 -32768, i16 %tmp_20_V_6" [./layer.h:526]   --->   Operation 1106 'select' 'tmp_20_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node tmp_20_V_9)   --->   "%tmp_20_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_41, i16 %tmp_20_V_7" [./layer.h:525]   --->   Operation 1107 'select' 'tmp_20_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1108 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_115 = and i1 %or_ln340_1209, %xor_ln525" [./layer.h:526]   --->   Operation 1108 'and' 'and_ln340_115' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1109 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_20_V_9 = select i1 %and_ln340_115, i16 %select_ln340_472, i16 %tmp_20_V_8" [./layer.h:526]   --->   Operation 1109 'select' 'tmp_20_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln415_42 = sext i11 %trunc_ln708_389 to i12" [./layer.h:525]   --->   Operation 1110 'sext' 'sext_ln415_42' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln415_392 = zext i1 %tmp_2599 to i12" [./layer.h:525]   --->   Operation 1111 'zext' 'zext_ln415_392' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1112 [1/1] (0.94ns)   --->   "%tmp_21_V = add i12 %sext_ln415_42, %zext_ln415_392" [./layer.h:525]   --->   Operation 1112 'add' 'tmp_21_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node tmp_21_V_9)   --->   "%sext_ln415_43 = sext i12 %tmp_21_V to i16" [./layer.h:525]   --->   Operation 1113 'sext' 'sext_ln415_43' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_371)   --->   "%tmp_2601 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_307, i32 20)" [./layer.h:526]   --->   Operation 1114 'bitselect' 'tmp_2601' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln415_393 = zext i1 %tmp_2602 to i16" [./layer.h:526]   --->   Operation 1115 'zext' 'zext_ln415_393' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1116 [1/1] (1.01ns)   --->   "%tmp_21_V_6 = add i16 %zext_ln415_393, %trunc_ln708_390" [./layer.h:526]   --->   Operation 1116 'add' 'tmp_21_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_371)   --->   "%tmp_2603 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_21_V_6, i32 15)" [./layer.h:526]   --->   Operation 1117 'bitselect' 'tmp_2603' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_371)   --->   "%xor_ln416_403 = xor i1 %tmp_2603, true" [./layer.h:526]   --->   Operation 1118 'xor' 'xor_ln416_403' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1119 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_371 = and i1 %tmp_2601, %xor_ln416_403" [./layer.h:526]   --->   Operation 1119 'and' 'and_ln416_371' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_2604 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_21_V_6, i32 15)" [./layer.h:526]   --->   Operation 1120 'bitselect' 'tmp_2604' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1121 [1/1] (0.33ns)   --->   "%xor_ln779_21 = xor i1 %tmp_2600, true" [./layer.h:526]   --->   Operation 1121 'xor' 'xor_ln779_21' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%select_ln779_116 = select i1 %and_ln416_371, i1 %xor_ln779_21, i1 %tmp_2600" [./layer.h:526]   --->   Operation 1122 'select' 'select_ln779_116' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_473)   --->   "%xor_ln785_675 = xor i1 %tmp_2600, %and_ln416_371" [./layer.h:526]   --->   Operation 1123 'xor' 'xor_ln785_675' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_473)   --->   "%or_ln785_479 = or i1 %tmp_2604, %xor_ln785_675" [./layer.h:526]   --->   Operation 1124 'or' 'or_ln785_479' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_473)   --->   "%and_ln785_307 = and i1 %or_ln785_479, %xor_ln779_21" [./layer.h:526]   --->   Operation 1125 'and' 'and_ln785_307' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1126 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_21 = and i1 %tmp_2604, %select_ln779_116" [./layer.h:526]   --->   Operation 1126 'and' 'and_ln786_21' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_722)   --->   "%or_ln786_374 = or i1 %and_ln416_371, %and_ln786_21" [./layer.h:526]   --->   Operation 1127 'or' 'or_ln786_374' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_722)   --->   "%xor_ln786_414 = xor i1 %or_ln786_374, true" [./layer.h:526]   --->   Operation 1128 'xor' 'xor_ln786_414' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1129 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_722 = and i1 %tmp_2600, %xor_ln786_414" [./layer.h:526]   --->   Operation 1129 'and' 'and_ln786_722' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_473)   --->   "%or_ln340_1040 = or i1 %and_ln786_722, %and_ln785_307" [./layer.h:526]   --->   Operation 1130 'or' 'or_ln340_1040' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_116)   --->   "%or_ln340_1237 = or i1 %and_ln786_21, %xor_ln779_21" [./layer.h:526]   --->   Operation 1131 'or' 'or_ln340_1237' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_116)   --->   "%or_ln340_1211 = or i1 %or_ln340_1237, %and_ln416_371" [./layer.h:526]   --->   Operation 1132 'or' 'or_ln340_1211' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1133 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_473 = select i1 %or_ln340_1040, i16 32767, i16 %tmp_21_V_6" [./layer.h:526]   --->   Operation 1133 'select' 'select_ln340_473' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node tmp_21_V_9)   --->   "%tmp_21_V_7 = select i1 %and_ln786_722, i16 -32768, i16 %tmp_21_V_6" [./layer.h:526]   --->   Operation 1134 'select' 'tmp_21_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node tmp_21_V_9)   --->   "%tmp_21_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_43, i16 %tmp_21_V_7" [./layer.h:525]   --->   Operation 1135 'select' 'tmp_21_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1136 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_116 = and i1 %or_ln340_1211, %xor_ln525" [./layer.h:526]   --->   Operation 1136 'and' 'and_ln340_116' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1137 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_21_V_9 = select i1 %and_ln340_116, i16 %select_ln340_473, i16 %tmp_21_V_8" [./layer.h:526]   --->   Operation 1137 'select' 'tmp_21_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln415_44 = sext i11 %trunc_ln708_391 to i12" [./layer.h:525]   --->   Operation 1138 'sext' 'sext_ln415_44' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln415_394 = zext i1 %tmp_2605 to i12" [./layer.h:525]   --->   Operation 1139 'zext' 'zext_ln415_394' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1140 [1/1] (0.94ns)   --->   "%tmp_22_V = add i12 %sext_ln415_44, %zext_ln415_394" [./layer.h:525]   --->   Operation 1140 'add' 'tmp_22_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node tmp_22_V_9)   --->   "%sext_ln415_45 = sext i12 %tmp_22_V to i16" [./layer.h:525]   --->   Operation 1141 'sext' 'sext_ln415_45' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_372)   --->   "%tmp_2607 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_308, i32 20)" [./layer.h:526]   --->   Operation 1142 'bitselect' 'tmp_2607' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln415_395 = zext i1 %tmp_2608 to i16" [./layer.h:526]   --->   Operation 1143 'zext' 'zext_ln415_395' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1144 [1/1] (1.01ns)   --->   "%tmp_22_V_6 = add i16 %zext_ln415_395, %trunc_ln708_392" [./layer.h:526]   --->   Operation 1144 'add' 'tmp_22_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_372)   --->   "%tmp_2609 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_22_V_6, i32 15)" [./layer.h:526]   --->   Operation 1145 'bitselect' 'tmp_2609' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_372)   --->   "%xor_ln416_404 = xor i1 %tmp_2609, true" [./layer.h:526]   --->   Operation 1146 'xor' 'xor_ln416_404' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1147 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_372 = and i1 %tmp_2607, %xor_ln416_404" [./layer.h:526]   --->   Operation 1147 'and' 'and_ln416_372' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_2610 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_22_V_6, i32 15)" [./layer.h:526]   --->   Operation 1148 'bitselect' 'tmp_2610' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1149 [1/1] (0.33ns)   --->   "%xor_ln779_22 = xor i1 %tmp_2606, true" [./layer.h:526]   --->   Operation 1149 'xor' 'xor_ln779_22' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%select_ln779_117 = select i1 %and_ln416_372, i1 %xor_ln779_22, i1 %tmp_2606" [./layer.h:526]   --->   Operation 1150 'select' 'select_ln779_117' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_474)   --->   "%xor_ln785_676 = xor i1 %tmp_2606, %and_ln416_372" [./layer.h:526]   --->   Operation 1151 'xor' 'xor_ln785_676' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_474)   --->   "%or_ln785_480 = or i1 %tmp_2610, %xor_ln785_676" [./layer.h:526]   --->   Operation 1152 'or' 'or_ln785_480' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_474)   --->   "%and_ln785_308 = and i1 %or_ln785_480, %xor_ln779_22" [./layer.h:526]   --->   Operation 1153 'and' 'and_ln785_308' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1154 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_22 = and i1 %tmp_2610, %select_ln779_117" [./layer.h:526]   --->   Operation 1154 'and' 'and_ln786_22' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_724)   --->   "%or_ln786_375 = or i1 %and_ln416_372, %and_ln786_22" [./layer.h:526]   --->   Operation 1155 'or' 'or_ln786_375' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_724)   --->   "%xor_ln786_415 = xor i1 %or_ln786_375, true" [./layer.h:526]   --->   Operation 1156 'xor' 'xor_ln786_415' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_724 = and i1 %tmp_2606, %xor_ln786_415" [./layer.h:526]   --->   Operation 1157 'and' 'and_ln786_724' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_474)   --->   "%or_ln340_1043 = or i1 %and_ln786_724, %and_ln785_308" [./layer.h:526]   --->   Operation 1158 'or' 'or_ln340_1043' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_117)   --->   "%or_ln340_1238 = or i1 %and_ln786_22, %xor_ln779_22" [./layer.h:526]   --->   Operation 1159 'or' 'or_ln340_1238' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_117)   --->   "%or_ln340_1213 = or i1 %or_ln340_1238, %and_ln416_372" [./layer.h:526]   --->   Operation 1160 'or' 'or_ln340_1213' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1161 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_474 = select i1 %or_ln340_1043, i16 32767, i16 %tmp_22_V_6" [./layer.h:526]   --->   Operation 1161 'select' 'select_ln340_474' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node tmp_22_V_9)   --->   "%tmp_22_V_7 = select i1 %and_ln786_724, i16 -32768, i16 %tmp_22_V_6" [./layer.h:526]   --->   Operation 1162 'select' 'tmp_22_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node tmp_22_V_9)   --->   "%tmp_22_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_45, i16 %tmp_22_V_7" [./layer.h:525]   --->   Operation 1163 'select' 'tmp_22_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1164 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_117 = and i1 %or_ln340_1213, %xor_ln525" [./layer.h:526]   --->   Operation 1164 'and' 'and_ln340_117' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1165 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_22_V_9 = select i1 %and_ln340_117, i16 %select_ln340_474, i16 %tmp_22_V_8" [./layer.h:526]   --->   Operation 1165 'select' 'tmp_22_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln415_46 = sext i11 %trunc_ln708_393 to i12" [./layer.h:525]   --->   Operation 1166 'sext' 'sext_ln415_46' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln415_396 = zext i1 %tmp_2611 to i12" [./layer.h:525]   --->   Operation 1167 'zext' 'zext_ln415_396' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1168 [1/1] (0.94ns)   --->   "%tmp_23_V = add i12 %sext_ln415_46, %zext_ln415_396" [./layer.h:525]   --->   Operation 1168 'add' 'tmp_23_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node tmp_23_V_9)   --->   "%sext_ln415_47 = sext i12 %tmp_23_V to i16" [./layer.h:525]   --->   Operation 1169 'sext' 'sext_ln415_47' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_373)   --->   "%tmp_2613 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_309, i32 20)" [./layer.h:526]   --->   Operation 1170 'bitselect' 'tmp_2613' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln415_397 = zext i1 %tmp_2614 to i16" [./layer.h:526]   --->   Operation 1171 'zext' 'zext_ln415_397' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1172 [1/1] (1.01ns)   --->   "%tmp_23_V_6 = add i16 %zext_ln415_397, %trunc_ln708_394" [./layer.h:526]   --->   Operation 1172 'add' 'tmp_23_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_373)   --->   "%tmp_2615 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_23_V_6, i32 15)" [./layer.h:526]   --->   Operation 1173 'bitselect' 'tmp_2615' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_373)   --->   "%xor_ln416_405 = xor i1 %tmp_2615, true" [./layer.h:526]   --->   Operation 1174 'xor' 'xor_ln416_405' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1175 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_373 = and i1 %tmp_2613, %xor_ln416_405" [./layer.h:526]   --->   Operation 1175 'and' 'and_ln416_373' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_2616 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_23_V_6, i32 15)" [./layer.h:526]   --->   Operation 1176 'bitselect' 'tmp_2616' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1177 [1/1] (0.33ns)   --->   "%xor_ln779_23 = xor i1 %tmp_2612, true" [./layer.h:526]   --->   Operation 1177 'xor' 'xor_ln779_23' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%select_ln779_118 = select i1 %and_ln416_373, i1 %xor_ln779_23, i1 %tmp_2612" [./layer.h:526]   --->   Operation 1178 'select' 'select_ln779_118' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_475)   --->   "%xor_ln785_677 = xor i1 %tmp_2612, %and_ln416_373" [./layer.h:526]   --->   Operation 1179 'xor' 'xor_ln785_677' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_475)   --->   "%or_ln785_481 = or i1 %tmp_2616, %xor_ln785_677" [./layer.h:526]   --->   Operation 1180 'or' 'or_ln785_481' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_475)   --->   "%and_ln785_309 = and i1 %or_ln785_481, %xor_ln779_23" [./layer.h:526]   --->   Operation 1181 'and' 'and_ln785_309' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1182 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_23 = and i1 %tmp_2616, %select_ln779_118" [./layer.h:526]   --->   Operation 1182 'and' 'and_ln786_23' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_726)   --->   "%or_ln786_376 = or i1 %and_ln416_373, %and_ln786_23" [./layer.h:526]   --->   Operation 1183 'or' 'or_ln786_376' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_726)   --->   "%xor_ln786_416 = xor i1 %or_ln786_376, true" [./layer.h:526]   --->   Operation 1184 'xor' 'xor_ln786_416' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1185 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_726 = and i1 %tmp_2612, %xor_ln786_416" [./layer.h:526]   --->   Operation 1185 'and' 'and_ln786_726' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_475)   --->   "%or_ln340_1046 = or i1 %and_ln786_726, %and_ln785_309" [./layer.h:526]   --->   Operation 1186 'or' 'or_ln340_1046' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_118)   --->   "%or_ln340_1239 = or i1 %and_ln786_23, %xor_ln779_23" [./layer.h:526]   --->   Operation 1187 'or' 'or_ln340_1239' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_118)   --->   "%or_ln340_1215 = or i1 %or_ln340_1239, %and_ln416_373" [./layer.h:526]   --->   Operation 1188 'or' 'or_ln340_1215' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1189 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_475 = select i1 %or_ln340_1046, i16 32767, i16 %tmp_23_V_6" [./layer.h:526]   --->   Operation 1189 'select' 'select_ln340_475' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node tmp_23_V_9)   --->   "%tmp_23_V_7 = select i1 %and_ln786_726, i16 -32768, i16 %tmp_23_V_6" [./layer.h:526]   --->   Operation 1190 'select' 'tmp_23_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node tmp_23_V_9)   --->   "%tmp_23_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_47, i16 %tmp_23_V_7" [./layer.h:525]   --->   Operation 1191 'select' 'tmp_23_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1192 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_118 = and i1 %or_ln340_1215, %xor_ln525" [./layer.h:526]   --->   Operation 1192 'and' 'and_ln340_118' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1193 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_23_V_9 = select i1 %and_ln340_118, i16 %select_ln340_475, i16 %tmp_23_V_8" [./layer.h:526]   --->   Operation 1193 'select' 'tmp_23_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln415_48 = sext i11 %trunc_ln708_395 to i12" [./layer.h:525]   --->   Operation 1194 'sext' 'sext_ln415_48' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln415_398 = zext i1 %tmp_2617 to i12" [./layer.h:525]   --->   Operation 1195 'zext' 'zext_ln415_398' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1196 [1/1] (0.94ns)   --->   "%tmp_24_V = add i12 %sext_ln415_48, %zext_ln415_398" [./layer.h:525]   --->   Operation 1196 'add' 'tmp_24_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node tmp_24_V_9)   --->   "%sext_ln415_49 = sext i12 %tmp_24_V to i16" [./layer.h:525]   --->   Operation 1197 'sext' 'sext_ln415_49' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_374)   --->   "%tmp_2619 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_310, i32 20)" [./layer.h:526]   --->   Operation 1198 'bitselect' 'tmp_2619' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln415_399 = zext i1 %tmp_2620 to i16" [./layer.h:526]   --->   Operation 1199 'zext' 'zext_ln415_399' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1200 [1/1] (1.01ns)   --->   "%tmp_24_V_6 = add i16 %zext_ln415_399, %trunc_ln708_396" [./layer.h:526]   --->   Operation 1200 'add' 'tmp_24_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_374)   --->   "%tmp_2621 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_24_V_6, i32 15)" [./layer.h:526]   --->   Operation 1201 'bitselect' 'tmp_2621' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_374)   --->   "%xor_ln416_406 = xor i1 %tmp_2621, true" [./layer.h:526]   --->   Operation 1202 'xor' 'xor_ln416_406' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1203 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_374 = and i1 %tmp_2619, %xor_ln416_406" [./layer.h:526]   --->   Operation 1203 'and' 'and_ln416_374' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_2622 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_24_V_6, i32 15)" [./layer.h:526]   --->   Operation 1204 'bitselect' 'tmp_2622' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1205 [1/1] (0.33ns)   --->   "%xor_ln779_24 = xor i1 %tmp_2618, true" [./layer.h:526]   --->   Operation 1205 'xor' 'xor_ln779_24' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%select_ln779_119 = select i1 %and_ln416_374, i1 %xor_ln779_24, i1 %tmp_2618" [./layer.h:526]   --->   Operation 1206 'select' 'select_ln779_119' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_476)   --->   "%xor_ln785_678 = xor i1 %tmp_2618, %and_ln416_374" [./layer.h:526]   --->   Operation 1207 'xor' 'xor_ln785_678' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_476)   --->   "%or_ln785_482 = or i1 %tmp_2622, %xor_ln785_678" [./layer.h:526]   --->   Operation 1208 'or' 'or_ln785_482' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_476)   --->   "%and_ln785_310 = and i1 %or_ln785_482, %xor_ln779_24" [./layer.h:526]   --->   Operation 1209 'and' 'and_ln785_310' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1210 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_24 = and i1 %tmp_2622, %select_ln779_119" [./layer.h:526]   --->   Operation 1210 'and' 'and_ln786_24' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_728)   --->   "%or_ln786_377 = or i1 %and_ln416_374, %and_ln786_24" [./layer.h:526]   --->   Operation 1211 'or' 'or_ln786_377' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_728)   --->   "%xor_ln786_417 = xor i1 %or_ln786_377, true" [./layer.h:526]   --->   Operation 1212 'xor' 'xor_ln786_417' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1213 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_728 = and i1 %tmp_2618, %xor_ln786_417" [./layer.h:526]   --->   Operation 1213 'and' 'and_ln786_728' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_476)   --->   "%or_ln340_1050 = or i1 %and_ln786_728, %and_ln785_310" [./layer.h:526]   --->   Operation 1214 'or' 'or_ln340_1050' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_119)   --->   "%or_ln340_1240 = or i1 %and_ln786_24, %xor_ln779_24" [./layer.h:526]   --->   Operation 1215 'or' 'or_ln340_1240' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_119)   --->   "%or_ln340_1217 = or i1 %or_ln340_1240, %and_ln416_374" [./layer.h:526]   --->   Operation 1216 'or' 'or_ln340_1217' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1217 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_476 = select i1 %or_ln340_1050, i16 32767, i16 %tmp_24_V_6" [./layer.h:526]   --->   Operation 1217 'select' 'select_ln340_476' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node tmp_24_V_9)   --->   "%tmp_24_V_7 = select i1 %and_ln786_728, i16 -32768, i16 %tmp_24_V_6" [./layer.h:526]   --->   Operation 1218 'select' 'tmp_24_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node tmp_24_V_9)   --->   "%tmp_24_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_49, i16 %tmp_24_V_7" [./layer.h:525]   --->   Operation 1219 'select' 'tmp_24_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1220 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_119 = and i1 %or_ln340_1217, %xor_ln525" [./layer.h:526]   --->   Operation 1220 'and' 'and_ln340_119' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1221 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_24_V_9 = select i1 %and_ln340_119, i16 %select_ln340_476, i16 %tmp_24_V_8" [./layer.h:526]   --->   Operation 1221 'select' 'tmp_24_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln415_50 = sext i11 %trunc_ln708_397 to i12" [./layer.h:525]   --->   Operation 1222 'sext' 'sext_ln415_50' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln415_400 = zext i1 %tmp_2623 to i12" [./layer.h:525]   --->   Operation 1223 'zext' 'zext_ln415_400' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1224 [1/1] (0.94ns)   --->   "%tmp_25_V = add i12 %sext_ln415_50, %zext_ln415_400" [./layer.h:525]   --->   Operation 1224 'add' 'tmp_25_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_V_9)   --->   "%sext_ln415_51 = sext i12 %tmp_25_V to i16" [./layer.h:525]   --->   Operation 1225 'sext' 'sext_ln415_51' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_375)   --->   "%tmp_2625 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_311, i32 20)" [./layer.h:526]   --->   Operation 1226 'bitselect' 'tmp_2625' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln415_401 = zext i1 %tmp_2626 to i16" [./layer.h:526]   --->   Operation 1227 'zext' 'zext_ln415_401' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1228 [1/1] (1.01ns)   --->   "%tmp_25_V_6 = add i16 %zext_ln415_401, %trunc_ln708_398" [./layer.h:526]   --->   Operation 1228 'add' 'tmp_25_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_375)   --->   "%tmp_2627 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_25_V_6, i32 15)" [./layer.h:526]   --->   Operation 1229 'bitselect' 'tmp_2627' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_375)   --->   "%xor_ln416_407 = xor i1 %tmp_2627, true" [./layer.h:526]   --->   Operation 1230 'xor' 'xor_ln416_407' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1231 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_375 = and i1 %tmp_2625, %xor_ln416_407" [./layer.h:526]   --->   Operation 1231 'and' 'and_ln416_375' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_2628 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_25_V_6, i32 15)" [./layer.h:526]   --->   Operation 1232 'bitselect' 'tmp_2628' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1233 [1/1] (0.33ns)   --->   "%xor_ln779_25 = xor i1 %tmp_2624, true" [./layer.h:526]   --->   Operation 1233 'xor' 'xor_ln779_25' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%select_ln779_120 = select i1 %and_ln416_375, i1 %xor_ln779_25, i1 %tmp_2624" [./layer.h:526]   --->   Operation 1234 'select' 'select_ln779_120' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_477)   --->   "%xor_ln785_679 = xor i1 %tmp_2624, %and_ln416_375" [./layer.h:526]   --->   Operation 1235 'xor' 'xor_ln785_679' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_477)   --->   "%or_ln785_483 = or i1 %tmp_2628, %xor_ln785_679" [./layer.h:526]   --->   Operation 1236 'or' 'or_ln785_483' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_477)   --->   "%and_ln785_311 = and i1 %or_ln785_483, %xor_ln779_25" [./layer.h:526]   --->   Operation 1237 'and' 'and_ln785_311' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1238 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_25 = and i1 %tmp_2628, %select_ln779_120" [./layer.h:526]   --->   Operation 1238 'and' 'and_ln786_25' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_730)   --->   "%or_ln786_378 = or i1 %and_ln416_375, %and_ln786_25" [./layer.h:526]   --->   Operation 1239 'or' 'or_ln786_378' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_730)   --->   "%xor_ln786_418 = xor i1 %or_ln786_378, true" [./layer.h:526]   --->   Operation 1240 'xor' 'xor_ln786_418' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1241 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_730 = and i1 %tmp_2624, %xor_ln786_418" [./layer.h:526]   --->   Operation 1241 'and' 'and_ln786_730' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_477)   --->   "%or_ln340_1053 = or i1 %and_ln786_730, %and_ln785_311" [./layer.h:526]   --->   Operation 1242 'or' 'or_ln340_1053' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_120)   --->   "%or_ln340_1241 = or i1 %and_ln786_25, %xor_ln779_25" [./layer.h:526]   --->   Operation 1243 'or' 'or_ln340_1241' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_120)   --->   "%or_ln340_1219 = or i1 %or_ln340_1241, %and_ln416_375" [./layer.h:526]   --->   Operation 1244 'or' 'or_ln340_1219' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1245 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_477 = select i1 %or_ln340_1053, i16 32767, i16 %tmp_25_V_6" [./layer.h:526]   --->   Operation 1245 'select' 'select_ln340_477' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_V_9)   --->   "%tmp_25_V_7 = select i1 %and_ln786_730, i16 -32768, i16 %tmp_25_V_6" [./layer.h:526]   --->   Operation 1246 'select' 'tmp_25_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_V_9)   --->   "%tmp_25_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_51, i16 %tmp_25_V_7" [./layer.h:525]   --->   Operation 1247 'select' 'tmp_25_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1248 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_120 = and i1 %or_ln340_1219, %xor_ln525" [./layer.h:526]   --->   Operation 1248 'and' 'and_ln340_120' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1249 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_25_V_9 = select i1 %and_ln340_120, i16 %select_ln340_477, i16 %tmp_25_V_8" [./layer.h:526]   --->   Operation 1249 'select' 'tmp_25_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln415_52 = sext i11 %trunc_ln708_399 to i12" [./layer.h:525]   --->   Operation 1250 'sext' 'sext_ln415_52' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln415_402 = zext i1 %tmp_2629 to i12" [./layer.h:525]   --->   Operation 1251 'zext' 'zext_ln415_402' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1252 [1/1] (0.94ns)   --->   "%tmp_26_V = add i12 %sext_ln415_52, %zext_ln415_402" [./layer.h:525]   --->   Operation 1252 'add' 'tmp_26_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_V_9)   --->   "%sext_ln415_53 = sext i12 %tmp_26_V to i16" [./layer.h:525]   --->   Operation 1253 'sext' 'sext_ln415_53' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_376)   --->   "%tmp_2631 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_312, i32 20)" [./layer.h:526]   --->   Operation 1254 'bitselect' 'tmp_2631' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln415_403 = zext i1 %tmp_2632 to i16" [./layer.h:526]   --->   Operation 1255 'zext' 'zext_ln415_403' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1256 [1/1] (1.01ns)   --->   "%tmp_26_V_6 = add i16 %zext_ln415_403, %trunc_ln708_400" [./layer.h:526]   --->   Operation 1256 'add' 'tmp_26_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_376)   --->   "%tmp_2633 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_26_V_6, i32 15)" [./layer.h:526]   --->   Operation 1257 'bitselect' 'tmp_2633' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_376)   --->   "%xor_ln416_408 = xor i1 %tmp_2633, true" [./layer.h:526]   --->   Operation 1258 'xor' 'xor_ln416_408' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1259 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_376 = and i1 %tmp_2631, %xor_ln416_408" [./layer.h:526]   --->   Operation 1259 'and' 'and_ln416_376' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_2634 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_26_V_6, i32 15)" [./layer.h:526]   --->   Operation 1260 'bitselect' 'tmp_2634' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1261 [1/1] (0.33ns)   --->   "%xor_ln779_26 = xor i1 %tmp_2630, true" [./layer.h:526]   --->   Operation 1261 'xor' 'xor_ln779_26' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%select_ln779_121 = select i1 %and_ln416_376, i1 %xor_ln779_26, i1 %tmp_2630" [./layer.h:526]   --->   Operation 1262 'select' 'select_ln779_121' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_478)   --->   "%xor_ln785_680 = xor i1 %tmp_2630, %and_ln416_376" [./layer.h:526]   --->   Operation 1263 'xor' 'xor_ln785_680' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_478)   --->   "%or_ln785_484 = or i1 %tmp_2634, %xor_ln785_680" [./layer.h:526]   --->   Operation 1264 'or' 'or_ln785_484' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_478)   --->   "%and_ln785_312 = and i1 %or_ln785_484, %xor_ln779_26" [./layer.h:526]   --->   Operation 1265 'and' 'and_ln785_312' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1266 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_26 = and i1 %tmp_2634, %select_ln779_121" [./layer.h:526]   --->   Operation 1266 'and' 'and_ln786_26' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_732)   --->   "%or_ln786_379 = or i1 %and_ln416_376, %and_ln786_26" [./layer.h:526]   --->   Operation 1267 'or' 'or_ln786_379' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_732)   --->   "%xor_ln786_419 = xor i1 %or_ln786_379, true" [./layer.h:526]   --->   Operation 1268 'xor' 'xor_ln786_419' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1269 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_732 = and i1 %tmp_2630, %xor_ln786_419" [./layer.h:526]   --->   Operation 1269 'and' 'and_ln786_732' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_478)   --->   "%or_ln340_1056 = or i1 %and_ln786_732, %and_ln785_312" [./layer.h:526]   --->   Operation 1270 'or' 'or_ln340_1056' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_121)   --->   "%or_ln340_1242 = or i1 %and_ln786_26, %xor_ln779_26" [./layer.h:526]   --->   Operation 1271 'or' 'or_ln340_1242' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_121)   --->   "%or_ln340_1221 = or i1 %or_ln340_1242, %and_ln416_376" [./layer.h:526]   --->   Operation 1272 'or' 'or_ln340_1221' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1273 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_478 = select i1 %or_ln340_1056, i16 32767, i16 %tmp_26_V_6" [./layer.h:526]   --->   Operation 1273 'select' 'select_ln340_478' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_V_9)   --->   "%tmp_26_V_7 = select i1 %and_ln786_732, i16 -32768, i16 %tmp_26_V_6" [./layer.h:526]   --->   Operation 1274 'select' 'tmp_26_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_V_9)   --->   "%tmp_26_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_53, i16 %tmp_26_V_7" [./layer.h:525]   --->   Operation 1275 'select' 'tmp_26_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1276 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_121 = and i1 %or_ln340_1221, %xor_ln525" [./layer.h:526]   --->   Operation 1276 'and' 'and_ln340_121' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1277 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_26_V_9 = select i1 %and_ln340_121, i16 %select_ln340_478, i16 %tmp_26_V_8" [./layer.h:526]   --->   Operation 1277 'select' 'tmp_26_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln415_54 = sext i11 %trunc_ln708_401 to i12" [./layer.h:525]   --->   Operation 1278 'sext' 'sext_ln415_54' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln415_404 = zext i1 %tmp_2635 to i12" [./layer.h:525]   --->   Operation 1279 'zext' 'zext_ln415_404' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1280 [1/1] (0.94ns)   --->   "%tmp_27_V = add i12 %sext_ln415_54, %zext_ln415_404" [./layer.h:525]   --->   Operation 1280 'add' 'tmp_27_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node tmp_27_V_9)   --->   "%sext_ln415_55 = sext i12 %tmp_27_V to i16" [./layer.h:525]   --->   Operation 1281 'sext' 'sext_ln415_55' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_377)   --->   "%tmp_2637 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_313, i32 20)" [./layer.h:526]   --->   Operation 1282 'bitselect' 'tmp_2637' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln415_405 = zext i1 %tmp_2638 to i16" [./layer.h:526]   --->   Operation 1283 'zext' 'zext_ln415_405' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1284 [1/1] (1.01ns)   --->   "%tmp_27_V_6 = add i16 %zext_ln415_405, %trunc_ln708_402" [./layer.h:526]   --->   Operation 1284 'add' 'tmp_27_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_377)   --->   "%tmp_2639 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27_V_6, i32 15)" [./layer.h:526]   --->   Operation 1285 'bitselect' 'tmp_2639' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_377)   --->   "%xor_ln416_409 = xor i1 %tmp_2639, true" [./layer.h:526]   --->   Operation 1286 'xor' 'xor_ln416_409' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1287 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_377 = and i1 %tmp_2637, %xor_ln416_409" [./layer.h:526]   --->   Operation 1287 'and' 'and_ln416_377' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_2640 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27_V_6, i32 15)" [./layer.h:526]   --->   Operation 1288 'bitselect' 'tmp_2640' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1289 [1/1] (0.33ns)   --->   "%xor_ln779_27 = xor i1 %tmp_2636, true" [./layer.h:526]   --->   Operation 1289 'xor' 'xor_ln779_27' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%select_ln779_122 = select i1 %and_ln416_377, i1 %xor_ln779_27, i1 %tmp_2636" [./layer.h:526]   --->   Operation 1290 'select' 'select_ln779_122' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_479)   --->   "%xor_ln785_681 = xor i1 %tmp_2636, %and_ln416_377" [./layer.h:526]   --->   Operation 1291 'xor' 'xor_ln785_681' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_479)   --->   "%or_ln785_485 = or i1 %tmp_2640, %xor_ln785_681" [./layer.h:526]   --->   Operation 1292 'or' 'or_ln785_485' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_479)   --->   "%and_ln785_313 = and i1 %or_ln785_485, %xor_ln779_27" [./layer.h:526]   --->   Operation 1293 'and' 'and_ln785_313' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1294 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_27 = and i1 %tmp_2640, %select_ln779_122" [./layer.h:526]   --->   Operation 1294 'and' 'and_ln786_27' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_734)   --->   "%or_ln786_380 = or i1 %and_ln416_377, %and_ln786_27" [./layer.h:526]   --->   Operation 1295 'or' 'or_ln786_380' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_734)   --->   "%xor_ln786_420 = xor i1 %or_ln786_380, true" [./layer.h:526]   --->   Operation 1296 'xor' 'xor_ln786_420' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1297 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_734 = and i1 %tmp_2636, %xor_ln786_420" [./layer.h:526]   --->   Operation 1297 'and' 'and_ln786_734' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_479)   --->   "%or_ln340_1059 = or i1 %and_ln786_734, %and_ln785_313" [./layer.h:526]   --->   Operation 1298 'or' 'or_ln340_1059' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_122)   --->   "%or_ln340_1243 = or i1 %and_ln786_27, %xor_ln779_27" [./layer.h:526]   --->   Operation 1299 'or' 'or_ln340_1243' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_122)   --->   "%or_ln340_1223 = or i1 %or_ln340_1243, %and_ln416_377" [./layer.h:526]   --->   Operation 1300 'or' 'or_ln340_1223' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1301 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_479 = select i1 %or_ln340_1059, i16 32767, i16 %tmp_27_V_6" [./layer.h:526]   --->   Operation 1301 'select' 'select_ln340_479' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node tmp_27_V_9)   --->   "%tmp_27_V_7 = select i1 %and_ln786_734, i16 -32768, i16 %tmp_27_V_6" [./layer.h:526]   --->   Operation 1302 'select' 'tmp_27_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node tmp_27_V_9)   --->   "%tmp_27_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_55, i16 %tmp_27_V_7" [./layer.h:525]   --->   Operation 1303 'select' 'tmp_27_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1304 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_122 = and i1 %or_ln340_1223, %xor_ln525" [./layer.h:526]   --->   Operation 1304 'and' 'and_ln340_122' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1305 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_27_V_9 = select i1 %and_ln340_122, i16 %select_ln340_479, i16 %tmp_27_V_8" [./layer.h:526]   --->   Operation 1305 'select' 'tmp_27_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln415_56 = sext i11 %trunc_ln708_403 to i12" [./layer.h:525]   --->   Operation 1306 'sext' 'sext_ln415_56' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln415_406 = zext i1 %tmp_2641 to i12" [./layer.h:525]   --->   Operation 1307 'zext' 'zext_ln415_406' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1308 [1/1] (0.94ns)   --->   "%tmp_28_V = add i12 %sext_ln415_56, %zext_ln415_406" [./layer.h:525]   --->   Operation 1308 'add' 'tmp_28_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_V_9)   --->   "%sext_ln415_57 = sext i12 %tmp_28_V to i16" [./layer.h:525]   --->   Operation 1309 'sext' 'sext_ln415_57' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_378)   --->   "%tmp_2643 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_314, i32 20)" [./layer.h:526]   --->   Operation 1310 'bitselect' 'tmp_2643' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln415_407 = zext i1 %tmp_2644 to i16" [./layer.h:526]   --->   Operation 1311 'zext' 'zext_ln415_407' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1312 [1/1] (1.01ns)   --->   "%tmp_28_V_6 = add i16 %zext_ln415_407, %trunc_ln708_404" [./layer.h:526]   --->   Operation 1312 'add' 'tmp_28_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_378)   --->   "%tmp_2645 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_28_V_6, i32 15)" [./layer.h:526]   --->   Operation 1313 'bitselect' 'tmp_2645' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_378)   --->   "%xor_ln416_410 = xor i1 %tmp_2645, true" [./layer.h:526]   --->   Operation 1314 'xor' 'xor_ln416_410' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1315 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_378 = and i1 %tmp_2643, %xor_ln416_410" [./layer.h:526]   --->   Operation 1315 'and' 'and_ln416_378' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_2646 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_28_V_6, i32 15)" [./layer.h:526]   --->   Operation 1316 'bitselect' 'tmp_2646' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1317 [1/1] (0.33ns)   --->   "%xor_ln779_28 = xor i1 %tmp_2642, true" [./layer.h:526]   --->   Operation 1317 'xor' 'xor_ln779_28' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%select_ln779_123 = select i1 %and_ln416_378, i1 %xor_ln779_28, i1 %tmp_2642" [./layer.h:526]   --->   Operation 1318 'select' 'select_ln779_123' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_480)   --->   "%xor_ln785_682 = xor i1 %tmp_2642, %and_ln416_378" [./layer.h:526]   --->   Operation 1319 'xor' 'xor_ln785_682' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_480)   --->   "%or_ln785_486 = or i1 %tmp_2646, %xor_ln785_682" [./layer.h:526]   --->   Operation 1320 'or' 'or_ln785_486' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_480)   --->   "%and_ln785_314 = and i1 %or_ln785_486, %xor_ln779_28" [./layer.h:526]   --->   Operation 1321 'and' 'and_ln785_314' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1322 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_28 = and i1 %tmp_2646, %select_ln779_123" [./layer.h:526]   --->   Operation 1322 'and' 'and_ln786_28' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_736)   --->   "%or_ln786_381 = or i1 %and_ln416_378, %and_ln786_28" [./layer.h:526]   --->   Operation 1323 'or' 'or_ln786_381' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_736)   --->   "%xor_ln786_421 = xor i1 %or_ln786_381, true" [./layer.h:526]   --->   Operation 1324 'xor' 'xor_ln786_421' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1325 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_736 = and i1 %tmp_2642, %xor_ln786_421" [./layer.h:526]   --->   Operation 1325 'and' 'and_ln786_736' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_480)   --->   "%or_ln340_1062 = or i1 %and_ln786_736, %and_ln785_314" [./layer.h:526]   --->   Operation 1326 'or' 'or_ln340_1062' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_123)   --->   "%or_ln340_1244 = or i1 %and_ln786_28, %xor_ln779_28" [./layer.h:526]   --->   Operation 1327 'or' 'or_ln340_1244' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_123)   --->   "%or_ln340_1225 = or i1 %or_ln340_1244, %and_ln416_378" [./layer.h:526]   --->   Operation 1328 'or' 'or_ln340_1225' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1329 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_480 = select i1 %or_ln340_1062, i16 32767, i16 %tmp_28_V_6" [./layer.h:526]   --->   Operation 1329 'select' 'select_ln340_480' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_V_9)   --->   "%tmp_28_V_7 = select i1 %and_ln786_736, i16 -32768, i16 %tmp_28_V_6" [./layer.h:526]   --->   Operation 1330 'select' 'tmp_28_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node tmp_28_V_9)   --->   "%tmp_28_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_57, i16 %tmp_28_V_7" [./layer.h:525]   --->   Operation 1331 'select' 'tmp_28_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1332 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_123 = and i1 %or_ln340_1225, %xor_ln525" [./layer.h:526]   --->   Operation 1332 'and' 'and_ln340_123' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1333 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_28_V_9 = select i1 %and_ln340_123, i16 %select_ln340_480, i16 %tmp_28_V_8" [./layer.h:526]   --->   Operation 1333 'select' 'tmp_28_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln415_58 = sext i11 %trunc_ln708_405 to i12" [./layer.h:525]   --->   Operation 1334 'sext' 'sext_ln415_58' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln415_408 = zext i1 %tmp_2647 to i12" [./layer.h:525]   --->   Operation 1335 'zext' 'zext_ln415_408' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1336 [1/1] (0.94ns)   --->   "%tmp_29_V = add i12 %sext_ln415_58, %zext_ln415_408" [./layer.h:525]   --->   Operation 1336 'add' 'tmp_29_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node tmp_29_V_9)   --->   "%sext_ln415_59 = sext i12 %tmp_29_V to i16" [./layer.h:525]   --->   Operation 1337 'sext' 'sext_ln415_59' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_379)   --->   "%tmp_2649 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_315, i32 20)" [./layer.h:526]   --->   Operation 1338 'bitselect' 'tmp_2649' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln415_409 = zext i1 %tmp_2650 to i16" [./layer.h:526]   --->   Operation 1339 'zext' 'zext_ln415_409' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1340 [1/1] (1.01ns)   --->   "%tmp_29_V_6 = add i16 %zext_ln415_409, %trunc_ln708_406" [./layer.h:526]   --->   Operation 1340 'add' 'tmp_29_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_379)   --->   "%tmp_2651 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_29_V_6, i32 15)" [./layer.h:526]   --->   Operation 1341 'bitselect' 'tmp_2651' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_379)   --->   "%xor_ln416_411 = xor i1 %tmp_2651, true" [./layer.h:526]   --->   Operation 1342 'xor' 'xor_ln416_411' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1343 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_379 = and i1 %tmp_2649, %xor_ln416_411" [./layer.h:526]   --->   Operation 1343 'and' 'and_ln416_379' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_2652 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_29_V_6, i32 15)" [./layer.h:526]   --->   Operation 1344 'bitselect' 'tmp_2652' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1345 [1/1] (0.33ns)   --->   "%xor_ln779_29 = xor i1 %tmp_2648, true" [./layer.h:526]   --->   Operation 1345 'xor' 'xor_ln779_29' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%select_ln779_124 = select i1 %and_ln416_379, i1 %xor_ln779_29, i1 %tmp_2648" [./layer.h:526]   --->   Operation 1346 'select' 'select_ln779_124' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_481)   --->   "%xor_ln785_683 = xor i1 %tmp_2648, %and_ln416_379" [./layer.h:526]   --->   Operation 1347 'xor' 'xor_ln785_683' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_481)   --->   "%or_ln785_487 = or i1 %tmp_2652, %xor_ln785_683" [./layer.h:526]   --->   Operation 1348 'or' 'or_ln785_487' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_481)   --->   "%and_ln785_315 = and i1 %or_ln785_487, %xor_ln779_29" [./layer.h:526]   --->   Operation 1349 'and' 'and_ln785_315' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1350 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_29 = and i1 %tmp_2652, %select_ln779_124" [./layer.h:526]   --->   Operation 1350 'and' 'and_ln786_29' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_738)   --->   "%or_ln786_382 = or i1 %and_ln416_379, %and_ln786_29" [./layer.h:526]   --->   Operation 1351 'or' 'or_ln786_382' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_738)   --->   "%xor_ln786_422 = xor i1 %or_ln786_382, true" [./layer.h:526]   --->   Operation 1352 'xor' 'xor_ln786_422' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1353 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_738 = and i1 %tmp_2648, %xor_ln786_422" [./layer.h:526]   --->   Operation 1353 'and' 'and_ln786_738' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_481)   --->   "%or_ln340_1065 = or i1 %and_ln786_738, %and_ln785_315" [./layer.h:526]   --->   Operation 1354 'or' 'or_ln340_1065' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_124)   --->   "%or_ln340_1245 = or i1 %and_ln786_29, %xor_ln779_29" [./layer.h:526]   --->   Operation 1355 'or' 'or_ln340_1245' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_124)   --->   "%or_ln340_1227 = or i1 %or_ln340_1245, %and_ln416_379" [./layer.h:526]   --->   Operation 1356 'or' 'or_ln340_1227' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1357 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_481 = select i1 %or_ln340_1065, i16 32767, i16 %tmp_29_V_6" [./layer.h:526]   --->   Operation 1357 'select' 'select_ln340_481' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node tmp_29_V_9)   --->   "%tmp_29_V_7 = select i1 %and_ln786_738, i16 -32768, i16 %tmp_29_V_6" [./layer.h:526]   --->   Operation 1358 'select' 'tmp_29_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node tmp_29_V_9)   --->   "%tmp_29_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_59, i16 %tmp_29_V_7" [./layer.h:525]   --->   Operation 1359 'select' 'tmp_29_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1360 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_124 = and i1 %or_ln340_1227, %xor_ln525" [./layer.h:526]   --->   Operation 1360 'and' 'and_ln340_124' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1361 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_29_V_9 = select i1 %and_ln340_124, i16 %select_ln340_481, i16 %tmp_29_V_8" [./layer.h:526]   --->   Operation 1361 'select' 'tmp_29_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln415_60 = sext i11 %trunc_ln708_407 to i12" [./layer.h:525]   --->   Operation 1362 'sext' 'sext_ln415_60' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln415_410 = zext i1 %tmp_2653 to i12" [./layer.h:525]   --->   Operation 1363 'zext' 'zext_ln415_410' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1364 [1/1] (0.94ns)   --->   "%tmp_30_V = add i12 %sext_ln415_60, %zext_ln415_410" [./layer.h:525]   --->   Operation 1364 'add' 'tmp_30_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node tmp_30_V_9)   --->   "%sext_ln415_61 = sext i12 %tmp_30_V to i16" [./layer.h:525]   --->   Operation 1365 'sext' 'sext_ln415_61' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_380)   --->   "%tmp_2655 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_316, i32 20)" [./layer.h:526]   --->   Operation 1366 'bitselect' 'tmp_2655' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln415_411 = zext i1 %tmp_2656 to i16" [./layer.h:526]   --->   Operation 1367 'zext' 'zext_ln415_411' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1368 [1/1] (1.01ns)   --->   "%tmp_30_V_6 = add i16 %zext_ln415_411, %trunc_ln708_408" [./layer.h:526]   --->   Operation 1368 'add' 'tmp_30_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_380)   --->   "%tmp_2657 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_30_V_6, i32 15)" [./layer.h:526]   --->   Operation 1369 'bitselect' 'tmp_2657' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_380)   --->   "%xor_ln416_412 = xor i1 %tmp_2657, true" [./layer.h:526]   --->   Operation 1370 'xor' 'xor_ln416_412' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1371 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_380 = and i1 %tmp_2655, %xor_ln416_412" [./layer.h:526]   --->   Operation 1371 'and' 'and_ln416_380' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_2658 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_30_V_6, i32 15)" [./layer.h:526]   --->   Operation 1372 'bitselect' 'tmp_2658' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1373 [1/1] (0.33ns)   --->   "%xor_ln779_30 = xor i1 %tmp_2654, true" [./layer.h:526]   --->   Operation 1373 'xor' 'xor_ln779_30' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%select_ln779_125 = select i1 %and_ln416_380, i1 %xor_ln779_30, i1 %tmp_2654" [./layer.h:526]   --->   Operation 1374 'select' 'select_ln779_125' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_482)   --->   "%xor_ln785_684 = xor i1 %tmp_2654, %and_ln416_380" [./layer.h:526]   --->   Operation 1375 'xor' 'xor_ln785_684' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_482)   --->   "%or_ln785_488 = or i1 %tmp_2658, %xor_ln785_684" [./layer.h:526]   --->   Operation 1376 'or' 'or_ln785_488' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_482)   --->   "%and_ln785_316 = and i1 %or_ln785_488, %xor_ln779_30" [./layer.h:526]   --->   Operation 1377 'and' 'and_ln785_316' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1378 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_30 = and i1 %tmp_2658, %select_ln779_125" [./layer.h:526]   --->   Operation 1378 'and' 'and_ln786_30' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_740)   --->   "%or_ln786_383 = or i1 %and_ln416_380, %and_ln786_30" [./layer.h:526]   --->   Operation 1379 'or' 'or_ln786_383' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_740)   --->   "%xor_ln786_423 = xor i1 %or_ln786_383, true" [./layer.h:526]   --->   Operation 1380 'xor' 'xor_ln786_423' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1381 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_740 = and i1 %tmp_2654, %xor_ln786_423" [./layer.h:526]   --->   Operation 1381 'and' 'and_ln786_740' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_482)   --->   "%or_ln340_1068 = or i1 %and_ln786_740, %and_ln785_316" [./layer.h:526]   --->   Operation 1382 'or' 'or_ln340_1068' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_125)   --->   "%or_ln340_1246 = or i1 %and_ln786_30, %xor_ln779_30" [./layer.h:526]   --->   Operation 1383 'or' 'or_ln340_1246' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_125)   --->   "%or_ln340_1229 = or i1 %or_ln340_1246, %and_ln416_380" [./layer.h:526]   --->   Operation 1384 'or' 'or_ln340_1229' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1385 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_482 = select i1 %or_ln340_1068, i16 32767, i16 %tmp_30_V_6" [./layer.h:526]   --->   Operation 1385 'select' 'select_ln340_482' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node tmp_30_V_9)   --->   "%tmp_30_V_7 = select i1 %and_ln786_740, i16 -32768, i16 %tmp_30_V_6" [./layer.h:526]   --->   Operation 1386 'select' 'tmp_30_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node tmp_30_V_9)   --->   "%tmp_30_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_61, i16 %tmp_30_V_7" [./layer.h:525]   --->   Operation 1387 'select' 'tmp_30_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1388 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_125 = and i1 %or_ln340_1229, %xor_ln525" [./layer.h:526]   --->   Operation 1388 'and' 'and_ln340_125' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1389 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_30_V_9 = select i1 %and_ln340_125, i16 %select_ln340_482, i16 %tmp_30_V_8" [./layer.h:526]   --->   Operation 1389 'select' 'tmp_30_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln415_62 = sext i11 %trunc_ln708_409 to i12" [./layer.h:525]   --->   Operation 1390 'sext' 'sext_ln415_62' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln415_412 = zext i1 %tmp_2659 to i12" [./layer.h:525]   --->   Operation 1391 'zext' 'zext_ln415_412' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1392 [1/1] (0.94ns)   --->   "%tmp_31_V = add i12 %sext_ln415_62, %zext_ln415_412" [./layer.h:525]   --->   Operation 1392 'add' 'tmp_31_V' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node tmp_31_V_9)   --->   "%sext_ln415_63 = sext i12 %tmp_31_V to i16" [./layer.h:525]   --->   Operation 1393 'sext' 'sext_ln415_63' <Predicate = (!icmp_ln521 & icmp_ln525)> <Delay = 0.00>
ST_7 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_381)   --->   "%tmp_2661 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192_317, i32 20)" [./layer.h:526]   --->   Operation 1394 'bitselect' 'tmp_2661' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln415_413 = zext i1 %tmp_2662 to i16" [./layer.h:526]   --->   Operation 1395 'zext' 'zext_ln415_413' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1396 [1/1] (1.01ns)   --->   "%tmp_31_V_6 = add i16 %zext_ln415_413, %trunc_ln708_410" [./layer.h:526]   --->   Operation 1396 'add' 'tmp_31_V_6' <Predicate = (!icmp_ln521)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_381)   --->   "%tmp_2663 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_31_V_6, i32 15)" [./layer.h:526]   --->   Operation 1397 'bitselect' 'tmp_2663' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_381)   --->   "%xor_ln416_413 = xor i1 %tmp_2663, true" [./layer.h:526]   --->   Operation 1398 'xor' 'xor_ln416_413' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1399 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_381 = and i1 %tmp_2661, %xor_ln416_413" [./layer.h:526]   --->   Operation 1399 'and' 'and_ln416_381' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_2664 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_31_V_6, i32 15)" [./layer.h:526]   --->   Operation 1400 'bitselect' 'tmp_2664' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1401 [1/1] (0.33ns)   --->   "%xor_ln779_31 = xor i1 %tmp_2660, true" [./layer.h:526]   --->   Operation 1401 'xor' 'xor_ln779_31' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%select_ln779_126 = select i1 %and_ln416_381, i1 %xor_ln779_31, i1 %tmp_2660" [./layer.h:526]   --->   Operation 1402 'select' 'select_ln779_126' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_483)   --->   "%xor_ln785_685 = xor i1 %tmp_2660, %and_ln416_381" [./layer.h:526]   --->   Operation 1403 'xor' 'xor_ln785_685' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_483)   --->   "%or_ln785_489 = or i1 %tmp_2664, %xor_ln785_685" [./layer.h:526]   --->   Operation 1404 'or' 'or_ln785_489' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_483)   --->   "%and_ln785_317 = and i1 %or_ln785_489, %xor_ln779_31" [./layer.h:526]   --->   Operation 1405 'and' 'and_ln785_317' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1406 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_31 = and i1 %tmp_2664, %select_ln779_126" [./layer.h:526]   --->   Operation 1406 'and' 'and_ln786_31' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_742)   --->   "%or_ln786_384 = or i1 %and_ln416_381, %and_ln786_31" [./layer.h:526]   --->   Operation 1407 'or' 'or_ln786_384' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_742)   --->   "%xor_ln786_424 = xor i1 %or_ln786_384, true" [./layer.h:526]   --->   Operation 1408 'xor' 'xor_ln786_424' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1409 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_742 = and i1 %tmp_2660, %xor_ln786_424" [./layer.h:526]   --->   Operation 1409 'and' 'and_ln786_742' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_483)   --->   "%or_ln340_1071 = or i1 %and_ln786_742, %and_ln785_317" [./layer.h:526]   --->   Operation 1410 'or' 'or_ln340_1071' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_126)   --->   "%or_ln340_1247 = or i1 %and_ln786_31, %xor_ln779_31" [./layer.h:526]   --->   Operation 1411 'or' 'or_ln340_1247' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_126)   --->   "%or_ln340_1231 = or i1 %or_ln340_1247, %and_ln416_381" [./layer.h:526]   --->   Operation 1412 'or' 'or_ln340_1231' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1413 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_483 = select i1 %or_ln340_1071, i16 32767, i16 %tmp_31_V_6" [./layer.h:526]   --->   Operation 1413 'select' 'select_ln340_483' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node tmp_31_V_9)   --->   "%tmp_31_V_7 = select i1 %and_ln786_742, i16 -32768, i16 %tmp_31_V_6" [./layer.h:526]   --->   Operation 1414 'select' 'tmp_31_V_7' <Predicate = (!icmp_ln521 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node tmp_31_V_9)   --->   "%tmp_31_V_8 = select i1 %icmp_ln525, i16 %sext_ln415_63, i16 %tmp_31_V_7" [./layer.h:525]   --->   Operation 1415 'select' 'tmp_31_V_8' <Predicate = (!icmp_ln521)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1416 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_126 = and i1 %or_ln340_1231, %xor_ln525" [./layer.h:526]   --->   Operation 1416 'and' 'and_ln340_126' <Predicate = (!icmp_ln521)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1417 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_31_V_9 = select i1 %and_ln340_126, i16 %select_ln340_483, i16 %tmp_31_V_8" [./layer.h:526]   --->   Operation 1417 'select' 'tmp_31_V_9' <Predicate = (!icmp_ln521)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1418 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)" [./layer.h:528]   --->   Operation 1418 'specregionend' 'empty_40' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1419 [1/1] (0.00ns)   --->   "store i16 %tmp_31_V_9, i16* %tmp_31_V_5" [./layer.h:522]   --->   Operation 1419 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1420 [1/1] (0.00ns)   --->   "store i16 %tmp_30_V_9, i16* %tmp_30_V_5" [./layer.h:522]   --->   Operation 1420 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1421 [1/1] (0.00ns)   --->   "store i16 %tmp_29_V_9, i16* %tmp_29_V_5" [./layer.h:522]   --->   Operation 1421 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1422 [1/1] (0.00ns)   --->   "store i16 %tmp_28_V_9, i16* %tmp_28_V_5" [./layer.h:522]   --->   Operation 1422 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1423 [1/1] (0.00ns)   --->   "store i16 %tmp_27_V_9, i16* %tmp_27_V_5" [./layer.h:522]   --->   Operation 1423 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1424 [1/1] (0.00ns)   --->   "store i16 %tmp_26_V_9, i16* %tmp_26_V_5" [./layer.h:522]   --->   Operation 1424 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1425 [1/1] (0.00ns)   --->   "store i16 %tmp_25_V_9, i16* %tmp_25_V_5" [./layer.h:522]   --->   Operation 1425 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1426 [1/1] (0.00ns)   --->   "store i16 %tmp_24_V_9, i16* %tmp_24_V_5" [./layer.h:522]   --->   Operation 1426 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1427 [1/1] (0.00ns)   --->   "store i16 %tmp_23_V_9, i16* %tmp_23_V_5" [./layer.h:522]   --->   Operation 1427 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1428 [1/1] (0.00ns)   --->   "store i16 %tmp_22_V_9, i16* %tmp_22_V_5" [./layer.h:522]   --->   Operation 1428 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1429 [1/1] (0.00ns)   --->   "store i16 %tmp_21_V_9, i16* %tmp_21_V_5" [./layer.h:522]   --->   Operation 1429 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1430 [1/1] (0.00ns)   --->   "store i16 %tmp_20_V_9, i16* %tmp_20_V_5" [./layer.h:522]   --->   Operation 1430 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1431 [1/1] (0.00ns)   --->   "store i16 %tmp_19_V_9, i16* %tmp_19_V_5" [./layer.h:522]   --->   Operation 1431 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1432 [1/1] (0.00ns)   --->   "store i16 %tmp_18_V_9, i16* %tmp_18_V_5" [./layer.h:522]   --->   Operation 1432 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1433 [1/1] (0.00ns)   --->   "store i16 %tmp_17_V_9, i16* %tmp_17_V_5" [./layer.h:522]   --->   Operation 1433 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1434 [1/1] (0.00ns)   --->   "store i16 %tmp_16_V_9, i16* %tmp_16_V_5" [./layer.h:522]   --->   Operation 1434 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1435 [1/1] (0.00ns)   --->   "store i16 %tmp_15_V_9, i16* %tmp_15_V_5" [./layer.h:522]   --->   Operation 1435 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1436 [1/1] (0.00ns)   --->   "store i16 %tmp_14_V_9, i16* %tmp_14_V_5" [./layer.h:522]   --->   Operation 1436 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1437 [1/1] (0.00ns)   --->   "store i16 %tmp_13_V_9, i16* %tmp_13_V_5" [./layer.h:522]   --->   Operation 1437 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1438 [1/1] (0.00ns)   --->   "store i16 %tmp_12_V_9, i16* %tmp_12_V_5" [./layer.h:522]   --->   Operation 1438 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1439 [1/1] (0.00ns)   --->   "store i16 %tmp_11_V_9, i16* %tmp_11_V_5" [./layer.h:522]   --->   Operation 1439 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1440 [1/1] (0.00ns)   --->   "store i16 %tmp_10_V_9, i16* %tmp_10_V_5" [./layer.h:522]   --->   Operation 1440 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1441 [1/1] (0.00ns)   --->   "store i16 %tmp_9_V_9, i16* %tmp_9_V_5" [./layer.h:522]   --->   Operation 1441 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1442 [1/1] (0.00ns)   --->   "store i16 %tmp_8_V_9, i16* %tmp_8_V_5" [./layer.h:522]   --->   Operation 1442 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1443 [1/1] (0.00ns)   --->   "store i16 %tmp_7_V_9, i16* %tmp_7_V_5" [./layer.h:522]   --->   Operation 1443 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1444 [1/1] (0.00ns)   --->   "store i16 %tmp_6_V_9, i16* %tmp_6_V_5" [./layer.h:522]   --->   Operation 1444 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1445 [1/1] (0.00ns)   --->   "store i16 %tmp_5_V_9, i16* %tmp_5_V_5" [./layer.h:522]   --->   Operation 1445 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1446 [1/1] (0.00ns)   --->   "store i16 %tmp_4_V_9, i16* %tmp_4_V_5" [./layer.h:522]   --->   Operation 1446 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1447 [1/1] (0.00ns)   --->   "store i16 %tmp_3_V_9, i16* %tmp_3_V_5" [./layer.h:522]   --->   Operation 1447 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1448 [1/1] (0.00ns)   --->   "store i16 %tmp_2_V_9, i16* %tmp_2_V_5" [./layer.h:522]   --->   Operation 1448 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1449 [1/1] (0.00ns)   --->   "store i16 %tmp_1_V_9, i16* %tmp_1_V_5" [./layer.h:522]   --->   Operation 1449 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1450 [1/1] (0.00ns)   --->   "store i16 %tmp_0_V_9, i16* %tmp_0_V_5" [./layer.h:522]   --->   Operation 1450 'store' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_7 : Operation 1451 [1/1] (0.00ns)   --->   "br label %.preheader272" [./layer.h:522]   --->   Operation 1451 'br' <Predicate = (!icmp_ln521)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.39>
ST_8 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_0_V_5_load = load i16* %tmp_0_V_5" [./layer.h:532]   --->   Operation 1452 'load' 'tmp_0_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_1_V_5_load = load i16* %tmp_1_V_5" [./layer.h:532]   --->   Operation 1453 'load' 'tmp_1_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1454 [1/1] (0.00ns)   --->   "%tmp_2_V_5_load = load i16* %tmp_2_V_5" [./layer.h:532]   --->   Operation 1454 'load' 'tmp_2_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_3_V_5_load = load i16* %tmp_3_V_5" [./layer.h:532]   --->   Operation 1455 'load' 'tmp_3_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_4_V_5_load = load i16* %tmp_4_V_5" [./layer.h:532]   --->   Operation 1456 'load' 'tmp_4_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_5_V_5_load = load i16* %tmp_5_V_5" [./layer.h:532]   --->   Operation 1457 'load' 'tmp_5_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_6_V_5_load = load i16* %tmp_6_V_5" [./layer.h:532]   --->   Operation 1458 'load' 'tmp_6_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1459 [1/1] (0.00ns)   --->   "%tmp_7_V_5_load = load i16* %tmp_7_V_5" [./layer.h:532]   --->   Operation 1459 'load' 'tmp_7_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_8_V_5_load = load i16* %tmp_8_V_5" [./layer.h:532]   --->   Operation 1460 'load' 'tmp_8_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_9_V_5_load = load i16* %tmp_9_V_5" [./layer.h:532]   --->   Operation 1461 'load' 'tmp_9_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_10_V_5_load = load i16* %tmp_10_V_5" [./layer.h:532]   --->   Operation 1462 'load' 'tmp_10_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_11_V_5_load = load i16* %tmp_11_V_5" [./layer.h:532]   --->   Operation 1463 'load' 'tmp_11_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1464 [1/1] (0.00ns)   --->   "%tmp_12_V_5_load = load i16* %tmp_12_V_5" [./layer.h:532]   --->   Operation 1464 'load' 'tmp_12_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_13_V_5_load = load i16* %tmp_13_V_5" [./layer.h:532]   --->   Operation 1465 'load' 'tmp_13_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_14_V_5_load = load i16* %tmp_14_V_5" [./layer.h:532]   --->   Operation 1466 'load' 'tmp_14_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_15_V_5_load = load i16* %tmp_15_V_5" [./layer.h:532]   --->   Operation 1467 'load' 'tmp_15_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_16_V_5_load = load i16* %tmp_16_V_5" [./layer.h:532]   --->   Operation 1468 'load' 'tmp_16_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_17_V_5_load = load i16* %tmp_17_V_5" [./layer.h:532]   --->   Operation 1469 'load' 'tmp_17_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_18_V_5_load = load i16* %tmp_18_V_5" [./layer.h:532]   --->   Operation 1470 'load' 'tmp_18_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_19_V_5_load = load i16* %tmp_19_V_5" [./layer.h:532]   --->   Operation 1471 'load' 'tmp_19_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_20_V_5_load = load i16* %tmp_20_V_5" [./layer.h:532]   --->   Operation 1472 'load' 'tmp_20_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_21_V_5_load = load i16* %tmp_21_V_5" [./layer.h:532]   --->   Operation 1473 'load' 'tmp_21_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_22_V_5_load = load i16* %tmp_22_V_5" [./layer.h:532]   --->   Operation 1474 'load' 'tmp_22_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_23_V_5_load = load i16* %tmp_23_V_5" [./layer.h:532]   --->   Operation 1475 'load' 'tmp_23_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_24_V_5_load = load i16* %tmp_24_V_5" [./layer.h:532]   --->   Operation 1476 'load' 'tmp_24_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_25_V_5_load = load i16* %tmp_25_V_5" [./layer.h:532]   --->   Operation 1477 'load' 'tmp_25_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_26_V_5_load = load i16* %tmp_26_V_5" [./layer.h:532]   --->   Operation 1478 'load' 'tmp_26_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_27_V_5_load = load i16* %tmp_27_V_5" [./layer.h:532]   --->   Operation 1479 'load' 'tmp_27_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_28_V_5_load = load i16* %tmp_28_V_5" [./layer.h:532]   --->   Operation 1480 'load' 'tmp_28_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_29_V_5_load = load i16* %tmp_29_V_5" [./layer.h:532]   --->   Operation 1481 'load' 'tmp_29_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_30_V_5_load = load i16* %tmp_30_V_5" [./layer.h:532]   --->   Operation 1482 'load' 'tmp_30_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_31_V_5_load = load i16* %tmp_31_V_5" [./layer.h:532]   --->   Operation 1483 'load' 'tmp_31_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i6 %select_ln514 to i10" [./layer.h:532]   --->   Operation 1484 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1485 [1/1] (0.93ns)   --->   "%add_ln203 = add i10 %zext_ln203_1, %mul_ln203" [./layer.h:532]   --->   Operation 1485 'add' 'add_ln203' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1486 [1/1] (0.00ns)   --->   "%shl_ln = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_0_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1486 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i23 %shl_ln to i24" [./layer.h:532]   --->   Operation 1487 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_2377 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_0_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1488 'bitselect' 'tmp_2377' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1489 [1/1] (1.09ns)   --->   "%sub_ln1148 = sub i24 0, %sext_ln1148" [./layer.h:532]   --->   Operation 1489 'sub' 'sub_ln1148' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_322 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1490 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln1148_32 = zext i15 %tmp_322 to i16" [./layer.h:532]   --->   Operation 1491 'zext' 'zext_ln1148_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1492 [1/1] (1.00ns)   --->   "%sub_ln1148_1 = sub i16 0, %zext_ln1148_32" [./layer.h:532]   --->   Operation 1492 'sub' 'sub_ln1148_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1493 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_0_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1493 'partselect' 'trunc_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i14 %trunc_ln1148_1 to i15" [./layer.h:532]   --->   Operation 1494 'sext' 'sext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i15 %sext_ln1148_1 to i16" [./layer.h:532]   --->   Operation 1495 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1496 [1/1] (0.42ns)   --->   "%select_ln1148 = select i1 %tmp_2377, i16 %sub_ln1148_1, i16 %zext_ln1148" [./layer.h:532]   --->   Operation 1496 'select' 'select_ln1148' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_2378 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148, i32 15)" [./layer.h:532]   --->   Operation 1497 'bitselect' 'tmp_2378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_2379 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148, i32 10)" [./layer.h:532]   --->   Operation 1498 'bitselect' 'tmp_2379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1499 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1500 [1/1] (0.87ns)   --->   "%icmp_ln785 = icmp ne i5 %tmp_s, 0" [./layer.h:532]   --->   Operation 1500 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1501 [1/1] (0.87ns)   --->   "%icmp_ln786 = icmp ne i5 %tmp_s, -1" [./layer.h:532]   --->   Operation 1501 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1502 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_1_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1502 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln1148_2 = sext i23 %shl_ln728_s to i24" [./layer.h:532]   --->   Operation 1503 'sext' 'sext_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_2380 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_1_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1504 'bitselect' 'tmp_2380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1505 [1/1] (1.09ns)   --->   "%sub_ln1148_2 = sub i24 0, %sext_ln1148_2" [./layer.h:532]   --->   Operation 1505 'sub' 'sub_ln1148_2' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_323 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_2, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1506 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln1148_33 = zext i15 %tmp_323 to i16" [./layer.h:532]   --->   Operation 1507 'zext' 'zext_ln1148_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1508 [1/1] (1.00ns)   --->   "%sub_ln1148_3 = sub i16 0, %zext_ln1148_33" [./layer.h:532]   --->   Operation 1508 'sub' 'sub_ln1148_3' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1509 [1/1] (0.00ns)   --->   "%trunc_ln1148_3 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_1_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1509 'partselect' 'trunc_ln1148_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln1148_3 = sext i14 %trunc_ln1148_3 to i15" [./layer.h:532]   --->   Operation 1510 'sext' 'sext_ln1148_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i15 %sext_ln1148_3 to i16" [./layer.h:532]   --->   Operation 1511 'zext' 'zext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1512 [1/1] (0.42ns)   --->   "%select_ln1148_1 = select i1 %tmp_2380, i16 %sub_ln1148_3, i16 %zext_ln1148_1" [./layer.h:532]   --->   Operation 1512 'select' 'select_ln1148_1' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_2381 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_1, i32 15)" [./layer.h:532]   --->   Operation 1513 'bitselect' 'tmp_2381' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_2382 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_1, i32 10)" [./layer.h:532]   --->   Operation 1514 'bitselect' 'tmp_2382' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_324 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_1, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1515 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1516 [1/1] (0.87ns)   --->   "%icmp_ln785_1 = icmp ne i5 %tmp_324, 0" [./layer.h:532]   --->   Operation 1516 'icmp' 'icmp_ln785_1' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1517 [1/1] (0.87ns)   --->   "%icmp_ln786_1 = icmp ne i5 %tmp_324, -1" [./layer.h:532]   --->   Operation 1517 'icmp' 'icmp_ln786_1' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1518 [1/1] (0.00ns)   --->   "%shl_ln728_191 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_2_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1518 'bitconcatenate' 'shl_ln728_191' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln1148_4 = sext i23 %shl_ln728_191 to i24" [./layer.h:532]   --->   Operation 1519 'sext' 'sext_ln1148_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_2383 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_2_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1520 'bitselect' 'tmp_2383' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1521 [1/1] (1.09ns)   --->   "%sub_ln1148_4 = sub i24 0, %sext_ln1148_4" [./layer.h:532]   --->   Operation 1521 'sub' 'sub_ln1148_4' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_325 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_4, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1522 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln1148_34 = zext i15 %tmp_325 to i16" [./layer.h:532]   --->   Operation 1523 'zext' 'zext_ln1148_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1524 [1/1] (1.00ns)   --->   "%sub_ln1148_5 = sub i16 0, %zext_ln1148_34" [./layer.h:532]   --->   Operation 1524 'sub' 'sub_ln1148_5' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1525 [1/1] (0.00ns)   --->   "%trunc_ln1148_5 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_2_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1525 'partselect' 'trunc_ln1148_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln1148_5 = sext i14 %trunc_ln1148_5 to i15" [./layer.h:532]   --->   Operation 1526 'sext' 'sext_ln1148_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln1148_2 = zext i15 %sext_ln1148_5 to i16" [./layer.h:532]   --->   Operation 1527 'zext' 'zext_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1528 [1/1] (0.42ns)   --->   "%select_ln1148_2 = select i1 %tmp_2383, i16 %sub_ln1148_5, i16 %zext_ln1148_2" [./layer.h:532]   --->   Operation 1528 'select' 'select_ln1148_2' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_2384 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_2, i32 15)" [./layer.h:532]   --->   Operation 1529 'bitselect' 'tmp_2384' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_2385 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_2, i32 10)" [./layer.h:532]   --->   Operation 1530 'bitselect' 'tmp_2385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_326 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_2, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1531 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1532 [1/1] (0.87ns)   --->   "%icmp_ln785_2 = icmp ne i5 %tmp_326, 0" [./layer.h:532]   --->   Operation 1532 'icmp' 'icmp_ln785_2' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1533 [1/1] (0.87ns)   --->   "%icmp_ln786_2 = icmp ne i5 %tmp_326, -1" [./layer.h:532]   --->   Operation 1533 'icmp' 'icmp_ln786_2' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1534 [1/1] (0.00ns)   --->   "%shl_ln728_192 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_3_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1534 'bitconcatenate' 'shl_ln728_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln1148_6 = sext i23 %shl_ln728_192 to i24" [./layer.h:532]   --->   Operation 1535 'sext' 'sext_ln1148_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_2386 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_3_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1536 'bitselect' 'tmp_2386' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1537 [1/1] (1.09ns)   --->   "%sub_ln1148_6 = sub i24 0, %sext_ln1148_6" [./layer.h:532]   --->   Operation 1537 'sub' 'sub_ln1148_6' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1538 [1/1] (0.00ns)   --->   "%tmp_327 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_6, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1538 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln1148_35 = zext i15 %tmp_327 to i16" [./layer.h:532]   --->   Operation 1539 'zext' 'zext_ln1148_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1540 [1/1] (1.00ns)   --->   "%sub_ln1148_7 = sub i16 0, %zext_ln1148_35" [./layer.h:532]   --->   Operation 1540 'sub' 'sub_ln1148_7' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln1148_7 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_3_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1541 'partselect' 'trunc_ln1148_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln1148_7 = sext i14 %trunc_ln1148_7 to i15" [./layer.h:532]   --->   Operation 1542 'sext' 'sext_ln1148_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln1148_3 = zext i15 %sext_ln1148_7 to i16" [./layer.h:532]   --->   Operation 1543 'zext' 'zext_ln1148_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1544 [1/1] (0.42ns)   --->   "%select_ln1148_3 = select i1 %tmp_2386, i16 %sub_ln1148_7, i16 %zext_ln1148_3" [./layer.h:532]   --->   Operation 1544 'select' 'select_ln1148_3' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_2387 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_3, i32 15)" [./layer.h:532]   --->   Operation 1545 'bitselect' 'tmp_2387' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_2388 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_3, i32 10)" [./layer.h:532]   --->   Operation 1546 'bitselect' 'tmp_2388' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_328 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_3, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1547 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1548 [1/1] (0.87ns)   --->   "%icmp_ln785_3 = icmp ne i5 %tmp_328, 0" [./layer.h:532]   --->   Operation 1548 'icmp' 'icmp_ln785_3' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1549 [1/1] (0.87ns)   --->   "%icmp_ln786_3 = icmp ne i5 %tmp_328, -1" [./layer.h:532]   --->   Operation 1549 'icmp' 'icmp_ln786_3' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1550 [1/1] (0.00ns)   --->   "%shl_ln728_193 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_4_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1550 'bitconcatenate' 'shl_ln728_193' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1148_8 = sext i23 %shl_ln728_193 to i24" [./layer.h:532]   --->   Operation 1551 'sext' 'sext_ln1148_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_2389 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_4_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1552 'bitselect' 'tmp_2389' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1553 [1/1] (1.09ns)   --->   "%sub_ln1148_8 = sub i24 0, %sext_ln1148_8" [./layer.h:532]   --->   Operation 1553 'sub' 'sub_ln1148_8' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_329 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_8, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1554 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln1148_36 = zext i15 %tmp_329 to i16" [./layer.h:532]   --->   Operation 1555 'zext' 'zext_ln1148_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1556 [1/1] (1.00ns)   --->   "%sub_ln1148_9 = sub i16 0, %zext_ln1148_36" [./layer.h:532]   --->   Operation 1556 'sub' 'sub_ln1148_9' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1557 [1/1] (0.00ns)   --->   "%trunc_ln1148_9 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_4_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1557 'partselect' 'trunc_ln1148_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln1148_9 = sext i14 %trunc_ln1148_9 to i15" [./layer.h:532]   --->   Operation 1558 'sext' 'sext_ln1148_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln1148_4 = zext i15 %sext_ln1148_9 to i16" [./layer.h:532]   --->   Operation 1559 'zext' 'zext_ln1148_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1560 [1/1] (0.42ns)   --->   "%select_ln1148_4 = select i1 %tmp_2389, i16 %sub_ln1148_9, i16 %zext_ln1148_4" [./layer.h:532]   --->   Operation 1560 'select' 'select_ln1148_4' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_2390 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_4, i32 15)" [./layer.h:532]   --->   Operation 1561 'bitselect' 'tmp_2390' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_2391 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_4, i32 10)" [./layer.h:532]   --->   Operation 1562 'bitselect' 'tmp_2391' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_330 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_4, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1563 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1564 [1/1] (0.87ns)   --->   "%icmp_ln785_4 = icmp ne i5 %tmp_330, 0" [./layer.h:532]   --->   Operation 1564 'icmp' 'icmp_ln785_4' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1565 [1/1] (0.87ns)   --->   "%icmp_ln786_4 = icmp ne i5 %tmp_330, -1" [./layer.h:532]   --->   Operation 1565 'icmp' 'icmp_ln786_4' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1566 [1/1] (0.00ns)   --->   "%shl_ln728_194 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_5_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1566 'bitconcatenate' 'shl_ln728_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln1148_10 = sext i23 %shl_ln728_194 to i24" [./layer.h:532]   --->   Operation 1567 'sext' 'sext_ln1148_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_2392 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_5_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1568 'bitselect' 'tmp_2392' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1569 [1/1] (1.09ns)   --->   "%sub_ln1148_10 = sub i24 0, %sext_ln1148_10" [./layer.h:532]   --->   Operation 1569 'sub' 'sub_ln1148_10' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_331 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_10, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1570 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln1148_37 = zext i15 %tmp_331 to i16" [./layer.h:532]   --->   Operation 1571 'zext' 'zext_ln1148_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1572 [1/1] (1.00ns)   --->   "%sub_ln1148_11 = sub i16 0, %zext_ln1148_37" [./layer.h:532]   --->   Operation 1572 'sub' 'sub_ln1148_11' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln1148_s = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_5_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1573 'partselect' 'trunc_ln1148_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln1148_11 = sext i14 %trunc_ln1148_s to i15" [./layer.h:532]   --->   Operation 1574 'sext' 'sext_ln1148_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln1148_5 = zext i15 %sext_ln1148_11 to i16" [./layer.h:532]   --->   Operation 1575 'zext' 'zext_ln1148_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1576 [1/1] (0.42ns)   --->   "%select_ln1148_5 = select i1 %tmp_2392, i16 %sub_ln1148_11, i16 %zext_ln1148_5" [./layer.h:532]   --->   Operation 1576 'select' 'select_ln1148_5' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_2393 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_5, i32 15)" [./layer.h:532]   --->   Operation 1577 'bitselect' 'tmp_2393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_2394 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_5, i32 10)" [./layer.h:532]   --->   Operation 1578 'bitselect' 'tmp_2394' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_332 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_5, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1579 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1580 [1/1] (0.87ns)   --->   "%icmp_ln785_5 = icmp ne i5 %tmp_332, 0" [./layer.h:532]   --->   Operation 1580 'icmp' 'icmp_ln785_5' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1581 [1/1] (0.87ns)   --->   "%icmp_ln786_5 = icmp ne i5 %tmp_332, -1" [./layer.h:532]   --->   Operation 1581 'icmp' 'icmp_ln786_5' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1582 [1/1] (0.00ns)   --->   "%shl_ln728_195 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_6_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1582 'bitconcatenate' 'shl_ln728_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln1148_12 = sext i23 %shl_ln728_195 to i24" [./layer.h:532]   --->   Operation 1583 'sext' 'sext_ln1148_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_2395 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_6_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1584 'bitselect' 'tmp_2395' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1585 [1/1] (1.09ns)   --->   "%sub_ln1148_12 = sub i24 0, %sext_ln1148_12" [./layer.h:532]   --->   Operation 1585 'sub' 'sub_ln1148_12' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_333 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_12, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1586 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln1148_38 = zext i15 %tmp_333 to i16" [./layer.h:532]   --->   Operation 1587 'zext' 'zext_ln1148_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1588 [1/1] (1.00ns)   --->   "%sub_ln1148_13 = sub i16 0, %zext_ln1148_38" [./layer.h:532]   --->   Operation 1588 'sub' 'sub_ln1148_13' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln1148_2 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_6_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1589 'partselect' 'trunc_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1590 [1/1] (0.00ns)   --->   "%sext_ln1148_13 = sext i14 %trunc_ln1148_2 to i15" [./layer.h:532]   --->   Operation 1590 'sext' 'sext_ln1148_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln1148_6 = zext i15 %sext_ln1148_13 to i16" [./layer.h:532]   --->   Operation 1591 'zext' 'zext_ln1148_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1592 [1/1] (0.42ns)   --->   "%select_ln1148_6 = select i1 %tmp_2395, i16 %sub_ln1148_13, i16 %zext_ln1148_6" [./layer.h:532]   --->   Operation 1592 'select' 'select_ln1148_6' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_2396 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_6, i32 15)" [./layer.h:532]   --->   Operation 1593 'bitselect' 'tmp_2396' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_2397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_6, i32 10)" [./layer.h:532]   --->   Operation 1594 'bitselect' 'tmp_2397' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_334 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_6, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1595 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1596 [1/1] (0.87ns)   --->   "%icmp_ln785_6 = icmp ne i5 %tmp_334, 0" [./layer.h:532]   --->   Operation 1596 'icmp' 'icmp_ln785_6' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1597 [1/1] (0.87ns)   --->   "%icmp_ln786_6 = icmp ne i5 %tmp_334, -1" [./layer.h:532]   --->   Operation 1597 'icmp' 'icmp_ln786_6' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1598 [1/1] (0.00ns)   --->   "%shl_ln728_196 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_7_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1598 'bitconcatenate' 'shl_ln728_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln1148_14 = sext i23 %shl_ln728_196 to i24" [./layer.h:532]   --->   Operation 1599 'sext' 'sext_ln1148_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_2398 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_7_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1600 'bitselect' 'tmp_2398' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1601 [1/1] (1.09ns)   --->   "%sub_ln1148_14 = sub i24 0, %sext_ln1148_14" [./layer.h:532]   --->   Operation 1601 'sub' 'sub_ln1148_14' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_335 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_14, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1602 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln1148_39 = zext i15 %tmp_335 to i16" [./layer.h:532]   --->   Operation 1603 'zext' 'zext_ln1148_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1604 [1/1] (1.00ns)   --->   "%sub_ln1148_15 = sub i16 0, %zext_ln1148_39" [./layer.h:532]   --->   Operation 1604 'sub' 'sub_ln1148_15' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1605 [1/1] (0.00ns)   --->   "%trunc_ln1148_4 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_7_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1605 'partselect' 'trunc_ln1148_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln1148_15 = sext i14 %trunc_ln1148_4 to i15" [./layer.h:532]   --->   Operation 1606 'sext' 'sext_ln1148_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln1148_7 = zext i15 %sext_ln1148_15 to i16" [./layer.h:532]   --->   Operation 1607 'zext' 'zext_ln1148_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1608 [1/1] (0.42ns)   --->   "%select_ln1148_7 = select i1 %tmp_2398, i16 %sub_ln1148_15, i16 %zext_ln1148_7" [./layer.h:532]   --->   Operation 1608 'select' 'select_ln1148_7' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_2399 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_7, i32 15)" [./layer.h:532]   --->   Operation 1609 'bitselect' 'tmp_2399' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_2400 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_7, i32 10)" [./layer.h:532]   --->   Operation 1610 'bitselect' 'tmp_2400' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_336 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_7, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1611 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1612 [1/1] (0.87ns)   --->   "%icmp_ln785_7 = icmp ne i5 %tmp_336, 0" [./layer.h:532]   --->   Operation 1612 'icmp' 'icmp_ln785_7' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1613 [1/1] (0.87ns)   --->   "%icmp_ln786_7 = icmp ne i5 %tmp_336, -1" [./layer.h:532]   --->   Operation 1613 'icmp' 'icmp_ln786_7' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1614 [1/1] (0.00ns)   --->   "%shl_ln728_197 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_8_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1614 'bitconcatenate' 'shl_ln728_197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln1148_16 = sext i23 %shl_ln728_197 to i24" [./layer.h:532]   --->   Operation 1615 'sext' 'sext_ln1148_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_2401 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_8_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1616 'bitselect' 'tmp_2401' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1617 [1/1] (1.09ns)   --->   "%sub_ln1148_16 = sub i24 0, %sext_ln1148_16" [./layer.h:532]   --->   Operation 1617 'sub' 'sub_ln1148_16' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp_337 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_16, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1618 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln1148_40 = zext i15 %tmp_337 to i16" [./layer.h:532]   --->   Operation 1619 'zext' 'zext_ln1148_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1620 [1/1] (1.00ns)   --->   "%sub_ln1148_17 = sub i16 0, %zext_ln1148_40" [./layer.h:532]   --->   Operation 1620 'sub' 'sub_ln1148_17' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln1148_6 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_8_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1621 'partselect' 'trunc_ln1148_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln1148_17 = sext i14 %trunc_ln1148_6 to i15" [./layer.h:532]   --->   Operation 1622 'sext' 'sext_ln1148_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln1148_8 = zext i15 %sext_ln1148_17 to i16" [./layer.h:532]   --->   Operation 1623 'zext' 'zext_ln1148_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1624 [1/1] (0.42ns)   --->   "%select_ln1148_8 = select i1 %tmp_2401, i16 %sub_ln1148_17, i16 %zext_ln1148_8" [./layer.h:532]   --->   Operation 1624 'select' 'select_ln1148_8' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_2402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_8, i32 15)" [./layer.h:532]   --->   Operation 1625 'bitselect' 'tmp_2402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_2403 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_8, i32 10)" [./layer.h:532]   --->   Operation 1626 'bitselect' 'tmp_2403' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_338 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_8, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1627 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1628 [1/1] (0.87ns)   --->   "%icmp_ln785_8 = icmp ne i5 %tmp_338, 0" [./layer.h:532]   --->   Operation 1628 'icmp' 'icmp_ln785_8' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1629 [1/1] (0.87ns)   --->   "%icmp_ln786_8 = icmp ne i5 %tmp_338, -1" [./layer.h:532]   --->   Operation 1629 'icmp' 'icmp_ln786_8' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1630 [1/1] (0.00ns)   --->   "%shl_ln728_198 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_9_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1630 'bitconcatenate' 'shl_ln728_198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln1148_18 = sext i23 %shl_ln728_198 to i24" [./layer.h:532]   --->   Operation 1631 'sext' 'sext_ln1148_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp_2404 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_9_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1632 'bitselect' 'tmp_2404' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1633 [1/1] (1.09ns)   --->   "%sub_ln1148_18 = sub i24 0, %sext_ln1148_18" [./layer.h:532]   --->   Operation 1633 'sub' 'sub_ln1148_18' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_339 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_18, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1634 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln1148_41 = zext i15 %tmp_339 to i16" [./layer.h:532]   --->   Operation 1635 'zext' 'zext_ln1148_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1636 [1/1] (1.00ns)   --->   "%sub_ln1148_19 = sub i16 0, %zext_ln1148_41" [./layer.h:532]   --->   Operation 1636 'sub' 'sub_ln1148_19' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln1148_8 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_9_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1637 'partselect' 'trunc_ln1148_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln1148_19 = sext i14 %trunc_ln1148_8 to i15" [./layer.h:532]   --->   Operation 1638 'sext' 'sext_ln1148_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln1148_9 = zext i15 %sext_ln1148_19 to i16" [./layer.h:532]   --->   Operation 1639 'zext' 'zext_ln1148_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1640 [1/1] (0.42ns)   --->   "%select_ln1148_9 = select i1 %tmp_2404, i16 %sub_ln1148_19, i16 %zext_ln1148_9" [./layer.h:532]   --->   Operation 1640 'select' 'select_ln1148_9' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_2405 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_9, i32 15)" [./layer.h:532]   --->   Operation 1641 'bitselect' 'tmp_2405' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_2406 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_9, i32 10)" [./layer.h:532]   --->   Operation 1642 'bitselect' 'tmp_2406' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1643 [1/1] (0.00ns)   --->   "%tmp_340 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_9, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1643 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1644 [1/1] (0.87ns)   --->   "%icmp_ln785_9 = icmp ne i5 %tmp_340, 0" [./layer.h:532]   --->   Operation 1644 'icmp' 'icmp_ln785_9' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1645 [1/1] (0.87ns)   --->   "%icmp_ln786_9 = icmp ne i5 %tmp_340, -1" [./layer.h:532]   --->   Operation 1645 'icmp' 'icmp_ln786_9' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1646 [1/1] (0.00ns)   --->   "%shl_ln728_199 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_10_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1646 'bitconcatenate' 'shl_ln728_199' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln1148_20 = sext i23 %shl_ln728_199 to i24" [./layer.h:532]   --->   Operation 1647 'sext' 'sext_ln1148_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_2407 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_10_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1648 'bitselect' 'tmp_2407' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1649 [1/1] (1.09ns)   --->   "%sub_ln1148_20 = sub i24 0, %sext_ln1148_20" [./layer.h:532]   --->   Operation 1649 'sub' 'sub_ln1148_20' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_341 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_20, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1650 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln1148_42 = zext i15 %tmp_341 to i16" [./layer.h:532]   --->   Operation 1651 'zext' 'zext_ln1148_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1652 [1/1] (1.00ns)   --->   "%sub_ln1148_21 = sub i16 0, %zext_ln1148_42" [./layer.h:532]   --->   Operation 1652 'sub' 'sub_ln1148_21' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1653 [1/1] (0.00ns)   --->   "%trunc_ln1148_10 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_10_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1653 'partselect' 'trunc_ln1148_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln1148_21 = sext i14 %trunc_ln1148_10 to i15" [./layer.h:532]   --->   Operation 1654 'sext' 'sext_ln1148_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln1148_10 = zext i15 %sext_ln1148_21 to i16" [./layer.h:532]   --->   Operation 1655 'zext' 'zext_ln1148_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1656 [1/1] (0.42ns)   --->   "%select_ln1148_10 = select i1 %tmp_2407, i16 %sub_ln1148_21, i16 %zext_ln1148_10" [./layer.h:532]   --->   Operation 1656 'select' 'select_ln1148_10' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_2408 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_10, i32 15)" [./layer.h:532]   --->   Operation 1657 'bitselect' 'tmp_2408' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_2409 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_10, i32 10)" [./layer.h:532]   --->   Operation 1658 'bitselect' 'tmp_2409' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1659 [1/1] (0.00ns)   --->   "%tmp_342 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_10, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1659 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1660 [1/1] (0.87ns)   --->   "%icmp_ln785_10 = icmp ne i5 %tmp_342, 0" [./layer.h:532]   --->   Operation 1660 'icmp' 'icmp_ln785_10' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1661 [1/1] (0.87ns)   --->   "%icmp_ln786_10 = icmp ne i5 %tmp_342, -1" [./layer.h:532]   --->   Operation 1661 'icmp' 'icmp_ln786_10' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1662 [1/1] (0.00ns)   --->   "%shl_ln728_200 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_11_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1662 'bitconcatenate' 'shl_ln728_200' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln1148_22 = sext i23 %shl_ln728_200 to i24" [./layer.h:532]   --->   Operation 1663 'sext' 'sext_ln1148_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_2410 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_11_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1664 'bitselect' 'tmp_2410' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1665 [1/1] (1.09ns)   --->   "%sub_ln1148_22 = sub i24 0, %sext_ln1148_22" [./layer.h:532]   --->   Operation 1665 'sub' 'sub_ln1148_22' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_343 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_22, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1666 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln1148_43 = zext i15 %tmp_343 to i16" [./layer.h:532]   --->   Operation 1667 'zext' 'zext_ln1148_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1668 [1/1] (1.00ns)   --->   "%sub_ln1148_23 = sub i16 0, %zext_ln1148_43" [./layer.h:532]   --->   Operation 1668 'sub' 'sub_ln1148_23' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1669 [1/1] (0.00ns)   --->   "%trunc_ln1148_11 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_11_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1669 'partselect' 'trunc_ln1148_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln1148_23 = sext i14 %trunc_ln1148_11 to i15" [./layer.h:532]   --->   Operation 1670 'sext' 'sext_ln1148_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln1148_11 = zext i15 %sext_ln1148_23 to i16" [./layer.h:532]   --->   Operation 1671 'zext' 'zext_ln1148_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1672 [1/1] (0.42ns)   --->   "%select_ln1148_11 = select i1 %tmp_2410, i16 %sub_ln1148_23, i16 %zext_ln1148_11" [./layer.h:532]   --->   Operation 1672 'select' 'select_ln1148_11' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_2411 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_11, i32 15)" [./layer.h:532]   --->   Operation 1673 'bitselect' 'tmp_2411' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_2412 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_11, i32 10)" [./layer.h:532]   --->   Operation 1674 'bitselect' 'tmp_2412' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_344 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_11, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1675 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1676 [1/1] (0.87ns)   --->   "%icmp_ln785_11 = icmp ne i5 %tmp_344, 0" [./layer.h:532]   --->   Operation 1676 'icmp' 'icmp_ln785_11' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1677 [1/1] (0.87ns)   --->   "%icmp_ln786_11 = icmp ne i5 %tmp_344, -1" [./layer.h:532]   --->   Operation 1677 'icmp' 'icmp_ln786_11' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1678 [1/1] (0.00ns)   --->   "%shl_ln728_201 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_12_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1678 'bitconcatenate' 'shl_ln728_201' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln1148_24 = sext i23 %shl_ln728_201 to i24" [./layer.h:532]   --->   Operation 1679 'sext' 'sext_ln1148_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1680 [1/1] (0.00ns)   --->   "%tmp_2413 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_12_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1680 'bitselect' 'tmp_2413' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1681 [1/1] (1.09ns)   --->   "%sub_ln1148_24 = sub i24 0, %sext_ln1148_24" [./layer.h:532]   --->   Operation 1681 'sub' 'sub_ln1148_24' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1682 [1/1] (0.00ns)   --->   "%tmp_345 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_24, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1682 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln1148_44 = zext i15 %tmp_345 to i16" [./layer.h:532]   --->   Operation 1683 'zext' 'zext_ln1148_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1684 [1/1] (1.00ns)   --->   "%sub_ln1148_25 = sub i16 0, %zext_ln1148_44" [./layer.h:532]   --->   Operation 1684 'sub' 'sub_ln1148_25' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1685 [1/1] (0.00ns)   --->   "%trunc_ln1148_12 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_12_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1685 'partselect' 'trunc_ln1148_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln1148_25 = sext i14 %trunc_ln1148_12 to i15" [./layer.h:532]   --->   Operation 1686 'sext' 'sext_ln1148_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln1148_12 = zext i15 %sext_ln1148_25 to i16" [./layer.h:532]   --->   Operation 1687 'zext' 'zext_ln1148_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1688 [1/1] (0.42ns)   --->   "%select_ln1148_12 = select i1 %tmp_2413, i16 %sub_ln1148_25, i16 %zext_ln1148_12" [./layer.h:532]   --->   Operation 1688 'select' 'select_ln1148_12' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_2414 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_12, i32 15)" [./layer.h:532]   --->   Operation 1689 'bitselect' 'tmp_2414' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_2415 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_12, i32 10)" [./layer.h:532]   --->   Operation 1690 'bitselect' 'tmp_2415' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1691 [1/1] (0.00ns)   --->   "%tmp_346 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_12, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1691 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1692 [1/1] (0.87ns)   --->   "%icmp_ln785_12 = icmp ne i5 %tmp_346, 0" [./layer.h:532]   --->   Operation 1692 'icmp' 'icmp_ln785_12' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1693 [1/1] (0.87ns)   --->   "%icmp_ln786_12 = icmp ne i5 %tmp_346, -1" [./layer.h:532]   --->   Operation 1693 'icmp' 'icmp_ln786_12' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1694 [1/1] (0.00ns)   --->   "%shl_ln728_202 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_13_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1694 'bitconcatenate' 'shl_ln728_202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1148_26 = sext i23 %shl_ln728_202 to i24" [./layer.h:532]   --->   Operation 1695 'sext' 'sext_ln1148_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_2416 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_13_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1696 'bitselect' 'tmp_2416' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1697 [1/1] (1.09ns)   --->   "%sub_ln1148_26 = sub i24 0, %sext_ln1148_26" [./layer.h:532]   --->   Operation 1697 'sub' 'sub_ln1148_26' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_347 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_26, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1698 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln1148_45 = zext i15 %tmp_347 to i16" [./layer.h:532]   --->   Operation 1699 'zext' 'zext_ln1148_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1700 [1/1] (1.00ns)   --->   "%sub_ln1148_27 = sub i16 0, %zext_ln1148_45" [./layer.h:532]   --->   Operation 1700 'sub' 'sub_ln1148_27' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1701 [1/1] (0.00ns)   --->   "%trunc_ln1148_13 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_13_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1701 'partselect' 'trunc_ln1148_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln1148_27 = sext i14 %trunc_ln1148_13 to i15" [./layer.h:532]   --->   Operation 1702 'sext' 'sext_ln1148_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln1148_13 = zext i15 %sext_ln1148_27 to i16" [./layer.h:532]   --->   Operation 1703 'zext' 'zext_ln1148_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1704 [1/1] (0.42ns)   --->   "%select_ln1148_13 = select i1 %tmp_2416, i16 %sub_ln1148_27, i16 %zext_ln1148_13" [./layer.h:532]   --->   Operation 1704 'select' 'select_ln1148_13' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_2417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_13, i32 15)" [./layer.h:532]   --->   Operation 1705 'bitselect' 'tmp_2417' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp_2418 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_13, i32 10)" [./layer.h:532]   --->   Operation 1706 'bitselect' 'tmp_2418' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_348 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_13, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1707 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1708 [1/1] (0.87ns)   --->   "%icmp_ln785_13 = icmp ne i5 %tmp_348, 0" [./layer.h:532]   --->   Operation 1708 'icmp' 'icmp_ln785_13' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1709 [1/1] (0.87ns)   --->   "%icmp_ln786_13 = icmp ne i5 %tmp_348, -1" [./layer.h:532]   --->   Operation 1709 'icmp' 'icmp_ln786_13' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1710 [1/1] (0.00ns)   --->   "%shl_ln728_203 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_14_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1710 'bitconcatenate' 'shl_ln728_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln1148_28 = sext i23 %shl_ln728_203 to i24" [./layer.h:532]   --->   Operation 1711 'sext' 'sext_ln1148_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1712 [1/1] (0.00ns)   --->   "%tmp_2419 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_14_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1712 'bitselect' 'tmp_2419' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1713 [1/1] (1.09ns)   --->   "%sub_ln1148_28 = sub i24 0, %sext_ln1148_28" [./layer.h:532]   --->   Operation 1713 'sub' 'sub_ln1148_28' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_349 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_28, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1714 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln1148_46 = zext i15 %tmp_349 to i16" [./layer.h:532]   --->   Operation 1715 'zext' 'zext_ln1148_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1716 [1/1] (1.00ns)   --->   "%sub_ln1148_29 = sub i16 0, %zext_ln1148_46" [./layer.h:532]   --->   Operation 1716 'sub' 'sub_ln1148_29' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1717 [1/1] (0.00ns)   --->   "%trunc_ln1148_14 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_14_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1717 'partselect' 'trunc_ln1148_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln1148_29 = sext i14 %trunc_ln1148_14 to i15" [./layer.h:532]   --->   Operation 1718 'sext' 'sext_ln1148_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln1148_14 = zext i15 %sext_ln1148_29 to i16" [./layer.h:532]   --->   Operation 1719 'zext' 'zext_ln1148_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1720 [1/1] (0.42ns)   --->   "%select_ln1148_14 = select i1 %tmp_2419, i16 %sub_ln1148_29, i16 %zext_ln1148_14" [./layer.h:532]   --->   Operation 1720 'select' 'select_ln1148_14' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1721 [1/1] (0.00ns)   --->   "%tmp_2420 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_14, i32 15)" [./layer.h:532]   --->   Operation 1721 'bitselect' 'tmp_2420' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_2421 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_14, i32 10)" [./layer.h:532]   --->   Operation 1722 'bitselect' 'tmp_2421' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_350 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_14, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1723 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1724 [1/1] (0.87ns)   --->   "%icmp_ln785_14 = icmp ne i5 %tmp_350, 0" [./layer.h:532]   --->   Operation 1724 'icmp' 'icmp_ln785_14' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1725 [1/1] (0.87ns)   --->   "%icmp_ln786_14 = icmp ne i5 %tmp_350, -1" [./layer.h:532]   --->   Operation 1725 'icmp' 'icmp_ln786_14' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1726 [1/1] (0.00ns)   --->   "%shl_ln728_204 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_15_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1726 'bitconcatenate' 'shl_ln728_204' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln1148_30 = sext i23 %shl_ln728_204 to i24" [./layer.h:532]   --->   Operation 1727 'sext' 'sext_ln1148_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp_2422 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_15_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1728 'bitselect' 'tmp_2422' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1729 [1/1] (1.09ns)   --->   "%sub_ln1148_30 = sub i24 0, %sext_ln1148_30" [./layer.h:532]   --->   Operation 1729 'sub' 'sub_ln1148_30' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1730 [1/1] (0.00ns)   --->   "%tmp_351 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_30, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1730 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln1148_47 = zext i15 %tmp_351 to i16" [./layer.h:532]   --->   Operation 1731 'zext' 'zext_ln1148_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1732 [1/1] (1.00ns)   --->   "%sub_ln1148_31 = sub i16 0, %zext_ln1148_47" [./layer.h:532]   --->   Operation 1732 'sub' 'sub_ln1148_31' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln1148_15 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_15_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1733 'partselect' 'trunc_ln1148_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln1148_31 = sext i14 %trunc_ln1148_15 to i15" [./layer.h:532]   --->   Operation 1734 'sext' 'sext_ln1148_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln1148_15 = zext i15 %sext_ln1148_31 to i16" [./layer.h:532]   --->   Operation 1735 'zext' 'zext_ln1148_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1736 [1/1] (0.42ns)   --->   "%select_ln1148_15 = select i1 %tmp_2422, i16 %sub_ln1148_31, i16 %zext_ln1148_15" [./layer.h:532]   --->   Operation 1736 'select' 'select_ln1148_15' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_2423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_15, i32 15)" [./layer.h:532]   --->   Operation 1737 'bitselect' 'tmp_2423' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1738 [1/1] (0.00ns)   --->   "%tmp_2424 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_15, i32 10)" [./layer.h:532]   --->   Operation 1738 'bitselect' 'tmp_2424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_352 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_15, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1739 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1740 [1/1] (0.87ns)   --->   "%icmp_ln785_15 = icmp ne i5 %tmp_352, 0" [./layer.h:532]   --->   Operation 1740 'icmp' 'icmp_ln785_15' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1741 [1/1] (0.87ns)   --->   "%icmp_ln786_15 = icmp ne i5 %tmp_352, -1" [./layer.h:532]   --->   Operation 1741 'icmp' 'icmp_ln786_15' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1742 [1/1] (0.00ns)   --->   "%shl_ln728_205 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_16_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1742 'bitconcatenate' 'shl_ln728_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln1148_32 = sext i23 %shl_ln728_205 to i24" [./layer.h:532]   --->   Operation 1743 'sext' 'sext_ln1148_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_2425 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_16_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1744 'bitselect' 'tmp_2425' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1745 [1/1] (1.09ns)   --->   "%sub_ln1148_32 = sub i24 0, %sext_ln1148_32" [./layer.h:532]   --->   Operation 1745 'sub' 'sub_ln1148_32' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_353 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_32, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1746 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln1148_48 = zext i15 %tmp_353 to i16" [./layer.h:532]   --->   Operation 1747 'zext' 'zext_ln1148_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1748 [1/1] (1.00ns)   --->   "%sub_ln1148_33 = sub i16 0, %zext_ln1148_48" [./layer.h:532]   --->   Operation 1748 'sub' 'sub_ln1148_33' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln1148_16 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_16_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1749 'partselect' 'trunc_ln1148_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln1148_33 = sext i14 %trunc_ln1148_16 to i15" [./layer.h:532]   --->   Operation 1750 'sext' 'sext_ln1148_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1751 [1/1] (0.00ns)   --->   "%zext_ln1148_16 = zext i15 %sext_ln1148_33 to i16" [./layer.h:532]   --->   Operation 1751 'zext' 'zext_ln1148_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1752 [1/1] (0.42ns)   --->   "%select_ln1148_16 = select i1 %tmp_2425, i16 %sub_ln1148_33, i16 %zext_ln1148_16" [./layer.h:532]   --->   Operation 1752 'select' 'select_ln1148_16' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_2426 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_16, i32 15)" [./layer.h:532]   --->   Operation 1753 'bitselect' 'tmp_2426' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1754 [1/1] (0.00ns)   --->   "%tmp_2427 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_16, i32 10)" [./layer.h:532]   --->   Operation 1754 'bitselect' 'tmp_2427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1755 [1/1] (0.00ns)   --->   "%tmp_354 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_16, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1755 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1756 [1/1] (0.87ns)   --->   "%icmp_ln785_16 = icmp ne i5 %tmp_354, 0" [./layer.h:532]   --->   Operation 1756 'icmp' 'icmp_ln785_16' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1757 [1/1] (0.87ns)   --->   "%icmp_ln786_16 = icmp ne i5 %tmp_354, -1" [./layer.h:532]   --->   Operation 1757 'icmp' 'icmp_ln786_16' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1758 [1/1] (0.00ns)   --->   "%shl_ln728_206 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_17_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1758 'bitconcatenate' 'shl_ln728_206' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln1148_34 = sext i23 %shl_ln728_206 to i24" [./layer.h:532]   --->   Operation 1759 'sext' 'sext_ln1148_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_2428 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_17_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1760 'bitselect' 'tmp_2428' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1761 [1/1] (1.09ns)   --->   "%sub_ln1148_34 = sub i24 0, %sext_ln1148_34" [./layer.h:532]   --->   Operation 1761 'sub' 'sub_ln1148_34' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_355 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_34, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1762 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln1148_49 = zext i15 %tmp_355 to i16" [./layer.h:532]   --->   Operation 1763 'zext' 'zext_ln1148_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1764 [1/1] (1.00ns)   --->   "%sub_ln1148_35 = sub i16 0, %zext_ln1148_49" [./layer.h:532]   --->   Operation 1764 'sub' 'sub_ln1148_35' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln1148_17 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_17_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1765 'partselect' 'trunc_ln1148_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln1148_35 = sext i14 %trunc_ln1148_17 to i15" [./layer.h:532]   --->   Operation 1766 'sext' 'sext_ln1148_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1767 [1/1] (0.00ns)   --->   "%zext_ln1148_17 = zext i15 %sext_ln1148_35 to i16" [./layer.h:532]   --->   Operation 1767 'zext' 'zext_ln1148_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1768 [1/1] (0.42ns)   --->   "%select_ln1148_17 = select i1 %tmp_2428, i16 %sub_ln1148_35, i16 %zext_ln1148_17" [./layer.h:532]   --->   Operation 1768 'select' 'select_ln1148_17' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_2429 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_17, i32 15)" [./layer.h:532]   --->   Operation 1769 'bitselect' 'tmp_2429' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_2430 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_17, i32 10)" [./layer.h:532]   --->   Operation 1770 'bitselect' 'tmp_2430' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1771 [1/1] (0.00ns)   --->   "%tmp_356 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_17, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1771 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1772 [1/1] (0.87ns)   --->   "%icmp_ln785_17 = icmp ne i5 %tmp_356, 0" [./layer.h:532]   --->   Operation 1772 'icmp' 'icmp_ln785_17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1773 [1/1] (0.87ns)   --->   "%icmp_ln786_17 = icmp ne i5 %tmp_356, -1" [./layer.h:532]   --->   Operation 1773 'icmp' 'icmp_ln786_17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1774 [1/1] (0.00ns)   --->   "%shl_ln728_207 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_18_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1774 'bitconcatenate' 'shl_ln728_207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln1148_36 = sext i23 %shl_ln728_207 to i24" [./layer.h:532]   --->   Operation 1775 'sext' 'sext_ln1148_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_2431 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_18_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1776 'bitselect' 'tmp_2431' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1777 [1/1] (1.09ns)   --->   "%sub_ln1148_36 = sub i24 0, %sext_ln1148_36" [./layer.h:532]   --->   Operation 1777 'sub' 'sub_ln1148_36' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_357 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_36, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1778 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln1148_50 = zext i15 %tmp_357 to i16" [./layer.h:532]   --->   Operation 1779 'zext' 'zext_ln1148_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1780 [1/1] (1.00ns)   --->   "%sub_ln1148_37 = sub i16 0, %zext_ln1148_50" [./layer.h:532]   --->   Operation 1780 'sub' 'sub_ln1148_37' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln1148_18 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_18_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1781 'partselect' 'trunc_ln1148_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln1148_37 = sext i14 %trunc_ln1148_18 to i15" [./layer.h:532]   --->   Operation 1782 'sext' 'sext_ln1148_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln1148_18 = zext i15 %sext_ln1148_37 to i16" [./layer.h:532]   --->   Operation 1783 'zext' 'zext_ln1148_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1784 [1/1] (0.42ns)   --->   "%select_ln1148_18 = select i1 %tmp_2431, i16 %sub_ln1148_37, i16 %zext_ln1148_18" [./layer.h:532]   --->   Operation 1784 'select' 'select_ln1148_18' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1785 [1/1] (0.00ns)   --->   "%tmp_2432 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_18, i32 15)" [./layer.h:532]   --->   Operation 1785 'bitselect' 'tmp_2432' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_2433 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_18, i32 10)" [./layer.h:532]   --->   Operation 1786 'bitselect' 'tmp_2433' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_358 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_18, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1787 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1788 [1/1] (0.87ns)   --->   "%icmp_ln785_18 = icmp ne i5 %tmp_358, 0" [./layer.h:532]   --->   Operation 1788 'icmp' 'icmp_ln785_18' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1789 [1/1] (0.87ns)   --->   "%icmp_ln786_18 = icmp ne i5 %tmp_358, -1" [./layer.h:532]   --->   Operation 1789 'icmp' 'icmp_ln786_18' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1790 [1/1] (0.00ns)   --->   "%shl_ln728_208 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_19_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1790 'bitconcatenate' 'shl_ln728_208' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln1148_38 = sext i23 %shl_ln728_208 to i24" [./layer.h:532]   --->   Operation 1791 'sext' 'sext_ln1148_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_2434 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_19_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1792 'bitselect' 'tmp_2434' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1793 [1/1] (1.09ns)   --->   "%sub_ln1148_38 = sub i24 0, %sext_ln1148_38" [./layer.h:532]   --->   Operation 1793 'sub' 'sub_ln1148_38' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1794 [1/1] (0.00ns)   --->   "%tmp_359 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_38, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1794 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln1148_51 = zext i15 %tmp_359 to i16" [./layer.h:532]   --->   Operation 1795 'zext' 'zext_ln1148_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1796 [1/1] (1.00ns)   --->   "%sub_ln1148_39 = sub i16 0, %zext_ln1148_51" [./layer.h:532]   --->   Operation 1796 'sub' 'sub_ln1148_39' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1797 [1/1] (0.00ns)   --->   "%trunc_ln1148_19 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_19_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1797 'partselect' 'trunc_ln1148_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln1148_39 = sext i14 %trunc_ln1148_19 to i15" [./layer.h:532]   --->   Operation 1798 'sext' 'sext_ln1148_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1799 [1/1] (0.00ns)   --->   "%zext_ln1148_19 = zext i15 %sext_ln1148_39 to i16" [./layer.h:532]   --->   Operation 1799 'zext' 'zext_ln1148_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1800 [1/1] (0.42ns)   --->   "%select_ln1148_19 = select i1 %tmp_2434, i16 %sub_ln1148_39, i16 %zext_ln1148_19" [./layer.h:532]   --->   Operation 1800 'select' 'select_ln1148_19' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1801 [1/1] (0.00ns)   --->   "%tmp_2435 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_19, i32 15)" [./layer.h:532]   --->   Operation 1801 'bitselect' 'tmp_2435' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1802 [1/1] (0.00ns)   --->   "%tmp_2436 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_19, i32 10)" [./layer.h:532]   --->   Operation 1802 'bitselect' 'tmp_2436' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_360 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_19, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1803 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1804 [1/1] (0.87ns)   --->   "%icmp_ln785_19 = icmp ne i5 %tmp_360, 0" [./layer.h:532]   --->   Operation 1804 'icmp' 'icmp_ln785_19' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1805 [1/1] (0.87ns)   --->   "%icmp_ln786_19 = icmp ne i5 %tmp_360, -1" [./layer.h:532]   --->   Operation 1805 'icmp' 'icmp_ln786_19' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1806 [1/1] (0.00ns)   --->   "%shl_ln728_209 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_20_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1806 'bitconcatenate' 'shl_ln728_209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln1148_40 = sext i23 %shl_ln728_209 to i24" [./layer.h:532]   --->   Operation 1807 'sext' 'sext_ln1148_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_2437 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_20_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1808 'bitselect' 'tmp_2437' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1809 [1/1] (1.09ns)   --->   "%sub_ln1148_40 = sub i24 0, %sext_ln1148_40" [./layer.h:532]   --->   Operation 1809 'sub' 'sub_ln1148_40' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_361 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_40, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1810 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1811 [1/1] (0.00ns)   --->   "%zext_ln1148_52 = zext i15 %tmp_361 to i16" [./layer.h:532]   --->   Operation 1811 'zext' 'zext_ln1148_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1812 [1/1] (1.00ns)   --->   "%sub_ln1148_41 = sub i16 0, %zext_ln1148_52" [./layer.h:532]   --->   Operation 1812 'sub' 'sub_ln1148_41' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1813 [1/1] (0.00ns)   --->   "%trunc_ln1148_20 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_20_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1813 'partselect' 'trunc_ln1148_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln1148_41 = sext i14 %trunc_ln1148_20 to i15" [./layer.h:532]   --->   Operation 1814 'sext' 'sext_ln1148_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1815 [1/1] (0.00ns)   --->   "%zext_ln1148_20 = zext i15 %sext_ln1148_41 to i16" [./layer.h:532]   --->   Operation 1815 'zext' 'zext_ln1148_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1816 [1/1] (0.42ns)   --->   "%select_ln1148_20 = select i1 %tmp_2437, i16 %sub_ln1148_41, i16 %zext_ln1148_20" [./layer.h:532]   --->   Operation 1816 'select' 'select_ln1148_20' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_2438 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_20, i32 15)" [./layer.h:532]   --->   Operation 1817 'bitselect' 'tmp_2438' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_2439 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_20, i32 10)" [./layer.h:532]   --->   Operation 1818 'bitselect' 'tmp_2439' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_362 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_20, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1819 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1820 [1/1] (0.87ns)   --->   "%icmp_ln785_20 = icmp ne i5 %tmp_362, 0" [./layer.h:532]   --->   Operation 1820 'icmp' 'icmp_ln785_20' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1821 [1/1] (0.87ns)   --->   "%icmp_ln786_20 = icmp ne i5 %tmp_362, -1" [./layer.h:532]   --->   Operation 1821 'icmp' 'icmp_ln786_20' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1822 [1/1] (0.00ns)   --->   "%shl_ln728_210 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_21_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1822 'bitconcatenate' 'shl_ln728_210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln1148_42 = sext i23 %shl_ln728_210 to i24" [./layer.h:532]   --->   Operation 1823 'sext' 'sext_ln1148_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_2440 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_21_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1824 'bitselect' 'tmp_2440' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1825 [1/1] (1.09ns)   --->   "%sub_ln1148_42 = sub i24 0, %sext_ln1148_42" [./layer.h:532]   --->   Operation 1825 'sub' 'sub_ln1148_42' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_363 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_42, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1826 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln1148_53 = zext i15 %tmp_363 to i16" [./layer.h:532]   --->   Operation 1827 'zext' 'zext_ln1148_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1828 [1/1] (1.00ns)   --->   "%sub_ln1148_43 = sub i16 0, %zext_ln1148_53" [./layer.h:532]   --->   Operation 1828 'sub' 'sub_ln1148_43' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1829 [1/1] (0.00ns)   --->   "%trunc_ln1148_21 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_21_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1829 'partselect' 'trunc_ln1148_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln1148_43 = sext i14 %trunc_ln1148_21 to i15" [./layer.h:532]   --->   Operation 1830 'sext' 'sext_ln1148_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln1148_21 = zext i15 %sext_ln1148_43 to i16" [./layer.h:532]   --->   Operation 1831 'zext' 'zext_ln1148_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1832 [1/1] (0.42ns)   --->   "%select_ln1148_21 = select i1 %tmp_2440, i16 %sub_ln1148_43, i16 %zext_ln1148_21" [./layer.h:532]   --->   Operation 1832 'select' 'select_ln1148_21' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1833 [1/1] (0.00ns)   --->   "%tmp_2441 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_21, i32 15)" [./layer.h:532]   --->   Operation 1833 'bitselect' 'tmp_2441' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_2442 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_21, i32 10)" [./layer.h:532]   --->   Operation 1834 'bitselect' 'tmp_2442' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_364 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_21, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1835 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1836 [1/1] (0.87ns)   --->   "%icmp_ln785_21 = icmp ne i5 %tmp_364, 0" [./layer.h:532]   --->   Operation 1836 'icmp' 'icmp_ln785_21' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1837 [1/1] (0.87ns)   --->   "%icmp_ln786_21 = icmp ne i5 %tmp_364, -1" [./layer.h:532]   --->   Operation 1837 'icmp' 'icmp_ln786_21' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1838 [1/1] (0.00ns)   --->   "%shl_ln728_211 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_22_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1838 'bitconcatenate' 'shl_ln728_211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln1148_44 = sext i23 %shl_ln728_211 to i24" [./layer.h:532]   --->   Operation 1839 'sext' 'sext_ln1148_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_2443 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_22_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1840 'bitselect' 'tmp_2443' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1841 [1/1] (1.09ns)   --->   "%sub_ln1148_44 = sub i24 0, %sext_ln1148_44" [./layer.h:532]   --->   Operation 1841 'sub' 'sub_ln1148_44' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_365 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_44, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1842 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln1148_54 = zext i15 %tmp_365 to i16" [./layer.h:532]   --->   Operation 1843 'zext' 'zext_ln1148_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1844 [1/1] (1.00ns)   --->   "%sub_ln1148_45 = sub i16 0, %zext_ln1148_54" [./layer.h:532]   --->   Operation 1844 'sub' 'sub_ln1148_45' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln1148_22 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_22_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1845 'partselect' 'trunc_ln1148_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln1148_45 = sext i14 %trunc_ln1148_22 to i15" [./layer.h:532]   --->   Operation 1846 'sext' 'sext_ln1148_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln1148_22 = zext i15 %sext_ln1148_45 to i16" [./layer.h:532]   --->   Operation 1847 'zext' 'zext_ln1148_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1848 [1/1] (0.42ns)   --->   "%select_ln1148_22 = select i1 %tmp_2443, i16 %sub_ln1148_45, i16 %zext_ln1148_22" [./layer.h:532]   --->   Operation 1848 'select' 'select_ln1148_22' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_2444 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_22, i32 15)" [./layer.h:532]   --->   Operation 1849 'bitselect' 'tmp_2444' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_2445 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_22, i32 10)" [./layer.h:532]   --->   Operation 1850 'bitselect' 'tmp_2445' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_366 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_22, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1851 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1852 [1/1] (0.87ns)   --->   "%icmp_ln785_22 = icmp ne i5 %tmp_366, 0" [./layer.h:532]   --->   Operation 1852 'icmp' 'icmp_ln785_22' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1853 [1/1] (0.87ns)   --->   "%icmp_ln786_22 = icmp ne i5 %tmp_366, -1" [./layer.h:532]   --->   Operation 1853 'icmp' 'icmp_ln786_22' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1854 [1/1] (0.00ns)   --->   "%shl_ln728_212 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_23_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1854 'bitconcatenate' 'shl_ln728_212' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln1148_46 = sext i23 %shl_ln728_212 to i24" [./layer.h:532]   --->   Operation 1855 'sext' 'sext_ln1148_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_2446 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_23_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1856 'bitselect' 'tmp_2446' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1857 [1/1] (1.09ns)   --->   "%sub_ln1148_46 = sub i24 0, %sext_ln1148_46" [./layer.h:532]   --->   Operation 1857 'sub' 'sub_ln1148_46' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_367 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_46, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1858 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1859 [1/1] (0.00ns)   --->   "%zext_ln1148_55 = zext i15 %tmp_367 to i16" [./layer.h:532]   --->   Operation 1859 'zext' 'zext_ln1148_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1860 [1/1] (1.00ns)   --->   "%sub_ln1148_47 = sub i16 0, %zext_ln1148_55" [./layer.h:532]   --->   Operation 1860 'sub' 'sub_ln1148_47' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1861 [1/1] (0.00ns)   --->   "%trunc_ln1148_23 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_23_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1861 'partselect' 'trunc_ln1148_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln1148_47 = sext i14 %trunc_ln1148_23 to i15" [./layer.h:532]   --->   Operation 1862 'sext' 'sext_ln1148_47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln1148_23 = zext i15 %sext_ln1148_47 to i16" [./layer.h:532]   --->   Operation 1863 'zext' 'zext_ln1148_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1864 [1/1] (0.42ns)   --->   "%select_ln1148_23 = select i1 %tmp_2446, i16 %sub_ln1148_47, i16 %zext_ln1148_23" [./layer.h:532]   --->   Operation 1864 'select' 'select_ln1148_23' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_2447 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_23, i32 15)" [./layer.h:532]   --->   Operation 1865 'bitselect' 'tmp_2447' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_2448 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_23, i32 10)" [./layer.h:532]   --->   Operation 1866 'bitselect' 'tmp_2448' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1867 [1/1] (0.00ns)   --->   "%tmp_368 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_23, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1867 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1868 [1/1] (0.87ns)   --->   "%icmp_ln785_23 = icmp ne i5 %tmp_368, 0" [./layer.h:532]   --->   Operation 1868 'icmp' 'icmp_ln785_23' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1869 [1/1] (0.87ns)   --->   "%icmp_ln786_23 = icmp ne i5 %tmp_368, -1" [./layer.h:532]   --->   Operation 1869 'icmp' 'icmp_ln786_23' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1870 [1/1] (0.00ns)   --->   "%shl_ln728_213 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_24_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1870 'bitconcatenate' 'shl_ln728_213' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln1148_48 = sext i23 %shl_ln728_213 to i24" [./layer.h:532]   --->   Operation 1871 'sext' 'sext_ln1148_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp_2449 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_24_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1872 'bitselect' 'tmp_2449' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1873 [1/1] (1.09ns)   --->   "%sub_ln1148_48 = sub i24 0, %sext_ln1148_48" [./layer.h:532]   --->   Operation 1873 'sub' 'sub_ln1148_48' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1874 [1/1] (0.00ns)   --->   "%tmp_369 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_48, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1874 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln1148_56 = zext i15 %tmp_369 to i16" [./layer.h:532]   --->   Operation 1875 'zext' 'zext_ln1148_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1876 [1/1] (1.00ns)   --->   "%sub_ln1148_49 = sub i16 0, %zext_ln1148_56" [./layer.h:532]   --->   Operation 1876 'sub' 'sub_ln1148_49' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1877 [1/1] (0.00ns)   --->   "%trunc_ln1148_24 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_24_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1877 'partselect' 'trunc_ln1148_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln1148_49 = sext i14 %trunc_ln1148_24 to i15" [./layer.h:532]   --->   Operation 1878 'sext' 'sext_ln1148_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln1148_24 = zext i15 %sext_ln1148_49 to i16" [./layer.h:532]   --->   Operation 1879 'zext' 'zext_ln1148_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1880 [1/1] (0.42ns)   --->   "%select_ln1148_24 = select i1 %tmp_2449, i16 %sub_ln1148_49, i16 %zext_ln1148_24" [./layer.h:532]   --->   Operation 1880 'select' 'select_ln1148_24' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_2450 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_24, i32 15)" [./layer.h:532]   --->   Operation 1881 'bitselect' 'tmp_2450' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1882 [1/1] (0.00ns)   --->   "%tmp_2451 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_24, i32 10)" [./layer.h:532]   --->   Operation 1882 'bitselect' 'tmp_2451' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_370 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_24, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1883 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1884 [1/1] (0.87ns)   --->   "%icmp_ln785_24 = icmp ne i5 %tmp_370, 0" [./layer.h:532]   --->   Operation 1884 'icmp' 'icmp_ln785_24' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1885 [1/1] (0.87ns)   --->   "%icmp_ln786_24 = icmp ne i5 %tmp_370, -1" [./layer.h:532]   --->   Operation 1885 'icmp' 'icmp_ln786_24' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1886 [1/1] (0.00ns)   --->   "%shl_ln728_214 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_25_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1886 'bitconcatenate' 'shl_ln728_214' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln1148_50 = sext i23 %shl_ln728_214 to i24" [./layer.h:532]   --->   Operation 1887 'sext' 'sext_ln1148_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_2452 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_25_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1888 'bitselect' 'tmp_2452' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1889 [1/1] (1.09ns)   --->   "%sub_ln1148_50 = sub i24 0, %sext_ln1148_50" [./layer.h:532]   --->   Operation 1889 'sub' 'sub_ln1148_50' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_371 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_50, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1890 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln1148_57 = zext i15 %tmp_371 to i16" [./layer.h:532]   --->   Operation 1891 'zext' 'zext_ln1148_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1892 [1/1] (1.00ns)   --->   "%sub_ln1148_51 = sub i16 0, %zext_ln1148_57" [./layer.h:532]   --->   Operation 1892 'sub' 'sub_ln1148_51' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1893 [1/1] (0.00ns)   --->   "%trunc_ln1148_25 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_25_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1893 'partselect' 'trunc_ln1148_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln1148_51 = sext i14 %trunc_ln1148_25 to i15" [./layer.h:532]   --->   Operation 1894 'sext' 'sext_ln1148_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln1148_25 = zext i15 %sext_ln1148_51 to i16" [./layer.h:532]   --->   Operation 1895 'zext' 'zext_ln1148_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1896 [1/1] (0.42ns)   --->   "%select_ln1148_25 = select i1 %tmp_2452, i16 %sub_ln1148_51, i16 %zext_ln1148_25" [./layer.h:532]   --->   Operation 1896 'select' 'select_ln1148_25' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_2453 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_25, i32 15)" [./layer.h:532]   --->   Operation 1897 'bitselect' 'tmp_2453' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1898 [1/1] (0.00ns)   --->   "%tmp_2454 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_25, i32 10)" [./layer.h:532]   --->   Operation 1898 'bitselect' 'tmp_2454' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_372 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_25, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1899 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1900 [1/1] (0.87ns)   --->   "%icmp_ln785_25 = icmp ne i5 %tmp_372, 0" [./layer.h:532]   --->   Operation 1900 'icmp' 'icmp_ln785_25' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1901 [1/1] (0.87ns)   --->   "%icmp_ln786_25 = icmp ne i5 %tmp_372, -1" [./layer.h:532]   --->   Operation 1901 'icmp' 'icmp_ln786_25' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1902 [1/1] (0.00ns)   --->   "%shl_ln728_215 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_26_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1902 'bitconcatenate' 'shl_ln728_215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln1148_52 = sext i23 %shl_ln728_215 to i24" [./layer.h:532]   --->   Operation 1903 'sext' 'sext_ln1148_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1904 [1/1] (0.00ns)   --->   "%tmp_2455 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_26_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1904 'bitselect' 'tmp_2455' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1905 [1/1] (1.09ns)   --->   "%sub_ln1148_52 = sub i24 0, %sext_ln1148_52" [./layer.h:532]   --->   Operation 1905 'sub' 'sub_ln1148_52' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_373 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_52, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1906 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln1148_58 = zext i15 %tmp_373 to i16" [./layer.h:532]   --->   Operation 1907 'zext' 'zext_ln1148_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1908 [1/1] (1.00ns)   --->   "%sub_ln1148_53 = sub i16 0, %zext_ln1148_58" [./layer.h:532]   --->   Operation 1908 'sub' 'sub_ln1148_53' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1909 [1/1] (0.00ns)   --->   "%trunc_ln1148_26 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_26_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1909 'partselect' 'trunc_ln1148_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln1148_53 = sext i14 %trunc_ln1148_26 to i15" [./layer.h:532]   --->   Operation 1910 'sext' 'sext_ln1148_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln1148_26 = zext i15 %sext_ln1148_53 to i16" [./layer.h:532]   --->   Operation 1911 'zext' 'zext_ln1148_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1912 [1/1] (0.42ns)   --->   "%select_ln1148_26 = select i1 %tmp_2455, i16 %sub_ln1148_53, i16 %zext_ln1148_26" [./layer.h:532]   --->   Operation 1912 'select' 'select_ln1148_26' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_2456 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_26, i32 15)" [./layer.h:532]   --->   Operation 1913 'bitselect' 'tmp_2456' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_2457 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_26, i32 10)" [./layer.h:532]   --->   Operation 1914 'bitselect' 'tmp_2457' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_374 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_26, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1915 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1916 [1/1] (0.87ns)   --->   "%icmp_ln785_26 = icmp ne i5 %tmp_374, 0" [./layer.h:532]   --->   Operation 1916 'icmp' 'icmp_ln785_26' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1917 [1/1] (0.87ns)   --->   "%icmp_ln786_26 = icmp ne i5 %tmp_374, -1" [./layer.h:532]   --->   Operation 1917 'icmp' 'icmp_ln786_26' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1918 [1/1] (0.00ns)   --->   "%shl_ln728_216 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_27_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1918 'bitconcatenate' 'shl_ln728_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln1148_54 = sext i23 %shl_ln728_216 to i24" [./layer.h:532]   --->   Operation 1919 'sext' 'sext_ln1148_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_2458 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1920 'bitselect' 'tmp_2458' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1921 [1/1] (1.09ns)   --->   "%sub_ln1148_54 = sub i24 0, %sext_ln1148_54" [./layer.h:532]   --->   Operation 1921 'sub' 'sub_ln1148_54' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_375 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_54, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1922 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1923 [1/1] (0.00ns)   --->   "%zext_ln1148_59 = zext i15 %tmp_375 to i16" [./layer.h:532]   --->   Operation 1923 'zext' 'zext_ln1148_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1924 [1/1] (1.00ns)   --->   "%sub_ln1148_55 = sub i16 0, %zext_ln1148_59" [./layer.h:532]   --->   Operation 1924 'sub' 'sub_ln1148_55' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln1148_27 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_27_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1925 'partselect' 'trunc_ln1148_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln1148_55 = sext i14 %trunc_ln1148_27 to i15" [./layer.h:532]   --->   Operation 1926 'sext' 'sext_ln1148_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln1148_27 = zext i15 %sext_ln1148_55 to i16" [./layer.h:532]   --->   Operation 1927 'zext' 'zext_ln1148_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1928 [1/1] (0.42ns)   --->   "%select_ln1148_27 = select i1 %tmp_2458, i16 %sub_ln1148_55, i16 %zext_ln1148_27" [./layer.h:532]   --->   Operation 1928 'select' 'select_ln1148_27' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1929 [1/1] (0.00ns)   --->   "%tmp_2459 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_27, i32 15)" [./layer.h:532]   --->   Operation 1929 'bitselect' 'tmp_2459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_2460 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_27, i32 10)" [./layer.h:532]   --->   Operation 1930 'bitselect' 'tmp_2460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1931 [1/1] (0.00ns)   --->   "%tmp_376 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_27, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1931 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1932 [1/1] (0.87ns)   --->   "%icmp_ln785_27 = icmp ne i5 %tmp_376, 0" [./layer.h:532]   --->   Operation 1932 'icmp' 'icmp_ln785_27' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1933 [1/1] (0.87ns)   --->   "%icmp_ln786_27 = icmp ne i5 %tmp_376, -1" [./layer.h:532]   --->   Operation 1933 'icmp' 'icmp_ln786_27' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1934 [1/1] (0.00ns)   --->   "%shl_ln728_217 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_28_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1934 'bitconcatenate' 'shl_ln728_217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln1148_56 = sext i23 %shl_ln728_217 to i24" [./layer.h:532]   --->   Operation 1935 'sext' 'sext_ln1148_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_2461 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_28_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1936 'bitselect' 'tmp_2461' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1937 [1/1] (1.09ns)   --->   "%sub_ln1148_56 = sub i24 0, %sext_ln1148_56" [./layer.h:532]   --->   Operation 1937 'sub' 'sub_ln1148_56' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_377 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_56, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1938 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln1148_60 = zext i15 %tmp_377 to i16" [./layer.h:532]   --->   Operation 1939 'zext' 'zext_ln1148_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1940 [1/1] (1.00ns)   --->   "%sub_ln1148_57 = sub i16 0, %zext_ln1148_60" [./layer.h:532]   --->   Operation 1940 'sub' 'sub_ln1148_57' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1941 [1/1] (0.00ns)   --->   "%trunc_ln1148_28 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_28_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1941 'partselect' 'trunc_ln1148_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln1148_57 = sext i14 %trunc_ln1148_28 to i15" [./layer.h:532]   --->   Operation 1942 'sext' 'sext_ln1148_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1943 [1/1] (0.00ns)   --->   "%zext_ln1148_28 = zext i15 %sext_ln1148_57 to i16" [./layer.h:532]   --->   Operation 1943 'zext' 'zext_ln1148_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1944 [1/1] (0.42ns)   --->   "%select_ln1148_28 = select i1 %tmp_2461, i16 %sub_ln1148_57, i16 %zext_ln1148_28" [./layer.h:532]   --->   Operation 1944 'select' 'select_ln1148_28' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_2462 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_28, i32 15)" [./layer.h:532]   --->   Operation 1945 'bitselect' 'tmp_2462' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1946 [1/1] (0.00ns)   --->   "%tmp_2463 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_28, i32 10)" [./layer.h:532]   --->   Operation 1946 'bitselect' 'tmp_2463' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1947 [1/1] (0.00ns)   --->   "%tmp_378 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_28, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1947 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1948 [1/1] (0.87ns)   --->   "%icmp_ln785_28 = icmp ne i5 %tmp_378, 0" [./layer.h:532]   --->   Operation 1948 'icmp' 'icmp_ln785_28' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1949 [1/1] (0.87ns)   --->   "%icmp_ln786_28 = icmp ne i5 %tmp_378, -1" [./layer.h:532]   --->   Operation 1949 'icmp' 'icmp_ln786_28' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1950 [1/1] (0.00ns)   --->   "%shl_ln728_218 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_29_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1950 'bitconcatenate' 'shl_ln728_218' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln1148_58 = sext i23 %shl_ln728_218 to i24" [./layer.h:532]   --->   Operation 1951 'sext' 'sext_ln1148_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1952 [1/1] (0.00ns)   --->   "%tmp_2464 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_29_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1952 'bitselect' 'tmp_2464' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1953 [1/1] (1.09ns)   --->   "%sub_ln1148_58 = sub i24 0, %sext_ln1148_58" [./layer.h:532]   --->   Operation 1953 'sub' 'sub_ln1148_58' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp_379 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_58, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1954 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1955 [1/1] (0.00ns)   --->   "%zext_ln1148_61 = zext i15 %tmp_379 to i16" [./layer.h:532]   --->   Operation 1955 'zext' 'zext_ln1148_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1956 [1/1] (1.00ns)   --->   "%sub_ln1148_59 = sub i16 0, %zext_ln1148_61" [./layer.h:532]   --->   Operation 1956 'sub' 'sub_ln1148_59' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1957 [1/1] (0.00ns)   --->   "%trunc_ln1148_29 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_29_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1957 'partselect' 'trunc_ln1148_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln1148_59 = sext i14 %trunc_ln1148_29 to i15" [./layer.h:532]   --->   Operation 1958 'sext' 'sext_ln1148_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln1148_29 = zext i15 %sext_ln1148_59 to i16" [./layer.h:532]   --->   Operation 1959 'zext' 'zext_ln1148_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1960 [1/1] (0.42ns)   --->   "%select_ln1148_29 = select i1 %tmp_2464, i16 %sub_ln1148_59, i16 %zext_ln1148_29" [./layer.h:532]   --->   Operation 1960 'select' 'select_ln1148_29' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1961 [1/1] (0.00ns)   --->   "%tmp_2465 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_29, i32 15)" [./layer.h:532]   --->   Operation 1961 'bitselect' 'tmp_2465' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1962 [1/1] (0.00ns)   --->   "%tmp_2466 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_29, i32 10)" [./layer.h:532]   --->   Operation 1962 'bitselect' 'tmp_2466' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1963 [1/1] (0.00ns)   --->   "%tmp_380 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_29, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1963 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1964 [1/1] (0.87ns)   --->   "%icmp_ln785_29 = icmp ne i5 %tmp_380, 0" [./layer.h:532]   --->   Operation 1964 'icmp' 'icmp_ln785_29' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1965 [1/1] (0.87ns)   --->   "%icmp_ln786_29 = icmp ne i5 %tmp_380, -1" [./layer.h:532]   --->   Operation 1965 'icmp' 'icmp_ln786_29' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1966 [1/1] (0.00ns)   --->   "%shl_ln728_219 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_30_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1966 'bitconcatenate' 'shl_ln728_219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln1148_60 = sext i23 %shl_ln728_219 to i24" [./layer.h:532]   --->   Operation 1967 'sext' 'sext_ln1148_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1968 [1/1] (0.00ns)   --->   "%tmp_2467 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_30_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1968 'bitselect' 'tmp_2467' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1969 [1/1] (1.09ns)   --->   "%sub_ln1148_60 = sub i24 0, %sext_ln1148_60" [./layer.h:532]   --->   Operation 1969 'sub' 'sub_ln1148_60' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_381 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_60, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1970 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln1148_62 = zext i15 %tmp_381 to i16" [./layer.h:532]   --->   Operation 1971 'zext' 'zext_ln1148_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1972 [1/1] (1.00ns)   --->   "%sub_ln1148_61 = sub i16 0, %zext_ln1148_62" [./layer.h:532]   --->   Operation 1972 'sub' 'sub_ln1148_61' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1973 [1/1] (0.00ns)   --->   "%trunc_ln1148_30 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_30_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1973 'partselect' 'trunc_ln1148_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln1148_61 = sext i14 %trunc_ln1148_30 to i15" [./layer.h:532]   --->   Operation 1974 'sext' 'sext_ln1148_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln1148_30 = zext i15 %sext_ln1148_61 to i16" [./layer.h:532]   --->   Operation 1975 'zext' 'zext_ln1148_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1976 [1/1] (0.42ns)   --->   "%select_ln1148_30 = select i1 %tmp_2467, i16 %sub_ln1148_61, i16 %zext_ln1148_30" [./layer.h:532]   --->   Operation 1976 'select' 'select_ln1148_30' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_2468 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_30, i32 15)" [./layer.h:532]   --->   Operation 1977 'bitselect' 'tmp_2468' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1978 [1/1] (0.00ns)   --->   "%tmp_2469 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_30, i32 10)" [./layer.h:532]   --->   Operation 1978 'bitselect' 'tmp_2469' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_382 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_30, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1979 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1980 [1/1] (0.87ns)   --->   "%icmp_ln785_30 = icmp ne i5 %tmp_382, 0" [./layer.h:532]   --->   Operation 1980 'icmp' 'icmp_ln785_30' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1981 [1/1] (0.87ns)   --->   "%icmp_ln786_30 = icmp ne i5 %tmp_382, -1" [./layer.h:532]   --->   Operation 1981 'icmp' 'icmp_ln786_30' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1982 [1/1] (0.00ns)   --->   "%shl_ln728_220 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %tmp_31_V_5_load, i7 0)" [./layer.h:532]   --->   Operation 1982 'bitconcatenate' 'shl_ln728_220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln1148_62 = sext i23 %shl_ln728_220 to i24" [./layer.h:532]   --->   Operation 1983 'sext' 'sext_ln1148_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_2470 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_31_V_5_load, i32 15)" [./layer.h:532]   --->   Operation 1984 'bitselect' 'tmp_2470' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1985 [1/1] (1.09ns)   --->   "%sub_ln1148_62 = sub i24 0, %sext_ln1148_62" [./layer.h:532]   --->   Operation 1985 'sub' 'sub_ln1148_62' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1986 [1/1] (0.00ns)   --->   "%tmp_383 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln1148_62, i32 9, i32 23)" [./layer.h:532]   --->   Operation 1986 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln1148_63 = zext i15 %tmp_383 to i16" [./layer.h:532]   --->   Operation 1987 'zext' 'zext_ln1148_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1988 [1/1] (1.00ns)   --->   "%sub_ln1148_63 = sub i16 0, %zext_ln1148_63" [./layer.h:532]   --->   Operation 1988 'sub' 'sub_ln1148_63' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1989 [1/1] (0.00ns)   --->   "%trunc_ln1148_31 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_31_V_5_load, i32 2, i32 15)" [./layer.h:532]   --->   Operation 1989 'partselect' 'trunc_ln1148_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln1148_63 = sext i14 %trunc_ln1148_31 to i15" [./layer.h:532]   --->   Operation 1990 'sext' 'sext_ln1148_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln1148_31 = zext i15 %sext_ln1148_63 to i16" [./layer.h:532]   --->   Operation 1991 'zext' 'zext_ln1148_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1992 [1/1] (0.42ns)   --->   "%select_ln1148_31 = select i1 %tmp_2470, i16 %sub_ln1148_63, i16 %zext_ln1148_31" [./layer.h:532]   --->   Operation 1992 'select' 'select_ln1148_31' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1993 [1/1] (0.00ns)   --->   "%tmp_2471 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_31, i32 15)" [./layer.h:532]   --->   Operation 1993 'bitselect' 'tmp_2471' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_2472 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln1148_31, i32 10)" [./layer.h:532]   --->   Operation 1994 'bitselect' 'tmp_2472' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_384 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %select_ln1148_31, i32 11, i32 15)" [./layer.h:532]   --->   Operation 1995 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1996 [1/1] (0.87ns)   --->   "%icmp_ln785_31 = icmp ne i5 %tmp_384, 0" [./layer.h:532]   --->   Operation 1996 'icmp' 'icmp_ln785_31' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1997 [1/1] (0.87ns)   --->   "%icmp_ln786_31 = icmp ne i5 %tmp_384, -1" [./layer.h:532]   --->   Operation 1997 'icmp' 'icmp_ln786_31' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1998 [1/1] (0.88ns)   --->   "%col = add i6 1, %select_ln514" [./layer.h:515]   --->   Operation 1998 'add' 'col' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 4> <Delay = 2.52>
ST_9 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i10 %add_ln203 to i64" [./layer.h:532]   --->   Operation 1999 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2000 [1/1] (0.00ns)   --->   "%out_buf_sc_V_0_addr = getelementptr [904 x i16]* @out_buf_sc_V_0, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2000 'getelementptr' 'out_buf_sc_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2001 [1/1] (0.00ns)   --->   "%out_buf_sc_V_1_addr = getelementptr [904 x i16]* @out_buf_sc_V_1, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2001 'getelementptr' 'out_buf_sc_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2002 [1/1] (0.00ns)   --->   "%out_buf_sc_V_10_addr = getelementptr [904 x i16]* @out_buf_sc_V_10, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2002 'getelementptr' 'out_buf_sc_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2003 [1/1] (0.00ns)   --->   "%out_buf_sc_V_11_addr = getelementptr [904 x i16]* @out_buf_sc_V_11, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2003 'getelementptr' 'out_buf_sc_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2004 [1/1] (0.00ns)   --->   "%out_buf_sc_V_12_addr = getelementptr [904 x i16]* @out_buf_sc_V_12, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2004 'getelementptr' 'out_buf_sc_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2005 [1/1] (0.00ns)   --->   "%out_buf_sc_V_13_addr = getelementptr [904 x i16]* @out_buf_sc_V_13, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2005 'getelementptr' 'out_buf_sc_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2006 [1/1] (0.00ns)   --->   "%out_buf_sc_V_14_addr = getelementptr [904 x i16]* @out_buf_sc_V_14, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2006 'getelementptr' 'out_buf_sc_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2007 [1/1] (0.00ns)   --->   "%out_buf_sc_V_15_addr = getelementptr [904 x i16]* @out_buf_sc_V_15, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2007 'getelementptr' 'out_buf_sc_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2008 [1/1] (0.00ns)   --->   "%out_buf_sc_V_16_addr = getelementptr [904 x i16]* @out_buf_sc_V_16, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2008 'getelementptr' 'out_buf_sc_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2009 [1/1] (0.00ns)   --->   "%out_buf_sc_V_17_addr = getelementptr [904 x i16]* @out_buf_sc_V_17, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2009 'getelementptr' 'out_buf_sc_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2010 [1/1] (0.00ns)   --->   "%out_buf_sc_V_18_addr = getelementptr [904 x i16]* @out_buf_sc_V_18, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2010 'getelementptr' 'out_buf_sc_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2011 [1/1] (0.00ns)   --->   "%out_buf_sc_V_19_addr = getelementptr [904 x i16]* @out_buf_sc_V_19, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2011 'getelementptr' 'out_buf_sc_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2012 [1/1] (0.00ns)   --->   "%out_buf_sc_V_2_addr = getelementptr [904 x i16]* @out_buf_sc_V_2, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2012 'getelementptr' 'out_buf_sc_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2013 [1/1] (0.00ns)   --->   "%out_buf_sc_V_20_addr = getelementptr [904 x i16]* @out_buf_sc_V_20, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2013 'getelementptr' 'out_buf_sc_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2014 [1/1] (0.00ns)   --->   "%out_buf_sc_V_21_addr = getelementptr [904 x i16]* @out_buf_sc_V_21, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2014 'getelementptr' 'out_buf_sc_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2015 [1/1] (0.00ns)   --->   "%out_buf_sc_V_22_addr = getelementptr [904 x i16]* @out_buf_sc_V_22, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2015 'getelementptr' 'out_buf_sc_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2016 [1/1] (0.00ns)   --->   "%out_buf_sc_V_23_addr = getelementptr [904 x i16]* @out_buf_sc_V_23, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2016 'getelementptr' 'out_buf_sc_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2017 [1/1] (0.00ns)   --->   "%out_buf_sc_V_24_addr = getelementptr [904 x i16]* @out_buf_sc_V_24, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2017 'getelementptr' 'out_buf_sc_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2018 [1/1] (0.00ns)   --->   "%out_buf_sc_V_25_addr = getelementptr [904 x i16]* @out_buf_sc_V_25, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2018 'getelementptr' 'out_buf_sc_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2019 [1/1] (0.00ns)   --->   "%out_buf_sc_V_26_addr = getelementptr [904 x i16]* @out_buf_sc_V_26, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2019 'getelementptr' 'out_buf_sc_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2020 [1/1] (0.00ns)   --->   "%out_buf_sc_V_27_addr = getelementptr [904 x i16]* @out_buf_sc_V_27, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2020 'getelementptr' 'out_buf_sc_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2021 [1/1] (0.00ns)   --->   "%out_buf_sc_V_28_addr = getelementptr [904 x i16]* @out_buf_sc_V_28, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2021 'getelementptr' 'out_buf_sc_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2022 [1/1] (0.00ns)   --->   "%out_buf_sc_V_29_addr = getelementptr [904 x i16]* @out_buf_sc_V_29, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2022 'getelementptr' 'out_buf_sc_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2023 [1/1] (0.00ns)   --->   "%out_buf_sc_V_3_addr = getelementptr [904 x i16]* @out_buf_sc_V_3, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2023 'getelementptr' 'out_buf_sc_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2024 [1/1] (0.00ns)   --->   "%out_buf_sc_V_30_addr = getelementptr [904 x i16]* @out_buf_sc_V_30, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2024 'getelementptr' 'out_buf_sc_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2025 [1/1] (0.00ns)   --->   "%out_buf_sc_V_31_addr = getelementptr [904 x i16]* @out_buf_sc_V_31, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2025 'getelementptr' 'out_buf_sc_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2026 [1/1] (0.00ns)   --->   "%out_buf_sc_V_4_addr = getelementptr [904 x i16]* @out_buf_sc_V_4, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2026 'getelementptr' 'out_buf_sc_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2027 [1/1] (0.00ns)   --->   "%out_buf_sc_V_5_addr = getelementptr [904 x i16]* @out_buf_sc_V_5, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2027 'getelementptr' 'out_buf_sc_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2028 [1/1] (0.00ns)   --->   "%out_buf_sc_V_6_addr = getelementptr [904 x i16]* @out_buf_sc_V_6, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2028 'getelementptr' 'out_buf_sc_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2029 [1/1] (0.00ns)   --->   "%out_buf_sc_V_7_addr = getelementptr [904 x i16]* @out_buf_sc_V_7, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2029 'getelementptr' 'out_buf_sc_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2030 [1/1] (0.00ns)   --->   "%out_buf_sc_V_8_addr = getelementptr [904 x i16]* @out_buf_sc_V_8, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2030 'getelementptr' 'out_buf_sc_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2031 [1/1] (0.00ns)   --->   "%out_buf_sc_V_9_addr = getelementptr [904 x i16]* @out_buf_sc_V_9, i64 0, i64 %zext_ln203_2" [./layer.h:532]   --->   Operation 2031 'getelementptr' 'out_buf_sc_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2032 [1/1] (0.00ns)   --->   "%shl_ln731 = shl i16 %select_ln1148, 5" [./layer.h:532]   --->   Operation 2032 'shl' 'shl_ln731' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_351)   --->   "%or_ln785 = or i1 %tmp_2379, %icmp_ln785" [./layer.h:532]   --->   Operation 2033 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_351)   --->   "%xor_ln785 = xor i1 %tmp_2378, true" [./layer.h:532]   --->   Operation 2034 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2035 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_351 = and i1 %or_ln785, %xor_ln785" [./layer.h:532]   --->   Operation 2035 'and' 'and_ln785_351' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln786 = xor i1 %tmp_2379, true" [./layer.h:532]   --->   Operation 2036 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786" [./layer.h:532]   --->   Operation 2037 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2038 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %or_ln786, %tmp_2378" [./layer.h:532]   --->   Operation 2038 'and' 'and_ln786' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %and_ln786, %and_ln785_351" [./layer.h:532]   --->   Operation 2039 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_804)   --->   "%xor_ln340 = xor i1 %and_ln786, true" [./layer.h:532]   --->   Operation 2040 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_804)   --->   "%or_ln340_976 = or i1 %and_ln785_351, %xor_ln340" [./layer.h:532]   --->   Operation 2041 'or' 'or_ln340_976' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2042 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %shl_ln731" [./layer.h:532]   --->   Operation 2042 'select' 'select_ln340' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_804)   --->   "%select_ln388 = select i1 %and_ln786, i16 -32768, i16 %shl_ln731" [./layer.h:532]   --->   Operation 2043 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2044 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_804 = select i1 %or_ln340_976, i16 %select_ln340, i16 %select_ln388" [./layer.h:532]   --->   Operation 2044 'select' 'select_ln340_804' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2045 [1/1] (1.35ns)   --->   "store i16 %select_ln340_804, i16* %out_buf_sc_V_0_addr, align 2" [./layer.h:532]   --->   Operation 2045 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2046 [1/1] (0.00ns)   --->   "%shl_ln731_127 = shl i16 %select_ln1148_1, 5" [./layer.h:532]   --->   Operation 2046 'shl' 'shl_ln731_127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_352)   --->   "%or_ln785_1 = or i1 %tmp_2382, %icmp_ln785_1" [./layer.h:532]   --->   Operation 2047 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_352)   --->   "%xor_ln785_1 = xor i1 %tmp_2381, true" [./layer.h:532]   --->   Operation 2048 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2049 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_352 = and i1 %or_ln785_1, %xor_ln785_1" [./layer.h:532]   --->   Operation 2049 'and' 'and_ln785_352' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_681)   --->   "%xor_ln786_1 = xor i1 %tmp_2382, true" [./layer.h:532]   --->   Operation 2050 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_681)   --->   "%or_ln786_1 = or i1 %icmp_ln786_1, %xor_ln786_1" [./layer.h:532]   --->   Operation 2051 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2052 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_681 = and i1 %or_ln786_1, %tmp_2381" [./layer.h:532]   --->   Operation 2052 'and' 'and_ln786_681' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340_1 = or i1 %and_ln786_681, %and_ln785_352" [./layer.h:532]   --->   Operation 2053 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_805)   --->   "%xor_ln340_1 = xor i1 %and_ln786_681, true" [./layer.h:532]   --->   Operation 2054 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_805)   --->   "%or_ln340_979 = or i1 %and_ln785_352, %xor_ln340_1" [./layer.h:532]   --->   Operation 2055 'or' 'or_ln340_979' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2056 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i16 32767, i16 %shl_ln731_127" [./layer.h:532]   --->   Operation 2056 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_805)   --->   "%select_ln388_1 = select i1 %and_ln786_681, i16 -32768, i16 %shl_ln731_127" [./layer.h:532]   --->   Operation 2057 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2058 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_805 = select i1 %or_ln340_979, i16 %select_ln340_1, i16 %select_ln388_1" [./layer.h:532]   --->   Operation 2058 'select' 'select_ln340_805' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2059 [1/1] (1.35ns)   --->   "store i16 %select_ln340_805, i16* %out_buf_sc_V_1_addr, align 2" [./layer.h:532]   --->   Operation 2059 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2060 [1/1] (0.00ns)   --->   "%shl_ln731_128 = shl i16 %select_ln1148_2, 5" [./layer.h:532]   --->   Operation 2060 'shl' 'shl_ln731_128' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_353)   --->   "%or_ln785_2 = or i1 %tmp_2385, %icmp_ln785_2" [./layer.h:532]   --->   Operation 2061 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_353)   --->   "%xor_ln785_2 = xor i1 %tmp_2384, true" [./layer.h:532]   --->   Operation 2062 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2063 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_353 = and i1 %or_ln785_2, %xor_ln785_2" [./layer.h:532]   --->   Operation 2063 'and' 'and_ln785_353' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_683)   --->   "%xor_ln786_2 = xor i1 %tmp_2385, true" [./layer.h:532]   --->   Operation 2064 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_683)   --->   "%or_ln786_2 = or i1 %icmp_ln786_2, %xor_ln786_2" [./layer.h:532]   --->   Operation 2065 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2066 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_683 = and i1 %or_ln786_2, %tmp_2384" [./layer.h:532]   --->   Operation 2066 'and' 'and_ln786_683' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340_2 = or i1 %and_ln786_683, %and_ln785_353" [./layer.h:532]   --->   Operation 2067 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_806)   --->   "%xor_ln340_2 = xor i1 %and_ln786_683, true" [./layer.h:532]   --->   Operation 2068 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_806)   --->   "%or_ln340_982 = or i1 %and_ln785_353, %xor_ln340_2" [./layer.h:532]   --->   Operation 2069 'or' 'or_ln340_982' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2070 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_2, i16 32767, i16 %shl_ln731_128" [./layer.h:532]   --->   Operation 2070 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_806)   --->   "%select_ln388_2 = select i1 %and_ln786_683, i16 -32768, i16 %shl_ln731_128" [./layer.h:532]   --->   Operation 2071 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2072 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_806 = select i1 %or_ln340_982, i16 %select_ln340_2, i16 %select_ln388_2" [./layer.h:532]   --->   Operation 2072 'select' 'select_ln340_806' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2073 [1/1] (1.35ns)   --->   "store i16 %select_ln340_806, i16* %out_buf_sc_V_2_addr, align 2" [./layer.h:532]   --->   Operation 2073 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2074 [1/1] (0.00ns)   --->   "%shl_ln731_129 = shl i16 %select_ln1148_3, 5" [./layer.h:532]   --->   Operation 2074 'shl' 'shl_ln731_129' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_354)   --->   "%or_ln785_3 = or i1 %tmp_2388, %icmp_ln785_3" [./layer.h:532]   --->   Operation 2075 'or' 'or_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_354)   --->   "%xor_ln785_3 = xor i1 %tmp_2387, true" [./layer.h:532]   --->   Operation 2076 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2077 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_354 = and i1 %or_ln785_3, %xor_ln785_3" [./layer.h:532]   --->   Operation 2077 'and' 'and_ln785_354' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_685)   --->   "%xor_ln786_3 = xor i1 %tmp_2388, true" [./layer.h:532]   --->   Operation 2078 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_685)   --->   "%or_ln786_3 = or i1 %icmp_ln786_3, %xor_ln786_3" [./layer.h:532]   --->   Operation 2079 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2080 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_685 = and i1 %or_ln786_3, %tmp_2387" [./layer.h:532]   --->   Operation 2080 'and' 'and_ln786_685' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_3 = or i1 %and_ln786_685, %and_ln785_354" [./layer.h:532]   --->   Operation 2081 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_807)   --->   "%xor_ln340_3 = xor i1 %and_ln786_685, true" [./layer.h:532]   --->   Operation 2082 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_807)   --->   "%or_ln340_985 = or i1 %and_ln785_354, %xor_ln340_3" [./layer.h:532]   --->   Operation 2083 'or' 'or_ln340_985' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2084 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_3, i16 32767, i16 %shl_ln731_129" [./layer.h:532]   --->   Operation 2084 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_807)   --->   "%select_ln388_3 = select i1 %and_ln786_685, i16 -32768, i16 %shl_ln731_129" [./layer.h:532]   --->   Operation 2085 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2086 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_807 = select i1 %or_ln340_985, i16 %select_ln340_3, i16 %select_ln388_3" [./layer.h:532]   --->   Operation 2086 'select' 'select_ln340_807' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2087 [1/1] (1.35ns)   --->   "store i16 %select_ln340_807, i16* %out_buf_sc_V_3_addr, align 2" [./layer.h:532]   --->   Operation 2087 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2088 [1/1] (0.00ns)   --->   "%shl_ln731_130 = shl i16 %select_ln1148_4, 5" [./layer.h:532]   --->   Operation 2088 'shl' 'shl_ln731_130' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_355)   --->   "%or_ln785_4 = or i1 %tmp_2391, %icmp_ln785_4" [./layer.h:532]   --->   Operation 2089 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_355)   --->   "%xor_ln785_4 = xor i1 %tmp_2390, true" [./layer.h:532]   --->   Operation 2090 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2091 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_355 = and i1 %or_ln785_4, %xor_ln785_4" [./layer.h:532]   --->   Operation 2091 'and' 'and_ln785_355' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_687)   --->   "%xor_ln786_4 = xor i1 %tmp_2391, true" [./layer.h:532]   --->   Operation 2092 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_687)   --->   "%or_ln786_4 = or i1 %icmp_ln786_4, %xor_ln786_4" [./layer.h:532]   --->   Operation 2093 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2094 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_687 = and i1 %or_ln786_4, %tmp_2390" [./layer.h:532]   --->   Operation 2094 'and' 'and_ln786_687' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln340_4 = or i1 %and_ln786_687, %and_ln785_355" [./layer.h:532]   --->   Operation 2095 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_808)   --->   "%xor_ln340_4 = xor i1 %and_ln786_687, true" [./layer.h:532]   --->   Operation 2096 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_808)   --->   "%or_ln340_988 = or i1 %and_ln785_355, %xor_ln340_4" [./layer.h:532]   --->   Operation 2097 'or' 'or_ln340_988' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2098 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_4, i16 32767, i16 %shl_ln731_130" [./layer.h:532]   --->   Operation 2098 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_808)   --->   "%select_ln388_4 = select i1 %and_ln786_687, i16 -32768, i16 %shl_ln731_130" [./layer.h:532]   --->   Operation 2099 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2100 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_808 = select i1 %or_ln340_988, i16 %select_ln340_4, i16 %select_ln388_4" [./layer.h:532]   --->   Operation 2100 'select' 'select_ln340_808' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2101 [1/1] (1.35ns)   --->   "store i16 %select_ln340_808, i16* %out_buf_sc_V_4_addr, align 2" [./layer.h:532]   --->   Operation 2101 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2102 [1/1] (0.00ns)   --->   "%shl_ln731_131 = shl i16 %select_ln1148_5, 5" [./layer.h:532]   --->   Operation 2102 'shl' 'shl_ln731_131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_356)   --->   "%or_ln785_5 = or i1 %tmp_2394, %icmp_ln785_5" [./layer.h:532]   --->   Operation 2103 'or' 'or_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_356)   --->   "%xor_ln785_5 = xor i1 %tmp_2393, true" [./layer.h:532]   --->   Operation 2104 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2105 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_356 = and i1 %or_ln785_5, %xor_ln785_5" [./layer.h:532]   --->   Operation 2105 'and' 'and_ln785_356' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_689)   --->   "%xor_ln786_5 = xor i1 %tmp_2394, true" [./layer.h:532]   --->   Operation 2106 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_689)   --->   "%or_ln786_5 = or i1 %icmp_ln786_5, %xor_ln786_5" [./layer.h:532]   --->   Operation 2107 'or' 'or_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2108 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_689 = and i1 %or_ln786_5, %tmp_2393" [./layer.h:532]   --->   Operation 2108 'and' 'and_ln786_689' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_5 = or i1 %and_ln786_689, %and_ln785_356" [./layer.h:532]   --->   Operation 2109 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_809)   --->   "%xor_ln340_5 = xor i1 %and_ln786_689, true" [./layer.h:532]   --->   Operation 2110 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_809)   --->   "%or_ln340_991 = or i1 %and_ln785_356, %xor_ln340_5" [./layer.h:532]   --->   Operation 2111 'or' 'or_ln340_991' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2112 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_5, i16 32767, i16 %shl_ln731_131" [./layer.h:532]   --->   Operation 2112 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_809)   --->   "%select_ln388_5 = select i1 %and_ln786_689, i16 -32768, i16 %shl_ln731_131" [./layer.h:532]   --->   Operation 2113 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2114 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_809 = select i1 %or_ln340_991, i16 %select_ln340_5, i16 %select_ln388_5" [./layer.h:532]   --->   Operation 2114 'select' 'select_ln340_809' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2115 [1/1] (1.35ns)   --->   "store i16 %select_ln340_809, i16* %out_buf_sc_V_5_addr, align 2" [./layer.h:532]   --->   Operation 2115 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2116 [1/1] (0.00ns)   --->   "%shl_ln731_132 = shl i16 %select_ln1148_6, 5" [./layer.h:532]   --->   Operation 2116 'shl' 'shl_ln731_132' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_357)   --->   "%or_ln785_6 = or i1 %tmp_2397, %icmp_ln785_6" [./layer.h:532]   --->   Operation 2117 'or' 'or_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_357)   --->   "%xor_ln785_6 = xor i1 %tmp_2396, true" [./layer.h:532]   --->   Operation 2118 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2119 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_357 = and i1 %or_ln785_6, %xor_ln785_6" [./layer.h:532]   --->   Operation 2119 'and' 'and_ln785_357' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_691)   --->   "%xor_ln786_6 = xor i1 %tmp_2397, true" [./layer.h:532]   --->   Operation 2120 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_691)   --->   "%or_ln786_6 = or i1 %icmp_ln786_6, %xor_ln786_6" [./layer.h:532]   --->   Operation 2121 'or' 'or_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2122 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_691 = and i1 %or_ln786_6, %tmp_2396" [./layer.h:532]   --->   Operation 2122 'and' 'and_ln786_691' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_6 = or i1 %and_ln786_691, %and_ln785_357" [./layer.h:532]   --->   Operation 2123 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_810)   --->   "%xor_ln340_6 = xor i1 %and_ln786_691, true" [./layer.h:532]   --->   Operation 2124 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_810)   --->   "%or_ln340_994 = or i1 %and_ln785_357, %xor_ln340_6" [./layer.h:532]   --->   Operation 2125 'or' 'or_ln340_994' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2126 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_6, i16 32767, i16 %shl_ln731_132" [./layer.h:532]   --->   Operation 2126 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_810)   --->   "%select_ln388_6 = select i1 %and_ln786_691, i16 -32768, i16 %shl_ln731_132" [./layer.h:532]   --->   Operation 2127 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2128 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_810 = select i1 %or_ln340_994, i16 %select_ln340_6, i16 %select_ln388_6" [./layer.h:532]   --->   Operation 2128 'select' 'select_ln340_810' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2129 [1/1] (1.35ns)   --->   "store i16 %select_ln340_810, i16* %out_buf_sc_V_6_addr, align 2" [./layer.h:532]   --->   Operation 2129 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2130 [1/1] (0.00ns)   --->   "%shl_ln731_133 = shl i16 %select_ln1148_7, 5" [./layer.h:532]   --->   Operation 2130 'shl' 'shl_ln731_133' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_358)   --->   "%or_ln785_7 = or i1 %tmp_2400, %icmp_ln785_7" [./layer.h:532]   --->   Operation 2131 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_358)   --->   "%xor_ln785_7 = xor i1 %tmp_2399, true" [./layer.h:532]   --->   Operation 2132 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2133 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_358 = and i1 %or_ln785_7, %xor_ln785_7" [./layer.h:532]   --->   Operation 2133 'and' 'and_ln785_358' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_693)   --->   "%xor_ln786_7 = xor i1 %tmp_2400, true" [./layer.h:532]   --->   Operation 2134 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_693)   --->   "%or_ln786_7 = or i1 %icmp_ln786_7, %xor_ln786_7" [./layer.h:532]   --->   Operation 2135 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2136 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_693 = and i1 %or_ln786_7, %tmp_2399" [./layer.h:532]   --->   Operation 2136 'and' 'and_ln786_693' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_7 = or i1 %and_ln786_693, %and_ln785_358" [./layer.h:532]   --->   Operation 2137 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_811)   --->   "%xor_ln340_7 = xor i1 %and_ln786_693, true" [./layer.h:532]   --->   Operation 2138 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_811)   --->   "%or_ln340_997 = or i1 %and_ln785_358, %xor_ln340_7" [./layer.h:532]   --->   Operation 2139 'or' 'or_ln340_997' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2140 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_7, i16 32767, i16 %shl_ln731_133" [./layer.h:532]   --->   Operation 2140 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_811)   --->   "%select_ln388_7 = select i1 %and_ln786_693, i16 -32768, i16 %shl_ln731_133" [./layer.h:532]   --->   Operation 2141 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2142 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_811 = select i1 %or_ln340_997, i16 %select_ln340_7, i16 %select_ln388_7" [./layer.h:532]   --->   Operation 2142 'select' 'select_ln340_811' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2143 [1/1] (1.35ns)   --->   "store i16 %select_ln340_811, i16* %out_buf_sc_V_7_addr, align 2" [./layer.h:532]   --->   Operation 2143 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2144 [1/1] (0.00ns)   --->   "%shl_ln731_134 = shl i16 %select_ln1148_8, 5" [./layer.h:532]   --->   Operation 2144 'shl' 'shl_ln731_134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_359)   --->   "%or_ln785_8 = or i1 %tmp_2403, %icmp_ln785_8" [./layer.h:532]   --->   Operation 2145 'or' 'or_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_359)   --->   "%xor_ln785_8 = xor i1 %tmp_2402, true" [./layer.h:532]   --->   Operation 2146 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2147 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_359 = and i1 %or_ln785_8, %xor_ln785_8" [./layer.h:532]   --->   Operation 2147 'and' 'and_ln785_359' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_695)   --->   "%xor_ln786_8 = xor i1 %tmp_2403, true" [./layer.h:532]   --->   Operation 2148 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_695)   --->   "%or_ln786_8 = or i1 %icmp_ln786_8, %xor_ln786_8" [./layer.h:532]   --->   Operation 2149 'or' 'or_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2150 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_695 = and i1 %or_ln786_8, %tmp_2402" [./layer.h:532]   --->   Operation 2150 'and' 'and_ln786_695' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%or_ln340_8 = or i1 %and_ln786_695, %and_ln785_359" [./layer.h:532]   --->   Operation 2151 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_812)   --->   "%xor_ln340_8 = xor i1 %and_ln786_695, true" [./layer.h:532]   --->   Operation 2152 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_812)   --->   "%or_ln340_1000 = or i1 %and_ln785_359, %xor_ln340_8" [./layer.h:532]   --->   Operation 2153 'or' 'or_ln340_1000' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2154 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_8, i16 32767, i16 %shl_ln731_134" [./layer.h:532]   --->   Operation 2154 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_812)   --->   "%select_ln388_8 = select i1 %and_ln786_695, i16 -32768, i16 %shl_ln731_134" [./layer.h:532]   --->   Operation 2155 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2156 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_812 = select i1 %or_ln340_1000, i16 %select_ln340_8, i16 %select_ln388_8" [./layer.h:532]   --->   Operation 2156 'select' 'select_ln340_812' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2157 [1/1] (1.35ns)   --->   "store i16 %select_ln340_812, i16* %out_buf_sc_V_8_addr, align 2" [./layer.h:532]   --->   Operation 2157 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2158 [1/1] (0.00ns)   --->   "%shl_ln731_135 = shl i16 %select_ln1148_9, 5" [./layer.h:532]   --->   Operation 2158 'shl' 'shl_ln731_135' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_360)   --->   "%or_ln785_9 = or i1 %tmp_2406, %icmp_ln785_9" [./layer.h:532]   --->   Operation 2159 'or' 'or_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_360)   --->   "%xor_ln785_9 = xor i1 %tmp_2405, true" [./layer.h:532]   --->   Operation 2160 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2161 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_360 = and i1 %or_ln785_9, %xor_ln785_9" [./layer.h:532]   --->   Operation 2161 'and' 'and_ln785_360' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_697)   --->   "%xor_ln786_9 = xor i1 %tmp_2406, true" [./layer.h:532]   --->   Operation 2162 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_697)   --->   "%or_ln786_9 = or i1 %icmp_ln786_9, %xor_ln786_9" [./layer.h:532]   --->   Operation 2163 'or' 'or_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2164 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_697 = and i1 %or_ln786_9, %tmp_2405" [./layer.h:532]   --->   Operation 2164 'and' 'and_ln786_697' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%or_ln340_9 = or i1 %and_ln786_697, %and_ln785_360" [./layer.h:532]   --->   Operation 2165 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_813)   --->   "%xor_ln340_9 = xor i1 %and_ln786_697, true" [./layer.h:532]   --->   Operation 2166 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_813)   --->   "%or_ln340_1003 = or i1 %and_ln785_360, %xor_ln340_9" [./layer.h:532]   --->   Operation 2167 'or' 'or_ln340_1003' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2168 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_9, i16 32767, i16 %shl_ln731_135" [./layer.h:532]   --->   Operation 2168 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_813)   --->   "%select_ln388_9 = select i1 %and_ln786_697, i16 -32768, i16 %shl_ln731_135" [./layer.h:532]   --->   Operation 2169 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2170 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_813 = select i1 %or_ln340_1003, i16 %select_ln340_9, i16 %select_ln388_9" [./layer.h:532]   --->   Operation 2170 'select' 'select_ln340_813' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2171 [1/1] (1.35ns)   --->   "store i16 %select_ln340_813, i16* %out_buf_sc_V_9_addr, align 2" [./layer.h:532]   --->   Operation 2171 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2172 [1/1] (0.00ns)   --->   "%shl_ln731_136 = shl i16 %select_ln1148_10, 5" [./layer.h:532]   --->   Operation 2172 'shl' 'shl_ln731_136' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_361)   --->   "%or_ln785_10 = or i1 %tmp_2409, %icmp_ln785_10" [./layer.h:532]   --->   Operation 2173 'or' 'or_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_361)   --->   "%xor_ln785_10 = xor i1 %tmp_2408, true" [./layer.h:532]   --->   Operation 2174 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2175 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_361 = and i1 %or_ln785_10, %xor_ln785_10" [./layer.h:532]   --->   Operation 2175 'and' 'and_ln785_361' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_699)   --->   "%xor_ln786_10 = xor i1 %tmp_2409, true" [./layer.h:532]   --->   Operation 2176 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_699)   --->   "%or_ln786_10 = or i1 %icmp_ln786_10, %xor_ln786_10" [./layer.h:532]   --->   Operation 2177 'or' 'or_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2178 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_699 = and i1 %or_ln786_10, %tmp_2408" [./layer.h:532]   --->   Operation 2178 'and' 'and_ln786_699' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_10)   --->   "%or_ln340_10 = or i1 %and_ln786_699, %and_ln785_361" [./layer.h:532]   --->   Operation 2179 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_814)   --->   "%xor_ln340_10 = xor i1 %and_ln786_699, true" [./layer.h:532]   --->   Operation 2180 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_814)   --->   "%or_ln340_1006 = or i1 %and_ln785_361, %xor_ln340_10" [./layer.h:532]   --->   Operation 2181 'or' 'or_ln340_1006' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2182 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_10, i16 32767, i16 %shl_ln731_136" [./layer.h:532]   --->   Operation 2182 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_814)   --->   "%select_ln388_10 = select i1 %and_ln786_699, i16 -32768, i16 %shl_ln731_136" [./layer.h:532]   --->   Operation 2183 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2184 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_814 = select i1 %or_ln340_1006, i16 %select_ln340_10, i16 %select_ln388_10" [./layer.h:532]   --->   Operation 2184 'select' 'select_ln340_814' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2185 [1/1] (1.35ns)   --->   "store i16 %select_ln340_814, i16* %out_buf_sc_V_10_addr, align 2" [./layer.h:532]   --->   Operation 2185 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2186 [1/1] (0.00ns)   --->   "%shl_ln731_137 = shl i16 %select_ln1148_11, 5" [./layer.h:532]   --->   Operation 2186 'shl' 'shl_ln731_137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_362)   --->   "%or_ln785_11 = or i1 %tmp_2412, %icmp_ln785_11" [./layer.h:532]   --->   Operation 2187 'or' 'or_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_362)   --->   "%xor_ln785_11 = xor i1 %tmp_2411, true" [./layer.h:532]   --->   Operation 2188 'xor' 'xor_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2189 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_362 = and i1 %or_ln785_11, %xor_ln785_11" [./layer.h:532]   --->   Operation 2189 'and' 'and_ln785_362' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_701)   --->   "%xor_ln786_11 = xor i1 %tmp_2412, true" [./layer.h:532]   --->   Operation 2190 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_701)   --->   "%or_ln786_11 = or i1 %icmp_ln786_11, %xor_ln786_11" [./layer.h:532]   --->   Operation 2191 'or' 'or_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2192 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_701 = and i1 %or_ln786_11, %tmp_2411" [./layer.h:532]   --->   Operation 2192 'and' 'and_ln786_701' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_11)   --->   "%or_ln340_11 = or i1 %and_ln786_701, %and_ln785_362" [./layer.h:532]   --->   Operation 2193 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_815)   --->   "%xor_ln340_11 = xor i1 %and_ln786_701, true" [./layer.h:532]   --->   Operation 2194 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_815)   --->   "%or_ln340_1009 = or i1 %and_ln785_362, %xor_ln340_11" [./layer.h:532]   --->   Operation 2195 'or' 'or_ln340_1009' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2196 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_11, i16 32767, i16 %shl_ln731_137" [./layer.h:532]   --->   Operation 2196 'select' 'select_ln340_11' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_815)   --->   "%select_ln388_11 = select i1 %and_ln786_701, i16 -32768, i16 %shl_ln731_137" [./layer.h:532]   --->   Operation 2197 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2198 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_815 = select i1 %or_ln340_1009, i16 %select_ln340_11, i16 %select_ln388_11" [./layer.h:532]   --->   Operation 2198 'select' 'select_ln340_815' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2199 [1/1] (1.35ns)   --->   "store i16 %select_ln340_815, i16* %out_buf_sc_V_11_addr, align 2" [./layer.h:532]   --->   Operation 2199 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2200 [1/1] (0.00ns)   --->   "%shl_ln731_138 = shl i16 %select_ln1148_12, 5" [./layer.h:532]   --->   Operation 2200 'shl' 'shl_ln731_138' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_363)   --->   "%or_ln785_12 = or i1 %tmp_2415, %icmp_ln785_12" [./layer.h:532]   --->   Operation 2201 'or' 'or_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_363)   --->   "%xor_ln785_12 = xor i1 %tmp_2414, true" [./layer.h:532]   --->   Operation 2202 'xor' 'xor_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2203 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_363 = and i1 %or_ln785_12, %xor_ln785_12" [./layer.h:532]   --->   Operation 2203 'and' 'and_ln785_363' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_703)   --->   "%xor_ln786_12 = xor i1 %tmp_2415, true" [./layer.h:532]   --->   Operation 2204 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_703)   --->   "%or_ln786_12 = or i1 %icmp_ln786_12, %xor_ln786_12" [./layer.h:532]   --->   Operation 2205 'or' 'or_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2206 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_703 = and i1 %or_ln786_12, %tmp_2414" [./layer.h:532]   --->   Operation 2206 'and' 'and_ln786_703' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_12)   --->   "%or_ln340_12 = or i1 %and_ln786_703, %and_ln785_363" [./layer.h:532]   --->   Operation 2207 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_816)   --->   "%xor_ln340_12 = xor i1 %and_ln786_703, true" [./layer.h:532]   --->   Operation 2208 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_816)   --->   "%or_ln340_1012 = or i1 %and_ln785_363, %xor_ln340_12" [./layer.h:532]   --->   Operation 2209 'or' 'or_ln340_1012' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2210 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_12 = select i1 %or_ln340_12, i16 32767, i16 %shl_ln731_138" [./layer.h:532]   --->   Operation 2210 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_816)   --->   "%select_ln388_12 = select i1 %and_ln786_703, i16 -32768, i16 %shl_ln731_138" [./layer.h:532]   --->   Operation 2211 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2212 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_816 = select i1 %or_ln340_1012, i16 %select_ln340_12, i16 %select_ln388_12" [./layer.h:532]   --->   Operation 2212 'select' 'select_ln340_816' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2213 [1/1] (1.35ns)   --->   "store i16 %select_ln340_816, i16* %out_buf_sc_V_12_addr, align 2" [./layer.h:532]   --->   Operation 2213 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2214 [1/1] (0.00ns)   --->   "%shl_ln731_139 = shl i16 %select_ln1148_13, 5" [./layer.h:532]   --->   Operation 2214 'shl' 'shl_ln731_139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_364)   --->   "%or_ln785_13 = or i1 %tmp_2418, %icmp_ln785_13" [./layer.h:532]   --->   Operation 2215 'or' 'or_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_364)   --->   "%xor_ln785_13 = xor i1 %tmp_2417, true" [./layer.h:532]   --->   Operation 2216 'xor' 'xor_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2217 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_364 = and i1 %or_ln785_13, %xor_ln785_13" [./layer.h:532]   --->   Operation 2217 'and' 'and_ln785_364' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_705)   --->   "%xor_ln786_13 = xor i1 %tmp_2418, true" [./layer.h:532]   --->   Operation 2218 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_705)   --->   "%or_ln786_13 = or i1 %icmp_ln786_13, %xor_ln786_13" [./layer.h:532]   --->   Operation 2219 'or' 'or_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2220 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_705 = and i1 %or_ln786_13, %tmp_2417" [./layer.h:532]   --->   Operation 2220 'and' 'and_ln786_705' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%or_ln340_13 = or i1 %and_ln786_705, %and_ln785_364" [./layer.h:532]   --->   Operation 2221 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_817)   --->   "%xor_ln340_13 = xor i1 %and_ln786_705, true" [./layer.h:532]   --->   Operation 2222 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_817)   --->   "%or_ln340_1015 = or i1 %and_ln785_364, %xor_ln340_13" [./layer.h:532]   --->   Operation 2223 'or' 'or_ln340_1015' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2224 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_13 = select i1 %or_ln340_13, i16 32767, i16 %shl_ln731_139" [./layer.h:532]   --->   Operation 2224 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_817)   --->   "%select_ln388_13 = select i1 %and_ln786_705, i16 -32768, i16 %shl_ln731_139" [./layer.h:532]   --->   Operation 2225 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2226 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_817 = select i1 %or_ln340_1015, i16 %select_ln340_13, i16 %select_ln388_13" [./layer.h:532]   --->   Operation 2226 'select' 'select_ln340_817' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2227 [1/1] (1.35ns)   --->   "store i16 %select_ln340_817, i16* %out_buf_sc_V_13_addr, align 2" [./layer.h:532]   --->   Operation 2227 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2228 [1/1] (0.00ns)   --->   "%shl_ln731_140 = shl i16 %select_ln1148_14, 5" [./layer.h:532]   --->   Operation 2228 'shl' 'shl_ln731_140' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_365)   --->   "%or_ln785_14 = or i1 %tmp_2421, %icmp_ln785_14" [./layer.h:532]   --->   Operation 2229 'or' 'or_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_365)   --->   "%xor_ln785_14 = xor i1 %tmp_2420, true" [./layer.h:532]   --->   Operation 2230 'xor' 'xor_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2231 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_365 = and i1 %or_ln785_14, %xor_ln785_14" [./layer.h:532]   --->   Operation 2231 'and' 'and_ln785_365' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_707)   --->   "%xor_ln786_14 = xor i1 %tmp_2421, true" [./layer.h:532]   --->   Operation 2232 'xor' 'xor_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_707)   --->   "%or_ln786_14 = or i1 %icmp_ln786_14, %xor_ln786_14" [./layer.h:532]   --->   Operation 2233 'or' 'or_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2234 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_707 = and i1 %or_ln786_14, %tmp_2420" [./layer.h:532]   --->   Operation 2234 'and' 'and_ln786_707' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_14)   --->   "%or_ln340_14 = or i1 %and_ln786_707, %and_ln785_365" [./layer.h:532]   --->   Operation 2235 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_818)   --->   "%xor_ln340_14 = xor i1 %and_ln786_707, true" [./layer.h:532]   --->   Operation 2236 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_818)   --->   "%or_ln340_1018 = or i1 %and_ln785_365, %xor_ln340_14" [./layer.h:532]   --->   Operation 2237 'or' 'or_ln340_1018' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2238 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_14, i16 32767, i16 %shl_ln731_140" [./layer.h:532]   --->   Operation 2238 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_818)   --->   "%select_ln388_14 = select i1 %and_ln786_707, i16 -32768, i16 %shl_ln731_140" [./layer.h:532]   --->   Operation 2239 'select' 'select_ln388_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2240 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_818 = select i1 %or_ln340_1018, i16 %select_ln340_14, i16 %select_ln388_14" [./layer.h:532]   --->   Operation 2240 'select' 'select_ln340_818' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2241 [1/1] (1.35ns)   --->   "store i16 %select_ln340_818, i16* %out_buf_sc_V_14_addr, align 2" [./layer.h:532]   --->   Operation 2241 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2242 [1/1] (0.00ns)   --->   "%shl_ln731_141 = shl i16 %select_ln1148_15, 5" [./layer.h:532]   --->   Operation 2242 'shl' 'shl_ln731_141' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_366)   --->   "%or_ln785_15 = or i1 %tmp_2424, %icmp_ln785_15" [./layer.h:532]   --->   Operation 2243 'or' 'or_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_366)   --->   "%xor_ln785_15 = xor i1 %tmp_2423, true" [./layer.h:532]   --->   Operation 2244 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2245 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_366 = and i1 %or_ln785_15, %xor_ln785_15" [./layer.h:532]   --->   Operation 2245 'and' 'and_ln785_366' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_709)   --->   "%xor_ln786_15 = xor i1 %tmp_2424, true" [./layer.h:532]   --->   Operation 2246 'xor' 'xor_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_709)   --->   "%or_ln786_15 = or i1 %icmp_ln786_15, %xor_ln786_15" [./layer.h:532]   --->   Operation 2247 'or' 'or_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2248 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_709 = and i1 %or_ln786_15, %tmp_2423" [./layer.h:532]   --->   Operation 2248 'and' 'and_ln786_709' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_15)   --->   "%or_ln340_15 = or i1 %and_ln786_709, %and_ln785_366" [./layer.h:532]   --->   Operation 2249 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_819)   --->   "%xor_ln340_15 = xor i1 %and_ln786_709, true" [./layer.h:532]   --->   Operation 2250 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_819)   --->   "%or_ln340_1021 = or i1 %and_ln785_366, %xor_ln340_15" [./layer.h:532]   --->   Operation 2251 'or' 'or_ln340_1021' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2252 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_15 = select i1 %or_ln340_15, i16 32767, i16 %shl_ln731_141" [./layer.h:532]   --->   Operation 2252 'select' 'select_ln340_15' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_819)   --->   "%select_ln388_15 = select i1 %and_ln786_709, i16 -32768, i16 %shl_ln731_141" [./layer.h:532]   --->   Operation 2253 'select' 'select_ln388_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2254 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_819 = select i1 %or_ln340_1021, i16 %select_ln340_15, i16 %select_ln388_15" [./layer.h:532]   --->   Operation 2254 'select' 'select_ln340_819' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2255 [1/1] (1.35ns)   --->   "store i16 %select_ln340_819, i16* %out_buf_sc_V_15_addr, align 2" [./layer.h:532]   --->   Operation 2255 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2256 [1/1] (0.00ns)   --->   "%shl_ln731_142 = shl i16 %select_ln1148_16, 5" [./layer.h:532]   --->   Operation 2256 'shl' 'shl_ln731_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_367)   --->   "%or_ln785_16 = or i1 %tmp_2427, %icmp_ln785_16" [./layer.h:532]   --->   Operation 2257 'or' 'or_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_367)   --->   "%xor_ln785_16 = xor i1 %tmp_2426, true" [./layer.h:532]   --->   Operation 2258 'xor' 'xor_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2259 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_367 = and i1 %or_ln785_16, %xor_ln785_16" [./layer.h:532]   --->   Operation 2259 'and' 'and_ln785_367' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_711)   --->   "%xor_ln786_16 = xor i1 %tmp_2427, true" [./layer.h:532]   --->   Operation 2260 'xor' 'xor_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_711)   --->   "%or_ln786_16 = or i1 %icmp_ln786_16, %xor_ln786_16" [./layer.h:532]   --->   Operation 2261 'or' 'or_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2262 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_711 = and i1 %or_ln786_16, %tmp_2426" [./layer.h:532]   --->   Operation 2262 'and' 'and_ln786_711' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_16)   --->   "%or_ln340_16 = or i1 %and_ln786_711, %and_ln785_367" [./layer.h:532]   --->   Operation 2263 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_820)   --->   "%xor_ln340_16 = xor i1 %and_ln786_711, true" [./layer.h:532]   --->   Operation 2264 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_820)   --->   "%or_ln340_1024 = or i1 %and_ln785_367, %xor_ln340_16" [./layer.h:532]   --->   Operation 2265 'or' 'or_ln340_1024' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2266 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_16 = select i1 %or_ln340_16, i16 32767, i16 %shl_ln731_142" [./layer.h:532]   --->   Operation 2266 'select' 'select_ln340_16' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_820)   --->   "%select_ln388_16 = select i1 %and_ln786_711, i16 -32768, i16 %shl_ln731_142" [./layer.h:532]   --->   Operation 2267 'select' 'select_ln388_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2268 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_820 = select i1 %or_ln340_1024, i16 %select_ln340_16, i16 %select_ln388_16" [./layer.h:532]   --->   Operation 2268 'select' 'select_ln340_820' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2269 [1/1] (1.35ns)   --->   "store i16 %select_ln340_820, i16* %out_buf_sc_V_16_addr, align 2" [./layer.h:532]   --->   Operation 2269 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2270 [1/1] (0.00ns)   --->   "%shl_ln731_143 = shl i16 %select_ln1148_17, 5" [./layer.h:532]   --->   Operation 2270 'shl' 'shl_ln731_143' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_368)   --->   "%or_ln785_17 = or i1 %tmp_2430, %icmp_ln785_17" [./layer.h:532]   --->   Operation 2271 'or' 'or_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_368)   --->   "%xor_ln785_17 = xor i1 %tmp_2429, true" [./layer.h:532]   --->   Operation 2272 'xor' 'xor_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2273 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_368 = and i1 %or_ln785_17, %xor_ln785_17" [./layer.h:532]   --->   Operation 2273 'and' 'and_ln785_368' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_713)   --->   "%xor_ln786_17 = xor i1 %tmp_2430, true" [./layer.h:532]   --->   Operation 2274 'xor' 'xor_ln786_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_713)   --->   "%or_ln786_17 = or i1 %icmp_ln786_17, %xor_ln786_17" [./layer.h:532]   --->   Operation 2275 'or' 'or_ln786_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2276 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_713 = and i1 %or_ln786_17, %tmp_2429" [./layer.h:532]   --->   Operation 2276 'and' 'and_ln786_713' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_17)   --->   "%or_ln340_17 = or i1 %and_ln786_713, %and_ln785_368" [./layer.h:532]   --->   Operation 2277 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_821)   --->   "%xor_ln340_17 = xor i1 %and_ln786_713, true" [./layer.h:532]   --->   Operation 2278 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_821)   --->   "%or_ln340_1027 = or i1 %and_ln785_368, %xor_ln340_17" [./layer.h:532]   --->   Operation 2279 'or' 'or_ln340_1027' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2280 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_17 = select i1 %or_ln340_17, i16 32767, i16 %shl_ln731_143" [./layer.h:532]   --->   Operation 2280 'select' 'select_ln340_17' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_821)   --->   "%select_ln388_17 = select i1 %and_ln786_713, i16 -32768, i16 %shl_ln731_143" [./layer.h:532]   --->   Operation 2281 'select' 'select_ln388_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2282 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_821 = select i1 %or_ln340_1027, i16 %select_ln340_17, i16 %select_ln388_17" [./layer.h:532]   --->   Operation 2282 'select' 'select_ln340_821' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2283 [1/1] (1.35ns)   --->   "store i16 %select_ln340_821, i16* %out_buf_sc_V_17_addr, align 2" [./layer.h:532]   --->   Operation 2283 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2284 [1/1] (0.00ns)   --->   "%shl_ln731_144 = shl i16 %select_ln1148_18, 5" [./layer.h:532]   --->   Operation 2284 'shl' 'shl_ln731_144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_369)   --->   "%or_ln785_18 = or i1 %tmp_2433, %icmp_ln785_18" [./layer.h:532]   --->   Operation 2285 'or' 'or_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_369)   --->   "%xor_ln785_18 = xor i1 %tmp_2432, true" [./layer.h:532]   --->   Operation 2286 'xor' 'xor_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2287 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_369 = and i1 %or_ln785_18, %xor_ln785_18" [./layer.h:532]   --->   Operation 2287 'and' 'and_ln785_369' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_715)   --->   "%xor_ln786_18 = xor i1 %tmp_2433, true" [./layer.h:532]   --->   Operation 2288 'xor' 'xor_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_715)   --->   "%or_ln786_18 = or i1 %icmp_ln786_18, %xor_ln786_18" [./layer.h:532]   --->   Operation 2289 'or' 'or_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2290 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_715 = and i1 %or_ln786_18, %tmp_2432" [./layer.h:532]   --->   Operation 2290 'and' 'and_ln786_715' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_18)   --->   "%or_ln340_18 = or i1 %and_ln786_715, %and_ln785_369" [./layer.h:532]   --->   Operation 2291 'or' 'or_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_822)   --->   "%xor_ln340_18 = xor i1 %and_ln786_715, true" [./layer.h:532]   --->   Operation 2292 'xor' 'xor_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_822)   --->   "%or_ln340_1030 = or i1 %and_ln785_369, %xor_ln340_18" [./layer.h:532]   --->   Operation 2293 'or' 'or_ln340_1030' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2294 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_18 = select i1 %or_ln340_18, i16 32767, i16 %shl_ln731_144" [./layer.h:532]   --->   Operation 2294 'select' 'select_ln340_18' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_822)   --->   "%select_ln388_18 = select i1 %and_ln786_715, i16 -32768, i16 %shl_ln731_144" [./layer.h:532]   --->   Operation 2295 'select' 'select_ln388_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2296 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_822 = select i1 %or_ln340_1030, i16 %select_ln340_18, i16 %select_ln388_18" [./layer.h:532]   --->   Operation 2296 'select' 'select_ln340_822' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2297 [1/1] (1.35ns)   --->   "store i16 %select_ln340_822, i16* %out_buf_sc_V_18_addr, align 2" [./layer.h:532]   --->   Operation 2297 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2298 [1/1] (0.00ns)   --->   "%shl_ln731_145 = shl i16 %select_ln1148_19, 5" [./layer.h:532]   --->   Operation 2298 'shl' 'shl_ln731_145' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_370)   --->   "%or_ln785_19 = or i1 %tmp_2436, %icmp_ln785_19" [./layer.h:532]   --->   Operation 2299 'or' 'or_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_370)   --->   "%xor_ln785_19 = xor i1 %tmp_2435, true" [./layer.h:532]   --->   Operation 2300 'xor' 'xor_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2301 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_370 = and i1 %or_ln785_19, %xor_ln785_19" [./layer.h:532]   --->   Operation 2301 'and' 'and_ln785_370' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_717)   --->   "%xor_ln786_19 = xor i1 %tmp_2436, true" [./layer.h:532]   --->   Operation 2302 'xor' 'xor_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_717)   --->   "%or_ln786_19 = or i1 %icmp_ln786_19, %xor_ln786_19" [./layer.h:532]   --->   Operation 2303 'or' 'or_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2304 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_717 = and i1 %or_ln786_19, %tmp_2435" [./layer.h:532]   --->   Operation 2304 'and' 'and_ln786_717' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_19)   --->   "%or_ln340_19 = or i1 %and_ln786_717, %and_ln785_370" [./layer.h:532]   --->   Operation 2305 'or' 'or_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_823)   --->   "%xor_ln340_19 = xor i1 %and_ln786_717, true" [./layer.h:532]   --->   Operation 2306 'xor' 'xor_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_823)   --->   "%or_ln340_1033 = or i1 %and_ln785_370, %xor_ln340_19" [./layer.h:532]   --->   Operation 2307 'or' 'or_ln340_1033' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2308 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_19 = select i1 %or_ln340_19, i16 32767, i16 %shl_ln731_145" [./layer.h:532]   --->   Operation 2308 'select' 'select_ln340_19' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_823)   --->   "%select_ln388_19 = select i1 %and_ln786_717, i16 -32768, i16 %shl_ln731_145" [./layer.h:532]   --->   Operation 2309 'select' 'select_ln388_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2310 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_823 = select i1 %or_ln340_1033, i16 %select_ln340_19, i16 %select_ln388_19" [./layer.h:532]   --->   Operation 2310 'select' 'select_ln340_823' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2311 [1/1] (1.35ns)   --->   "store i16 %select_ln340_823, i16* %out_buf_sc_V_19_addr, align 2" [./layer.h:532]   --->   Operation 2311 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2312 [1/1] (0.00ns)   --->   "%shl_ln731_146 = shl i16 %select_ln1148_20, 5" [./layer.h:532]   --->   Operation 2312 'shl' 'shl_ln731_146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_371)   --->   "%or_ln785_20 = or i1 %tmp_2439, %icmp_ln785_20" [./layer.h:532]   --->   Operation 2313 'or' 'or_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_371)   --->   "%xor_ln785_20 = xor i1 %tmp_2438, true" [./layer.h:532]   --->   Operation 2314 'xor' 'xor_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2315 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_371 = and i1 %or_ln785_20, %xor_ln785_20" [./layer.h:532]   --->   Operation 2315 'and' 'and_ln785_371' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_719)   --->   "%xor_ln786_20 = xor i1 %tmp_2439, true" [./layer.h:532]   --->   Operation 2316 'xor' 'xor_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_719)   --->   "%or_ln786_20 = or i1 %icmp_ln786_20, %xor_ln786_20" [./layer.h:532]   --->   Operation 2317 'or' 'or_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2318 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_719 = and i1 %or_ln786_20, %tmp_2438" [./layer.h:532]   --->   Operation 2318 'and' 'and_ln786_719' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_20)   --->   "%or_ln340_20 = or i1 %and_ln786_719, %and_ln785_371" [./layer.h:532]   --->   Operation 2319 'or' 'or_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_824)   --->   "%xor_ln340_20 = xor i1 %and_ln786_719, true" [./layer.h:532]   --->   Operation 2320 'xor' 'xor_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_824)   --->   "%or_ln340_1036 = or i1 %and_ln785_371, %xor_ln340_20" [./layer.h:532]   --->   Operation 2321 'or' 'or_ln340_1036' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2322 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_20 = select i1 %or_ln340_20, i16 32767, i16 %shl_ln731_146" [./layer.h:532]   --->   Operation 2322 'select' 'select_ln340_20' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_824)   --->   "%select_ln388_20 = select i1 %and_ln786_719, i16 -32768, i16 %shl_ln731_146" [./layer.h:532]   --->   Operation 2323 'select' 'select_ln388_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2324 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_824 = select i1 %or_ln340_1036, i16 %select_ln340_20, i16 %select_ln388_20" [./layer.h:532]   --->   Operation 2324 'select' 'select_ln340_824' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2325 [1/1] (1.35ns)   --->   "store i16 %select_ln340_824, i16* %out_buf_sc_V_20_addr, align 2" [./layer.h:532]   --->   Operation 2325 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2326 [1/1] (0.00ns)   --->   "%shl_ln731_147 = shl i16 %select_ln1148_21, 5" [./layer.h:532]   --->   Operation 2326 'shl' 'shl_ln731_147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_372)   --->   "%or_ln785_21 = or i1 %tmp_2442, %icmp_ln785_21" [./layer.h:532]   --->   Operation 2327 'or' 'or_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_372)   --->   "%xor_ln785_21 = xor i1 %tmp_2441, true" [./layer.h:532]   --->   Operation 2328 'xor' 'xor_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2329 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_372 = and i1 %or_ln785_21, %xor_ln785_21" [./layer.h:532]   --->   Operation 2329 'and' 'and_ln785_372' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_721)   --->   "%xor_ln786_21 = xor i1 %tmp_2442, true" [./layer.h:532]   --->   Operation 2330 'xor' 'xor_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_721)   --->   "%or_ln786_21 = or i1 %icmp_ln786_21, %xor_ln786_21" [./layer.h:532]   --->   Operation 2331 'or' 'or_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2332 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_721 = and i1 %or_ln786_21, %tmp_2441" [./layer.h:532]   --->   Operation 2332 'and' 'and_ln786_721' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_21)   --->   "%or_ln340_21 = or i1 %and_ln786_721, %and_ln785_372" [./layer.h:532]   --->   Operation 2333 'or' 'or_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_825)   --->   "%xor_ln340_21 = xor i1 %and_ln786_721, true" [./layer.h:532]   --->   Operation 2334 'xor' 'xor_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_825)   --->   "%or_ln340_1039 = or i1 %and_ln785_372, %xor_ln340_21" [./layer.h:532]   --->   Operation 2335 'or' 'or_ln340_1039' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2336 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_21 = select i1 %or_ln340_21, i16 32767, i16 %shl_ln731_147" [./layer.h:532]   --->   Operation 2336 'select' 'select_ln340_21' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_825)   --->   "%select_ln388_21 = select i1 %and_ln786_721, i16 -32768, i16 %shl_ln731_147" [./layer.h:532]   --->   Operation 2337 'select' 'select_ln388_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2338 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_825 = select i1 %or_ln340_1039, i16 %select_ln340_21, i16 %select_ln388_21" [./layer.h:532]   --->   Operation 2338 'select' 'select_ln340_825' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2339 [1/1] (1.35ns)   --->   "store i16 %select_ln340_825, i16* %out_buf_sc_V_21_addr, align 2" [./layer.h:532]   --->   Operation 2339 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2340 [1/1] (0.00ns)   --->   "%shl_ln731_148 = shl i16 %select_ln1148_22, 5" [./layer.h:532]   --->   Operation 2340 'shl' 'shl_ln731_148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_373)   --->   "%or_ln785_22 = or i1 %tmp_2445, %icmp_ln785_22" [./layer.h:532]   --->   Operation 2341 'or' 'or_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_373)   --->   "%xor_ln785_22 = xor i1 %tmp_2444, true" [./layer.h:532]   --->   Operation 2342 'xor' 'xor_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2343 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_373 = and i1 %or_ln785_22, %xor_ln785_22" [./layer.h:532]   --->   Operation 2343 'and' 'and_ln785_373' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_723)   --->   "%xor_ln786_22 = xor i1 %tmp_2445, true" [./layer.h:532]   --->   Operation 2344 'xor' 'xor_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_723)   --->   "%or_ln786_22 = or i1 %icmp_ln786_22, %xor_ln786_22" [./layer.h:532]   --->   Operation 2345 'or' 'or_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2346 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_723 = and i1 %or_ln786_22, %tmp_2444" [./layer.h:532]   --->   Operation 2346 'and' 'and_ln786_723' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_22)   --->   "%or_ln340_22 = or i1 %and_ln786_723, %and_ln785_373" [./layer.h:532]   --->   Operation 2347 'or' 'or_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_826)   --->   "%xor_ln340_22 = xor i1 %and_ln786_723, true" [./layer.h:532]   --->   Operation 2348 'xor' 'xor_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_826)   --->   "%or_ln340_1042 = or i1 %and_ln785_373, %xor_ln340_22" [./layer.h:532]   --->   Operation 2349 'or' 'or_ln340_1042' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2350 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_22 = select i1 %or_ln340_22, i16 32767, i16 %shl_ln731_148" [./layer.h:532]   --->   Operation 2350 'select' 'select_ln340_22' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_826)   --->   "%select_ln388_22 = select i1 %and_ln786_723, i16 -32768, i16 %shl_ln731_148" [./layer.h:532]   --->   Operation 2351 'select' 'select_ln388_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2352 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_826 = select i1 %or_ln340_1042, i16 %select_ln340_22, i16 %select_ln388_22" [./layer.h:532]   --->   Operation 2352 'select' 'select_ln340_826' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2353 [1/1] (1.35ns)   --->   "store i16 %select_ln340_826, i16* %out_buf_sc_V_22_addr, align 2" [./layer.h:532]   --->   Operation 2353 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2354 [1/1] (0.00ns)   --->   "%shl_ln731_149 = shl i16 %select_ln1148_23, 5" [./layer.h:532]   --->   Operation 2354 'shl' 'shl_ln731_149' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_374)   --->   "%or_ln785_23 = or i1 %tmp_2448, %icmp_ln785_23" [./layer.h:532]   --->   Operation 2355 'or' 'or_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_374)   --->   "%xor_ln785_23 = xor i1 %tmp_2447, true" [./layer.h:532]   --->   Operation 2356 'xor' 'xor_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2357 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_374 = and i1 %or_ln785_23, %xor_ln785_23" [./layer.h:532]   --->   Operation 2357 'and' 'and_ln785_374' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_725)   --->   "%xor_ln786_23 = xor i1 %tmp_2448, true" [./layer.h:532]   --->   Operation 2358 'xor' 'xor_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_725)   --->   "%or_ln786_23 = or i1 %icmp_ln786_23, %xor_ln786_23" [./layer.h:532]   --->   Operation 2359 'or' 'or_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2360 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_725 = and i1 %or_ln786_23, %tmp_2447" [./layer.h:532]   --->   Operation 2360 'and' 'and_ln786_725' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_23)   --->   "%or_ln340_23 = or i1 %and_ln786_725, %and_ln785_374" [./layer.h:532]   --->   Operation 2361 'or' 'or_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_827)   --->   "%xor_ln340_23 = xor i1 %and_ln786_725, true" [./layer.h:532]   --->   Operation 2362 'xor' 'xor_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_827)   --->   "%or_ln340_1045 = or i1 %and_ln785_374, %xor_ln340_23" [./layer.h:532]   --->   Operation 2363 'or' 'or_ln340_1045' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2364 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_23 = select i1 %or_ln340_23, i16 32767, i16 %shl_ln731_149" [./layer.h:532]   --->   Operation 2364 'select' 'select_ln340_23' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_827)   --->   "%select_ln388_23 = select i1 %and_ln786_725, i16 -32768, i16 %shl_ln731_149" [./layer.h:532]   --->   Operation 2365 'select' 'select_ln388_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2366 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_827 = select i1 %or_ln340_1045, i16 %select_ln340_23, i16 %select_ln388_23" [./layer.h:532]   --->   Operation 2366 'select' 'select_ln340_827' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2367 [1/1] (1.35ns)   --->   "store i16 %select_ln340_827, i16* %out_buf_sc_V_23_addr, align 2" [./layer.h:532]   --->   Operation 2367 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2368 [1/1] (0.00ns)   --->   "%shl_ln731_150 = shl i16 %select_ln1148_24, 5" [./layer.h:532]   --->   Operation 2368 'shl' 'shl_ln731_150' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_375)   --->   "%or_ln785_24 = or i1 %tmp_2451, %icmp_ln785_24" [./layer.h:532]   --->   Operation 2369 'or' 'or_ln785_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_375)   --->   "%xor_ln785_24 = xor i1 %tmp_2450, true" [./layer.h:532]   --->   Operation 2370 'xor' 'xor_ln785_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2371 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_375 = and i1 %or_ln785_24, %xor_ln785_24" [./layer.h:532]   --->   Operation 2371 'and' 'and_ln785_375' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_727)   --->   "%xor_ln786_24 = xor i1 %tmp_2451, true" [./layer.h:532]   --->   Operation 2372 'xor' 'xor_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_727)   --->   "%or_ln786_24 = or i1 %icmp_ln786_24, %xor_ln786_24" [./layer.h:532]   --->   Operation 2373 'or' 'or_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2374 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_727 = and i1 %or_ln786_24, %tmp_2450" [./layer.h:532]   --->   Operation 2374 'and' 'and_ln786_727' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_24)   --->   "%or_ln340_1048 = or i1 %and_ln786_727, %and_ln785_375" [./layer.h:532]   --->   Operation 2375 'or' 'or_ln340_1048' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_828)   --->   "%xor_ln340_24 = xor i1 %and_ln786_727, true" [./layer.h:532]   --->   Operation 2376 'xor' 'xor_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_828)   --->   "%or_ln340_1049 = or i1 %and_ln785_375, %xor_ln340_24" [./layer.h:532]   --->   Operation 2377 'or' 'or_ln340_1049' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2378 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_24 = select i1 %or_ln340_1048, i16 32767, i16 %shl_ln731_150" [./layer.h:532]   --->   Operation 2378 'select' 'select_ln340_24' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_828)   --->   "%select_ln388_24 = select i1 %and_ln786_727, i16 -32768, i16 %shl_ln731_150" [./layer.h:532]   --->   Operation 2379 'select' 'select_ln388_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2380 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_828 = select i1 %or_ln340_1049, i16 %select_ln340_24, i16 %select_ln388_24" [./layer.h:532]   --->   Operation 2380 'select' 'select_ln340_828' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2381 [1/1] (1.35ns)   --->   "store i16 %select_ln340_828, i16* %out_buf_sc_V_24_addr, align 2" [./layer.h:532]   --->   Operation 2381 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2382 [1/1] (0.00ns)   --->   "%shl_ln731_151 = shl i16 %select_ln1148_25, 5" [./layer.h:532]   --->   Operation 2382 'shl' 'shl_ln731_151' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_376)   --->   "%or_ln785_25 = or i1 %tmp_2454, %icmp_ln785_25" [./layer.h:532]   --->   Operation 2383 'or' 'or_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_376)   --->   "%xor_ln785_25 = xor i1 %tmp_2453, true" [./layer.h:532]   --->   Operation 2384 'xor' 'xor_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2385 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_376 = and i1 %or_ln785_25, %xor_ln785_25" [./layer.h:532]   --->   Operation 2385 'and' 'and_ln785_376' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_729)   --->   "%xor_ln786_25 = xor i1 %tmp_2454, true" [./layer.h:532]   --->   Operation 2386 'xor' 'xor_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_729)   --->   "%or_ln786_25 = or i1 %icmp_ln786_25, %xor_ln786_25" [./layer.h:532]   --->   Operation 2387 'or' 'or_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2388 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_729 = and i1 %or_ln786_25, %tmp_2453" [./layer.h:532]   --->   Operation 2388 'and' 'and_ln786_729' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_25)   --->   "%or_ln340_25 = or i1 %and_ln786_729, %and_ln785_376" [./layer.h:532]   --->   Operation 2389 'or' 'or_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_829)   --->   "%xor_ln340_25 = xor i1 %and_ln786_729, true" [./layer.h:532]   --->   Operation 2390 'xor' 'xor_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_829)   --->   "%or_ln340_1052 = or i1 %and_ln785_376, %xor_ln340_25" [./layer.h:532]   --->   Operation 2391 'or' 'or_ln340_1052' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2392 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_25 = select i1 %or_ln340_25, i16 32767, i16 %shl_ln731_151" [./layer.h:532]   --->   Operation 2392 'select' 'select_ln340_25' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_829)   --->   "%select_ln388_25 = select i1 %and_ln786_729, i16 -32768, i16 %shl_ln731_151" [./layer.h:532]   --->   Operation 2393 'select' 'select_ln388_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2394 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_829 = select i1 %or_ln340_1052, i16 %select_ln340_25, i16 %select_ln388_25" [./layer.h:532]   --->   Operation 2394 'select' 'select_ln340_829' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2395 [1/1] (1.35ns)   --->   "store i16 %select_ln340_829, i16* %out_buf_sc_V_25_addr, align 2" [./layer.h:532]   --->   Operation 2395 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2396 [1/1] (0.00ns)   --->   "%shl_ln731_152 = shl i16 %select_ln1148_26, 5" [./layer.h:532]   --->   Operation 2396 'shl' 'shl_ln731_152' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_377)   --->   "%or_ln785_26 = or i1 %tmp_2457, %icmp_ln785_26" [./layer.h:532]   --->   Operation 2397 'or' 'or_ln785_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_377)   --->   "%xor_ln785_26 = xor i1 %tmp_2456, true" [./layer.h:532]   --->   Operation 2398 'xor' 'xor_ln785_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2399 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_377 = and i1 %or_ln785_26, %xor_ln785_26" [./layer.h:532]   --->   Operation 2399 'and' 'and_ln785_377' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_731)   --->   "%xor_ln786_26 = xor i1 %tmp_2457, true" [./layer.h:532]   --->   Operation 2400 'xor' 'xor_ln786_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_731)   --->   "%or_ln786_26 = or i1 %icmp_ln786_26, %xor_ln786_26" [./layer.h:532]   --->   Operation 2401 'or' 'or_ln786_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2402 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_731 = and i1 %or_ln786_26, %tmp_2456" [./layer.h:532]   --->   Operation 2402 'and' 'and_ln786_731' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_26)   --->   "%or_ln340_26 = or i1 %and_ln786_731, %and_ln785_377" [./layer.h:532]   --->   Operation 2403 'or' 'or_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_830)   --->   "%xor_ln340_26 = xor i1 %and_ln786_731, true" [./layer.h:532]   --->   Operation 2404 'xor' 'xor_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_830)   --->   "%or_ln340_1055 = or i1 %and_ln785_377, %xor_ln340_26" [./layer.h:532]   --->   Operation 2405 'or' 'or_ln340_1055' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2406 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_26 = select i1 %or_ln340_26, i16 32767, i16 %shl_ln731_152" [./layer.h:532]   --->   Operation 2406 'select' 'select_ln340_26' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_830)   --->   "%select_ln388_26 = select i1 %and_ln786_731, i16 -32768, i16 %shl_ln731_152" [./layer.h:532]   --->   Operation 2407 'select' 'select_ln388_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2408 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_830 = select i1 %or_ln340_1055, i16 %select_ln340_26, i16 %select_ln388_26" [./layer.h:532]   --->   Operation 2408 'select' 'select_ln340_830' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2409 [1/1] (1.35ns)   --->   "store i16 %select_ln340_830, i16* %out_buf_sc_V_26_addr, align 2" [./layer.h:532]   --->   Operation 2409 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2410 [1/1] (0.00ns)   --->   "%shl_ln731_153 = shl i16 %select_ln1148_27, 5" [./layer.h:532]   --->   Operation 2410 'shl' 'shl_ln731_153' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_378)   --->   "%or_ln785_27 = or i1 %tmp_2460, %icmp_ln785_27" [./layer.h:532]   --->   Operation 2411 'or' 'or_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_378)   --->   "%xor_ln785_27 = xor i1 %tmp_2459, true" [./layer.h:532]   --->   Operation 2412 'xor' 'xor_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2413 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_378 = and i1 %or_ln785_27, %xor_ln785_27" [./layer.h:532]   --->   Operation 2413 'and' 'and_ln785_378' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_733)   --->   "%xor_ln786_27 = xor i1 %tmp_2460, true" [./layer.h:532]   --->   Operation 2414 'xor' 'xor_ln786_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_733)   --->   "%or_ln786_27 = or i1 %icmp_ln786_27, %xor_ln786_27" [./layer.h:532]   --->   Operation 2415 'or' 'or_ln786_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2416 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_733 = and i1 %or_ln786_27, %tmp_2459" [./layer.h:532]   --->   Operation 2416 'and' 'and_ln786_733' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_27)   --->   "%or_ln340_27 = or i1 %and_ln786_733, %and_ln785_378" [./layer.h:532]   --->   Operation 2417 'or' 'or_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_831)   --->   "%xor_ln340_27 = xor i1 %and_ln786_733, true" [./layer.h:532]   --->   Operation 2418 'xor' 'xor_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_831)   --->   "%or_ln340_1058 = or i1 %and_ln785_378, %xor_ln340_27" [./layer.h:532]   --->   Operation 2419 'or' 'or_ln340_1058' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2420 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_27 = select i1 %or_ln340_27, i16 32767, i16 %shl_ln731_153" [./layer.h:532]   --->   Operation 2420 'select' 'select_ln340_27' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_831)   --->   "%select_ln388_27 = select i1 %and_ln786_733, i16 -32768, i16 %shl_ln731_153" [./layer.h:532]   --->   Operation 2421 'select' 'select_ln388_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2422 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_831 = select i1 %or_ln340_1058, i16 %select_ln340_27, i16 %select_ln388_27" [./layer.h:532]   --->   Operation 2422 'select' 'select_ln340_831' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2423 [1/1] (1.35ns)   --->   "store i16 %select_ln340_831, i16* %out_buf_sc_V_27_addr, align 2" [./layer.h:532]   --->   Operation 2423 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2424 [1/1] (0.00ns)   --->   "%shl_ln731_154 = shl i16 %select_ln1148_28, 5" [./layer.h:532]   --->   Operation 2424 'shl' 'shl_ln731_154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_379)   --->   "%or_ln785_28 = or i1 %tmp_2463, %icmp_ln785_28" [./layer.h:532]   --->   Operation 2425 'or' 'or_ln785_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_379)   --->   "%xor_ln785_28 = xor i1 %tmp_2462, true" [./layer.h:532]   --->   Operation 2426 'xor' 'xor_ln785_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2427 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_379 = and i1 %or_ln785_28, %xor_ln785_28" [./layer.h:532]   --->   Operation 2427 'and' 'and_ln785_379' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_735)   --->   "%xor_ln786_28 = xor i1 %tmp_2463, true" [./layer.h:532]   --->   Operation 2428 'xor' 'xor_ln786_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_735)   --->   "%or_ln786_28 = or i1 %icmp_ln786_28, %xor_ln786_28" [./layer.h:532]   --->   Operation 2429 'or' 'or_ln786_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2430 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_735 = and i1 %or_ln786_28, %tmp_2462" [./layer.h:532]   --->   Operation 2430 'and' 'and_ln786_735' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%or_ln340_28 = or i1 %and_ln786_735, %and_ln785_379" [./layer.h:532]   --->   Operation 2431 'or' 'or_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_832)   --->   "%xor_ln340_28 = xor i1 %and_ln786_735, true" [./layer.h:532]   --->   Operation 2432 'xor' 'xor_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_832)   --->   "%or_ln340_1061 = or i1 %and_ln785_379, %xor_ln340_28" [./layer.h:532]   --->   Operation 2433 'or' 'or_ln340_1061' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2434 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_28 = select i1 %or_ln340_28, i16 32767, i16 %shl_ln731_154" [./layer.h:532]   --->   Operation 2434 'select' 'select_ln340_28' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_832)   --->   "%select_ln388_28 = select i1 %and_ln786_735, i16 -32768, i16 %shl_ln731_154" [./layer.h:532]   --->   Operation 2435 'select' 'select_ln388_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2436 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_832 = select i1 %or_ln340_1061, i16 %select_ln340_28, i16 %select_ln388_28" [./layer.h:532]   --->   Operation 2436 'select' 'select_ln340_832' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2437 [1/1] (1.35ns)   --->   "store i16 %select_ln340_832, i16* %out_buf_sc_V_28_addr, align 2" [./layer.h:532]   --->   Operation 2437 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2438 [1/1] (0.00ns)   --->   "%shl_ln731_155 = shl i16 %select_ln1148_29, 5" [./layer.h:532]   --->   Operation 2438 'shl' 'shl_ln731_155' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_380)   --->   "%or_ln785_29 = or i1 %tmp_2466, %icmp_ln785_29" [./layer.h:532]   --->   Operation 2439 'or' 'or_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_380)   --->   "%xor_ln785_29 = xor i1 %tmp_2465, true" [./layer.h:532]   --->   Operation 2440 'xor' 'xor_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2441 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_380 = and i1 %or_ln785_29, %xor_ln785_29" [./layer.h:532]   --->   Operation 2441 'and' 'and_ln785_380' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_737)   --->   "%xor_ln786_29 = xor i1 %tmp_2466, true" [./layer.h:532]   --->   Operation 2442 'xor' 'xor_ln786_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_737)   --->   "%or_ln786_29 = or i1 %icmp_ln786_29, %xor_ln786_29" [./layer.h:532]   --->   Operation 2443 'or' 'or_ln786_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2444 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_737 = and i1 %or_ln786_29, %tmp_2465" [./layer.h:532]   --->   Operation 2444 'and' 'and_ln786_737' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_29)   --->   "%or_ln340_29 = or i1 %and_ln786_737, %and_ln785_380" [./layer.h:532]   --->   Operation 2445 'or' 'or_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_833)   --->   "%xor_ln340_29 = xor i1 %and_ln786_737, true" [./layer.h:532]   --->   Operation 2446 'xor' 'xor_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_833)   --->   "%or_ln340_1064 = or i1 %and_ln785_380, %xor_ln340_29" [./layer.h:532]   --->   Operation 2447 'or' 'or_ln340_1064' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2448 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_29 = select i1 %or_ln340_29, i16 32767, i16 %shl_ln731_155" [./layer.h:532]   --->   Operation 2448 'select' 'select_ln340_29' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_833)   --->   "%select_ln388_29 = select i1 %and_ln786_737, i16 -32768, i16 %shl_ln731_155" [./layer.h:532]   --->   Operation 2449 'select' 'select_ln388_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2450 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_833 = select i1 %or_ln340_1064, i16 %select_ln340_29, i16 %select_ln388_29" [./layer.h:532]   --->   Operation 2450 'select' 'select_ln340_833' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2451 [1/1] (1.35ns)   --->   "store i16 %select_ln340_833, i16* %out_buf_sc_V_29_addr, align 2" [./layer.h:532]   --->   Operation 2451 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2452 [1/1] (0.00ns)   --->   "%shl_ln731_156 = shl i16 %select_ln1148_30, 5" [./layer.h:532]   --->   Operation 2452 'shl' 'shl_ln731_156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_381)   --->   "%or_ln785_30 = or i1 %tmp_2469, %icmp_ln785_30" [./layer.h:532]   --->   Operation 2453 'or' 'or_ln785_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_381)   --->   "%xor_ln785_30 = xor i1 %tmp_2468, true" [./layer.h:532]   --->   Operation 2454 'xor' 'xor_ln785_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2455 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_381 = and i1 %or_ln785_30, %xor_ln785_30" [./layer.h:532]   --->   Operation 2455 'and' 'and_ln785_381' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_739)   --->   "%xor_ln786_30 = xor i1 %tmp_2469, true" [./layer.h:532]   --->   Operation 2456 'xor' 'xor_ln786_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_739)   --->   "%or_ln786_30 = or i1 %icmp_ln786_30, %xor_ln786_30" [./layer.h:532]   --->   Operation 2457 'or' 'or_ln786_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2458 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_739 = and i1 %or_ln786_30, %tmp_2468" [./layer.h:532]   --->   Operation 2458 'and' 'and_ln786_739' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_30)   --->   "%or_ln340_30 = or i1 %and_ln786_739, %and_ln785_381" [./layer.h:532]   --->   Operation 2459 'or' 'or_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_834)   --->   "%xor_ln340_30 = xor i1 %and_ln786_739, true" [./layer.h:532]   --->   Operation 2460 'xor' 'xor_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_834)   --->   "%or_ln340_1067 = or i1 %and_ln785_381, %xor_ln340_30" [./layer.h:532]   --->   Operation 2461 'or' 'or_ln340_1067' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2462 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_30 = select i1 %or_ln340_30, i16 32767, i16 %shl_ln731_156" [./layer.h:532]   --->   Operation 2462 'select' 'select_ln340_30' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_834)   --->   "%select_ln388_30 = select i1 %and_ln786_739, i16 -32768, i16 %shl_ln731_156" [./layer.h:532]   --->   Operation 2463 'select' 'select_ln388_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2464 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_834 = select i1 %or_ln340_1067, i16 %select_ln340_30, i16 %select_ln388_30" [./layer.h:532]   --->   Operation 2464 'select' 'select_ln340_834' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2465 [1/1] (1.35ns)   --->   "store i16 %select_ln340_834, i16* %out_buf_sc_V_30_addr, align 2" [./layer.h:532]   --->   Operation 2465 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2466 [1/1] (0.00ns)   --->   "%shl_ln731_157 = shl i16 %select_ln1148_31, 5" [./layer.h:532]   --->   Operation 2466 'shl' 'shl_ln731_157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_382)   --->   "%or_ln785_31 = or i1 %tmp_2472, %icmp_ln785_31" [./layer.h:532]   --->   Operation 2467 'or' 'or_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node and_ln785_382)   --->   "%xor_ln785_31 = xor i1 %tmp_2471, true" [./layer.h:532]   --->   Operation 2468 'xor' 'xor_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2469 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln785_382 = and i1 %or_ln785_31, %xor_ln785_31" [./layer.h:532]   --->   Operation 2469 'and' 'and_ln785_382' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_741)   --->   "%xor_ln786_31 = xor i1 %tmp_2472, true" [./layer.h:532]   --->   Operation 2470 'xor' 'xor_ln786_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_741)   --->   "%or_ln786_31 = or i1 %icmp_ln786_31, %xor_ln786_31" [./layer.h:532]   --->   Operation 2471 'or' 'or_ln786_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2472 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_741 = and i1 %or_ln786_31, %tmp_2471" [./layer.h:532]   --->   Operation 2472 'and' 'and_ln786_741' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_31)   --->   "%or_ln340_31 = or i1 %and_ln786_741, %and_ln785_382" [./layer.h:532]   --->   Operation 2473 'or' 'or_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_835)   --->   "%xor_ln340_31 = xor i1 %and_ln786_741, true" [./layer.h:532]   --->   Operation 2474 'xor' 'xor_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_835)   --->   "%or_ln340_1070 = or i1 %and_ln785_382, %xor_ln340_31" [./layer.h:532]   --->   Operation 2475 'or' 'or_ln340_1070' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2476 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_31 = select i1 %or_ln340_31, i16 32767, i16 %shl_ln731_157" [./layer.h:532]   --->   Operation 2476 'select' 'select_ln340_31' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_835)   --->   "%select_ln388_31 = select i1 %and_ln786_741, i16 -32768, i16 %shl_ln731_157" [./layer.h:532]   --->   Operation 2477 'select' 'select_ln388_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2478 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln340_835 = select i1 %or_ln340_1070, i16 %select_ln340_31, i16 %select_ln388_31" [./layer.h:532]   --->   Operation 2478 'select' 'select_ln340_835' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2479 [1/1] (1.35ns)   --->   "store i16 %select_ln340_835, i16* %out_buf_sc_V_31_addr, align 2" [./layer.h:532]   --->   Operation 2479 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 904> <RAM>
ST_9 : Operation 2480 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)" [./layer.h:534]   --->   Operation 2480 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2481 [1/1] (0.00ns)   --->   "br label %.preheader273" [./layer.h:515]   --->   Operation 2481 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 3.19ns
The critical path consists of the following:
	wire read on port 'row_tile_start' (./layer.h:502) [69]  (0 ns)
	'sub' operation ('sub_ln507', ./layer.h:507) [75]  (0.746 ns)
	'select' operation ('select_ln507', ./layer.h:507) [77]  (0.275 ns)
	'sub' operation ('sub_ln514', ./layer.h:514) [79]  (0.746 ns)
	'mul' operation ('mul_ln355', bnn.cc:355) [82]  (1.42 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ./layer.h:515) [87]  (0 ns)
	'icmp' operation ('icmp_ln515', ./layer.h:515) [94]  (0.87 ns)
	'select' operation ('select_ln514_1', ./layer.h:514) [96]  (0.275 ns)
	'mul' operation ('mul_ln203', ./layer.h:532) [100]  (2.17 ns)

 <State 3>: 2.5ns
The critical path consists of the following:
	'phi' operation ('ii_0', ./layer.h:521) with incoming values : ('select_ln521_1', ./layer.h:521) [106]  (0 ns)
	'add' operation ('ii', ./layer.h:521) [144]  (0.625 ns)
	'select' operation ('select_ln521_1', ./layer.h:521) [148]  (0.264 ns)
	'add' operation ('add_ln521', ./layer.h:521) [150]  (0.746 ns)
	'add' operation ('add_ln521_1', ./layer.h:521) [152]  (0.868 ns)

 <State 4>: 3.11ns
The critical path consists of the following:
	'add' operation ('add_ln525', ./layer.h:525) [161]  (0.897 ns)
	'add' operation of DSP[163] ('add_ln1265', ./layer.h:525) [163]  (2.21 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_buf_sc_V_0_addr_1', ./layer.h:525) [165]  (0 ns)
	'load' operation ('out_buf_sc_V_0_load', ./layer.h:525) on array 'out_buf_sc_V_0' [197]  (1.35 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	'load' operation ('out_buf_sc_V_0_load', ./layer.h:525) on array 'out_buf_sc_V_0' [197]  (1.35 ns)
	'add' operation ('add_ln1192', ./layer.h:526) [207]  (1.07 ns)

 <State 7>: 2.85ns
The critical path consists of the following:
	'add' operation ('tmp[0].V', ./layer.h:526) [213]  (1.02 ns)
	'xor' operation ('xor_ln416', ./layer.h:526) [215]  (0 ns)
	'and' operation ('and_ln416', ./layer.h:526) [216]  (0.331 ns)
	'select' operation ('select_ln779', ./layer.h:526) [219]  (0 ns)
	'and' operation ('and_ln786_679', ./layer.h:526) [223]  (0.331 ns)
	'or' operation ('or_ln786_353', ./layer.h:526) [224]  (0 ns)
	'xor' operation ('xor_ln786_393', ./layer.h:526) [225]  (0 ns)
	'and' operation ('and_ln786_680', ./layer.h:526) [226]  (0.331 ns)
	'or' operation ('or_ln340_977', ./layer.h:526) [227]  (0 ns)
	'select' operation ('select_ln340_452', ./layer.h:526) [230]  (0.42 ns)
	'select' operation ('tmp[0].V', ./layer.h:526) [235]  (0.42 ns)

 <State 8>: 3.4ns
The critical path consists of the following:
	'load' operation ('tmp_0_V_5_load', ./layer.h:532) on local variable 'tmp[0].V' [1450]  (0 ns)
	'sub' operation ('sub_ln1148', ./layer.h:532) [1520]  (1.1 ns)
	'sub' operation ('sub_ln1148_1', ./layer.h:532) [1523]  (1 ns)
	'select' operation ('select_ln1148', ./layer.h:532) [1527]  (0.42 ns)
	'icmp' operation ('icmp_ln785', ./layer.h:532) [1532]  (0.877 ns)

 <State 9>: 2.52ns
The critical path consists of the following:
	'or' operation ('or_ln785', ./layer.h:532) [1533]  (0 ns)
	'and' operation ('and_ln785_351', ./layer.h:532) [1535]  (0.331 ns)
	'or' operation ('or_ln340', ./layer.h:532) [1540]  (0 ns)
	'select' operation ('select_ln340', ./layer.h:532) [1543]  (0.42 ns)
	'select' operation ('select_ln340_804', ./layer.h:532) [1545]  (0.42 ns)
	'store' operation ('store_ln532', ./layer.h:532) of variable 'select_ln340_804', ./layer.h:532 on array 'out_buf_sc_V_0' [1546]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
