{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593755503321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593755503322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 23:51:43 2020 " "Processing started: Thu Jul 02 23:51:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593755503322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1593755503322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_2 -c Proyecto_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_2 -c Proyecto_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1593755503322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1593755504367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1593755504367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593755527842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593755527842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram.sv 1 1 " "Found 1 design units, including 1 entities, in source file histogram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram " "Found entity 1: histogram" {  } { { "histogram.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/histogram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593755527849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593755527849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "histogram " "Elaborating entity \"histogram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1593755527898 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "wrclk histogram.sv(8) " "Verilog HDL warning at histogram.sv(8): assignments to wrclk create a combinational loop" {  } { { "histogram.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/histogram.sv" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1593755527899 "|histogram"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "wd histogram.sv(8) " "Verilog HDL warning at histogram.sv(8): assignments to wd create a combinational loop" {  } { { "histogram.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/histogram.sv" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1593755527899 "|histogram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DUT " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DUT\"" {  } { { "histogram.sv" "DUT" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/histogram.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593755527925 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RAM data_memory.sv(13) " "Verilog HDL warning at data_memory.sv(13): initial value for variable RAM should be constant" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1593755528042 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(31) " "Verilog HDL assignment warning at data_memory.sv(31): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593755528042 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(32) " "Verilog HDL assignment warning at data_memory.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593755528042 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(33) " "Verilog HDL assignment warning at data_memory.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593755528042 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(34) " "Verilog HDL assignment warning at data_memory.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593755528042 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(35) " "Verilog HDL assignment warning at data_memory.sv(35): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593755528042 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(36) " "Verilog HDL assignment warning at data_memory.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593755528042 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(37) " "Verilog HDL assignment warning at data_memory.sv(37): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593755528042 "|histogram|data_memory:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_memory.sv(38) " "Verilog HDL assignment warning at data_memory.sv(38): truncated value with size 32 to match size of target (16)" {  } { { "data_memory.sv" "" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/data_memory.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593755528042 "|histogram|data_memory:DUT"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wrclk " "Net \"wrclk\" is missing source, defaulting to GND" {  } { { "histogram.sv" "wrclk" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/histogram.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1593755528600 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wd " "Net \"wd\" is missing source, defaulting to GND" {  } { { "histogram.sv" "wd" { Text "C:/Users/Bryan/Desktop/Proyecto_Arqui2/histogram.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1593755528600 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1593755528600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593755529533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 23:52:09 2020 " "Processing ended: Thu Jul 02 23:52:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593755529533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593755529533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593755529533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1593755529533 ""}
