// Seed: 1096728116
module module_0;
  wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1
);
  id_3 :
  assert property (@(posedge 1'd0) id_0)
  else $signed(86);
  ;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd59,
    parameter id_5 = 32'd28
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire _id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire _id_1;
  wire id_12 = -1;
  logic [-1 'b0 !=?  -1 : -1  +  id_5] id_13;
  wire id_14[1 : id_1];
endmodule
