#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x264b510 .scope module, "FullAdder4bit" "FullAdder4bit" 2 50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 4 "a"
    .port_info 4 /INPUT 4 "b"
    .port_info 5 /INPUT 1 "subtract"
L_0x268c080/d .functor XOR 1, L_0x268b980, L_0x268af10, C4<0>, C4<0>;
L_0x268c080 .delay 1 (20,20,20) L_0x268c080/d;
o0x7f3c70799ac8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x26687e0_0 .net "a", 3 0, o0x7f3c70799ac8;  0 drivers
o0x7f3c70799af8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x26688e0_0 .net "b", 3 0, o0x7f3c70799af8;  0 drivers
v0x26689c0_0 .net "carryout", 0 0, L_0x268b980;  1 drivers
v0x2668ac0_0 .net "carryout0", 0 0, L_0x2689b00;  1 drivers
v0x2668b60_0 .net "carryout1", 0 0, L_0x268a490;  1 drivers
v0x2668c50_0 .net "carryout2", 0 0, L_0x268af10;  1 drivers
v0x2668d40_0 .net "overflow", 0 0, L_0x268c080;  1 drivers
o0x7f3c707990d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2668de0_0 .net "subtract", 0 0, o0x7f3c707990d8;  0 drivers
v0x2668e80_0 .net "sum", 3 0, L_0x268bb70;  1 drivers
L_0x2689c10 .part o0x7f3c70799ac8, 0, 1;
L_0x2689d70 .part o0x7f3c70799af8, 0, 1;
L_0x268a5f0 .part o0x7f3c70799ac8, 1, 1;
L_0x268a750 .part o0x7f3c70799af8, 1, 1;
L_0x268b0b0 .part o0x7f3c70799ac8, 2, 1;
L_0x268b1d0 .part o0x7f3c70799af8, 2, 1;
L_0x268bb70 .concat8 [ 1 1 1 1], L_0x2689730, L_0x268a1d0, L_0x268ac50, L_0x268b6c0;
L_0x268bdd0 .part o0x7f3c70799ac8, 3, 1;
L_0x268bf00 .part o0x7f3c70799af8, 3, 1;
S_0x26085f0 .scope module, "adder0" "bitsliceAdder" 2 62, 2 6 0, S_0x264b510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2689390/d .functor XOR 1, L_0x2689d70, o0x7f3c707990d8, C4<0>, C4<0>;
L_0x2689390 .delay 1 (20,20,20) L_0x2689390/d;
L_0x2689470/d .functor XOR 1, L_0x2689c10, L_0x2689390, C4<0>, C4<0>;
L_0x2689470 .delay 1 (20,20,20) L_0x2689470/d;
L_0x26895d0/d .functor AND 1, L_0x2689c10, L_0x2689390, C4<1>, C4<1>;
L_0x26895d0 .delay 1 (30,30,30) L_0x26895d0/d;
L_0x2689730/d .functor XOR 1, L_0x2689470, o0x7f3c707990d8, C4<0>, C4<0>;
L_0x2689730 .delay 1 (20,20,20) L_0x2689730/d;
L_0x2689890/d .functor AND 1, L_0x2689470, o0x7f3c707990d8, C4<1>, C4<1>;
L_0x2689890 .delay 1 (30,30,30) L_0x2689890/d;
L_0x2689b00/d .functor OR 1, L_0x26895d0, L_0x2689890, C4<0>, C4<0>;
L_0x2689b00 .delay 1 (30,30,30) L_0x2689b00/d;
v0x2619040_0 .net "a", 0 0, L_0x2689c10;  1 drivers
v0x2665cc0_0 .net "andAout", 0 0, L_0x26895d0;  1 drivers
v0x2665d80_0 .net "andBout", 0 0, L_0x2689890;  1 drivers
v0x2665e50_0 .net "b", 0 0, L_0x2689d70;  1 drivers
v0x2665f10_0 .net "carryin", 0 0, o0x7f3c707990d8;  alias, 0 drivers
v0x2666020_0 .net "carryout", 0 0, L_0x2689b00;  alias, 1 drivers
v0x26660e0_0 .net "subtract", 0 0, o0x7f3c707990d8;  alias, 0 drivers
v0x2666180_0 .net "sum", 0 0, L_0x2689730;  1 drivers
v0x2666220_0 .net "xorAout", 0 0, L_0x2689470;  1 drivers
v0x2666370_0 .net "xorCout", 0 0, L_0x2689390;  1 drivers
S_0x2666530 .scope module, "adder1" "bitsliceAdder" 2 63, 2 6 0, S_0x264b510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2689e10/d .functor XOR 1, L_0x268a750, L_0x2689b00, C4<0>, C4<0>;
L_0x2689e10 .delay 1 (20,20,20) L_0x2689e10/d;
L_0x2689f10/d .functor XOR 1, L_0x268a5f0, L_0x2689e10, C4<0>, C4<0>;
L_0x2689f10 .delay 1 (20,20,20) L_0x2689f10/d;
L_0x268a070/d .functor AND 1, L_0x268a5f0, L_0x2689e10, C4<1>, C4<1>;
L_0x268a070 .delay 1 (30,30,30) L_0x268a070/d;
L_0x268a1d0/d .functor XOR 1, L_0x2689f10, o0x7f3c707990d8, C4<0>, C4<0>;
L_0x268a1d0 .delay 1 (20,20,20) L_0x268a1d0/d;
L_0x268a330/d .functor AND 1, L_0x2689f10, o0x7f3c707990d8, C4<1>, C4<1>;
L_0x268a330 .delay 1 (30,30,30) L_0x268a330/d;
L_0x268a490/d .functor OR 1, L_0x268a070, L_0x268a330, C4<0>, C4<0>;
L_0x268a490 .delay 1 (30,30,30) L_0x268a490/d;
v0x2666770_0 .net "a", 0 0, L_0x268a5f0;  1 drivers
v0x2666830_0 .net "andAout", 0 0, L_0x268a070;  1 drivers
v0x26668f0_0 .net "andBout", 0 0, L_0x268a330;  1 drivers
v0x26669c0_0 .net "b", 0 0, L_0x268a750;  1 drivers
v0x2666a80_0 .net "carryin", 0 0, o0x7f3c707990d8;  alias, 0 drivers
v0x2666bc0_0 .net "carryout", 0 0, L_0x268a490;  alias, 1 drivers
v0x2666c80_0 .net "subtract", 0 0, L_0x2689b00;  alias, 1 drivers
v0x2666d20_0 .net "sum", 0 0, L_0x268a1d0;  1 drivers
v0x2666dc0_0 .net "xorAout", 0 0, L_0x2689f10;  1 drivers
v0x2666f10_0 .net "xorCout", 0 0, L_0x2689e10;  1 drivers
S_0x26670d0 .scope module, "adder2" "bitsliceAdder" 2 64, 2 6 0, S_0x264b510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268a890/d .functor XOR 1, L_0x268b1d0, L_0x268a490, C4<0>, C4<0>;
L_0x268a890 .delay 1 (20,20,20) L_0x268a890/d;
L_0x268a990/d .functor XOR 1, L_0x268b0b0, L_0x268a890, C4<0>, C4<0>;
L_0x268a990 .delay 1 (20,20,20) L_0x268a990/d;
L_0x268aaf0/d .functor AND 1, L_0x268b0b0, L_0x268a890, C4<1>, C4<1>;
L_0x268aaf0 .delay 1 (30,30,30) L_0x268aaf0/d;
L_0x268ac50/d .functor XOR 1, L_0x268a990, o0x7f3c707990d8, C4<0>, C4<0>;
L_0x268ac50 .delay 1 (20,20,20) L_0x268ac50/d;
L_0x268adb0/d .functor AND 1, L_0x268a990, o0x7f3c707990d8, C4<1>, C4<1>;
L_0x268adb0 .delay 1 (30,30,30) L_0x268adb0/d;
L_0x268af10/d .functor OR 1, L_0x268aaf0, L_0x268adb0, C4<0>, C4<0>;
L_0x268af10 .delay 1 (30,30,30) L_0x268af10/d;
v0x26672f0_0 .net "a", 0 0, L_0x268b0b0;  1 drivers
v0x26673b0_0 .net "andAout", 0 0, L_0x268aaf0;  1 drivers
v0x2667470_0 .net "andBout", 0 0, L_0x268adb0;  1 drivers
v0x2667540_0 .net "b", 0 0, L_0x268b1d0;  1 drivers
v0x2667600_0 .net "carryin", 0 0, o0x7f3c707990d8;  alias, 0 drivers
v0x26676f0_0 .net "carryout", 0 0, L_0x268af10;  alias, 1 drivers
v0x26677b0_0 .net "subtract", 0 0, L_0x268a490;  alias, 1 drivers
v0x2667850_0 .net "sum", 0 0, L_0x268ac50;  1 drivers
v0x26678f0_0 .net "xorAout", 0 0, L_0x268a990;  1 drivers
v0x2667a40_0 .net "xorCout", 0 0, L_0x268a890;  1 drivers
S_0x2667c00 .scope module, "adder3" "bitsliceAdder" 2 65, 2 6 0, S_0x264b510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268b300/d .functor XOR 1, L_0x268bf00, L_0x268af10, C4<0>, C4<0>;
L_0x268b300 .delay 1 (20,20,20) L_0x268b300/d;
L_0x268b400/d .functor XOR 1, L_0x268bdd0, L_0x268b300, C4<0>, C4<0>;
L_0x268b400 .delay 1 (20,20,20) L_0x268b400/d;
L_0x268b560/d .functor AND 1, L_0x268bdd0, L_0x268b300, C4<1>, C4<1>;
L_0x268b560 .delay 1 (30,30,30) L_0x268b560/d;
L_0x268b6c0/d .functor XOR 1, L_0x268b400, o0x7f3c707990d8, C4<0>, C4<0>;
L_0x268b6c0 .delay 1 (20,20,20) L_0x268b6c0/d;
L_0x268b820/d .functor AND 1, L_0x268b400, o0x7f3c707990d8, C4<1>, C4<1>;
L_0x268b820 .delay 1 (30,30,30) L_0x268b820/d;
L_0x268b980/d .functor OR 1, L_0x268b560, L_0x268b820, C4<0>, C4<0>;
L_0x268b980 .delay 1 (30,30,30) L_0x268b980/d;
v0x2667e20_0 .net "a", 0 0, L_0x268bdd0;  1 drivers
v0x2667f00_0 .net "andAout", 0 0, L_0x268b560;  1 drivers
v0x2667fc0_0 .net "andBout", 0 0, L_0x268b820;  1 drivers
v0x2668090_0 .net "b", 0 0, L_0x268bf00;  1 drivers
v0x2668150_0 .net "carryin", 0 0, o0x7f3c707990d8;  alias, 0 drivers
v0x26682d0_0 .net "carryout", 0 0, L_0x268b980;  alias, 1 drivers
v0x2668390_0 .net "subtract", 0 0, L_0x268af10;  alias, 1 drivers
v0x2668430_0 .net "sum", 0 0, L_0x268b6c0;  1 drivers
v0x26684d0_0 .net "xorAout", 0 0, L_0x268b400;  1 drivers
v0x2668620_0 .net "xorCout", 0 0, L_0x268b300;  1 drivers
S_0x26454b0 .scope module, "testSLT" "testSLT" 3 3;
 .timescale 0 0;
v0x2686ea0_0 .var/s "a", 31 0;
v0x2686f80_0 .var/s "b", 31 0;
v0x2687020_0 .net "carryout", 0 0, L_0x26a1260;  1 drivers
L_0x7f3c70750018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2687110_0 .net "carryout1", 0 0, L_0x7f3c70750018;  1 drivers
v0x26871b0_0 .var "dutpassed", 0 0;
v0x26872a0_0 .net "lessthan", 0 0, L_0x26a22e0;  1 drivers
v0x2687340_0 .net "overflow", 0 0, L_0x2695de0;  1 drivers
L_0x7f3c70750060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2687430_0 .net "overflow1", 0 0, L_0x7f3c70750060;  1 drivers
v0x26874d0_0 .var "subtract", 0 0;
v0x2687600_0 .net/s "sum", 31 0, L_0x26a1410;  1 drivers
S_0x2669090 .scope module, "adder" "full32BitAdder" 3 11, 2 72 0, S_0x26454b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 1 "subtract"
L_0x2695de0/d .functor XOR 1, L_0x26a1260, L_0x269fa20, C4<0>, C4<0>;
L_0x2695de0 .delay 1 (20,20,20) L_0x2695de0/d;
v0x2685630_0 .net "a", 31 0, v0x2686ea0_0;  1 drivers
v0x2685730_0 .net "b", 31 0, v0x2686f80_0;  1 drivers
v0x2685810_0 .net "carryout", 0 0, L_0x26a1260;  alias, 1 drivers
v0x2685910 .array "carryouts", 0 30;
v0x2685910_0 .net v0x2685910 0, 0 0, L_0x26a0430; 1 drivers
v0x2685910_1 .net v0x2685910 1, 0 0, L_0x268c780; 1 drivers
v0x2685910_2 .net v0x2685910 2, 0 0, L_0x268d200; 1 drivers
v0x2685910_3 .net v0x2685910 3, 0 0, L_0x268dc30; 1 drivers
v0x2685910_4 .net v0x2685910 4, 0 0, L_0x268e720; 1 drivers
v0x2685910_5 .net v0x2685910 5, 0 0, L_0x268f1a0; 1 drivers
v0x2685910_6 .net v0x2685910 6, 0 0, L_0x268fb90; 1 drivers
v0x2685910_7 .net v0x2685910 7, 0 0, L_0x2690630; 1 drivers
v0x2685910_8 .net v0x2685910 8, 0 0, L_0x26911c0; 1 drivers
v0x2685910_9 .net v0x2685910 9, 0 0, L_0x2691b50; 1 drivers
v0x2685910_10 .net v0x2685910 10, 0 0, L_0x26925b0; 1 drivers
v0x2685910_11 .net v0x2685910 11, 0 0, L_0x2693020; 1 drivers
v0x2685910_12 .net v0x2685910 12, 0 0, L_0x2693aa0; 1 drivers
v0x2685910_13 .net v0x2685910 13, 0 0, L_0x2694490; 1 drivers
v0x2685910_14 .net v0x2685910 14, 0 0, L_0x2694ee0; 1 drivers
v0x2685910_15 .net v0x2685910 15, 0 0, L_0x26958f0; 1 drivers
v0x2685910_16 .net v0x2685910 16, 0 0, L_0x2696590; 1 drivers
v0x2685910_17 .net v0x2685910 17, 0 0, L_0x2696fc0; 1 drivers
v0x2685910_18 .net v0x2685910 18, 0 0, L_0x2697a00; 1 drivers
v0x2685910_19 .net v0x2685910 19, 0 0, L_0x2698450; 1 drivers
v0x2685910_20 .net v0x2685910 20, 0 0, L_0x2698eb0; 1 drivers
v0x2685910_21 .net v0x2685910 21, 0 0, L_0x2699920; 1 drivers
v0x2685910_22 .net v0x2685910 22, 0 0, L_0x269a3a0; 1 drivers
v0x2685910_23 .net v0x2685910 23, 0 0, L_0x269ad90; 1 drivers
v0x2685910_24 .net v0x2685910 24, 0 0, L_0x269b7e0; 1 drivers
v0x2685910_25 .net v0x2685910 25, 0 0, L_0x269c220; 1 drivers
v0x2685910_26 .net v0x2685910 26, 0 0, L_0x269cc70; 1 drivers
v0x2685910_27 .net v0x2685910 27, 0 0, L_0x269d6d0; 1 drivers
v0x2685910_28 .net v0x2685910 28, 0 0, L_0x269e140; 1 drivers
v0x2685910_29 .net v0x2685910 29, 0 0, L_0x269ebc0; 1 drivers
v0x2685910_30 .net v0x2685910 30, 0 0, L_0x269fa20; 1 drivers
v0x2686410_0 .net "overflow", 0 0, L_0x2695de0;  alias, 1 drivers
v0x2686500_0 .net "subtract", 0 0, v0x26874d0_0;  1 drivers
v0x26865a0_0 .net "sum", 31 0, L_0x26a1410;  alias, 1 drivers
L_0x268c930 .part v0x2686ea0_0, 1, 1;
L_0x268ca90 .part v0x2686f80_0, 1, 1;
L_0x268d3f0 .part v0x2686ea0_0, 2, 1;
L_0x268d510 .part v0x2686f80_0, 2, 1;
L_0x268de20 .part v0x2686ea0_0, 3, 1;
L_0x268dfd0 .part v0x2686f80_0, 3, 1;
L_0x268e910 .part v0x2686ea0_0, 4, 1;
L_0x268ea30 .part v0x2686f80_0, 4, 1;
L_0x268f350 .part v0x2686ea0_0, 5, 1;
L_0x268f4b0 .part v0x2686f80_0, 5, 1;
L_0x268fd80 .part v0x2686ea0_0, 6, 1;
L_0x268fea0 .part v0x2686f80_0, 6, 1;
L_0x2690820 .part v0x2686ea0_0, 7, 1;
L_0x2690a50 .part v0x2686f80_0, 7, 1;
L_0x2691320 .part v0x2686ea0_0, 8, 1;
L_0x2691480 .part v0x2686f80_0, 8, 1;
L_0x2691d40 .part v0x2686ea0_0, 9, 1;
L_0x2691e60 .part v0x2686f80_0, 9, 1;
L_0x26927a0 .part v0x2686ea0_0, 10, 1;
L_0x26928c0 .part v0x2686f80_0, 10, 1;
L_0x2693210 .part v0x2686ea0_0, 11, 1;
L_0x2693330 .part v0x2686f80_0, 11, 1;
L_0x2693c50 .part v0x2686ea0_0, 12, 1;
L_0x2693db0 .part v0x2686f80_0, 12, 1;
L_0x2694680 .part v0x2686ea0_0, 13, 1;
L_0x26947a0 .part v0x2686f80_0, 13, 1;
L_0x2695090 .part v0x2686ea0_0, 14, 1;
L_0x26951f0 .part v0x2686f80_0, 14, 1;
L_0x2695ae0 .part v0x2686ea0_0, 15, 1;
L_0x2690940 .part v0x2686f80_0, 15, 1;
L_0x2696780 .part v0x2686ea0_0, 16, 1;
L_0x26968a0 .part v0x2686f80_0, 16, 1;
L_0x26971b0 .part v0x2686ea0_0, 17, 1;
L_0x26972d0 .part v0x2686f80_0, 17, 1;
L_0x2697bf0 .part v0x2686ea0_0, 18, 1;
L_0x2697d10 .part v0x2686f80_0, 18, 1;
L_0x2698640 .part v0x2686ea0_0, 19, 1;
L_0x2698760 .part v0x2686f80_0, 19, 1;
L_0x26990a0 .part v0x2686ea0_0, 20, 1;
L_0x26991c0 .part v0x2686f80_0, 20, 1;
L_0x2699b10 .part v0x2686ea0_0, 21, 1;
L_0x2699c30 .part v0x2686f80_0, 21, 1;
L_0x269a550 .part v0x2686ea0_0, 22, 1;
L_0x269a6b0 .part v0x2686f80_0, 22, 1;
L_0x269af80 .part v0x2686ea0_0, 23, 1;
L_0x269b0a0 .part v0x2686f80_0, 23, 1;
L_0x269b9d0 .part v0x2686ea0_0, 24, 1;
L_0x269baf0 .part v0x2686f80_0, 24, 1;
L_0x269c410 .part v0x2686ea0_0, 25, 1;
L_0x269c530 .part v0x2686f80_0, 25, 1;
L_0x269ce60 .part v0x2686ea0_0, 26, 1;
L_0x269cf80 .part v0x2686f80_0, 26, 1;
L_0x269d8c0 .part v0x2686ea0_0, 27, 1;
L_0x269d9e0 .part v0x2686f80_0, 27, 1;
L_0x269e330 .part v0x2686ea0_0, 28, 1;
L_0x269e450 .part v0x2686f80_0, 28, 1;
L_0x269ed70 .part v0x2686ea0_0, 29, 1;
L_0x269eed0 .part v0x2686f80_0, 29, 1;
L_0x269fbd0 .part v0x2686ea0_0, 30, 1;
L_0x269fd30 .part v0x2686f80_0, 30, 1;
L_0x26a05d0 .part v0x2686ea0_0, 0, 1;
L_0x2695c00 .part v0x2686f80_0, 0, 1;
LS_0x26a1410_0_0 .concat8 [ 1 1 1 1], L_0x26a0170, L_0x268c4c0, L_0x268cf50, L_0x268d980;
LS_0x26a1410_0_4 .concat8 [ 1 1 1 1], L_0x268e470, L_0x268eef0, L_0x268f8e0, L_0x2690380;
LS_0x26a1410_0_8 .concat8 [ 1 1 1 1], L_0x2690f10, L_0x26918a0, L_0x2692300, L_0x2692d70;
LS_0x26a1410_0_12 .concat8 [ 1 1 1 1], L_0x26937f0, L_0x26941e0, L_0x2694c30, L_0x2695640;
LS_0x26a1410_0_16 .concat8 [ 1 1 1 1], L_0x26962e0, L_0x2696d10, L_0x2697750, L_0x26981a0;
LS_0x26a1410_0_20 .concat8 [ 1 1 1 1], L_0x2698c00, L_0x2699670, L_0x269a0f0, L_0x269aae0;
LS_0x26a1410_0_24 .concat8 [ 1 1 1 1], L_0x269b530, L_0x269bf70, L_0x269c9c0, L_0x269d420;
LS_0x26a1410_0_28 .concat8 [ 1 1 1 1], L_0x269de90, L_0x269e910, L_0x26853b0, L_0x26a0fb0;
LS_0x26a1410_1_0 .concat8 [ 4 4 4 4], LS_0x26a1410_0_0, LS_0x26a1410_0_4, LS_0x26a1410_0_8, LS_0x26a1410_0_12;
LS_0x26a1410_1_4 .concat8 [ 4 4 4 4], LS_0x26a1410_0_16, LS_0x26a1410_0_20, LS_0x26a1410_0_24, LS_0x26a1410_0_28;
L_0x26a1410 .concat8 [ 16 16 0 0], LS_0x26a1410_1_0, LS_0x26a1410_1_4;
L_0x26a2030 .part v0x2686ea0_0, 31, 1;
L_0x2695cf0 .part v0x2686f80_0, 31, 1;
S_0x26692d0 .scope module, "adder0" "bitsliceAdder" 2 87, 2 6 0, S_0x2669090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x269ef70/d .functor XOR 1, L_0x2695c00, v0x26874d0_0, C4<0>, C4<0>;
L_0x269ef70 .delay 1 (20,20,20) L_0x269ef70/d;
L_0x269f030/d .functor XOR 1, L_0x26a05d0, L_0x269ef70, C4<0>, C4<0>;
L_0x269f030 .delay 1 (20,20,20) L_0x269f030/d;
L_0x26a0010/d .functor AND 1, L_0x26a05d0, L_0x269ef70, C4<1>, C4<1>;
L_0x26a0010 .delay 1 (30,30,30) L_0x26a0010/d;
L_0x26a0170/d .functor XOR 1, L_0x269f030, v0x26874d0_0, C4<0>, C4<0>;
L_0x26a0170 .delay 1 (20,20,20) L_0x26a0170/d;
L_0x26a02d0/d .functor AND 1, L_0x269f030, v0x26874d0_0, C4<1>, C4<1>;
L_0x26a02d0 .delay 1 (30,30,30) L_0x26a02d0/d;
L_0x26a0430/d .functor OR 1, L_0x26a0010, L_0x26a02d0, C4<0>, C4<0>;
L_0x26a0430 .delay 1 (30,30,30) L_0x26a0430/d;
v0x26695a0_0 .net "a", 0 0, L_0x26a05d0;  1 drivers
v0x2669680_0 .net "andAout", 0 0, L_0x26a0010;  1 drivers
v0x2669740_0 .net "andBout", 0 0, L_0x26a02d0;  1 drivers
v0x26697e0_0 .net "b", 0 0, L_0x2695c00;  1 drivers
v0x26698a0_0 .net "carryin", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x26699b0_0 .net "carryout", 0 0, L_0x26a0430;  alias, 1 drivers
v0x2669a70_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2669b10_0 .net "sum", 0 0, L_0x26a0170;  1 drivers
v0x2669bb0_0 .net "xorAout", 0 0, L_0x269f030;  1 drivers
v0x2669d00_0 .net "xorCout", 0 0, L_0x269ef70;  1 drivers
S_0x2669ec0 .scope module, "adder31" "bitsliceAdder" 2 99, 2 6 0, S_0x2669090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2695ef0/d .functor XOR 1, L_0x2695cf0, v0x26874d0_0, C4<0>, C4<0>;
L_0x2695ef0 .delay 1 (20,20,20) L_0x2695ef0/d;
L_0x2695fb0/d .functor XOR 1, L_0x26a2030, L_0x2695ef0, C4<0>, C4<0>;
L_0x2695fb0 .delay 1 (20,20,20) L_0x2695fb0/d;
L_0x269fe70/d .functor AND 1, L_0x26a2030, L_0x2695ef0, C4<1>, C4<1>;
L_0x269fe70 .delay 1 (30,30,30) L_0x269fe70/d;
L_0x26a0fb0/d .functor XOR 1, L_0x2695fb0, L_0x269fa20, C4<0>, C4<0>;
L_0x26a0fb0 .delay 1 (20,20,20) L_0x26a0fb0/d;
L_0x26a11a0/d .functor AND 1, L_0x2695fb0, L_0x269fa20, C4<1>, C4<1>;
L_0x26a11a0 .delay 1 (30,30,30) L_0x26a11a0/d;
L_0x26a1260/d .functor OR 1, L_0x269fe70, L_0x26a11a0, C4<0>, C4<0>;
L_0x26a1260 .delay 1 (30,30,30) L_0x26a1260/d;
v0x266a100_0 .net "a", 0 0, L_0x26a2030;  1 drivers
v0x266a1c0_0 .net "andAout", 0 0, L_0x269fe70;  1 drivers
v0x266a280_0 .net "andBout", 0 0, L_0x26a11a0;  1 drivers
v0x266a320_0 .net "b", 0 0, L_0x2695cf0;  1 drivers
v0x266a3e0_0 .net "carryin", 0 0, L_0x269fa20;  alias, 1 drivers
v0x266a4f0_0 .net "carryout", 0 0, L_0x26a1260;  alias, 1 drivers
v0x266a5b0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x266a6a0_0 .net "sum", 0 0, L_0x26a0fb0;  1 drivers
v0x266a760_0 .net "xorAout", 0 0, L_0x2695fb0;  1 drivers
v0x266a8b0_0 .net "xorCout", 0 0, L_0x2695ef0;  1 drivers
S_0x266aa70 .scope generate, "genblock[1]" "genblock[1]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x266ac30 .param/l "i" 0 2 92, +C4<01>;
S_0x266acd0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x266aa70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268c0f0/d .functor XOR 1, L_0x268ca90, v0x26874d0_0, C4<0>, C4<0>;
L_0x268c0f0 .delay 1 (20,20,20) L_0x268c0f0/d;
L_0x268c250/d .functor XOR 1, L_0x268c930, L_0x268c0f0, C4<0>, C4<0>;
L_0x268c250 .delay 1 (20,20,20) L_0x268c250/d;
L_0x268c360/d .functor AND 1, L_0x268c930, L_0x268c0f0, C4<1>, C4<1>;
L_0x268c360 .delay 1 (30,30,30) L_0x268c360/d;
L_0x268c4c0/d .functor XOR 1, L_0x268c250, L_0x26a0430, C4<0>, C4<0>;
L_0x268c4c0 .delay 1 (20,20,20) L_0x268c4c0/d;
L_0x268c620/d .functor AND 1, L_0x268c250, L_0x26a0430, C4<1>, C4<1>;
L_0x268c620 .delay 1 (30,30,30) L_0x268c620/d;
L_0x268c780/d .functor OR 1, L_0x268c360, L_0x268c620, C4<0>, C4<0>;
L_0x268c780 .delay 1 (30,30,30) L_0x268c780/d;
v0x266af40_0 .net "a", 0 0, L_0x268c930;  1 drivers
v0x266b020_0 .net "andAout", 0 0, L_0x268c360;  1 drivers
v0x266b0e0_0 .net "andBout", 0 0, L_0x268c620;  1 drivers
v0x266b180_0 .net "b", 0 0, L_0x268ca90;  1 drivers
v0x266b240_0 .net "carryin", 0 0, L_0x26a0430;  alias, 1 drivers
v0x266b330_0 .net "carryout", 0 0, L_0x268c780;  alias, 1 drivers
v0x266b3d0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x266b470_0 .net "sum", 0 0, L_0x268c4c0;  1 drivers
v0x266b530_0 .net "xorAout", 0 0, L_0x268c250;  1 drivers
v0x266b680_0 .net "xorCout", 0 0, L_0x268c0f0;  1 drivers
S_0x266b840 .scope generate, "genblock[2]" "genblock[2]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x266ba00 .param/l "i" 0 2 92, +C4<010>;
S_0x266bac0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x266b840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268cbd0/d .functor XOR 1, L_0x268d510, v0x26874d0_0, C4<0>, C4<0>;
L_0x268cbd0 .delay 1 (20,20,20) L_0x268cbd0/d;
L_0x268cc90/d .functor XOR 1, L_0x268d3f0, L_0x268cbd0, C4<0>, C4<0>;
L_0x268cc90 .delay 1 (20,20,20) L_0x268cc90/d;
L_0x268cdf0/d .functor AND 1, L_0x268d3f0, L_0x268cbd0, C4<1>, C4<1>;
L_0x268cdf0 .delay 1 (30,30,30) L_0x268cdf0/d;
L_0x268cf50/d .functor XOR 1, L_0x268cc90, L_0x268c780, C4<0>, C4<0>;
L_0x268cf50 .delay 1 (20,20,20) L_0x268cf50/d;
L_0x268d140/d .functor AND 1, L_0x268cc90, L_0x268c780, C4<1>, C4<1>;
L_0x268d140 .delay 1 (30,30,30) L_0x268d140/d;
L_0x268d200/d .functor OR 1, L_0x268cdf0, L_0x268d140, C4<0>, C4<0>;
L_0x268d200 .delay 1 (30,30,30) L_0x268d200/d;
v0x266bd30_0 .net "a", 0 0, L_0x268d3f0;  1 drivers
v0x266be10_0 .net "andAout", 0 0, L_0x268cdf0;  1 drivers
v0x266bed0_0 .net "andBout", 0 0, L_0x268d140;  1 drivers
v0x266bf70_0 .net "b", 0 0, L_0x268d510;  1 drivers
v0x266c030_0 .net "carryin", 0 0, L_0x268c780;  alias, 1 drivers
v0x266c120_0 .net "carryout", 0 0, L_0x268d200;  alias, 1 drivers
v0x266c1c0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x266c2f0_0 .net "sum", 0 0, L_0x268cf50;  1 drivers
v0x266c3b0_0 .net "xorAout", 0 0, L_0x268cc90;  1 drivers
v0x266c500_0 .net "xorCout", 0 0, L_0x268cbd0;  1 drivers
S_0x266c6c0 .scope generate, "genblock[3]" "genblock[3]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x266c880 .param/l "i" 0 2 92, +C4<011>;
S_0x266c940 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x266c6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268d600/d .functor XOR 1, L_0x268dfd0, v0x26874d0_0, C4<0>, C4<0>;
L_0x268d600 .delay 1 (20,20,20) L_0x268d600/d;
L_0x268d6c0/d .functor XOR 1, L_0x268de20, L_0x268d600, C4<0>, C4<0>;
L_0x268d6c0 .delay 1 (20,20,20) L_0x268d6c0/d;
L_0x268d820/d .functor AND 1, L_0x268de20, L_0x268d600, C4<1>, C4<1>;
L_0x268d820 .delay 1 (30,30,30) L_0x268d820/d;
L_0x268d980/d .functor XOR 1, L_0x268d6c0, L_0x268d200, C4<0>, C4<0>;
L_0x268d980 .delay 1 (20,20,20) L_0x268d980/d;
L_0x268db70/d .functor AND 1, L_0x268d6c0, L_0x268d200, C4<1>, C4<1>;
L_0x268db70 .delay 1 (30,30,30) L_0x268db70/d;
L_0x268dc30/d .functor OR 1, L_0x268d820, L_0x268db70, C4<0>, C4<0>;
L_0x268dc30 .delay 1 (30,30,30) L_0x268dc30/d;
v0x266cbb0_0 .net "a", 0 0, L_0x268de20;  1 drivers
v0x266cc90_0 .net "andAout", 0 0, L_0x268d820;  1 drivers
v0x266cd50_0 .net "andBout", 0 0, L_0x268db70;  1 drivers
v0x266cdf0_0 .net "b", 0 0, L_0x268dfd0;  1 drivers
v0x266ceb0_0 .net "carryin", 0 0, L_0x268d200;  alias, 1 drivers
v0x266cfa0_0 .net "carryout", 0 0, L_0x268dc30;  alias, 1 drivers
v0x266d040_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x266d0e0_0 .net "sum", 0 0, L_0x268d980;  1 drivers
v0x266d1a0_0 .net "xorAout", 0 0, L_0x268d6c0;  1 drivers
v0x266d2f0_0 .net "xorCout", 0 0, L_0x268d600;  1 drivers
S_0x266d4b0 .scope generate, "genblock[4]" "genblock[4]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x266d670 .param/l "i" 0 2 92, +C4<0100>;
S_0x266d730 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x266d4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268e140/d .functor XOR 1, L_0x268ea30, v0x26874d0_0, C4<0>, C4<0>;
L_0x268e140 .delay 1 (20,20,20) L_0x268e140/d;
L_0x268e1b0/d .functor XOR 1, L_0x268e910, L_0x268e140, C4<0>, C4<0>;
L_0x268e1b0 .delay 1 (20,20,20) L_0x268e1b0/d;
L_0x268e310/d .functor AND 1, L_0x268e910, L_0x268e140, C4<1>, C4<1>;
L_0x268e310 .delay 1 (30,30,30) L_0x268e310/d;
L_0x268e470/d .functor XOR 1, L_0x268e1b0, L_0x268dc30, C4<0>, C4<0>;
L_0x268e470 .delay 1 (20,20,20) L_0x268e470/d;
L_0x268e660/d .functor AND 1, L_0x268e1b0, L_0x268dc30, C4<1>, C4<1>;
L_0x268e660 .delay 1 (30,30,30) L_0x268e660/d;
L_0x268e720/d .functor OR 1, L_0x268e310, L_0x268e660, C4<0>, C4<0>;
L_0x268e720 .delay 1 (30,30,30) L_0x268e720/d;
v0x266d9a0_0 .net "a", 0 0, L_0x268e910;  1 drivers
v0x266da80_0 .net "andAout", 0 0, L_0x268e310;  1 drivers
v0x266db40_0 .net "andBout", 0 0, L_0x268e660;  1 drivers
v0x266dbe0_0 .net "b", 0 0, L_0x268ea30;  1 drivers
v0x266dca0_0 .net "carryin", 0 0, L_0x268dc30;  alias, 1 drivers
v0x266dd90_0 .net "carryout", 0 0, L_0x268e720;  alias, 1 drivers
v0x266de30_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x266ded0_0 .net "sum", 0 0, L_0x268e470;  1 drivers
v0x266df90_0 .net "xorAout", 0 0, L_0x268e1b0;  1 drivers
v0x266e0e0_0 .net "xorCout", 0 0, L_0x268e140;  1 drivers
S_0x266e2a0 .scope generate, "genblock[5]" "genblock[5]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x266e460 .param/l "i" 0 2 92, +C4<0101>;
S_0x266e520 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x266e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268eb70/d .functor XOR 1, L_0x268f4b0, v0x26874d0_0, C4<0>, C4<0>;
L_0x268eb70 .delay 1 (20,20,20) L_0x268eb70/d;
L_0x268ec30/d .functor XOR 1, L_0x268f350, L_0x268eb70, C4<0>, C4<0>;
L_0x268ec30 .delay 1 (20,20,20) L_0x268ec30/d;
L_0x268ed90/d .functor AND 1, L_0x268f350, L_0x268eb70, C4<1>, C4<1>;
L_0x268ed90 .delay 1 (30,30,30) L_0x268ed90/d;
L_0x268eef0/d .functor XOR 1, L_0x268ec30, L_0x268e720, C4<0>, C4<0>;
L_0x268eef0 .delay 1 (20,20,20) L_0x268eef0/d;
L_0x268f0e0/d .functor AND 1, L_0x268ec30, L_0x268e720, C4<1>, C4<1>;
L_0x268f0e0 .delay 1 (30,30,30) L_0x268f0e0/d;
L_0x268f1a0/d .functor OR 1, L_0x268ed90, L_0x268f0e0, C4<0>, C4<0>;
L_0x268f1a0 .delay 1 (30,30,30) L_0x268f1a0/d;
v0x266e790_0 .net "a", 0 0, L_0x268f350;  1 drivers
v0x266e870_0 .net "andAout", 0 0, L_0x268ed90;  1 drivers
v0x266e930_0 .net "andBout", 0 0, L_0x268f0e0;  1 drivers
v0x266ea00_0 .net "b", 0 0, L_0x268f4b0;  1 drivers
v0x266eac0_0 .net "carryin", 0 0, L_0x268e720;  alias, 1 drivers
v0x266ebb0_0 .net "carryout", 0 0, L_0x268f1a0;  alias, 1 drivers
v0x266ec50_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x266ecf0_0 .net "sum", 0 0, L_0x268eef0;  1 drivers
v0x266edb0_0 .net "xorAout", 0 0, L_0x268ec30;  1 drivers
v0x266ef00_0 .net "xorCout", 0 0, L_0x268eb70;  1 drivers
S_0x266f0c0 .scope generate, "genblock[6]" "genblock[6]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x266f280 .param/l "i" 0 2 92, +C4<0110>;
S_0x266f340 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x266f0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268f5b0/d .functor XOR 1, L_0x268fea0, v0x26874d0_0, C4<0>, C4<0>;
L_0x268f5b0 .delay 1 (20,20,20) L_0x268f5b0/d;
L_0x268f620/d .functor XOR 1, L_0x268fd80, L_0x268f5b0, C4<0>, C4<0>;
L_0x268f620 .delay 1 (20,20,20) L_0x268f620/d;
L_0x268f780/d .functor AND 1, L_0x268fd80, L_0x268f5b0, C4<1>, C4<1>;
L_0x268f780 .delay 1 (30,30,30) L_0x268f780/d;
L_0x268f8e0/d .functor XOR 1, L_0x268f620, L_0x268f1a0, C4<0>, C4<0>;
L_0x268f8e0 .delay 1 (20,20,20) L_0x268f8e0/d;
L_0x268fad0/d .functor AND 1, L_0x268f620, L_0x268f1a0, C4<1>, C4<1>;
L_0x268fad0 .delay 1 (30,30,30) L_0x268fad0/d;
L_0x268fb90/d .functor OR 1, L_0x268f780, L_0x268fad0, C4<0>, C4<0>;
L_0x268fb90 .delay 1 (30,30,30) L_0x268fb90/d;
v0x266f5b0_0 .net "a", 0 0, L_0x268fd80;  1 drivers
v0x266f690_0 .net "andAout", 0 0, L_0x268f780;  1 drivers
v0x266f750_0 .net "andBout", 0 0, L_0x268fad0;  1 drivers
v0x266f820_0 .net "b", 0 0, L_0x268fea0;  1 drivers
v0x266f8e0_0 .net "carryin", 0 0, L_0x268f1a0;  alias, 1 drivers
v0x266f9d0_0 .net "carryout", 0 0, L_0x268fb90;  alias, 1 drivers
v0x266fa70_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x266fc20_0 .net "sum", 0 0, L_0x268f8e0;  1 drivers
v0x266fcc0_0 .net "xorAout", 0 0, L_0x268f620;  1 drivers
v0x266fdf0_0 .net "xorCout", 0 0, L_0x268f5b0;  1 drivers
S_0x266ff70 .scope generate, "genblock[7]" "genblock[7]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x266a650 .param/l "i" 0 2 92, +C4<0111>;
S_0x26701f0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x266ff70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2690000/d .functor XOR 1, L_0x2690a50, v0x26874d0_0, C4<0>, C4<0>;
L_0x2690000 .delay 1 (20,20,20) L_0x2690000/d;
L_0x26900c0/d .functor XOR 1, L_0x2690820, L_0x2690000, C4<0>, C4<0>;
L_0x26900c0 .delay 1 (20,20,20) L_0x26900c0/d;
L_0x2690220/d .functor AND 1, L_0x2690820, L_0x2690000, C4<1>, C4<1>;
L_0x2690220 .delay 1 (30,30,30) L_0x2690220/d;
L_0x2690380/d .functor XOR 1, L_0x26900c0, L_0x268fb90, C4<0>, C4<0>;
L_0x2690380 .delay 1 (20,20,20) L_0x2690380/d;
L_0x2690570/d .functor AND 1, L_0x26900c0, L_0x268fb90, C4<1>, C4<1>;
L_0x2690570 .delay 1 (30,30,30) L_0x2690570/d;
L_0x2690630/d .functor OR 1, L_0x2690220, L_0x2690570, C4<0>, C4<0>;
L_0x2690630 .delay 1 (30,30,30) L_0x2690630/d;
v0x26704a0_0 .net "a", 0 0, L_0x2690820;  1 drivers
v0x2670580_0 .net "andAout", 0 0, L_0x2690220;  1 drivers
v0x2670640_0 .net "andBout", 0 0, L_0x2690570;  1 drivers
v0x2670710_0 .net "b", 0 0, L_0x2690a50;  1 drivers
v0x26707d0_0 .net "carryin", 0 0, L_0x268fb90;  alias, 1 drivers
v0x26708c0_0 .net "carryout", 0 0, L_0x2690630;  alias, 1 drivers
v0x2670960_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2670a00_0 .net "sum", 0 0, L_0x2690380;  1 drivers
v0x2670ac0_0 .net "xorAout", 0 0, L_0x26900c0;  1 drivers
v0x2670c10_0 .net "xorCout", 0 0, L_0x2690000;  1 drivers
S_0x2670dd0 .scope generate, "genblock[8]" "genblock[8]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2670f90 .param/l "i" 0 2 92, +C4<01000>;
S_0x2671050 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2670dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268ff90/d .functor XOR 1, L_0x2691480, v0x26874d0_0, C4<0>, C4<0>;
L_0x268ff90 .delay 1 (20,20,20) L_0x268ff90/d;
L_0x2690c50/d .functor XOR 1, L_0x2691320, L_0x268ff90, C4<0>, C4<0>;
L_0x2690c50 .delay 1 (20,20,20) L_0x2690c50/d;
L_0x2690db0/d .functor AND 1, L_0x2691320, L_0x268ff90, C4<1>, C4<1>;
L_0x2690db0 .delay 1 (30,30,30) L_0x2690db0/d;
L_0x2690f10/d .functor XOR 1, L_0x2690c50, L_0x2690630, C4<0>, C4<0>;
L_0x2690f10 .delay 1 (20,20,20) L_0x2690f10/d;
L_0x2691060/d .functor AND 1, L_0x2690c50, L_0x2690630, C4<1>, C4<1>;
L_0x2691060 .delay 1 (30,30,30) L_0x2691060/d;
L_0x26911c0/d .functor OR 1, L_0x2690db0, L_0x2691060, C4<0>, C4<0>;
L_0x26911c0 .delay 1 (30,30,30) L_0x26911c0/d;
v0x26712c0_0 .net "a", 0 0, L_0x2691320;  1 drivers
v0x26713a0_0 .net "andAout", 0 0, L_0x2690db0;  1 drivers
v0x2671460_0 .net "andBout", 0 0, L_0x2691060;  1 drivers
v0x2671530_0 .net "b", 0 0, L_0x2691480;  1 drivers
v0x26715f0_0 .net "carryin", 0 0, L_0x2690630;  alias, 1 drivers
v0x26716e0_0 .net "carryout", 0 0, L_0x26911c0;  alias, 1 drivers
v0x2671780_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2671820_0 .net "sum", 0 0, L_0x2690f10;  1 drivers
v0x26718e0_0 .net "xorAout", 0 0, L_0x2690c50;  1 drivers
v0x2671a30_0 .net "xorCout", 0 0, L_0x268ff90;  1 drivers
S_0x2671bf0 .scope generate, "genblock[9]" "genblock[9]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2671db0 .param/l "i" 0 2 92, +C4<01001>;
S_0x2671e70 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2671bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2691520/d .functor XOR 1, L_0x2691e60, v0x26874d0_0, C4<0>, C4<0>;
L_0x2691520 .delay 1 (20,20,20) L_0x2691520/d;
L_0x26915e0/d .functor XOR 1, L_0x2691d40, L_0x2691520, C4<0>, C4<0>;
L_0x26915e0 .delay 1 (20,20,20) L_0x26915e0/d;
L_0x2691740/d .functor AND 1, L_0x2691d40, L_0x2691520, C4<1>, C4<1>;
L_0x2691740 .delay 1 (30,30,30) L_0x2691740/d;
L_0x26918a0/d .functor XOR 1, L_0x26915e0, L_0x26911c0, C4<0>, C4<0>;
L_0x26918a0 .delay 1 (20,20,20) L_0x26918a0/d;
L_0x2691a90/d .functor AND 1, L_0x26915e0, L_0x26911c0, C4<1>, C4<1>;
L_0x2691a90 .delay 1 (30,30,30) L_0x2691a90/d;
L_0x2691b50/d .functor OR 1, L_0x2691740, L_0x2691a90, C4<0>, C4<0>;
L_0x2691b50 .delay 1 (30,30,30) L_0x2691b50/d;
v0x26720e0_0 .net "a", 0 0, L_0x2691d40;  1 drivers
v0x26721c0_0 .net "andAout", 0 0, L_0x2691740;  1 drivers
v0x2672280_0 .net "andBout", 0 0, L_0x2691a90;  1 drivers
v0x2672350_0 .net "b", 0 0, L_0x2691e60;  1 drivers
v0x2672410_0 .net "carryin", 0 0, L_0x26911c0;  alias, 1 drivers
v0x2672500_0 .net "carryout", 0 0, L_0x2691b50;  alias, 1 drivers
v0x26725a0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2672640_0 .net "sum", 0 0, L_0x26918a0;  1 drivers
v0x2672700_0 .net "xorAout", 0 0, L_0x26915e0;  1 drivers
v0x2672850_0 .net "xorCout", 0 0, L_0x2691520;  1 drivers
S_0x2672a10 .scope generate, "genblock[10]" "genblock[10]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2672bd0 .param/l "i" 0 2 92, +C4<01010>;
S_0x2672c90 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2672a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x268e070/d .functor XOR 1, L_0x26928c0, v0x26874d0_0, C4<0>, C4<0>;
L_0x268e070 .delay 1 (20,20,20) L_0x268e070/d;
L_0x2692040/d .functor XOR 1, L_0x26927a0, L_0x268e070, C4<0>, C4<0>;
L_0x2692040 .delay 1 (20,20,20) L_0x2692040/d;
L_0x26921a0/d .functor AND 1, L_0x26927a0, L_0x268e070, C4<1>, C4<1>;
L_0x26921a0 .delay 1 (30,30,30) L_0x26921a0/d;
L_0x2692300/d .functor XOR 1, L_0x2692040, L_0x2691b50, C4<0>, C4<0>;
L_0x2692300 .delay 1 (20,20,20) L_0x2692300/d;
L_0x26924f0/d .functor AND 1, L_0x2692040, L_0x2691b50, C4<1>, C4<1>;
L_0x26924f0 .delay 1 (30,30,30) L_0x26924f0/d;
L_0x26925b0/d .functor OR 1, L_0x26921a0, L_0x26924f0, C4<0>, C4<0>;
L_0x26925b0 .delay 1 (30,30,30) L_0x26925b0/d;
v0x2672f00_0 .net "a", 0 0, L_0x26927a0;  1 drivers
v0x2672fe0_0 .net "andAout", 0 0, L_0x26921a0;  1 drivers
v0x26730a0_0 .net "andBout", 0 0, L_0x26924f0;  1 drivers
v0x2673170_0 .net "b", 0 0, L_0x26928c0;  1 drivers
v0x2673230_0 .net "carryin", 0 0, L_0x2691b50;  alias, 1 drivers
v0x2673320_0 .net "carryout", 0 0, L_0x26925b0;  alias, 1 drivers
v0x26733c0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2673460_0 .net "sum", 0 0, L_0x2692300;  1 drivers
v0x2673520_0 .net "xorAout", 0 0, L_0x2692040;  1 drivers
v0x2673670_0 .net "xorCout", 0 0, L_0x268e070;  1 drivers
S_0x2673830 .scope generate, "genblock[11]" "genblock[11]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x26739f0 .param/l "i" 0 2 92, +C4<01011>;
S_0x2673ab0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2673830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2691f50/d .functor XOR 1, L_0x2693330, v0x26874d0_0, C4<0>, C4<0>;
L_0x2691f50 .delay 1 (20,20,20) L_0x2691f50/d;
L_0x2692ab0/d .functor XOR 1, L_0x2693210, L_0x2691f50, C4<0>, C4<0>;
L_0x2692ab0 .delay 1 (20,20,20) L_0x2692ab0/d;
L_0x2692c10/d .functor AND 1, L_0x2693210, L_0x2691f50, C4<1>, C4<1>;
L_0x2692c10 .delay 1 (30,30,30) L_0x2692c10/d;
L_0x2692d70/d .functor XOR 1, L_0x2692ab0, L_0x26925b0, C4<0>, C4<0>;
L_0x2692d70 .delay 1 (20,20,20) L_0x2692d70/d;
L_0x2692f60/d .functor AND 1, L_0x2692ab0, L_0x26925b0, C4<1>, C4<1>;
L_0x2692f60 .delay 1 (30,30,30) L_0x2692f60/d;
L_0x2693020/d .functor OR 1, L_0x2692c10, L_0x2692f60, C4<0>, C4<0>;
L_0x2693020 .delay 1 (30,30,30) L_0x2693020/d;
v0x2673d20_0 .net "a", 0 0, L_0x2693210;  1 drivers
v0x2673e00_0 .net "andAout", 0 0, L_0x2692c10;  1 drivers
v0x2673ec0_0 .net "andBout", 0 0, L_0x2692f60;  1 drivers
v0x2673f90_0 .net "b", 0 0, L_0x2693330;  1 drivers
v0x2674050_0 .net "carryin", 0 0, L_0x26925b0;  alias, 1 drivers
v0x2674140_0 .net "carryout", 0 0, L_0x2693020;  alias, 1 drivers
v0x26741e0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2674280_0 .net "sum", 0 0, L_0x2692d70;  1 drivers
v0x2674340_0 .net "xorAout", 0 0, L_0x2692ab0;  1 drivers
v0x2674490_0 .net "xorCout", 0 0, L_0x2691f50;  1 drivers
S_0x2674650 .scope generate, "genblock[12]" "genblock[12]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2674810 .param/l "i" 0 2 92, +C4<01100>;
S_0x26748d0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2674650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x26929b0/d .functor XOR 1, L_0x2693db0, v0x26874d0_0, C4<0>, C4<0>;
L_0x26929b0 .delay 1 (20,20,20) L_0x26929b0/d;
L_0x2693530/d .functor XOR 1, L_0x2693c50, L_0x26929b0, C4<0>, C4<0>;
L_0x2693530 .delay 1 (20,20,20) L_0x2693530/d;
L_0x2693690/d .functor AND 1, L_0x2693c50, L_0x26929b0, C4<1>, C4<1>;
L_0x2693690 .delay 1 (30,30,30) L_0x2693690/d;
L_0x26937f0/d .functor XOR 1, L_0x2693530, L_0x2693020, C4<0>, C4<0>;
L_0x26937f0 .delay 1 (20,20,20) L_0x26937f0/d;
L_0x26939e0/d .functor AND 1, L_0x2693530, L_0x2693020, C4<1>, C4<1>;
L_0x26939e0 .delay 1 (30,30,30) L_0x26939e0/d;
L_0x2693aa0/d .functor OR 1, L_0x2693690, L_0x26939e0, C4<0>, C4<0>;
L_0x2693aa0 .delay 1 (30,30,30) L_0x2693aa0/d;
v0x2674b40_0 .net "a", 0 0, L_0x2693c50;  1 drivers
v0x2674c20_0 .net "andAout", 0 0, L_0x2693690;  1 drivers
v0x2674ce0_0 .net "andBout", 0 0, L_0x26939e0;  1 drivers
v0x2674db0_0 .net "b", 0 0, L_0x2693db0;  1 drivers
v0x2674e70_0 .net "carryin", 0 0, L_0x2693020;  alias, 1 drivers
v0x2674f60_0 .net "carryout", 0 0, L_0x2693aa0;  alias, 1 drivers
v0x2675000_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x26750a0_0 .net "sum", 0 0, L_0x26937f0;  1 drivers
v0x2675160_0 .net "xorAout", 0 0, L_0x2693530;  1 drivers
v0x26752b0_0 .net "xorCout", 0 0, L_0x26929b0;  1 drivers
S_0x2675470 .scope generate, "genblock[13]" "genblock[13]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2675630 .param/l "i" 0 2 92, +C4<01101>;
S_0x26756f0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2675470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2693420/d .functor XOR 1, L_0x26947a0, v0x26874d0_0, C4<0>, C4<0>;
L_0x2693420 .delay 1 (20,20,20) L_0x2693420/d;
L_0x2693f20/d .functor XOR 1, L_0x2694680, L_0x2693420, C4<0>, C4<0>;
L_0x2693f20 .delay 1 (20,20,20) L_0x2693f20/d;
L_0x2694080/d .functor AND 1, L_0x2694680, L_0x2693420, C4<1>, C4<1>;
L_0x2694080 .delay 1 (30,30,30) L_0x2694080/d;
L_0x26941e0/d .functor XOR 1, L_0x2693f20, L_0x2693aa0, C4<0>, C4<0>;
L_0x26941e0 .delay 1 (20,20,20) L_0x26941e0/d;
L_0x26943d0/d .functor AND 1, L_0x2693f20, L_0x2693aa0, C4<1>, C4<1>;
L_0x26943d0 .delay 1 (30,30,30) L_0x26943d0/d;
L_0x2694490/d .functor OR 1, L_0x2694080, L_0x26943d0, C4<0>, C4<0>;
L_0x2694490 .delay 1 (30,30,30) L_0x2694490/d;
v0x2675960_0 .net "a", 0 0, L_0x2694680;  1 drivers
v0x2675a40_0 .net "andAout", 0 0, L_0x2694080;  1 drivers
v0x2675b00_0 .net "andBout", 0 0, L_0x26943d0;  1 drivers
v0x2675bd0_0 .net "b", 0 0, L_0x26947a0;  1 drivers
v0x2675c90_0 .net "carryin", 0 0, L_0x2693aa0;  alias, 1 drivers
v0x2675d80_0 .net "carryout", 0 0, L_0x2694490;  alias, 1 drivers
v0x2675e20_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2675ec0_0 .net "sum", 0 0, L_0x26941e0;  1 drivers
v0x2675f80_0 .net "xorAout", 0 0, L_0x2693f20;  1 drivers
v0x26760d0_0 .net "xorCout", 0 0, L_0x2693420;  1 drivers
S_0x2676290 .scope generate, "genblock[14]" "genblock[14]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2676450 .param/l "i" 0 2 92, +C4<01110>;
S_0x2676510 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2676290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2693e50/d .functor XOR 1, L_0x26951f0, v0x26874d0_0, C4<0>, C4<0>;
L_0x2693e50 .delay 1 (20,20,20) L_0x2693e50/d;
L_0x2694970/d .functor XOR 1, L_0x2695090, L_0x2693e50, C4<0>, C4<0>;
L_0x2694970 .delay 1 (20,20,20) L_0x2694970/d;
L_0x2694ad0/d .functor AND 1, L_0x2695090, L_0x2693e50, C4<1>, C4<1>;
L_0x2694ad0 .delay 1 (30,30,30) L_0x2694ad0/d;
L_0x2694c30/d .functor XOR 1, L_0x2694970, L_0x2694490, C4<0>, C4<0>;
L_0x2694c30 .delay 1 (20,20,20) L_0x2694c30/d;
L_0x2694e20/d .functor AND 1, L_0x2694970, L_0x2694490, C4<1>, C4<1>;
L_0x2694e20 .delay 1 (30,30,30) L_0x2694e20/d;
L_0x2694ee0/d .functor OR 1, L_0x2694ad0, L_0x2694e20, C4<0>, C4<0>;
L_0x2694ee0 .delay 1 (30,30,30) L_0x2694ee0/d;
v0x2676780_0 .net "a", 0 0, L_0x2695090;  1 drivers
v0x2676860_0 .net "andAout", 0 0, L_0x2694ad0;  1 drivers
v0x2676920_0 .net "andBout", 0 0, L_0x2694e20;  1 drivers
v0x26769f0_0 .net "b", 0 0, L_0x26951f0;  1 drivers
v0x2676ab0_0 .net "carryin", 0 0, L_0x2694490;  alias, 1 drivers
v0x2676ba0_0 .net "carryout", 0 0, L_0x2694ee0;  alias, 1 drivers
v0x2676c40_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x266fb10_0 .net "sum", 0 0, L_0x2694c30;  1 drivers
v0x2676ef0_0 .net "xorAout", 0 0, L_0x2694970;  1 drivers
v0x2677020_0 .net "xorCout", 0 0, L_0x2693e50;  1 drivers
S_0x26771c0 .scope generate, "genblock[15]" "genblock[15]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x26700f0 .param/l "i" 0 2 92, +C4<01111>;
S_0x26774e0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x26771c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2694890/d .functor XOR 1, L_0x2690940, v0x26874d0_0, C4<0>, C4<0>;
L_0x2694890 .delay 1 (20,20,20) L_0x2694890/d;
L_0x2695380/d .functor XOR 1, L_0x2695ae0, L_0x2694890, C4<0>, C4<0>;
L_0x2695380 .delay 1 (20,20,20) L_0x2695380/d;
L_0x26954e0/d .functor AND 1, L_0x2695ae0, L_0x2694890, C4<1>, C4<1>;
L_0x26954e0 .delay 1 (30,30,30) L_0x26954e0/d;
L_0x2695640/d .functor XOR 1, L_0x2695380, L_0x2694ee0, C4<0>, C4<0>;
L_0x2695640 .delay 1 (20,20,20) L_0x2695640/d;
L_0x2695830/d .functor AND 1, L_0x2695380, L_0x2694ee0, C4<1>, C4<1>;
L_0x2695830 .delay 1 (30,30,30) L_0x2695830/d;
L_0x26958f0/d .functor OR 1, L_0x26954e0, L_0x2695830, C4<0>, C4<0>;
L_0x26958f0 .delay 1 (30,30,30) L_0x26958f0/d;
v0x2677750_0 .net "a", 0 0, L_0x2695ae0;  1 drivers
v0x2677810_0 .net "andAout", 0 0, L_0x26954e0;  1 drivers
v0x26778d0_0 .net "andBout", 0 0, L_0x2695830;  1 drivers
v0x26779a0_0 .net "b", 0 0, L_0x2690940;  1 drivers
v0x2677a60_0 .net "carryin", 0 0, L_0x2694ee0;  alias, 1 drivers
v0x2677b50_0 .net "carryout", 0 0, L_0x26958f0;  alias, 1 drivers
v0x2677bf0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2677c90_0 .net "sum", 0 0, L_0x2695640;  1 drivers
v0x2677d50_0 .net "xorAout", 0 0, L_0x2695380;  1 drivers
v0x2677ea0_0 .net "xorCout", 0 0, L_0x2694890;  1 drivers
S_0x2678060 .scope generate, "genblock[16]" "genblock[16]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2678220 .param/l "i" 0 2 92, +C4<010000>;
S_0x26782e0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2678060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2695290/d .functor XOR 1, L_0x26968a0, v0x26874d0_0, C4<0>, C4<0>;
L_0x2695290 .delay 1 (20,20,20) L_0x2695290/d;
L_0x2696020/d .functor XOR 1, L_0x2696780, L_0x2695290, C4<0>, C4<0>;
L_0x2696020 .delay 1 (20,20,20) L_0x2696020/d;
L_0x2696180/d .functor AND 1, L_0x2696780, L_0x2695290, C4<1>, C4<1>;
L_0x2696180 .delay 1 (30,30,30) L_0x2696180/d;
L_0x26962e0/d .functor XOR 1, L_0x2696020, L_0x26958f0, C4<0>, C4<0>;
L_0x26962e0 .delay 1 (20,20,20) L_0x26962e0/d;
L_0x26964d0/d .functor AND 1, L_0x2696020, L_0x26958f0, C4<1>, C4<1>;
L_0x26964d0 .delay 1 (30,30,30) L_0x26964d0/d;
L_0x2696590/d .functor OR 1, L_0x2696180, L_0x26964d0, C4<0>, C4<0>;
L_0x2696590 .delay 1 (30,30,30) L_0x2696590/d;
v0x2678550_0 .net "a", 0 0, L_0x2696780;  1 drivers
v0x2678630_0 .net "andAout", 0 0, L_0x2696180;  1 drivers
v0x26786f0_0 .net "andBout", 0 0, L_0x26964d0;  1 drivers
v0x26787c0_0 .net "b", 0 0, L_0x26968a0;  1 drivers
v0x2678880_0 .net "carryin", 0 0, L_0x26958f0;  alias, 1 drivers
v0x2678970_0 .net "carryout", 0 0, L_0x2696590;  alias, 1 drivers
v0x2678a10_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2678ab0_0 .net "sum", 0 0, L_0x26962e0;  1 drivers
v0x2678b70_0 .net "xorAout", 0 0, L_0x2696020;  1 drivers
v0x2678cc0_0 .net "xorCout", 0 0, L_0x2695290;  1 drivers
S_0x2678e80 .scope generate, "genblock[17]" "genblock[17]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2679040 .param/l "i" 0 2 92, +C4<010001>;
S_0x2679100 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2678e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2696990/d .functor XOR 1, L_0x26972d0, v0x26874d0_0, C4<0>, C4<0>;
L_0x2696990 .delay 1 (20,20,20) L_0x2696990/d;
L_0x2696a50/d .functor XOR 1, L_0x26971b0, L_0x2696990, C4<0>, C4<0>;
L_0x2696a50 .delay 1 (20,20,20) L_0x2696a50/d;
L_0x2696bb0/d .functor AND 1, L_0x26971b0, L_0x2696990, C4<1>, C4<1>;
L_0x2696bb0 .delay 1 (30,30,30) L_0x2696bb0/d;
L_0x2696d10/d .functor XOR 1, L_0x2696a50, L_0x2696590, C4<0>, C4<0>;
L_0x2696d10 .delay 1 (20,20,20) L_0x2696d10/d;
L_0x2696f00/d .functor AND 1, L_0x2696a50, L_0x2696590, C4<1>, C4<1>;
L_0x2696f00 .delay 1 (30,30,30) L_0x2696f00/d;
L_0x2696fc0/d .functor OR 1, L_0x2696bb0, L_0x2696f00, C4<0>, C4<0>;
L_0x2696fc0 .delay 1 (30,30,30) L_0x2696fc0/d;
v0x2679370_0 .net "a", 0 0, L_0x26971b0;  1 drivers
v0x2679450_0 .net "andAout", 0 0, L_0x2696bb0;  1 drivers
v0x2679510_0 .net "andBout", 0 0, L_0x2696f00;  1 drivers
v0x26795e0_0 .net "b", 0 0, L_0x26972d0;  1 drivers
v0x26796a0_0 .net "carryin", 0 0, L_0x2696590;  alias, 1 drivers
v0x2679790_0 .net "carryout", 0 0, L_0x2696fc0;  alias, 1 drivers
v0x2679830_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x26798d0_0 .net "sum", 0 0, L_0x2696d10;  1 drivers
v0x2679990_0 .net "xorAout", 0 0, L_0x2696a50;  1 drivers
v0x2679ae0_0 .net "xorCout", 0 0, L_0x2696990;  1 drivers
S_0x2679ca0 .scope generate, "genblock[18]" "genblock[18]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2679e60 .param/l "i" 0 2 92, +C4<010010>;
S_0x2679f20 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2679ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2690af0/d .functor XOR 1, L_0x2697d10, v0x26874d0_0, C4<0>, C4<0>;
L_0x2690af0 .delay 1 (20,20,20) L_0x2690af0/d;
L_0x26974e0/d .functor XOR 1, L_0x2697bf0, L_0x2690af0, C4<0>, C4<0>;
L_0x26974e0 .delay 1 (20,20,20) L_0x26974e0/d;
L_0x26975f0/d .functor AND 1, L_0x2697bf0, L_0x2690af0, C4<1>, C4<1>;
L_0x26975f0 .delay 1 (30,30,30) L_0x26975f0/d;
L_0x2697750/d .functor XOR 1, L_0x26974e0, L_0x2696fc0, C4<0>, C4<0>;
L_0x2697750 .delay 1 (20,20,20) L_0x2697750/d;
L_0x2697940/d .functor AND 1, L_0x26974e0, L_0x2696fc0, C4<1>, C4<1>;
L_0x2697940 .delay 1 (30,30,30) L_0x2697940/d;
L_0x2697a00/d .functor OR 1, L_0x26975f0, L_0x2697940, C4<0>, C4<0>;
L_0x2697a00 .delay 1 (30,30,30) L_0x2697a00/d;
v0x267a190_0 .net "a", 0 0, L_0x2697bf0;  1 drivers
v0x267a270_0 .net "andAout", 0 0, L_0x26975f0;  1 drivers
v0x267a330_0 .net "andBout", 0 0, L_0x2697940;  1 drivers
v0x267a400_0 .net "b", 0 0, L_0x2697d10;  1 drivers
v0x267a4c0_0 .net "carryin", 0 0, L_0x2696fc0;  alias, 1 drivers
v0x267a5b0_0 .net "carryout", 0 0, L_0x2697a00;  alias, 1 drivers
v0x267a650_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x267a6f0_0 .net "sum", 0 0, L_0x2697750;  1 drivers
v0x267a7b0_0 .net "xorAout", 0 0, L_0x26974e0;  1 drivers
v0x267a900_0 .net "xorCout", 0 0, L_0x2690af0;  1 drivers
S_0x267aac0 .scope generate, "genblock[19]" "genblock[19]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x267ac80 .param/l "i" 0 2 92, +C4<010011>;
S_0x267ad40 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x267aac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x26973c0/d .functor XOR 1, L_0x2698760, v0x26874d0_0, C4<0>, C4<0>;
L_0x26973c0 .delay 1 (20,20,20) L_0x26973c0/d;
L_0x2697f30/d .functor XOR 1, L_0x2698640, L_0x26973c0, C4<0>, C4<0>;
L_0x2697f30 .delay 1 (20,20,20) L_0x2697f30/d;
L_0x2698040/d .functor AND 1, L_0x2698640, L_0x26973c0, C4<1>, C4<1>;
L_0x2698040 .delay 1 (30,30,30) L_0x2698040/d;
L_0x26981a0/d .functor XOR 1, L_0x2697f30, L_0x2697a00, C4<0>, C4<0>;
L_0x26981a0 .delay 1 (20,20,20) L_0x26981a0/d;
L_0x2698390/d .functor AND 1, L_0x2697f30, L_0x2697a00, C4<1>, C4<1>;
L_0x2698390 .delay 1 (30,30,30) L_0x2698390/d;
L_0x2698450/d .functor OR 1, L_0x2698040, L_0x2698390, C4<0>, C4<0>;
L_0x2698450 .delay 1 (30,30,30) L_0x2698450/d;
v0x267afb0_0 .net "a", 0 0, L_0x2698640;  1 drivers
v0x267b090_0 .net "andAout", 0 0, L_0x2698040;  1 drivers
v0x267b150_0 .net "andBout", 0 0, L_0x2698390;  1 drivers
v0x267b220_0 .net "b", 0 0, L_0x2698760;  1 drivers
v0x267b2e0_0 .net "carryin", 0 0, L_0x2697a00;  alias, 1 drivers
v0x267b3d0_0 .net "carryout", 0 0, L_0x2698450;  alias, 1 drivers
v0x267b470_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x267b510_0 .net "sum", 0 0, L_0x26981a0;  1 drivers
v0x267b5d0_0 .net "xorAout", 0 0, L_0x2697f30;  1 drivers
v0x267b720_0 .net "xorCout", 0 0, L_0x26973c0;  1 drivers
S_0x267b8e0 .scope generate, "genblock[20]" "genblock[20]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x267baa0 .param/l "i" 0 2 92, +C4<010100>;
S_0x267bb60 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x267b8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2697e00/d .functor XOR 1, L_0x26991c0, v0x26874d0_0, C4<0>, C4<0>;
L_0x2697e00 .delay 1 (20,20,20) L_0x2697e00/d;
L_0x2698990/d .functor XOR 1, L_0x26990a0, L_0x2697e00, C4<0>, C4<0>;
L_0x2698990 .delay 1 (20,20,20) L_0x2698990/d;
L_0x2698aa0/d .functor AND 1, L_0x26990a0, L_0x2697e00, C4<1>, C4<1>;
L_0x2698aa0 .delay 1 (30,30,30) L_0x2698aa0/d;
L_0x2698c00/d .functor XOR 1, L_0x2698990, L_0x2698450, C4<0>, C4<0>;
L_0x2698c00 .delay 1 (20,20,20) L_0x2698c00/d;
L_0x2698df0/d .functor AND 1, L_0x2698990, L_0x2698450, C4<1>, C4<1>;
L_0x2698df0 .delay 1 (30,30,30) L_0x2698df0/d;
L_0x2698eb0/d .functor OR 1, L_0x2698aa0, L_0x2698df0, C4<0>, C4<0>;
L_0x2698eb0 .delay 1 (30,30,30) L_0x2698eb0/d;
v0x267bdd0_0 .net "a", 0 0, L_0x26990a0;  1 drivers
v0x267beb0_0 .net "andAout", 0 0, L_0x2698aa0;  1 drivers
v0x267bf70_0 .net "andBout", 0 0, L_0x2698df0;  1 drivers
v0x267c040_0 .net "b", 0 0, L_0x26991c0;  1 drivers
v0x267c100_0 .net "carryin", 0 0, L_0x2698450;  alias, 1 drivers
v0x267c1f0_0 .net "carryout", 0 0, L_0x2698eb0;  alias, 1 drivers
v0x267c290_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x267c330_0 .net "sum", 0 0, L_0x2698c00;  1 drivers
v0x267c3f0_0 .net "xorAout", 0 0, L_0x2698990;  1 drivers
v0x267c540_0 .net "xorCout", 0 0, L_0x2697e00;  1 drivers
S_0x267c700 .scope generate, "genblock[21]" "genblock[21]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x267c8c0 .param/l "i" 0 2 92, +C4<010101>;
S_0x267c980 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x267c700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2698850/d .functor XOR 1, L_0x2699c30, v0x26874d0_0, C4<0>, C4<0>;
L_0x2698850 .delay 1 (20,20,20) L_0x2698850/d;
L_0x2699400/d .functor XOR 1, L_0x2699b10, L_0x2698850, C4<0>, C4<0>;
L_0x2699400 .delay 1 (20,20,20) L_0x2699400/d;
L_0x2699510/d .functor AND 1, L_0x2699b10, L_0x2698850, C4<1>, C4<1>;
L_0x2699510 .delay 1 (30,30,30) L_0x2699510/d;
L_0x2699670/d .functor XOR 1, L_0x2699400, L_0x2698eb0, C4<0>, C4<0>;
L_0x2699670 .delay 1 (20,20,20) L_0x2699670/d;
L_0x2699860/d .functor AND 1, L_0x2699400, L_0x2698eb0, C4<1>, C4<1>;
L_0x2699860 .delay 1 (30,30,30) L_0x2699860/d;
L_0x2699920/d .functor OR 1, L_0x2699510, L_0x2699860, C4<0>, C4<0>;
L_0x2699920 .delay 1 (30,30,30) L_0x2699920/d;
v0x267cbf0_0 .net "a", 0 0, L_0x2699b10;  1 drivers
v0x267ccd0_0 .net "andAout", 0 0, L_0x2699510;  1 drivers
v0x267cd90_0 .net "andBout", 0 0, L_0x2699860;  1 drivers
v0x267ce60_0 .net "b", 0 0, L_0x2699c30;  1 drivers
v0x267cf20_0 .net "carryin", 0 0, L_0x2698eb0;  alias, 1 drivers
v0x267d010_0 .net "carryout", 0 0, L_0x2699920;  alias, 1 drivers
v0x267d0b0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x267d150_0 .net "sum", 0 0, L_0x2699670;  1 drivers
v0x267d210_0 .net "xorAout", 0 0, L_0x2699400;  1 drivers
v0x267d360_0 .net "xorCout", 0 0, L_0x2698850;  1 drivers
S_0x267d520 .scope generate, "genblock[22]" "genblock[22]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x267d6e0 .param/l "i" 0 2 92, +C4<010110>;
S_0x267d7a0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x267d520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x26992b0/d .functor XOR 1, L_0x269a6b0, v0x26874d0_0, C4<0>, C4<0>;
L_0x26992b0 .delay 1 (20,20,20) L_0x26992b0/d;
L_0x2699e80/d .functor XOR 1, L_0x269a550, L_0x26992b0, C4<0>, C4<0>;
L_0x2699e80 .delay 1 (20,20,20) L_0x2699e80/d;
L_0x2699f90/d .functor AND 1, L_0x269a550, L_0x26992b0, C4<1>, C4<1>;
L_0x2699f90 .delay 1 (30,30,30) L_0x2699f90/d;
L_0x269a0f0/d .functor XOR 1, L_0x2699e80, L_0x2699920, C4<0>, C4<0>;
L_0x269a0f0 .delay 1 (20,20,20) L_0x269a0f0/d;
L_0x269a2e0/d .functor AND 1, L_0x2699e80, L_0x2699920, C4<1>, C4<1>;
L_0x269a2e0 .delay 1 (30,30,30) L_0x269a2e0/d;
L_0x269a3a0/d .functor OR 1, L_0x2699f90, L_0x269a2e0, C4<0>, C4<0>;
L_0x269a3a0 .delay 1 (30,30,30) L_0x269a3a0/d;
v0x267da10_0 .net "a", 0 0, L_0x269a550;  1 drivers
v0x267daf0_0 .net "andAout", 0 0, L_0x2699f90;  1 drivers
v0x267dbb0_0 .net "andBout", 0 0, L_0x269a2e0;  1 drivers
v0x267dc80_0 .net "b", 0 0, L_0x269a6b0;  1 drivers
v0x267dd40_0 .net "carryin", 0 0, L_0x2699920;  alias, 1 drivers
v0x267de30_0 .net "carryout", 0 0, L_0x269a3a0;  alias, 1 drivers
v0x267ded0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x267df70_0 .net "sum", 0 0, L_0x269a0f0;  1 drivers
v0x267e030_0 .net "xorAout", 0 0, L_0x2699e80;  1 drivers
v0x267e180_0 .net "xorCout", 0 0, L_0x26992b0;  1 drivers
S_0x267e340 .scope generate, "genblock[23]" "genblock[23]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x267e500 .param/l "i" 0 2 92, +C4<010111>;
S_0x267e5c0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x267e340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x2699d20/d .functor XOR 1, L_0x269b0a0, v0x26874d0_0, C4<0>, C4<0>;
L_0x2699d20 .delay 1 (20,20,20) L_0x2699d20/d;
L_0x269a8c0/d .functor XOR 1, L_0x269af80, L_0x2699d20, C4<0>, C4<0>;
L_0x269a8c0 .delay 1 (20,20,20) L_0x269a8c0/d;
L_0x269a980/d .functor AND 1, L_0x269af80, L_0x2699d20, C4<1>, C4<1>;
L_0x269a980 .delay 1 (30,30,30) L_0x269a980/d;
L_0x269aae0/d .functor XOR 1, L_0x269a8c0, L_0x269a3a0, C4<0>, C4<0>;
L_0x269aae0 .delay 1 (20,20,20) L_0x269aae0/d;
L_0x269acd0/d .functor AND 1, L_0x269a8c0, L_0x269a3a0, C4<1>, C4<1>;
L_0x269acd0 .delay 1 (30,30,30) L_0x269acd0/d;
L_0x269ad90/d .functor OR 1, L_0x269a980, L_0x269acd0, C4<0>, C4<0>;
L_0x269ad90 .delay 1 (30,30,30) L_0x269ad90/d;
v0x267e830_0 .net "a", 0 0, L_0x269af80;  1 drivers
v0x267e910_0 .net "andAout", 0 0, L_0x269a980;  1 drivers
v0x267e9d0_0 .net "andBout", 0 0, L_0x269acd0;  1 drivers
v0x267eaa0_0 .net "b", 0 0, L_0x269b0a0;  1 drivers
v0x267eb60_0 .net "carryin", 0 0, L_0x269a3a0;  alias, 1 drivers
v0x267ec50_0 .net "carryout", 0 0, L_0x269ad90;  alias, 1 drivers
v0x267ecf0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x267ed90_0 .net "sum", 0 0, L_0x269aae0;  1 drivers
v0x267ee50_0 .net "xorAout", 0 0, L_0x269a8c0;  1 drivers
v0x267efa0_0 .net "xorCout", 0 0, L_0x2699d20;  1 drivers
S_0x267f160 .scope generate, "genblock[24]" "genblock[24]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x267f320 .param/l "i" 0 2 92, +C4<011000>;
S_0x267f3e0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x267f160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x269a750/d .functor XOR 1, L_0x269baf0, v0x26874d0_0, C4<0>, C4<0>;
L_0x269a750 .delay 1 (20,20,20) L_0x269a750/d;
L_0x269b310/d .functor XOR 1, L_0x269b9d0, L_0x269a750, C4<0>, C4<0>;
L_0x269b310 .delay 1 (20,20,20) L_0x269b310/d;
L_0x269b3d0/d .functor AND 1, L_0x269b9d0, L_0x269a750, C4<1>, C4<1>;
L_0x269b3d0 .delay 1 (30,30,30) L_0x269b3d0/d;
L_0x269b530/d .functor XOR 1, L_0x269b310, L_0x269ad90, C4<0>, C4<0>;
L_0x269b530 .delay 1 (20,20,20) L_0x269b530/d;
L_0x269b720/d .functor AND 1, L_0x269b310, L_0x269ad90, C4<1>, C4<1>;
L_0x269b720 .delay 1 (30,30,30) L_0x269b720/d;
L_0x269b7e0/d .functor OR 1, L_0x269b3d0, L_0x269b720, C4<0>, C4<0>;
L_0x269b7e0 .delay 1 (30,30,30) L_0x269b7e0/d;
v0x267f650_0 .net "a", 0 0, L_0x269b9d0;  1 drivers
v0x267f730_0 .net "andAout", 0 0, L_0x269b3d0;  1 drivers
v0x267f7f0_0 .net "andBout", 0 0, L_0x269b720;  1 drivers
v0x267f8c0_0 .net "b", 0 0, L_0x269baf0;  1 drivers
v0x267f980_0 .net "carryin", 0 0, L_0x269ad90;  alias, 1 drivers
v0x267fa70_0 .net "carryout", 0 0, L_0x269b7e0;  alias, 1 drivers
v0x267fb10_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x267fbb0_0 .net "sum", 0 0, L_0x269b530;  1 drivers
v0x267fc70_0 .net "xorAout", 0 0, L_0x269b310;  1 drivers
v0x267fdc0_0 .net "xorCout", 0 0, L_0x269a750;  1 drivers
S_0x267ff80 .scope generate, "genblock[25]" "genblock[25]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2680140 .param/l "i" 0 2 92, +C4<011001>;
S_0x2680200 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x267ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x269b190/d .functor XOR 1, L_0x269c530, v0x26874d0_0, C4<0>, C4<0>;
L_0x269b190 .delay 1 (20,20,20) L_0x269b190/d;
L_0x269b2a0/d .functor XOR 1, L_0x269c410, L_0x269b190, C4<0>, C4<0>;
L_0x269b2a0 .delay 1 (20,20,20) L_0x269b2a0/d;
L_0x269be10/d .functor AND 1, L_0x269c410, L_0x269b190, C4<1>, C4<1>;
L_0x269be10 .delay 1 (30,30,30) L_0x269be10/d;
L_0x269bf70/d .functor XOR 1, L_0x269b2a0, L_0x269b7e0, C4<0>, C4<0>;
L_0x269bf70 .delay 1 (20,20,20) L_0x269bf70/d;
L_0x269c160/d .functor AND 1, L_0x269b2a0, L_0x269b7e0, C4<1>, C4<1>;
L_0x269c160 .delay 1 (30,30,30) L_0x269c160/d;
L_0x269c220/d .functor OR 1, L_0x269be10, L_0x269c160, C4<0>, C4<0>;
L_0x269c220 .delay 1 (30,30,30) L_0x269c220/d;
v0x2680470_0 .net "a", 0 0, L_0x269c410;  1 drivers
v0x2680550_0 .net "andAout", 0 0, L_0x269be10;  1 drivers
v0x2680610_0 .net "andBout", 0 0, L_0x269c160;  1 drivers
v0x26806e0_0 .net "b", 0 0, L_0x269c530;  1 drivers
v0x26807a0_0 .net "carryin", 0 0, L_0x269b7e0;  alias, 1 drivers
v0x2680890_0 .net "carryout", 0 0, L_0x269c220;  alias, 1 drivers
v0x2680930_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x26809d0_0 .net "sum", 0 0, L_0x269bf70;  1 drivers
v0x2680a90_0 .net "xorAout", 0 0, L_0x269b2a0;  1 drivers
v0x2680be0_0 .net "xorCout", 0 0, L_0x269b190;  1 drivers
S_0x2680da0 .scope generate, "genblock[26]" "genblock[26]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2680f60 .param/l "i" 0 2 92, +C4<011010>;
S_0x2681020 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2680da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x269bbe0/d .functor XOR 1, L_0x269cf80, v0x26874d0_0, C4<0>, C4<0>;
L_0x269bbe0 .delay 1 (20,20,20) L_0x269bbe0/d;
L_0x269bcf0/d .functor XOR 1, L_0x269ce60, L_0x269bbe0, C4<0>, C4<0>;
L_0x269bcf0 .delay 1 (20,20,20) L_0x269bcf0/d;
L_0x269c860/d .functor AND 1, L_0x269ce60, L_0x269bbe0, C4<1>, C4<1>;
L_0x269c860 .delay 1 (30,30,30) L_0x269c860/d;
L_0x269c9c0/d .functor XOR 1, L_0x269bcf0, L_0x269c220, C4<0>, C4<0>;
L_0x269c9c0 .delay 1 (20,20,20) L_0x269c9c0/d;
L_0x269cbb0/d .functor AND 1, L_0x269bcf0, L_0x269c220, C4<1>, C4<1>;
L_0x269cbb0 .delay 1 (30,30,30) L_0x269cbb0/d;
L_0x269cc70/d .functor OR 1, L_0x269c860, L_0x269cbb0, C4<0>, C4<0>;
L_0x269cc70 .delay 1 (30,30,30) L_0x269cc70/d;
v0x2681290_0 .net "a", 0 0, L_0x269ce60;  1 drivers
v0x2681370_0 .net "andAout", 0 0, L_0x269c860;  1 drivers
v0x2681430_0 .net "andBout", 0 0, L_0x269cbb0;  1 drivers
v0x2681500_0 .net "b", 0 0, L_0x269cf80;  1 drivers
v0x26815c0_0 .net "carryin", 0 0, L_0x269c220;  alias, 1 drivers
v0x26816b0_0 .net "carryout", 0 0, L_0x269cc70;  alias, 1 drivers
v0x2681750_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x26817f0_0 .net "sum", 0 0, L_0x269c9c0;  1 drivers
v0x26818b0_0 .net "xorAout", 0 0, L_0x269bcf0;  1 drivers
v0x2681a00_0 .net "xorCout", 0 0, L_0x269bbe0;  1 drivers
S_0x2681bc0 .scope generate, "genblock[27]" "genblock[27]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2681d80 .param/l "i" 0 2 92, +C4<011011>;
S_0x2681e40 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2681bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x269c620/d .functor XOR 1, L_0x269d9e0, v0x26874d0_0, C4<0>, C4<0>;
L_0x269c620 .delay 1 (20,20,20) L_0x269c620/d;
L_0x269c730/d .functor XOR 1, L_0x269d8c0, L_0x269c620, C4<0>, C4<0>;
L_0x269c730 .delay 1 (20,20,20) L_0x269c730/d;
L_0x269d2c0/d .functor AND 1, L_0x269d8c0, L_0x269c620, C4<1>, C4<1>;
L_0x269d2c0 .delay 1 (30,30,30) L_0x269d2c0/d;
L_0x269d420/d .functor XOR 1, L_0x269c730, L_0x269cc70, C4<0>, C4<0>;
L_0x269d420 .delay 1 (20,20,20) L_0x269d420/d;
L_0x269d610/d .functor AND 1, L_0x269c730, L_0x269cc70, C4<1>, C4<1>;
L_0x269d610 .delay 1 (30,30,30) L_0x269d610/d;
L_0x269d6d0/d .functor OR 1, L_0x269d2c0, L_0x269d610, C4<0>, C4<0>;
L_0x269d6d0 .delay 1 (30,30,30) L_0x269d6d0/d;
v0x26820b0_0 .net "a", 0 0, L_0x269d8c0;  1 drivers
v0x2682190_0 .net "andAout", 0 0, L_0x269d2c0;  1 drivers
v0x2682250_0 .net "andBout", 0 0, L_0x269d610;  1 drivers
v0x2682320_0 .net "b", 0 0, L_0x269d9e0;  1 drivers
v0x26823e0_0 .net "carryin", 0 0, L_0x269cc70;  alias, 1 drivers
v0x26824d0_0 .net "carryout", 0 0, L_0x269d6d0;  alias, 1 drivers
v0x2682570_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2682610_0 .net "sum", 0 0, L_0x269d420;  1 drivers
v0x26826d0_0 .net "xorAout", 0 0, L_0x269c730;  1 drivers
v0x2682820_0 .net "xorCout", 0 0, L_0x269c620;  1 drivers
S_0x26829e0 .scope generate, "genblock[28]" "genblock[28]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x2682ba0 .param/l "i" 0 2 92, +C4<011100>;
S_0x2682c60 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x26829e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x269d070/d .functor XOR 1, L_0x269e450, v0x26874d0_0, C4<0>, C4<0>;
L_0x269d070 .delay 1 (20,20,20) L_0x269d070/d;
L_0x269d180/d .functor XOR 1, L_0x269e330, L_0x269d070, C4<0>, C4<0>;
L_0x269d180 .delay 1 (20,20,20) L_0x269d180/d;
L_0x269dd30/d .functor AND 1, L_0x269e330, L_0x269d070, C4<1>, C4<1>;
L_0x269dd30 .delay 1 (30,30,30) L_0x269dd30/d;
L_0x269de90/d .functor XOR 1, L_0x269d180, L_0x269d6d0, C4<0>, C4<0>;
L_0x269de90 .delay 1 (20,20,20) L_0x269de90/d;
L_0x269e080/d .functor AND 1, L_0x269d180, L_0x269d6d0, C4<1>, C4<1>;
L_0x269e080 .delay 1 (30,30,30) L_0x269e080/d;
L_0x269e140/d .functor OR 1, L_0x269dd30, L_0x269e080, C4<0>, C4<0>;
L_0x269e140 .delay 1 (30,30,30) L_0x269e140/d;
v0x2682ed0_0 .net "a", 0 0, L_0x269e330;  1 drivers
v0x2682fb0_0 .net "andAout", 0 0, L_0x269dd30;  1 drivers
v0x2683070_0 .net "andBout", 0 0, L_0x269e080;  1 drivers
v0x2683140_0 .net "b", 0 0, L_0x269e450;  1 drivers
v0x2683200_0 .net "carryin", 0 0, L_0x269d6d0;  alias, 1 drivers
v0x26832f0_0 .net "carryout", 0 0, L_0x269e140;  alias, 1 drivers
v0x2683390_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2683430_0 .net "sum", 0 0, L_0x269de90;  1 drivers
v0x26834f0_0 .net "xorAout", 0 0, L_0x269d180;  1 drivers
v0x2683640_0 .net "xorCout", 0 0, L_0x269d070;  1 drivers
S_0x2683800 .scope generate, "genblock[29]" "genblock[29]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x26839c0 .param/l "i" 0 2 92, +C4<011101>;
S_0x2683a80 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2683800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x269dad0/d .functor XOR 1, L_0x269eed0, v0x26874d0_0, C4<0>, C4<0>;
L_0x269dad0 .delay 1 (20,20,20) L_0x269dad0/d;
L_0x269dbe0/d .functor XOR 1, L_0x269ed70, L_0x269dad0, C4<0>, C4<0>;
L_0x269dbe0 .delay 1 (20,20,20) L_0x269dbe0/d;
L_0x269e7b0/d .functor AND 1, L_0x269ed70, L_0x269dad0, C4<1>, C4<1>;
L_0x269e7b0 .delay 1 (30,30,30) L_0x269e7b0/d;
L_0x269e910/d .functor XOR 1, L_0x269dbe0, L_0x269e140, C4<0>, C4<0>;
L_0x269e910 .delay 1 (20,20,20) L_0x269e910/d;
L_0x269eb00/d .functor AND 1, L_0x269dbe0, L_0x269e140, C4<1>, C4<1>;
L_0x269eb00 .delay 1 (30,30,30) L_0x269eb00/d;
L_0x269ebc0/d .functor OR 1, L_0x269e7b0, L_0x269eb00, C4<0>, C4<0>;
L_0x269ebc0 .delay 1 (30,30,30) L_0x269ebc0/d;
v0x2683cf0_0 .net "a", 0 0, L_0x269ed70;  1 drivers
v0x2683dd0_0 .net "andAout", 0 0, L_0x269e7b0;  1 drivers
v0x2683e90_0 .net "andBout", 0 0, L_0x269eb00;  1 drivers
v0x2683f60_0 .net "b", 0 0, L_0x269eed0;  1 drivers
v0x2684020_0 .net "carryin", 0 0, L_0x269e140;  alias, 1 drivers
v0x2684110_0 .net "carryout", 0 0, L_0x269ebc0;  alias, 1 drivers
v0x26841b0_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2684250_0 .net "sum", 0 0, L_0x269e910;  1 drivers
v0x2684310_0 .net "xorAout", 0 0, L_0x269dbe0;  1 drivers
v0x2684460_0 .net "xorCout", 0 0, L_0x269dad0;  1 drivers
S_0x2684620 .scope generate, "genblock[30]" "genblock[30]" 2 92, 2 92 0, S_0x2669090;
 .timescale 0 0;
P_0x26847e0 .param/l "i" 0 2 92, +C4<011110>;
S_0x26848a0 .scope module, "adder" "bitsliceAdder" 2 94, 2 6 0, S_0x2684620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x269e540/d .functor XOR 1, L_0x269fd30, v0x26874d0_0, C4<0>, C4<0>;
L_0x269e540 .delay 1 (20,20,20) L_0x269e540/d;
L_0x269e600/d .functor XOR 1, L_0x269fbd0, L_0x269e540, C4<0>, C4<0>;
L_0x269e600 .delay 1 (20,20,20) L_0x269e600/d;
L_0x26850f0/d .functor AND 1, L_0x269fbd0, L_0x269e540, C4<1>, C4<1>;
L_0x26850f0 .delay 1 (30,30,30) L_0x26850f0/d;
L_0x26853b0/d .functor XOR 1, L_0x269e600, L_0x269ebc0, C4<0>, C4<0>;
L_0x26853b0 .delay 1 (20,20,20) L_0x26853b0/d;
L_0x269f960/d .functor AND 1, L_0x269e600, L_0x269ebc0, C4<1>, C4<1>;
L_0x269f960 .delay 1 (30,30,30) L_0x269f960/d;
L_0x269fa20/d .functor OR 1, L_0x26850f0, L_0x269f960, C4<0>, C4<0>;
L_0x269fa20 .delay 1 (30,30,30) L_0x269fa20/d;
v0x2684b10_0 .net "a", 0 0, L_0x269fbd0;  1 drivers
v0x2684bf0_0 .net "andAout", 0 0, L_0x26850f0;  1 drivers
v0x2684cb0_0 .net "andBout", 0 0, L_0x269f960;  1 drivers
v0x2684d80_0 .net "b", 0 0, L_0x269fd30;  1 drivers
v0x2684e40_0 .net "carryin", 0 0, L_0x269ebc0;  alias, 1 drivers
v0x2684f30_0 .net "carryout", 0 0, L_0x269fa20;  alias, 1 drivers
v0x2685000_0 .net "subtract", 0 0, v0x26874d0_0;  alias, 1 drivers
v0x2676ce0_0 .net "sum", 0 0, L_0x26853b0;  1 drivers
v0x2676d80_0 .net "xorAout", 0 0, L_0x269e600;  1 drivers
v0x26854b0_0 .net "xorCout", 0 0, L_0x269e540;  1 drivers
S_0x2686720 .scope module, "slt" "full32BitSLT" 3 12, 4 4 0, S_0x26454b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "less"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 32 "sum"
    .port_info 4 /INPUT 1 "overflowin"
L_0x26a22e0 .functor XOR 1, L_0x2695de0, L_0x26a24d0, C4<0>, C4<0>;
v0x2686990_0 .net *"_s1", 0 0, L_0x26a24d0;  1 drivers
v0x2686a70_0 .net "carryout", 0 0, L_0x7f3c70750018;  alias, 1 drivers
v0x2686b30_0 .net "less", 0 0, L_0x26a22e0;  alias, 1 drivers
v0x2686bd0_0 .net "overflow", 0 0, L_0x7f3c70750060;  alias, 1 drivers
v0x2686c90_0 .net "overflowin", 0 0, L_0x2695de0;  alias, 1 drivers
v0x2686d80_0 .net/s "sum", 31 0, L_0x26a1410;  alias, 1 drivers
L_0x26a24d0 .part L_0x26a1410, 31, 1;
S_0x264c030 .scope module, "twoBitAdder" "twoBitAdder" 2 30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 2 "a"
    .port_info 4 /INPUT 2 "b"
    .port_info 5 /INPUT 1 "subtract"
L_0x26a3cb0/d .functor XOR 1, L_0x26a3770, L_0x26a2c30, C4<0>, C4<0>;
L_0x26a3cb0 .delay 1 (20,20,20) L_0x26a3cb0/d;
o0x7f3c7079fa08 .functor BUFZ 2, C4<zz>; HiZ drive
v0x2688d60_0 .net "a", 1 0, o0x7f3c7079fa08;  0 drivers
o0x7f3c7079fa38 .functor BUFZ 2, C4<zz>; HiZ drive
v0x2688e60_0 .net "b", 1 0, o0x7f3c7079fa38;  0 drivers
v0x2688f40_0 .net "carryout", 0 0, L_0x26a3770;  1 drivers
v0x2688fe0_0 .net "carryout0", 0 0, L_0x26a2c30;  1 drivers
v0x2689080_0 .net "overflow", 0 0, L_0x26a3cb0;  1 drivers
o0x7f3c7079f558 .functor BUFZ 1, C4<z>; HiZ drive
v0x2689170_0 .net "subtract", 0 0, o0x7f3c7079f558;  0 drivers
v0x2689210_0 .net "sum", 1 0, L_0x26a38d0;  1 drivers
L_0x26a2dd0 .part o0x7f3c7079fa08, 0, 1;
L_0x26a2ef0 .part o0x7f3c7079fa38, 0, 1;
L_0x26a38d0 .concat8 [ 1 1 0 0], L_0x26a2970, L_0x26a33a0;
L_0x26a3a80 .part o0x7f3c7079fa08, 1, 1;
L_0x26a3b70 .part o0x7f3c7079fa38, 1, 1;
S_0x26876a0 .scope module, "adder0" "bitsliceAdder" 2 42, 2 6 0, S_0x264c030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x26a2600/d .functor XOR 1, L_0x26a2ef0, o0x7f3c7079f558, C4<0>, C4<0>;
L_0x26a2600 .delay 1 (20,20,20) L_0x26a2600/d;
L_0x26a2700/d .functor XOR 1, L_0x26a2dd0, L_0x26a2600, C4<0>, C4<0>;
L_0x26a2700 .delay 1 (20,20,20) L_0x26a2700/d;
L_0x26a2810/d .functor AND 1, L_0x26a2dd0, L_0x26a2600, C4<1>, C4<1>;
L_0x26a2810 .delay 1 (30,30,30) L_0x26a2810/d;
L_0x26a2970/d .functor XOR 1, L_0x26a2700, o0x7f3c7079f558, C4<0>, C4<0>;
L_0x26a2970 .delay 1 (20,20,20) L_0x26a2970/d;
L_0x26a2ad0/d .functor AND 1, L_0x26a2700, o0x7f3c7079f558, C4<1>, C4<1>;
L_0x26a2ad0 .delay 1 (30,30,30) L_0x26a2ad0/d;
L_0x26a2c30/d .functor OR 1, L_0x26a2810, L_0x26a2ad0, C4<0>, C4<0>;
L_0x26a2c30 .delay 1 (30,30,30) L_0x26a2c30/d;
v0x2687910_0 .net "a", 0 0, L_0x26a2dd0;  1 drivers
v0x26879b0_0 .net "andAout", 0 0, L_0x26a2810;  1 drivers
v0x2687a70_0 .net "andBout", 0 0, L_0x26a2ad0;  1 drivers
v0x2687b10_0 .net "b", 0 0, L_0x26a2ef0;  1 drivers
v0x2687bd0_0 .net "carryin", 0 0, o0x7f3c7079f558;  alias, 0 drivers
v0x2687ce0_0 .net "carryout", 0 0, L_0x26a2c30;  alias, 1 drivers
v0x2687da0_0 .net "subtract", 0 0, o0x7f3c7079f558;  alias, 0 drivers
v0x2687e40_0 .net "sum", 0 0, L_0x26a2970;  1 drivers
v0x2687ee0_0 .net "xorAout", 0 0, L_0x26a2700;  1 drivers
v0x2688030_0 .net "xorCout", 0 0, L_0x26a2600;  1 drivers
S_0x26881f0 .scope module, "adder1" "bitsliceAdder" 2 43, 2 6 0, S_0x264c030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "subtract"
L_0x26a2fe0/d .functor XOR 1, L_0x26a3b70, L_0x26a2c30, C4<0>, C4<0>;
L_0x26a2fe0 .delay 1 (20,20,20) L_0x26a2fe0/d;
L_0x26a30e0/d .functor XOR 1, L_0x26a3a80, L_0x26a2fe0, C4<0>, C4<0>;
L_0x26a30e0 .delay 1 (20,20,20) L_0x26a30e0/d;
L_0x26a3240/d .functor AND 1, L_0x26a3a80, L_0x26a2fe0, C4<1>, C4<1>;
L_0x26a3240 .delay 1 (30,30,30) L_0x26a3240/d;
L_0x26a33a0/d .functor XOR 1, L_0x26a30e0, o0x7f3c7079f558, C4<0>, C4<0>;
L_0x26a33a0 .delay 1 (20,20,20) L_0x26a33a0/d;
L_0x26a3500/d .functor AND 1, L_0x26a30e0, o0x7f3c7079f558, C4<1>, C4<1>;
L_0x26a3500 .delay 1 (30,30,30) L_0x26a3500/d;
L_0x26a3770/d .functor OR 1, L_0x26a3240, L_0x26a3500, C4<0>, C4<0>;
L_0x26a3770 .delay 1 (30,30,30) L_0x26a3770/d;
v0x2688430_0 .net "a", 0 0, L_0x26a3a80;  1 drivers
v0x26884f0_0 .net "andAout", 0 0, L_0x26a3240;  1 drivers
v0x26885b0_0 .net "andBout", 0 0, L_0x26a3500;  1 drivers
v0x2688650_0 .net "b", 0 0, L_0x26a3b70;  1 drivers
v0x2688710_0 .net "carryin", 0 0, o0x7f3c7079f558;  alias, 0 drivers
v0x2688850_0 .net "carryout", 0 0, L_0x26a3770;  alias, 1 drivers
v0x2688910_0 .net "subtract", 0 0, L_0x26a2c30;  alias, 1 drivers
v0x26889b0_0 .net "sum", 0 0, L_0x26a33a0;  1 drivers
v0x2688a50_0 .net "xorAout", 0 0, L_0x26a30e0;  1 drivers
v0x2688ba0_0 .net "xorCout", 0 0, L_0x26a2fe0;  1 drivers
    .scope S_0x26454b0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26874d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x26454b0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 20 "$display", "Failed Test Case 1: ++ True" {0 0 0};
    %vpi_call 3 21 "$display", "%b %b 1 %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0 {0 0 0};
T_1.0 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 27 "$display", "Actual:   %b", v0x2687600_0 {0 0 0};
    %vpi_call 3 28 "$display", "Failed Test Case 2: ++ False" {0 0 0};
    %vpi_call 3 29 "$display", "%b %b 0 %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0 {0 0 0};
T_1.2 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 35 "$display", "Failed Test Case 3: +- False" {0 0 0};
    %vpi_call 3 36 "$display", "%b %b 0 %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0 {0 0 0};
T_1.4 ;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 42 "$display", "Failed Test Case 4: -- True" {0 0 0};
    %vpi_call 3 43 "$display", "%b %b 1 %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0 {0 0 0};
T_1.6 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 49 "$display", "Failed Test Case 5: -- False" {0 0 0};
    %vpi_call 3 50 "$display", "%b %b 0 %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0 {0 0 0};
T_1.8 ;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 56 "$display", "Failed Test Case 6: -+1 True" {0 0 0};
    %vpi_call 3 57 "$display", "%b %b 1 %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0 {0 0 0};
T_1.10 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 63 "$display", "Failed Test Case 7: same+ False" {0 0 0};
    %vpi_call 3 64 "$display", "%b %b 0 %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0 {0 0 0};
T_1.12 ;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 70 "$display", "Failed Test Case 8: same- False" {0 0 0};
    %vpi_call 3 71 "$display", "%b %b 0 %b %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0, v0x2687340_0 {0 0 0};
T_1.14 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.16, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 77 "$display", "Actual:   %b", v0x2687600_0 {0 0 0};
    %vpi_call 3 78 "$display", "Failed Test Case 9: -+ Overflow, True" {0 0 0};
    %vpi_call 3 79 "$display", "%b %b 1 %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0 {0 0 0};
T_1.16 ;
    %pushi/vec4 2147483642, 0, 32;
    %store/vec4 v0x2686ea0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x2686f80_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x26872a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.18, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26871b0_0, 0, 1;
    %vpi_call 3 85 "$display", "Actual:   %b", v0x2687600_0 {0 0 0};
    %vpi_call 3 86 "$display", "Failed Test Case 10: +- Overflow, False" {0 0 0};
    %vpi_call 3 87 "$display", "%b %b 0 %b", v0x2686ea0_0, v0x2686f80_0, v0x26872a0_0 {0 0 0};
T_1.18 ;
    %load/vec4 v0x26871b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 3 92 "$display", "All 10 Tests Passed." {0 0 0};
T_1.20 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./adder.v";
    "slt.t.v";
    "./slt.v";
