
         Lattice Mapping Report File for Design Module 'TinyFPGA_A2'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial
     POP_timer_POP_timers_AX2.ngd -o POP_timer_POP_timers_AX2_map.ncd -pr
     POP_timer_POP_timers_AX2.prf -mp POP_timer_POP_timers_AX2.mrp -lpf C:/Users
     /sek529/Github/POP_timing_FPGA/POP_timers_AX2/POP_timer_POP_timers_AX2.lpf
     -lpf C:/Users/sek529/Github/POP_timing_FPGA/POP_timer.lpf -c 0 -gui -msgset
     C:/Users/sek529/Github/POP_timing_FPGA/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCQFN32
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.1.454
Mapped on:  01/19/24  13:17:10

Design Summary
--------------

   Number of registers:    516 out of  1346 (38%)
      PFU registers:          516 out of  1280 (40%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:       495 out of   640 (77%)
      SLICEs as Logic/ROM:    492 out of   640 (77%)
      SLICEs as RAM:            3 out of   480 (1%)
      SLICEs as Carry:        208 out of   640 (33%)
   Number of LUT4s:        964 out of  1280 (75%)
      Number used as logic LUTs:        542
      Number used as distributed RAM:     6
      Number used as ripple logic:      416
      Number used as shift registers:     0
   Number of PIO sites used: 18 + 4(JTAG) out of 22 (100%)
   Number of block RAMs:  2 out of 7 (29%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       Yes
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 1 (100%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  7
     Net debounce_pulse: 6 loads, 6 rising, 0 falling (Driver:
     slowclocks/count_965__i7 )

                                    Page 1




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Design Summary (cont)
---------------------
     Net clk_2M5: 39 loads, 31 rising, 8 falling (Driver: clocks/PLL/PLLInst_0 )
     
     Net sampled_modebutton: 2 loads, 2 rising, 0 falling (Driver:
     sampled_modebutton_82 )
     Net jtaghub16_jtck: 152 loads, 0 rising, 152 falling (Driver:
     xo2chub/genblk7.jtagf_u )
     Net clk_debug_N: 97 loads, 97 rising, 0 falling (Driver: PIO tenmegclock )
     Net reveal_ist_66_N: 9 loads, 9 rising, 0 falling (Driver:
     POPtimers/piecounter/clean_trigger/Q0_I_0_2_lut )
     Net reveal_ist_69_N: 8 loads, 8 rising, 0 falling (Driver:
     POPtimers/freepcounter/clean_trigger/Q0_I_0_2_lut )
   Number of Clock Enables:  55
     Net TinyFPGA_A2_reveal_coretop_instance/jtck_N_265_enable_27: 1 loads, 1
     LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net jtaghub16_ip_enable0: 13 loads, 13 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/jtck_N_265_enable_49: 9 loads, 9
     LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/op_code_2__N_679: 2
     loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_kee
     p_enable_19: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/clk[0]_N_keep_enabl
     e_20: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/op_code_2__N_679_ad
     j_1327: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_kee
     p_enable_17: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/clk[0]_N_keep_enabl
     e_18: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/cnt_contig_reg_wen:
     1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/jtck_N_
     265_enable_26: 8 loads, 8 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/clk[0]_
     N_keep_enable_74: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/jtck_N_
     265_enable_127: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/next_then_reg_wen:
     1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/jtck_N_
     265_enable_31: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_kee
     p_enable_70: 8 loads, 8 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/clk[0]_
     N_keep_enable_77: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/num_then_wen: 1
     loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/clk[0]_
     N_keep_enable_79: 1 loads, 1 LSLICEs
     Net
     TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtck_N_265_enable_2: 1
     loads, 1 LSLICEs
     Net
     TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtck_N_265_enable_133:
     18 loads, 18 LSLICEs

                                    Page 2




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Design Summary (cont)
---------------------
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/clk[0]_N_keep_enabl
     e_72: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/clk[0]_N_keep_enabl
     e_75: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/reg0_read_N_988: 1
     loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/clk[0]_N_keep_enabl
     e_78: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/clk[0]_N_keep_enabl
     e_80: 1 loads, 1 LSLICEs
     Net
     TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtck_N_265_enable_111:
     17 loads, 17 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/clk[0]_N_keep_enabl
     e_24: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/clk[0]_N_keep_enabl
     e_37: 7 loads, 7 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_40: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_dout_int
     _31__N_1089: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/sample_en_d: 4
     loads, 4 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_23: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_43: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/clk[0]_N_keep_enabl
     e_46: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_55: 4 loads, 4 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_52: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_9: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_10: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_12: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_13: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_22: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/clk[0]_N_keep_
     enable_76: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtck_N_2
     65_enable_3: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtck_N_2
     65_enable_4: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtck_N_2
     65_enable_6: 2 loads, 2 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtck_N_2
     65_enable_168: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtck_N_2
     65_enable_126: 9 loads, 9 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtck_N_2

                                    Page 3




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Design Summary (cont)
---------------------
     65_enable_132: 3 loads, 3 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtck_N_2
     65_enable_167: 24 loads, 24 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtck_N_2
     65_enable_34: 1 loads, 1 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtck_N_2
     65_enable_169: 1 loads, 1 LSLICEs
     Net xo2chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net xo2chub/er1_shift_reg8: 10 loads, 10 LSLICEs
   Number of LSRs:  7
     Net pieovertwo_minus: 1 loads, 1 LSLICEs
     Net freeprecess_minus: 1 loads, 1 LSLICEs
     Net jtaghub16_jrstn: 148 loads, 148 LSLICEs
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9481: 86 loads, 84
     LSLICEs
     Net load_defaults: 17 loads, 17 LSLICEs
     Net POPtimers/counterreset: 9 loads, 9 LSLICEs
     Net statemachine/state_2__N_225: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 152 loads
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9481: 86 loads
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9482: 60 loads
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9486:
     49 loads
     Net TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n11: 42 loads
     Net addr[0]: 37 loads
     Net jtaghub16_jshift: 36 loads
     Net addr[1]: 35 loads
     Net jtaghub16_ip_enable0: 34 loads
     Net addr[2]: 32 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| pump_output         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ADC_sample          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin9_jtgnb          | OUTPUT    | LVCMOS33  |            |

                                    Page 4




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| probe_output        | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin5                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pin3_sn             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED_output          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| MW_output           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| sample_output       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| mode_button         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| load_default_button | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| tenmegclock         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| topleft_button      | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| topright_button     | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| bottomleft_button   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| bottomright_button  | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| MW_invalid          | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| laser_tuning        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block xo2chub/VCC_0 undriven or does not drive anything - clipped.
Block xo2chub/GSR_INST undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block xo2chub/ip_enable[15] undriven or does not drive anything - clipped.
Block xo2chub/cdn undriven or does not drive anything - clipped.
Block TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distri
     buted_dpramXO2binarynonereg224/mem_0_0/RAM1 undriven or does not drive
     anything - clipped.
Block TinyFPGA_A2_reveal_coretop_instance/jtagconn16_inst_0_lut_buf_5 undriven
     or does not drive anything - clipped.
Signal xo2chub/jrstn_i was merged into signal jtaghub16_jrstn
Signal xo2chub/cdn.CN was merged into signal jtaghub16_jtck
Signal clk_2M5_N_67 was merged into signal clk_2M5
Signal TinyFPGA_A2_reveal_coretop_instance/jtck_N_265 was merged into signal
     jtaghub16_jtck
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jrstn_N_263 was
     merged into signal jtaghub16_jrstn
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distr
     ibuted_dpramXO2binarynonereg224/dec0_wre3 was merged into signal
     TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/tt_wr_en
Signal TinyFPGA_A2_reveal_coretop_instance/ip_enable[0] was merged into signal

                                    Page 5




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
     jtaghub16_ip_enable0
Signal TinyFPGA_A2_reveal_coretop_instance/jce2[0] was merged into signal
     jtaghub16_jce2
Signal TinyFPGA_A2_reveal_coretop_instance/jrstn[0] was merged into signal
     jtaghub16_jrstn
Signal TinyFPGA_A2_reveal_coretop_instance/jshift[0] was merged into signal
     jtaghub16_jshift
Signal jtdi[0]_keep was merged into signal jtaghub16_jtdi
Signal TinyFPGA_A2_reveal_coretop_instance/jtck[0] was merged into signal
     jtaghub16_jtck
Signal jtaghub16_er2_tdo0 was merged into signal
     TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
Signal xo2chub/GND undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2bin
     arynonespeedasyncdisablereg3241632416/scuba_vlo undriven or does not drive
     anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2bin
     arynonespeedasyncdisablereg3241632416/scuba_vhi undriven or does not drive
     anything - clipped.
Signal xo2chub/VCC undriven or does not drive anything - clipped.
Signal xo2chub/bit_count_cry_0_COUT[3] undriven or does not drive anything -
     clipped.
Signal xo2chub/rom_rd_addr_cry_0_S0[0] undriven or does not drive anything -
     clipped.
Signal xo2chub/N_2 undriven or does not drive anything - clipped.
Signal xo2chub/rom_rd_addr_s_0_S1[7] undriven or does not drive anything -
     clipped.
Signal xo2chub/rom_rd_addr_s_0_COUT[7] undriven or does not drive anything -
     clipped.
Signal xo2chub/jtdo2_int_prm_16_0_0_S1 undriven or does not drive anything -
     clipped.
Signal xo2chub/jtdo2_int_prm_16_0_0_S0 undriven or does not drive anything -
     clipped.
Signal xo2chub/N_3 undriven or does not drive anything - clipped.
Signal xo2chub/er2_tdo[14] undriven or does not drive anything - clipped.
Signal xo2chub/er2_tdo[15] undriven or does not drive anything - clipped.
Signal xo2chub/jtdo2_int_prm_15_0_0_S1 undriven or does not drive anything -
     clipped.
Signal xo2chub/jtdo2_int_prm_15_0_0_S0 undriven or does not drive anything -
     clipped.
Signal xo2chub/er2_tdo[12] undriven or does not drive anything - clipped.
Signal xo2chub/er2_tdo[13] undriven or does not drive anything - clipped.
Signal xo2chub/jtdo2_int_prm_13_0_0_S1 undriven or does not drive anything -
     clipped.
Signal xo2chub/jtdo2_int_prm_13_0_0_S0 undriven or does not drive anything -
     clipped.
Signal xo2chub/er2_tdo[10] undriven or does not drive anything - clipped.
Signal xo2chub/er2_tdo[11] undriven or does not drive anything - clipped.
Signal xo2chub/jtdo2_int_prm_11_0_0_S1 undriven or does not drive anything -
     clipped.
Signal xo2chub/jtdo2_int_prm_11_0_0_S0 undriven or does not drive anything -
     clipped.
Signal xo2chub/er2_tdo[8] undriven or does not drive anything - clipped.
Signal xo2chub/er2_tdo[9] undriven or does not drive anything - clipped.
Signal xo2chub/jtdo2_int_prm_9_0_0_S1 undriven or does not drive anything -
     clipped.

                                    Page 6




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
Signal xo2chub/jtdo2_int_prm_9_0_0_S0 undriven or does not drive anything -
     clipped.
Signal xo2chub/er2_tdo[6] undriven or does not drive anything - clipped.
Signal xo2chub/er2_tdo[7] undriven or does not drive anything - clipped.
Signal xo2chub/jtdo2_int_prm_7_0_0_S1 undriven or does not drive anything -
     clipped.
Signal xo2chub/jtdo2_int_prm_7_0_0_S0 undriven or does not drive anything -
     clipped.
Signal xo2chub/er2_tdo[4] undriven or does not drive anything - clipped.
Signal xo2chub/er2_tdo[5] undriven or does not drive anything - clipped.
Signal xo2chub/jtdo2_int_prm_5_0_0_S1 undriven or does not drive anything -
     clipped.
Signal xo2chub/jtdo2_int_prm_5_0_0_S0 undriven or does not drive anything -
     clipped.
Signal xo2chub/er2_tdo[2] undriven or does not drive anything - clipped.
Signal xo2chub/er2_tdo[3] undriven or does not drive anything - clipped.
Signal xo2chub/jtdo2_int_prm_3_0_0_S1 undriven or does not drive anything -
     clipped.
Signal xo2chub/jtdo2_int_prm_3_0_0_S0 undriven or does not drive anything -
     clipped.
Signal xo2chub/er2_tdo[1] undriven or does not drive anything - clipped.
Signal xo2chub/jtdo2_int_prm_1_0_0_S0 undriven or does not drive anything -
     clipped.
Signal xo2chub/jtdo2_int_prm_1_0_0_COUT undriven or does not drive anything -
     clipped.
Signal xo2chub/ip_enable[15] undriven or does not drive anything - clipped.
Signal xo2chub/genblk7.un1_jtagf_u_1 undriven or does not drive anything -
     clipped.
Signal xo2chub/genblk7.un1_jtagf_u undriven or does not drive anything -
     clipped.
Signal xo2chub/tdoa undriven or does not drive anything - clipped.
Signal xo2chub/tdia undriven or does not drive anything - clipped.
Signal xo2chub/tmsa undriven or does not drive anything - clipped.
Signal xo2chub/tcka undriven or does not drive anything - clipped.
Signal xo2chub/cdn undriven or does not drive anything - clipped.
Signal xo2chub/bit_count_cry_0_S0[0] undriven or does not drive anything -
     clipped.
Signal xo2chub/N_1 undriven or does not drive anything - clipped.
Signal slowclocks/count_965_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal slowclocks/count_965_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal slowclocks/count_965_add_4_23/CO undriven or does not drive anything -
     clipped.
Signal add_6699_2/S1 undriven or does not drive anything - clipped.
Signal add_6699_2/S0 undriven or does not drive anything - clipped.
Signal add_6699_2/CI undriven or does not drive anything - clipped.
Signal add_6699_4/S1 undriven or does not drive anything - clipped.
Signal add_6699_4/S0 undriven or does not drive anything - clipped.
Signal add_6699_6/S1 undriven or does not drive anything - clipped.
Signal add_6699_6/S0 undriven or does not drive anything - clipped.
Signal add_6699_8/S1 undriven or does not drive anything - clipped.
Signal add_6699_8/S0 undriven or does not drive anything - clipped.
Signal add_6699_10/S0 undriven or does not drive anything - clipped.
Signal add_6699_10/CO undriven or does not drive anything - clipped.
Signal POPtimers/MW2/sub_683_add_2_1/S1 undriven or does not drive anything -

                                    Page 7




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
     clipped.
Signal POPtimers/MW2/sub_683_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_3/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_3/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_5/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_5/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_7/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_7/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_9/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_9/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_11/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_11/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_13/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_13/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_15/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_15/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_17/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW2/sub_683_add_2_17/CO undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_1/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_3/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_3/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_5/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_5/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_7/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_7/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_9/S1 undriven or does not drive anything -

                                    Page 8




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
     clipped.
Signal POPtimers/MW3/sub_685_add_2_9/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_11/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_11/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_13/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_13/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_15/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_15/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_17/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW3/sub_685_add_2_17/CO undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_1/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_3/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_3/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_5/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_5/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_7/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_7/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_9/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_9/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_11/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_11/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_13/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_13/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_15/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_15/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_17/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/MW4/sub_687_add_2_17/CO undriven or does not drive anything -

                                    Page 9




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
     clipped.
Signal POPtimers/freepcounter/add_1565_1/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/freepcounter/add_1565_1/CI undriven or does not drive anything
     - clipped.
Signal POPtimers/freepcounter/add_1565_13/CO undriven or does not drive anything
     - clipped.
Signal POPtimers/freepcounter/add_954_1456_add_1_1/S1 undriven or does not drive
     anything - clipped.
Signal POPtimers/freepcounter/add_954_1456_add_1_1/S0 undriven or does not drive
     anything - clipped.
Signal POPtimers/freepcounter/add_954_1456_add_1_1/CI undriven or does not drive
     anything - clipped.
Signal POPtimers/freepcounter/add_954_1456_add_1_15/CO undriven or does not
     drive anything - clipped.
Signal POPtimers/piecounter/add_950_1454_add_1_1/S1 undriven or does not drive
     anything - clipped.
Signal POPtimers/piecounter/add_950_1454_add_1_1/S0 undriven or does not drive
     anything - clipped.
Signal POPtimers/piecounter/add_950_1454_add_1_1/CI undriven or does not drive
     anything - clipped.
Signal POPtimers/piecounter/add_950_1454_add_1_17/S1 undriven or does not drive
     anything - clipped.
Signal POPtimers/piecounter/add_950_1454_add_1_17/CO undriven or does not drive
     anything - clipped.
Signal POPtimers/piecounter/add_1564_1/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/piecounter/add_1564_1/CI undriven or does not drive anything -
     clipped.
Signal POPtimers/piecounter/add_1564_15/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/piecounter/add_1564_15/CO undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_1/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_3/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_3/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_5/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_5/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_7/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_7/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_9/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_9/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe1/sub_689_add_2_11/S1 undriven or does not drive anything

                                   Page 10




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
     - clipped.
Signal POPtimers/probe1/sub_689_add_2_11/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe1/sub_689_add_2_13/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe1/sub_689_add_2_13/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe1/sub_689_add_2_15/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe1/sub_689_add_2_15/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe1/sub_689_add_2_17/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe1/sub_689_add_2_17/CO undriven or does not drive anything
     - clipped.
Signal POPtimers/probe2/sub_691_add_2_1/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_3/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_3/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_5/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_5/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_7/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_7/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_9/S1 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_9/S0 undriven or does not drive anything -
     clipped.
Signal POPtimers/probe2/sub_691_add_2_11/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe2/sub_691_add_2_11/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe2/sub_691_add_2_13/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe2/sub_691_add_2_13/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe2/sub_691_add_2_15/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe2/sub_691_add_2_15/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe2/sub_691_add_2_17/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/probe2/sub_691_add_2_17/CO undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_1/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_1/S0 undriven or does not drive anything

                                   Page 11




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_1/CI undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_3/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_3/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_5/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_5/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_7/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_7/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_9/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_9/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_11/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_11/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_13/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_13/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_15/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_15/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_17/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample1/sub_693_add_2_17/CO undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_1/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_1/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_1/CI undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_3/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_3/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_5/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_5/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_7/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_7/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_9/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_9/S0 undriven or does not drive anything

                                   Page 12




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_11/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_11/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_13/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_13/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_15/S1 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_15/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_17/S0 undriven or does not drive anything
     - clipped.
Signal POPtimers/sample2/sub_695_add_2_17/CO undriven or does not drive anything
     - clipped.
Signal POPtimers/systemcounter/count_967_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal POPtimers/systemcounter/count_967_add_4_17/CO undriven or does not drive
     anything - clipped.
Signal POPtimers/systemcounter/count_967_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal POPtimers/systemcounter/count_967_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal POPtimers/Startofprobepulse_15__keep_I_0_29_1/S0 undriven or does not
     drive anything - clipped.
Signal POPtimers/Startofprobepulse_15__keep_I_0_29_1/CI undriven or does not
     drive anything - clipped.
Signal POPtimers/add_1573_1/S0 undriven or does not drive anything - clipped.
Signal POPtimers/add_1573_1/CI undriven or does not drive anything - clipped.
Signal POPtimers/Startofprobepulse_15__keep_I_0_29_15/S1 undriven or does not
     drive anything - clipped.
Signal POPtimers/Startofprobepulse_15__keep_I_0_29_15/CO undriven or does not
     drive anything - clipped.
Signal POPtimers/Startof2ndMWpulse_15__keep_I_0_17/S1 undriven or does not drive
     anything - clipped.
Signal POPtimers/Startof2ndMWpulse_15__keep_I_0_17/CO undriven or does not drive
     anything - clipped.
Signal POPtimers/add_956_1/S0 undriven or does not drive anything - clipped.
Signal POPtimers/add_956_1/CI undriven or does not drive anything - clipped.
Signal POPtimers/add_1573_15/CO undriven or does not drive anything - clipped.
Signal POPtimers/add_956_15/CO undriven or does not drive anything - clipped.
Signal POPtimers/Startofprobepulse_15__keep_I_0_1/S0 undriven or does not drive
     anything - clipped.
Signal POPtimers/Startofprobepulse_15__keep_I_0_1/CI undriven or does not drive
     anything - clipped.
Signal POPtimers/Startof1stMWpulse_15__I_0_1/S0 undriven or does not drive
     anything - clipped.
Signal POPtimers/Startof1stMWpulse_15__I_0_1/CI undriven or does not drive
     anything - clipped.
Signal POPtimers/Startof1stMWpulse_15__I_0_15/S1 undriven or does not drive
     anything - clipped.
Signal POPtimers/Startof1stMWpulse_15__I_0_15/CO undriven or does not drive
     anything - clipped.
Signal POPtimers/add_955_1/S0 undriven or does not drive anything - clipped.

                                   Page 13




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
Signal POPtimers/add_955_1/CI undriven or does not drive anything - clipped.
Signal POPtimers/Startofprobepulse_15__keep_I_0_15/S1 undriven or does not drive
     anything - clipped.
Signal POPtimers/Startofprobepulse_15__keep_I_0_15/CO undriven or does not drive
     anything - clipped.
Signal POPtimers/Startof2ndMWpulse_15__keep_I_0_1/S0 undriven or does not drive
     anything - clipped.
Signal POPtimers/Startof2ndMWpulse_15__keep_I_0_1/CI undriven or does not drive
     anything - clipped.
Signal POPtimers/add_955_15/CO undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/bit_cnt_96
     8_add_4_1/S0 undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/bit_cnt_96
     8_add_4_1/CI undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/bit_cnt_96
     8_add_4_7/S1 undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/bit_cnt_96
     8_add_4_7/CO undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt
     _973_add_4_17/S1 undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt
     _973_add_4_17/CO undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distr
     ibuted_dpramXO2binarynonereg224/mem_0_0/DO2 undriven or does not drive
     anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distr
     ibuted_dpramXO2binarynonereg224/mem_0_0/DO3 undriven or does not drive
     anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt
     _973_add_4_1/S0 undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt
     _973_add_4_1/CI undriven or does not drive anything - clipped.
Signal TinyFPGA_A2_reveal_coretop_instance/jupdate[0] undriven or does not drive
     anything - clipped.
Block xo2chub/genblk7.jtagf_u_RNIO314 was optimized away.
Block xo2chub/ip_enable_0_.CN was optimized away.
Block clocks/PLL/i7926 was optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/i7927 was optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/jrstn_I_0_
     1_lut was optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distri
     buted_dpramXO2binarynonereg224/LUT4_0 was optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/jtagconn16_inst_0_lut_buf_8 was
     optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/jtagconn16_inst_0_lut_buf_7 was
     optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/jtagconn16_inst_0_lut_buf_6 was
     optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/jtagconn16_inst_0_lut_buf_4 was
     optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/jtagconn16_inst_0_lut_buf_3 was
     optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/jtagconn16_inst_0_lut_buf_2 was
     optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]_keep_buf_lut_buf_1 was
     optimized away.

                                   Page 14




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

Removed logic (cont)
--------------------
Block xo2chub/GND_0 was optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2bina
     rynonespeedasyncdisablereg3241632416/scuba_vlo_inst was optimized away.
Block TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2bina
     rynonespeedasyncdisablereg3241632416/scuba_vhi_inst was optimized away.

Memory Usage
------------

/TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynon
     espeedasyncdisablereg3241632416:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:  TYPE= PDPW8KC,
         Width= 14,  Depth_R= 16,  Depth_W= 16,  REGMODE= OUTREG,  RESETMODE=
         ASYNC,  ASYNC_RESET_RELEASE= ASYNC,  GSR= DISABLED,  MEM_LPC_FILE=
         pmi_ram_dpXbnonesadr324163241611884d26__PMIP__16__32__32B
    -Contains EBR pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:  TYPE= PDPW8KC,
         Width= 18,  Depth_R= 16,  Depth_W= 16,  REGMODE= OUTREG,  RESETMODE=
         ASYNC,  ASYNC_RESET_RELEASE= ASYNC,  GSR= DISABLED,  MEM_LPC_FILE=
         pmi_ram_dpXbnonesadr324163241611884d26__PMIP__16__32__32B
/TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 18
    PFU Registers: 32
/TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed
     _dpramXO2binarynonereg224:
    EBRs: 0
    RAM SLICEs: 2
    Logic SLICEs: 0
    PFU Registers: 2

     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                clocks/PLL/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      clk_debug_N
  Output Clock(P):                         NODE     clk_2M5
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     clocks/PLL/CLKFB_t
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE

                                   Page 15




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

PLL/DLL Summary (cont)
----------------------
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      10.0000
  Output Clock(P) Frequency (MHz):                   2.5000
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               REFCLK
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          INT_OP
  CLKI Divider:                                     1
  CLKFB Divider:                                    1
  CLKOP Divider:                                    4
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 FALLING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0

                                   Page 16




Design:  TinyFPGA_A2                                   Date:  01/19/24  13:17:10

PLL/DLL Summary (cont)
----------------------
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

ASIC Components
---------------

Instance Name: TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_
     dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241
     611884d26_0_1_0
         Type: PDPW8KC
Instance Name: TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_
     dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241
     611884d26_0_0_1
         Type: PDPW8KC
Instance Name: clocks/PLL/PLLInst_0
         Type: EHXPLLJ
Instance Name: xo2chub/genblk7.jtagf_u
         Type: JTAGF

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 3 secs  
   Peak Memory Usage: 49 MB
        































                                   Page 17


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
