<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4141" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4141{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4141{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4141{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4141{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t5_4141{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t6_4141{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t7_4141{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4141{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t9_4141{left:70px;bottom:996px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#ta_4141{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_4141{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_4141{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#td_4141{left:70px;bottom:929px;letter-spacing:-0.1px;}
#te_4141{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tf_4141{left:70px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_4141{left:436px;bottom:848px;letter-spacing:-0.15px;}
#th_4141{left:124px;bottom:826px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_4141{left:124px;bottom:810px;letter-spacing:-0.13px;word-spacing:-0.86px;}
#tj_4141{left:124px;bottom:793px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tk_4141{left:124px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tl_4141{left:124px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tm_4141{left:124px;bottom:738px;letter-spacing:-0.22px;word-spacing:-0.38px;}
#tn_4141{left:70px;bottom:695px;letter-spacing:-0.09px;}
#to_4141{left:156px;bottom:695px;letter-spacing:-0.11px;}
#tp_4141{left:70px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tq_4141{left:70px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_4141{left:70px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ts_4141{left:70px;bottom:581px;letter-spacing:0.16px;}
#tt_4141{left:151px;bottom:581px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tu_4141{left:70px;bottom:556px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#tv_4141{left:70px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tw_4141{left:70px;bottom:522px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tx_4141{left:70px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_4141{left:70px;bottom:447px;letter-spacing:0.13px;}
#tz_4141{left:152px;bottom:447px;letter-spacing:0.15px;word-spacing:0.01px;}
#t10_4141{left:70px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t11_4141{left:70px;bottom:406px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#t12_4141{left:70px;bottom:389px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t13_4141{left:70px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t14_4141{left:70px;bottom:346px;}
#t15_4141{left:96px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_4141{left:70px;bottom:323px;}
#t17_4141{left:96px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t18_4141{left:70px;bottom:300px;}
#t19_4141{left:96px;bottom:304px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1a_4141{left:96px;bottom:287px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1b_4141{left:96px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_4141{left:283px;bottom:237px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1d_4141{left:369px;bottom:237px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1e_4141{left:77px;bottom:214px;letter-spacing:-0.12px;}
#t1f_4141{left:382px;bottom:214px;letter-spacing:-0.13px;}
#t1g_4141{left:77px;bottom:189px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1h_4141{left:382px;bottom:189px;letter-spacing:-0.13px;}
#t1i_4141{left:77px;bottom:165px;letter-spacing:-0.19px;}
#t1j_4141{left:382px;bottom:165px;letter-spacing:-0.15px;}
#t1k_4141{left:77px;bottom:140px;letter-spacing:-0.17px;}
#t1l_4141{left:382px;bottom:140px;letter-spacing:-0.16px;}
#t1m_4141{left:77px;bottom:116px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1n_4141{left:382px;bottom:116px;letter-spacing:-0.12px;word-spacing:-0.01px;}

.s1_4141{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4141{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4141{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4141{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4141{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4141{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4141{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_4141{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4141{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_4141{font-size:14px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4141" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4141Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4141" style="-webkit-user-select: none;"><object width="935" height="1210" data="4141/4141.svg" type="image/svg+xml" id="pdf4141" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4141" class="t s1_4141">Vol. 3C </span><span id="t2_4141" class="t s1_4141">32-9 </span>
<span id="t3_4141" class="t s2_4141">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4141" class="t s3_4141">located in a dedicated region of system memory (typically in high memory). This SMRAM section can be cached for </span>
<span id="t5_4141" class="t s3_4141">optimum processor performance. </span>
<span id="t6_4141" class="t s3_4141">For systems that explicitly flush the caches upon entering SMM (the third method described above), the cache flush </span>
<span id="t7_4141" class="t s3_4141">can be accomplished by asserting the FLUSH# pin at the same time as the request to enter SMM (generally initi- </span>
<span id="t8_4141" class="t s3_4141">ated by asserting the SMI# pin). The priorities of the FLUSH# and SMI# pins are such that the FLUSH# is serviced </span>
<span id="t9_4141" class="t s3_4141">first. To guarantee this behavior, the processor requires that the following constraints on the interaction of FLUSH# </span>
<span id="ta_4141" class="t s3_4141">and SMI# be met. In a system where the FLUSH# and SMI# pins are synchronous and the set up and hold times </span>
<span id="tb_4141" class="t s3_4141">are met, then the FLUSH# and SMI# pins may be asserted in the same clock. In asynchronous systems, the </span>
<span id="tc_4141" class="t s3_4141">FLUSH# pin must be asserted at least one clock before the SMI# pin to guarantee that the FLUSH# pin is serviced </span>
<span id="td_4141" class="t s3_4141">first. </span>
<span id="te_4141" class="t s3_4141">Upon leaving SMM (for systems that explicitly flush the caches), the WBINVD instruction should be executed prior </span>
<span id="tf_4141" class="t s3_4141">to leaving SMM to flush the caches. </span>
<span id="tg_4141" class="t s4_4141">NOTES </span>
<span id="th_4141" class="t s3_4141">In systems based on the Pentium processor that use the FLUSH# pin to write back and invalidate </span>
<span id="ti_4141" class="t s3_4141">cache contents before entering SMM, the processor will prefetch at least one cache line in between </span>
<span id="tj_4141" class="t s3_4141">when the Flush Acknowledge cycle is run and the subsequent recognition of SMI# and the assertion </span>
<span id="tk_4141" class="t s3_4141">of SMIACT#. </span>
<span id="tl_4141" class="t s3_4141">It is the obligation of the system to ensure that these lines are not cached by returning KEN# </span>
<span id="tm_4141" class="t s3_4141">inactive to the Pentium processor. </span>
<span id="tn_4141" class="t s4_4141">32.4.2.1 </span><span id="to_4141" class="t s4_4141">System Management Range Registers (SMRR) </span>
<span id="tp_4141" class="t s3_4141">SMI handler code and data stored by SMM code resides in SMRAM. The SMRR interface is an enhancement in Intel </span>
<span id="tq_4141" class="t s3_4141">64 architecture to limit cacheable reference of addresses in SMRAM to code running in SMM. The SMRR interface </span>
<span id="tr_4141" class="t s3_4141">can be configured only by code running in SMM. Details of SMRR is described in Section 12.11.2.4. </span>
<span id="ts_4141" class="t s5_4141">32.5 </span><span id="tt_4141" class="t s5_4141">SMI HANDLER EXECUTION ENVIRONMENT </span>
<span id="tu_4141" class="t s3_4141">Section 32.5.1 describes the initial execution environment for an SMI handler. An SMI handler may re-configure its </span>
<span id="tv_4141" class="t s3_4141">execution environment to other supported operating modes. Section 32.5.2 discusses modifications an SMI </span>
<span id="tw_4141" class="t s3_4141">handler can make to its execution environment. Section 32.5.3 discusses Control-flow Enforcement Technology </span>
<span id="tx_4141" class="t s3_4141">(CET) interactions in the environment. </span>
<span id="ty_4141" class="t s6_4141">32.5.1 </span><span id="tz_4141" class="t s6_4141">Initial SMM Execution Environment </span>
<span id="t10_4141" class="t s3_4141">After saving the current context of the processor, the processor initializes its core registers to the values shown in </span>
<span id="t11_4141" class="t s3_4141">Table 32-4. Upon entering SMM, the PE and PG flags in control register CR0 are cleared, which places the processor </span>
<span id="t12_4141" class="t s3_4141">in an environment similar to real-address mode. The differences between the SMM execution environment and the </span>
<span id="t13_4141" class="t s3_4141">real-address mode execution environment are as follows: </span>
<span id="t14_4141" class="t s7_4141">• </span><span id="t15_4141" class="t s3_4141">The addressable address space ranges from 0 to FFFFFFFFH (4 GBytes). </span>
<span id="t16_4141" class="t s7_4141">• </span><span id="t17_4141" class="t s3_4141">The normal 64-KByte segment limit for real-address mode is increased to 4 GBytes. </span>
<span id="t18_4141" class="t s7_4141">• </span><span id="t19_4141" class="t s3_4141">The default operand and address sizes are set to 16 bits, which restricts the addressable SMRAM address space </span>
<span id="t1a_4141" class="t s3_4141">to the 1-MByte real-address mode limit for native real-address-mode code. However, operand-size and </span>
<span id="t1b_4141" class="t s3_4141">address-size override prefixes can be used to access the address space beyond the 1-MByte. </span>
<span id="t1c_4141" class="t s8_4141">Table 32-4. </span><span id="t1d_4141" class="t s8_4141">Processor Register Initialization in SMM </span>
<span id="t1e_4141" class="t s9_4141">Register </span><span id="t1f_4141" class="t s9_4141">Contents </span>
<span id="t1g_4141" class="t sa_4141">General-purpose registers </span><span id="t1h_4141" class="t sa_4141">Undefined </span>
<span id="t1i_4141" class="t sa_4141">EFLAGS </span><span id="t1j_4141" class="t sa_4141">00000002H </span>
<span id="t1k_4141" class="t sa_4141">EIP </span><span id="t1l_4141" class="t sa_4141">00008000H </span>
<span id="t1m_4141" class="t sa_4141">CS selector </span><span id="t1n_4141" class="t sa_4141">SMM Base shifted right 4 bits (default 3000H) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
