// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _hog_HH_
#define _hog_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "computeHistogram0.h"
#include "computeHistogram1.h"
#include "normalizeHisto0.h"
#include "normalizeHisto1.h"
#include "hog_urem_10ns_7nsAem.h"
#include "hog_mul_32s_5ns_3Bew.h"
#include "hog_mul_10s_10s_2CeG.h"
#include "hog_mul_mul_10ns_DeQ.h"
#include "hog_mac_muladd_10Ee0.h"
#include "hog_weights.h"
#include "hog_descriptor0_V.h"
#include "hog_normalized0_V.h"
#include "hog_image_buffer0_0.h"
#include "hog_image_buffer0_1.h"
#include "hog_sum0.h"
#include "hog_CONTROL_BUS_s_axi.h"
#include "hog_SPECS_s_axi.h"
#include "hog_INPUT_IMAGE_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_INPUT_IMAGE_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_INPUT_IMAGE_ID_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_DATA_WIDTH = 32,
         unsigned int C_M_AXI_INPUT_IMAGE_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_IMAGE_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32,
         unsigned int C_S_AXI_SPECS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_SPECS_DATA_WIDTH = 32>
struct hog : public sc_module {
    // Port declarations 82
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_AWVALID;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_AWREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ADDR_WIDTH> > m_axi_INPUT_IMAGE_AWADDR;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_AWID;
    sc_out< sc_lv<8> > m_axi_INPUT_IMAGE_AWLEN;
    sc_out< sc_lv<3> > m_axi_INPUT_IMAGE_AWSIZE;
    sc_out< sc_lv<2> > m_axi_INPUT_IMAGE_AWBURST;
    sc_out< sc_lv<2> > m_axi_INPUT_IMAGE_AWLOCK;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_AWCACHE;
    sc_out< sc_lv<3> > m_axi_INPUT_IMAGE_AWPROT;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_AWQOS;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_AWREGION;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH> > m_axi_INPUT_IMAGE_AWUSER;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_WVALID;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_WREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_DATA_WIDTH> > m_axi_INPUT_IMAGE_WDATA;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_DATA_WIDTH/8> > m_axi_INPUT_IMAGE_WSTRB;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_WLAST;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_WID;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_WUSER_WIDTH> > m_axi_INPUT_IMAGE_WUSER;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_ARVALID;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_ARREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ADDR_WIDTH> > m_axi_INPUT_IMAGE_ARADDR;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_ARID;
    sc_out< sc_lv<8> > m_axi_INPUT_IMAGE_ARLEN;
    sc_out< sc_lv<3> > m_axi_INPUT_IMAGE_ARSIZE;
    sc_out< sc_lv<2> > m_axi_INPUT_IMAGE_ARBURST;
    sc_out< sc_lv<2> > m_axi_INPUT_IMAGE_ARLOCK;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_ARCACHE;
    sc_out< sc_lv<3> > m_axi_INPUT_IMAGE_ARPROT;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_ARQOS;
    sc_out< sc_lv<4> > m_axi_INPUT_IMAGE_ARREGION;
    sc_out< sc_uint<C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH> > m_axi_INPUT_IMAGE_ARUSER;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_RVALID;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_RREADY;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_DATA_WIDTH> > m_axi_INPUT_IMAGE_RDATA;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_RLAST;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_RID;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_RUSER_WIDTH> > m_axi_INPUT_IMAGE_RUSER;
    sc_in< sc_lv<2> > m_axi_INPUT_IMAGE_RRESP;
    sc_in< sc_logic > m_axi_INPUT_IMAGE_BVALID;
    sc_out< sc_logic > m_axi_INPUT_IMAGE_BREADY;
    sc_in< sc_lv<2> > m_axi_INPUT_IMAGE_BRESP;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_ID_WIDTH> > m_axi_INPUT_IMAGE_BID;
    sc_in< sc_uint<C_M_AXI_INPUT_IMAGE_BUSER_WIDTH> > m_axi_INPUT_IMAGE_BUSER;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_SPECS_AWVALID;
    sc_out< sc_logic > s_axi_SPECS_AWREADY;
    sc_in< sc_uint<C_S_AXI_SPECS_ADDR_WIDTH> > s_axi_SPECS_AWADDR;
    sc_in< sc_logic > s_axi_SPECS_WVALID;
    sc_out< sc_logic > s_axi_SPECS_WREADY;
    sc_in< sc_uint<C_S_AXI_SPECS_DATA_WIDTH> > s_axi_SPECS_WDATA;
    sc_in< sc_uint<C_S_AXI_SPECS_DATA_WIDTH/8> > s_axi_SPECS_WSTRB;
    sc_in< sc_logic > s_axi_SPECS_ARVALID;
    sc_out< sc_logic > s_axi_SPECS_ARREADY;
    sc_in< sc_uint<C_S_AXI_SPECS_ADDR_WIDTH> > s_axi_SPECS_ARADDR;
    sc_out< sc_logic > s_axi_SPECS_RVALID;
    sc_in< sc_logic > s_axi_SPECS_RREADY;
    sc_out< sc_uint<C_S_AXI_SPECS_DATA_WIDTH> > s_axi_SPECS_RDATA;
    sc_out< sc_lv<2> > s_axi_SPECS_RRESP;
    sc_out< sc_logic > s_axi_SPECS_BVALID;
    sc_in< sc_logic > s_axi_SPECS_BREADY;
    sc_out< sc_lv<2> > s_axi_SPECS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<8> > ap_var_for_const8;


    // Module declarations
    hog(sc_module_name name);
    SC_HAS_PROCESS(hog);

    ~hog();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    hog_weights* weights_U;
    hog_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* hog_CONTROL_BUS_s_axi_U;
    hog_SPECS_s_axi<C_S_AXI_SPECS_ADDR_WIDTH,C_S_AXI_SPECS_DATA_WIDTH>* hog_SPECS_s_axi_U;
    hog_INPUT_IMAGE_m_axi<8,32,5,16,16,16,16,C_M_AXI_INPUT_IMAGE_ID_WIDTH,C_M_AXI_INPUT_IMAGE_ADDR_WIDTH,C_M_AXI_INPUT_IMAGE_DATA_WIDTH,C_M_AXI_INPUT_IMAGE_AWUSER_WIDTH,C_M_AXI_INPUT_IMAGE_ARUSER_WIDTH,C_M_AXI_INPUT_IMAGE_WUSER_WIDTH,C_M_AXI_INPUT_IMAGE_RUSER_WIDTH,C_M_AXI_INPUT_IMAGE_BUSER_WIDTH,C_M_AXI_INPUT_IMAGE_USER_VALUE,C_M_AXI_INPUT_IMAGE_PROT_VALUE,C_M_AXI_INPUT_IMAGE_CACHE_VALUE>* hog_INPUT_IMAGE_m_axi_U;
    hog_descriptor0_V* descriptor0_V_U;
    hog_normalized0_V* normalized0_V_U;
    hog_descriptor0_V* descriptor1_V_U;
    hog_normalized0_V* normalized1_V_U;
    hog_image_buffer0_0* image_buffer0_0_U;
    hog_image_buffer0_1* image_buffer0_1_U;
    hog_image_buffer0_1* image_buffer0_2_U;
    hog_image_buffer0_1* image_buffer0_3_U;
    hog_image_buffer0_1* image_buffer0_4_U;
    hog_image_buffer0_1* image_buffer0_5_U;
    hog_image_buffer0_1* image_buffer0_6_U;
    hog_image_buffer0_1* image_buffer0_7_U;
    hog_image_buffer0_1* image_buffer0_8_U;
    hog_image_buffer0_1* image_buffer0_9_U;
    hog_image_buffer0_1* image_buffer0_10_U;
    hog_image_buffer0_1* image_buffer0_11_U;
    hog_image_buffer0_1* image_buffer0_12_U;
    hog_image_buffer0_1* image_buffer0_13_U;
    hog_image_buffer0_1* image_buffer0_14_U;
    hog_image_buffer0_1* image_buffer0_15_U;
    hog_image_buffer0_1* image_buffer0_16_U;
    hog_image_buffer0_0* image_buffer0_17_U;
    hog_image_buffer0_0* image_buffer1_0_U;
    hog_image_buffer0_1* image_buffer1_1_U;
    hog_image_buffer0_1* image_buffer1_2_U;
    hog_image_buffer0_1* image_buffer1_3_U;
    hog_image_buffer0_1* image_buffer1_4_U;
    hog_image_buffer0_1* image_buffer1_5_U;
    hog_image_buffer0_1* image_buffer1_6_U;
    hog_image_buffer0_1* image_buffer1_7_U;
    hog_image_buffer0_1* image_buffer1_8_U;
    hog_image_buffer0_1* image_buffer1_9_U;
    hog_image_buffer0_1* image_buffer1_10_U;
    hog_image_buffer0_1* image_buffer1_11_U;
    hog_image_buffer0_1* image_buffer1_12_U;
    hog_image_buffer0_1* image_buffer1_13_U;
    hog_image_buffer0_1* image_buffer1_14_U;
    hog_image_buffer0_1* image_buffer1_15_U;
    hog_image_buffer0_1* image_buffer1_16_U;
    hog_image_buffer0_0* image_buffer1_17_U;
    hog_sum0* sum0_U;
    hog_sum0* sum1_U;
    computeHistogram0* grp_computeHistogram0_fu_955;
    computeHistogram1* grp_computeHistogram1_fu_987;
    normalizeHisto0* grp_normalizeHisto0_fu_1019;
    normalizeHisto1* grp_normalizeHisto1_fu_1026;
    hog_urem_10ns_7nsAem<1,14,10,7,10>* hog_urem_10ns_7nsAem_U53;
    hog_mul_32s_5ns_3Bew<1,5,32,5,32>* hog_mul_32s_5ns_3Bew_U54;
    hog_urem_10ns_7nsAem<1,14,10,7,10>* hog_urem_10ns_7nsAem_U55;
    hog_urem_10ns_7nsAem<1,14,10,7,10>* hog_urem_10ns_7nsAem_U56;
    hog_mul_32s_5ns_3Bew<1,5,32,5,32>* hog_mul_32s_5ns_3Bew_U57;
    hog_urem_10ns_7nsAem<1,14,10,7,10>* hog_urem_10ns_7nsAem_U58;
    hog_mul_10s_10s_2CeG<1,3,10,10,20>* hog_mul_10s_10s_2CeG_U59;
    hog_mul_mul_10ns_DeQ<1,3,10,12,22>* hog_mul_mul_10ns_DeQ_U60;
    hog_mul_mul_10ns_DeQ<1,3,10,12,22>* hog_mul_mul_10ns_DeQ_U61;
    hog_mac_muladd_10Ee0<1,3,10,10,20,20>* hog_mac_muladd_10Ee0_U62;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<2> > specs_address0;
    sc_signal< sc_logic > specs_ce0;
    sc_signal< sc_logic > specs_we0;
    sc_signal< sc_lv<32> > specs_d0;
    sc_signal< sc_lv<32> > specs_q0;
    sc_signal< sc_lv<32> > image0;
    sc_signal< sc_lv<11> > weights_address0;
    sc_signal< sc_logic > weights_ce0;
    sc_signal< sc_lv<10> > weights_q0;
    sc_signal< sc_lv<11> > weights_address1;
    sc_signal< sc_logic > weights_ce1;
    sc_signal< sc_lv<10> > weights_q1;
    sc_signal< sc_logic > INPUT_IMAGE_blk_n_AR;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_lv<1> > tmp_45_reg_1651;
    sc_signal< sc_logic > INPUT_IMAGE_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_lv<1> > tmp_50_reg_1728;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > INPUT_IMAGE_AWREADY;
    sc_signal< sc_logic > INPUT_IMAGE_WREADY;
    sc_signal< sc_logic > INPUT_IMAGE_ARVALID;
    sc_signal< sc_logic > INPUT_IMAGE_ARREADY;
    sc_signal< sc_lv<32> > INPUT_IMAGE_ARADDR;
    sc_signal< sc_logic > INPUT_IMAGE_RVALID;
    sc_signal< sc_logic > INPUT_IMAGE_RREADY;
    sc_signal< sc_lv<8> > INPUT_IMAGE_RDATA;
    sc_signal< sc_logic > INPUT_IMAGE_RLAST;
    sc_signal< sc_lv<1> > INPUT_IMAGE_RID;
    sc_signal< sc_lv<1> > INPUT_IMAGE_RUSER;
    sc_signal< sc_lv<2> > INPUT_IMAGE_RRESP;
    sc_signal< sc_logic > INPUT_IMAGE_BVALID;
    sc_signal< sc_lv<2> > INPUT_IMAGE_BRESP;
    sc_signal< sc_lv<1> > INPUT_IMAGE_BID;
    sc_signal< sc_lv<1> > INPUT_IMAGE_BUSER;
    sc_signal< sc_lv<10> > indvar_flatten_reg_863;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_sig_ioackin_INPUT_IMAGE_ARREADY;
    sc_signal< sc_lv<5> > i_reg_875;
    sc_signal< sc_lv<6> > indvar_reg_886;
    sc_signal< sc_lv<10> > indvar_flatten8_reg_897;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<5> > i4_reg_909;
    sc_signal< sc_lv<6> > indvar1_reg_920;
    sc_signal< sc_lv<26> > classify_0_reg_931;
    sc_signal< sc_lv<7> > i_i_reg_943;
    sc_signal< sc_lv<8> > reg_1033;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > specs_load_reg_1570;
    sc_signal< sc_lv<34> > tmp_cast_fu_1073_p1;
    sc_signal< sc_lv<34> > tmp_cast_reg_1576;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<33> > tmp_35_cast_fu_1077_p1;
    sc_signal< sc_lv<33> > tmp_35_cast_reg_1582;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1081_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1588;
    sc_signal< sc_lv<10> > indvar_flatten_next_fu_1087_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next_reg_1592;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > indvar_mid2_fu_1099_p3;
    sc_signal< sc_lv<6> > indvar_mid2_reg_1597;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter1_indvar_mid2_reg_1597;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter2_indvar_mid2_reg_1597;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter3_indvar_mid2_reg_1597;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter4_indvar_mid2_reg_1597;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter5_indvar_mid2_reg_1597;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter6_indvar_mid2_reg_1597;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter7_indvar_mid2_reg_1597;
    sc_signal< sc_lv<5> > tmp_mid2_v_v_fu_1113_p3;
    sc_signal< sc_lv<5> > tmp_mid2_v_v_reg_1602;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter1_tmp_mid2_v_v_reg_1602;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter2_tmp_mid2_v_v_reg_1602;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter3_tmp_mid2_v_v_reg_1602;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter4_tmp_mid2_v_v_reg_1602;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter5_tmp_mid2_v_v_reg_1602;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter6_tmp_mid2_v_v_reg_1602;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter7_tmp_mid2_v_v_reg_1602;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter8_tmp_mid2_v_v_reg_1602;
    sc_signal< sc_lv<6> > indvar_next_fu_1121_p2;
    sc_signal< sc_lv<10> > tmp_38_fu_1164_p2;
    sc_signal< sc_lv<10> > tmp_38_reg_1615;
    sc_signal< sc_lv<5> > tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter12_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter13_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter14_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter15_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter16_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter17_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter18_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter19_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter20_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter21_tmp_45_t_reg_1631;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter22_tmp_45_t_reg_1631;
    sc_signal< sc_lv<33> > p_sum1_cast_mid2_v_fu_1199_p2;
    sc_signal< sc_lv<33> > p_sum1_cast_mid2_v_reg_1635;
    sc_signal< sc_lv<10> > grp_fu_1127_p2;
    sc_signal< sc_lv<10> > tmp_reg_1640;
    sc_signal< sc_lv<32> > INPUT_IMAGE_addr_reg_1645;
    sc_signal< sc_lv<1> > tmp_45_fu_1222_p2;
    sc_signal< sc_lv<10> > grp_fu_1181_p2;
    sc_signal< sc_lv<10> > tmp_40_reg_1655;
    sc_signal< sc_lv<34> > tmp3_cast_fu_1253_p1;
    sc_signal< sc_lv<34> > tmp3_cast_reg_1660;
    sc_signal< sc_lv<1> > ap_CS_fsm_state28;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_1257_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter1_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter2_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter3_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter4_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter5_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter6_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter7_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter8_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter9_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter10_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter11_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter12_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter13_exitcond_flatten1_reg_1665;
    sc_signal< sc_lv<10> > indvar_flatten_next9_fu_1263_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next9_reg_1669;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<6> > indvar1_mid2_fu_1275_p3;
    sc_signal< sc_lv<6> > indvar1_mid2_reg_1674;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp1_iter1_indvar1_mid2_reg_1674;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp1_iter2_indvar1_mid2_reg_1674;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp1_iter3_indvar1_mid2_reg_1674;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp1_iter4_indvar1_mid2_reg_1674;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp1_iter5_indvar1_mid2_reg_1674;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp1_iter6_indvar1_mid2_reg_1674;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp1_iter7_indvar1_mid2_reg_1674;
    sc_signal< sc_lv<5> > p_sum2_cast_mid2_v_v_s_fu_1289_p3;
    sc_signal< sc_lv<5> > p_sum2_cast_mid2_v_v_s_reg_1679;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter1_p_sum2_cast_mid2_v_v_s_reg_1679;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter2_p_sum2_cast_mid2_v_v_s_reg_1679;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter3_p_sum2_cast_mid2_v_v_s_reg_1679;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter4_p_sum2_cast_mid2_v_v_s_reg_1679;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter5_p_sum2_cast_mid2_v_v_s_reg_1679;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter6_p_sum2_cast_mid2_v_v_s_reg_1679;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter7_p_sum2_cast_mid2_v_v_s_reg_1679;
    sc_signal< sc_lv<6> > indvar_next1_fu_1297_p2;
    sc_signal< sc_lv<10> > tmp_43_fu_1348_p2;
    sc_signal< sc_lv<10> > tmp_43_reg_1697;
    sc_signal< sc_lv<5> > tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter12_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter13_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter14_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter15_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter16_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter17_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter18_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter19_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter20_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter21_tmp_52_t_reg_1708;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp1_iter22_tmp_52_t_reg_1708;
    sc_signal< sc_lv<32> > grp_fu_1312_p2;
    sc_signal< sc_lv<32> > p_sum2_cast_mid2_v_v_2_reg_1712;
    sc_signal< sc_lv<32> > INPUT_IMAGE_addr_1_reg_1717;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter14_INPUT_IMAGE_addr_1_reg_1717;
    sc_signal< sc_lv<10> > grp_fu_1303_p2;
    sc_signal< sc_lv<10> > tmp_49_reg_1723;
    sc_signal< sc_lv<1> > tmp_50_fu_1394_p2;
    sc_signal< sc_lv<10> > grp_fu_1357_p2;
    sc_signal< sc_lv<10> > tmp_s_reg_1732;
    sc_signal< sc_lv<1> > ap_CS_fsm_state55;
    sc_signal< sc_lv<30> > offset_assign_cast_fu_1448_p1;
    sc_signal< sc_lv<30> > offset_assign_cast_reg_1742;
    sc_signal< sc_lv<1> > ap_CS_fsm_state56;
    sc_signal< sc_logic > grp_normalizeHisto0_fu_1019_ap_done;
    sc_signal< sc_logic > grp_normalizeHisto1_fu_1026_ap_done;
    sc_signal< sc_lv<1> > tmp_i_fu_1452_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_1748;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter1_tmp_i_reg_1748;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter2_tmp_i_reg_1748;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter3_tmp_i_reg_1748;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter4_tmp_i_reg_1748;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter5_tmp_i_reg_1748;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp2_iter6_tmp_i_reg_1748;
    sc_signal< sc_lv<7> > i_3_fu_1458_p2;
    sc_signal< sc_lv<7> > i_3_reg_1752;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<8> > tmp7_fu_1468_p2;
    sc_signal< sc_lv<8> > tmp7_reg_1757;
    sc_signal< sc_lv<10> > normalized0_V_q0;
    sc_signal< sc_lv<10> > normalized0_V_load_reg_1782;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp2_iter3_normalized0_V_load_reg_1782;
    sc_signal< sc_lv<10> > weights_load_reg_1787;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<10> > ap_pipeline_reg_pp2_iter3_weights_load_reg_1787;
    sc_signal< sc_lv<10> > normalized1_V_q0;
    sc_signal< sc_lv<10> > normalized1_V_load_reg_1792;
    sc_signal< sc_lv<10> > weights_load_1_reg_1797;
    sc_signal< sc_lv<20> > grp_fu_1513_p2;
    sc_signal< sc_lv<20> > r_V_1_reg_1822;
    sc_signal< sc_lv<20> > grp_fu_1553_p3;
    sc_signal< sc_lv<20> > tmp_44_reg_1827;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_lv<26> > sum_fu_1528_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_lv<7> > descriptor0_V_address0;
    sc_signal< sc_logic > descriptor0_V_ce0;
    sc_signal< sc_logic > descriptor0_V_we0;
    sc_signal< sc_lv<15> > descriptor0_V_q0;
    sc_signal< sc_logic > descriptor0_V_ce1;
    sc_signal< sc_logic > descriptor0_V_we1;
    sc_signal< sc_lv<7> > normalized0_V_address0;
    sc_signal< sc_logic > normalized0_V_ce0;
    sc_signal< sc_logic > normalized0_V_ce1;
    sc_signal< sc_logic > normalized0_V_we1;
    sc_signal< sc_lv<7> > descriptor1_V_address0;
    sc_signal< sc_logic > descriptor1_V_ce0;
    sc_signal< sc_logic > descriptor1_V_we0;
    sc_signal< sc_lv<15> > descriptor1_V_q0;
    sc_signal< sc_logic > descriptor1_V_ce1;
    sc_signal< sc_logic > descriptor1_V_we1;
    sc_signal< sc_lv<7> > normalized1_V_address0;
    sc_signal< sc_logic > normalized1_V_ce0;
    sc_signal< sc_logic > normalized1_V_ce1;
    sc_signal< sc_logic > normalized1_V_we1;
    sc_signal< sc_lv<6> > image_buffer0_0_address0;
    sc_signal< sc_logic > image_buffer0_0_ce0;
    sc_signal< sc_logic > image_buffer0_0_we0;
    sc_signal< sc_lv<8> > image_buffer0_0_q0;
    sc_signal< sc_lv<6> > image_buffer0_1_address0;
    sc_signal< sc_logic > image_buffer0_1_ce0;
    sc_signal< sc_logic > image_buffer0_1_we0;
    sc_signal< sc_lv<8> > image_buffer0_1_q0;
    sc_signal< sc_logic > image_buffer0_1_ce1;
    sc_signal< sc_lv<8> > image_buffer0_1_q1;
    sc_signal< sc_lv<6> > image_buffer0_2_address0;
    sc_signal< sc_logic > image_buffer0_2_ce0;
    sc_signal< sc_logic > image_buffer0_2_we0;
    sc_signal< sc_lv<8> > image_buffer0_2_q0;
    sc_signal< sc_logic > image_buffer0_2_ce1;
    sc_signal< sc_lv<8> > image_buffer0_2_q1;
    sc_signal< sc_lv<6> > image_buffer0_3_address0;
    sc_signal< sc_logic > image_buffer0_3_ce0;
    sc_signal< sc_logic > image_buffer0_3_we0;
    sc_signal< sc_lv<8> > image_buffer0_3_q0;
    sc_signal< sc_logic > image_buffer0_3_ce1;
    sc_signal< sc_lv<8> > image_buffer0_3_q1;
    sc_signal< sc_lv<6> > image_buffer0_4_address0;
    sc_signal< sc_logic > image_buffer0_4_ce0;
    sc_signal< sc_logic > image_buffer0_4_we0;
    sc_signal< sc_lv<8> > image_buffer0_4_q0;
    sc_signal< sc_logic > image_buffer0_4_ce1;
    sc_signal< sc_lv<8> > image_buffer0_4_q1;
    sc_signal< sc_lv<6> > image_buffer0_5_address0;
    sc_signal< sc_logic > image_buffer0_5_ce0;
    sc_signal< sc_logic > image_buffer0_5_we0;
    sc_signal< sc_lv<8> > image_buffer0_5_q0;
    sc_signal< sc_logic > image_buffer0_5_ce1;
    sc_signal< sc_lv<8> > image_buffer0_5_q1;
    sc_signal< sc_lv<6> > image_buffer0_6_address0;
    sc_signal< sc_logic > image_buffer0_6_ce0;
    sc_signal< sc_logic > image_buffer0_6_we0;
    sc_signal< sc_lv<8> > image_buffer0_6_q0;
    sc_signal< sc_logic > image_buffer0_6_ce1;
    sc_signal< sc_lv<8> > image_buffer0_6_q1;
    sc_signal< sc_lv<6> > image_buffer0_7_address0;
    sc_signal< sc_logic > image_buffer0_7_ce0;
    sc_signal< sc_logic > image_buffer0_7_we0;
    sc_signal< sc_lv<8> > image_buffer0_7_q0;
    sc_signal< sc_logic > image_buffer0_7_ce1;
    sc_signal< sc_lv<8> > image_buffer0_7_q1;
    sc_signal< sc_lv<6> > image_buffer0_8_address0;
    sc_signal< sc_logic > image_buffer0_8_ce0;
    sc_signal< sc_logic > image_buffer0_8_we0;
    sc_signal< sc_lv<8> > image_buffer0_8_q0;
    sc_signal< sc_logic > image_buffer0_8_ce1;
    sc_signal< sc_lv<8> > image_buffer0_8_q1;
    sc_signal< sc_lv<6> > image_buffer0_9_address0;
    sc_signal< sc_logic > image_buffer0_9_ce0;
    sc_signal< sc_logic > image_buffer0_9_we0;
    sc_signal< sc_lv<8> > image_buffer0_9_q0;
    sc_signal< sc_logic > image_buffer0_9_ce1;
    sc_signal< sc_lv<8> > image_buffer0_9_q1;
    sc_signal< sc_lv<6> > image_buffer0_10_address0;
    sc_signal< sc_logic > image_buffer0_10_ce0;
    sc_signal< sc_logic > image_buffer0_10_we0;
    sc_signal< sc_lv<8> > image_buffer0_10_q0;
    sc_signal< sc_logic > image_buffer0_10_ce1;
    sc_signal< sc_lv<8> > image_buffer0_10_q1;
    sc_signal< sc_lv<6> > image_buffer0_11_address0;
    sc_signal< sc_logic > image_buffer0_11_ce0;
    sc_signal< sc_logic > image_buffer0_11_we0;
    sc_signal< sc_lv<8> > image_buffer0_11_q0;
    sc_signal< sc_logic > image_buffer0_11_ce1;
    sc_signal< sc_lv<8> > image_buffer0_11_q1;
    sc_signal< sc_lv<6> > image_buffer0_12_address0;
    sc_signal< sc_logic > image_buffer0_12_ce0;
    sc_signal< sc_logic > image_buffer0_12_we0;
    sc_signal< sc_lv<8> > image_buffer0_12_q0;
    sc_signal< sc_logic > image_buffer0_12_ce1;
    sc_signal< sc_lv<8> > image_buffer0_12_q1;
    sc_signal< sc_lv<6> > image_buffer0_13_address0;
    sc_signal< sc_logic > image_buffer0_13_ce0;
    sc_signal< sc_logic > image_buffer0_13_we0;
    sc_signal< sc_lv<8> > image_buffer0_13_q0;
    sc_signal< sc_logic > image_buffer0_13_ce1;
    sc_signal< sc_lv<8> > image_buffer0_13_q1;
    sc_signal< sc_lv<6> > image_buffer0_14_address0;
    sc_signal< sc_logic > image_buffer0_14_ce0;
    sc_signal< sc_logic > image_buffer0_14_we0;
    sc_signal< sc_lv<8> > image_buffer0_14_q0;
    sc_signal< sc_logic > image_buffer0_14_ce1;
    sc_signal< sc_lv<8> > image_buffer0_14_q1;
    sc_signal< sc_lv<6> > image_buffer0_15_address0;
    sc_signal< sc_logic > image_buffer0_15_ce0;
    sc_signal< sc_logic > image_buffer0_15_we0;
    sc_signal< sc_lv<8> > image_buffer0_15_q0;
    sc_signal< sc_logic > image_buffer0_15_ce1;
    sc_signal< sc_lv<8> > image_buffer0_15_q1;
    sc_signal< sc_lv<6> > image_buffer0_16_address0;
    sc_signal< sc_logic > image_buffer0_16_ce0;
    sc_signal< sc_logic > image_buffer0_16_we0;
    sc_signal< sc_lv<8> > image_buffer0_16_q0;
    sc_signal< sc_logic > image_buffer0_16_ce1;
    sc_signal< sc_lv<8> > image_buffer0_16_q1;
    sc_signal< sc_lv<6> > image_buffer0_17_address0;
    sc_signal< sc_logic > image_buffer0_17_ce0;
    sc_signal< sc_logic > image_buffer0_17_we0;
    sc_signal< sc_lv<8> > image_buffer0_17_q0;
    sc_signal< sc_lv<6> > image_buffer1_0_address0;
    sc_signal< sc_logic > image_buffer1_0_ce0;
    sc_signal< sc_logic > image_buffer1_0_we0;
    sc_signal< sc_lv<8> > image_buffer1_0_q0;
    sc_signal< sc_lv<6> > image_buffer1_1_address0;
    sc_signal< sc_logic > image_buffer1_1_ce0;
    sc_signal< sc_logic > image_buffer1_1_we0;
    sc_signal< sc_lv<8> > image_buffer1_1_q0;
    sc_signal< sc_logic > image_buffer1_1_ce1;
    sc_signal< sc_lv<8> > image_buffer1_1_q1;
    sc_signal< sc_lv<6> > image_buffer1_2_address0;
    sc_signal< sc_logic > image_buffer1_2_ce0;
    sc_signal< sc_logic > image_buffer1_2_we0;
    sc_signal< sc_lv<8> > image_buffer1_2_q0;
    sc_signal< sc_logic > image_buffer1_2_ce1;
    sc_signal< sc_lv<8> > image_buffer1_2_q1;
    sc_signal< sc_lv<6> > image_buffer1_3_address0;
    sc_signal< sc_logic > image_buffer1_3_ce0;
    sc_signal< sc_logic > image_buffer1_3_we0;
    sc_signal< sc_lv<8> > image_buffer1_3_q0;
    sc_signal< sc_logic > image_buffer1_3_ce1;
    sc_signal< sc_lv<8> > image_buffer1_3_q1;
    sc_signal< sc_lv<6> > image_buffer1_4_address0;
    sc_signal< sc_logic > image_buffer1_4_ce0;
    sc_signal< sc_logic > image_buffer1_4_we0;
    sc_signal< sc_lv<8> > image_buffer1_4_q0;
    sc_signal< sc_logic > image_buffer1_4_ce1;
    sc_signal< sc_lv<8> > image_buffer1_4_q1;
    sc_signal< sc_lv<6> > image_buffer1_5_address0;
    sc_signal< sc_logic > image_buffer1_5_ce0;
    sc_signal< sc_logic > image_buffer1_5_we0;
    sc_signal< sc_lv<8> > image_buffer1_5_q0;
    sc_signal< sc_logic > image_buffer1_5_ce1;
    sc_signal< sc_lv<8> > image_buffer1_5_q1;
    sc_signal< sc_lv<6> > image_buffer1_6_address0;
    sc_signal< sc_logic > image_buffer1_6_ce0;
    sc_signal< sc_logic > image_buffer1_6_we0;
    sc_signal< sc_lv<8> > image_buffer1_6_q0;
    sc_signal< sc_logic > image_buffer1_6_ce1;
    sc_signal< sc_lv<8> > image_buffer1_6_q1;
    sc_signal< sc_lv<6> > image_buffer1_7_address0;
    sc_signal< sc_logic > image_buffer1_7_ce0;
    sc_signal< sc_logic > image_buffer1_7_we0;
    sc_signal< sc_lv<8> > image_buffer1_7_q0;
    sc_signal< sc_logic > image_buffer1_7_ce1;
    sc_signal< sc_lv<8> > image_buffer1_7_q1;
    sc_signal< sc_lv<6> > image_buffer1_8_address0;
    sc_signal< sc_logic > image_buffer1_8_ce0;
    sc_signal< sc_logic > image_buffer1_8_we0;
    sc_signal< sc_lv<8> > image_buffer1_8_q0;
    sc_signal< sc_logic > image_buffer1_8_ce1;
    sc_signal< sc_lv<8> > image_buffer1_8_q1;
    sc_signal< sc_lv<6> > image_buffer1_9_address0;
    sc_signal< sc_logic > image_buffer1_9_ce0;
    sc_signal< sc_logic > image_buffer1_9_we0;
    sc_signal< sc_lv<8> > image_buffer1_9_q0;
    sc_signal< sc_logic > image_buffer1_9_ce1;
    sc_signal< sc_lv<8> > image_buffer1_9_q1;
    sc_signal< sc_lv<6> > image_buffer1_10_address0;
    sc_signal< sc_logic > image_buffer1_10_ce0;
    sc_signal< sc_logic > image_buffer1_10_we0;
    sc_signal< sc_lv<8> > image_buffer1_10_q0;
    sc_signal< sc_logic > image_buffer1_10_ce1;
    sc_signal< sc_lv<8> > image_buffer1_10_q1;
    sc_signal< sc_lv<6> > image_buffer1_11_address0;
    sc_signal< sc_logic > image_buffer1_11_ce0;
    sc_signal< sc_logic > image_buffer1_11_we0;
    sc_signal< sc_lv<8> > image_buffer1_11_q0;
    sc_signal< sc_logic > image_buffer1_11_ce1;
    sc_signal< sc_lv<8> > image_buffer1_11_q1;
    sc_signal< sc_lv<6> > image_buffer1_12_address0;
    sc_signal< sc_logic > image_buffer1_12_ce0;
    sc_signal< sc_logic > image_buffer1_12_we0;
    sc_signal< sc_lv<8> > image_buffer1_12_q0;
    sc_signal< sc_logic > image_buffer1_12_ce1;
    sc_signal< sc_lv<8> > image_buffer1_12_q1;
    sc_signal< sc_lv<6> > image_buffer1_13_address0;
    sc_signal< sc_logic > image_buffer1_13_ce0;
    sc_signal< sc_logic > image_buffer1_13_we0;
    sc_signal< sc_lv<8> > image_buffer1_13_q0;
    sc_signal< sc_logic > image_buffer1_13_ce1;
    sc_signal< sc_lv<8> > image_buffer1_13_q1;
    sc_signal< sc_lv<6> > image_buffer1_14_address0;
    sc_signal< sc_logic > image_buffer1_14_ce0;
    sc_signal< sc_logic > image_buffer1_14_we0;
    sc_signal< sc_lv<8> > image_buffer1_14_q0;
    sc_signal< sc_logic > image_buffer1_14_ce1;
    sc_signal< sc_lv<8> > image_buffer1_14_q1;
    sc_signal< sc_lv<6> > image_buffer1_15_address0;
    sc_signal< sc_logic > image_buffer1_15_ce0;
    sc_signal< sc_logic > image_buffer1_15_we0;
    sc_signal< sc_lv<8> > image_buffer1_15_q0;
    sc_signal< sc_logic > image_buffer1_15_ce1;
    sc_signal< sc_lv<8> > image_buffer1_15_q1;
    sc_signal< sc_lv<6> > image_buffer1_16_address0;
    sc_signal< sc_logic > image_buffer1_16_ce0;
    sc_signal< sc_logic > image_buffer1_16_we0;
    sc_signal< sc_lv<8> > image_buffer1_16_q0;
    sc_signal< sc_logic > image_buffer1_16_ce1;
    sc_signal< sc_lv<8> > image_buffer1_16_q1;
    sc_signal< sc_lv<6> > image_buffer1_17_address0;
    sc_signal< sc_logic > image_buffer1_17_ce0;
    sc_signal< sc_logic > image_buffer1_17_we0;
    sc_signal< sc_lv<8> > image_buffer1_17_q0;
    sc_signal< sc_lv<1> > sum0_address0;
    sc_signal< sc_logic > sum0_ce0;
    sc_signal< sc_logic > sum0_we0;
    sc_signal< sc_lv<32> > sum0_q0;
    sc_signal< sc_logic > sum0_ce1;
    sc_signal< sc_logic > sum0_we1;
    sc_signal< sc_lv<1> > sum1_address0;
    sc_signal< sc_logic > sum1_ce0;
    sc_signal< sc_logic > sum1_we0;
    sc_signal< sc_lv<32> > sum1_q0;
    sc_signal< sc_logic > sum1_ce1;
    sc_signal< sc_logic > sum1_we1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_ap_start;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_ap_done;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_ap_idle;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_ap_ready;
    sc_signal< sc_lv<7> > grp_computeHistogram0_fu_955_descriptor_V_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_descriptor_V_ce0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_descriptor_V_we0;
    sc_signal< sc_lv<15> > grp_computeHistogram0_fu_955_descriptor_V_d0;
    sc_signal< sc_lv<7> > grp_computeHistogram0_fu_955_descriptor_V_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_descriptor_V_ce1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_descriptor_V_we1;
    sc_signal< sc_lv<15> > grp_computeHistogram0_fu_955_descriptor_V_d1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_0_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_0_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_1_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_1_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_1_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_1_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_2_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_2_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_2_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_2_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_3_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_3_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_3_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_3_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_4_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_4_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_4_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_4_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_5_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_5_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_5_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_5_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_6_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_6_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_6_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_6_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_7_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_7_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_7_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_7_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_8_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_8_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_8_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_8_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_9_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_9_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_9_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_9_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_10_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_10_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_10_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_10_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_11_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_11_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_11_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_11_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_12_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_12_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_12_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_12_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_13_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_13_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_13_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_13_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_14_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_14_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_14_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_14_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_15_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_15_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_15_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_15_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_16_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_16_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_16_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_16_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram0_fu_955_image_buffer_17_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_image_buffer_17_ce0;
    sc_signal< sc_lv<1> > grp_computeHistogram0_fu_955_sum_address0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_sum_ce0;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_sum_we0;
    sc_signal< sc_lv<32> > grp_computeHistogram0_fu_955_sum_d0;
    sc_signal< sc_lv<1> > grp_computeHistogram0_fu_955_sum_address1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_sum_ce1;
    sc_signal< sc_logic > grp_computeHistogram0_fu_955_sum_we1;
    sc_signal< sc_lv<32> > grp_computeHistogram0_fu_955_sum_d1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_ap_start;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_ap_done;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_ap_idle;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_ap_ready;
    sc_signal< sc_lv<7> > grp_computeHistogram1_fu_987_descriptor_V_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_descriptor_V_ce0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_descriptor_V_we0;
    sc_signal< sc_lv<15> > grp_computeHistogram1_fu_987_descriptor_V_d0;
    sc_signal< sc_lv<7> > grp_computeHistogram1_fu_987_descriptor_V_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_descriptor_V_ce1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_descriptor_V_we1;
    sc_signal< sc_lv<15> > grp_computeHistogram1_fu_987_descriptor_V_d1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_0_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_0_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_1_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_1_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_1_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_1_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_2_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_2_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_2_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_2_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_3_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_3_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_3_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_3_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_4_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_4_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_4_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_4_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_5_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_5_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_5_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_5_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_6_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_6_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_6_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_6_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_7_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_7_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_7_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_7_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_8_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_8_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_8_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_8_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_9_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_9_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_9_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_9_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_10_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_10_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_10_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_10_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_11_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_11_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_11_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_11_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_12_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_12_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_12_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_12_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_13_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_13_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_13_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_13_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_14_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_14_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_14_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_14_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_15_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_15_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_15_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_15_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_16_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_16_ce0;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_16_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_16_ce1;
    sc_signal< sc_lv<6> > grp_computeHistogram1_fu_987_image_buffer_17_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_image_buffer_17_ce0;
    sc_signal< sc_lv<1> > grp_computeHistogram1_fu_987_sum_address0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_sum_ce0;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_sum_we0;
    sc_signal< sc_lv<32> > grp_computeHistogram1_fu_987_sum_d0;
    sc_signal< sc_lv<1> > grp_computeHistogram1_fu_987_sum_address1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_sum_ce1;
    sc_signal< sc_logic > grp_computeHistogram1_fu_987_sum_we1;
    sc_signal< sc_lv<32> > grp_computeHistogram1_fu_987_sum_d1;
    sc_signal< sc_logic > grp_normalizeHisto0_fu_1019_ap_start;
    sc_signal< sc_logic > grp_normalizeHisto0_fu_1019_ap_idle;
    sc_signal< sc_logic > grp_normalizeHisto0_fu_1019_ap_ready;
    sc_signal< sc_lv<1> > grp_normalizeHisto0_fu_1019_sum_address0;
    sc_signal< sc_logic > grp_normalizeHisto0_fu_1019_sum_ce0;
    sc_signal< sc_lv<7> > grp_normalizeHisto0_fu_1019_descriptor_V_address0;
    sc_signal< sc_logic > grp_normalizeHisto0_fu_1019_descriptor_V_ce0;
    sc_signal< sc_lv<7> > grp_normalizeHisto0_fu_1019_normalized_V_address1;
    sc_signal< sc_logic > grp_normalizeHisto0_fu_1019_normalized_V_ce1;
    sc_signal< sc_logic > grp_normalizeHisto0_fu_1019_normalized_V_we1;
    sc_signal< sc_lv<10> > grp_normalizeHisto0_fu_1019_normalized_V_d1;
    sc_signal< sc_logic > grp_normalizeHisto1_fu_1026_ap_start;
    sc_signal< sc_logic > grp_normalizeHisto1_fu_1026_ap_idle;
    sc_signal< sc_logic > grp_normalizeHisto1_fu_1026_ap_ready;
    sc_signal< sc_lv<1> > grp_normalizeHisto1_fu_1026_sum_address0;
    sc_signal< sc_logic > grp_normalizeHisto1_fu_1026_sum_ce0;
    sc_signal< sc_lv<7> > grp_normalizeHisto1_fu_1026_descriptor_V_address0;
    sc_signal< sc_logic > grp_normalizeHisto1_fu_1026_descriptor_V_ce0;
    sc_signal< sc_lv<7> > grp_normalizeHisto1_fu_1026_normalized_V_address1;
    sc_signal< sc_logic > grp_normalizeHisto1_fu_1026_normalized_V_ce1;
    sc_signal< sc_logic > grp_normalizeHisto1_fu_1026_normalized_V_we1;
    sc_signal< sc_lv<10> > grp_normalizeHisto1_fu_1026_normalized_V_d1;
    sc_signal< sc_lv<10> > indvar_flatten_phi_fu_867_p4;
    sc_signal< sc_lv<5> > i_phi_fu_879_p4;
    sc_signal< sc_lv<10> > indvar_flatten8_phi_fu_901_p4;
    sc_signal< sc_lv<5> > i4_phi_fu_913_p4;
    sc_signal< sc_lv<7> > i_i_phi_fu_947_p4;
    sc_signal< sc_logic > ap_reg_grp_computeHistogram0_fu_955_ap_start;
    sc_signal< sc_lv<1> > ap_CS_fsm_state53;
    sc_signal< sc_lv<1> > ap_CS_fsm_state54;
    sc_signal< sc_logic > ap_reg_grp_computeHistogram1_fu_987_ap_start;
    sc_signal< sc_logic > ap_reg_grp_normalizeHisto0_fu_1019_ap_start;
    sc_signal< sc_logic > ap_reg_grp_normalizeHisto1_fu_1026_ap_start;
    sc_signal< sc_lv<64> > tmp_41_fu_1227_p1;
    sc_signal< sc_lv<64> > tmp_46_fu_1399_p1;
    sc_signal< sc_lv<64> > tmp_1_i_fu_1478_p1;
    sc_signal< sc_lv<64> > tmp_3_i_fu_1489_p1;
    sc_signal< sc_lv<64> > tmp_9_i_fu_1502_p1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state65;
    sc_signal< sc_lv<64> > image02_sum_cast_fu_1212_p1;
    sc_signal< sc_lv<64> > image02_sum7_cast_fu_1384_p1;
    sc_signal< sc_logic > ap_reg_ioackin_INPUT_IMAGE_ARREADY;
    sc_signal< sc_lv<1> > exitcond_fu_1093_p2;
    sc_signal< sc_lv<5> > i_s_fu_1107_p2;
    sc_signal< sc_lv<7> > grp_fu_1127_p1;
    sc_signal< sc_lv<6> > p_shl4_cast_mid2_v_fu_1140_p3;
    sc_signal< sc_lv<7> > p_shl4_cast_mid2_fu_1147_p1;
    sc_signal< sc_lv<7> > indvar_cast_fu_1151_p1;
    sc_signal< sc_lv<7> > tmp2_fu_1154_p2;
    sc_signal< sc_lv<10> > tmp2_cast_fu_1160_p1;
    sc_signal< sc_lv<10> > p_shl_mid2_fu_1133_p3;
    sc_signal< sc_lv<5> > grp_fu_1173_p1;
    sc_signal< sc_lv<7> > grp_fu_1181_p1;
    sc_signal< sc_lv<22> > grp_fu_1539_p2;
    sc_signal< sc_lv<32> > grp_fu_1173_p2;
    sc_signal< sc_lv<33> > p_sum1_cast_mid2_v_v_fu_1195_p1;
    sc_signal< sc_lv<34> > p_sum1_cast_mid2_cast_fu_1204_p1;
    sc_signal< sc_lv<34> > image02_sum_fu_1207_p2;
    sc_signal< sc_lv<33> > tmp3_fu_1248_p2;
    sc_signal< sc_lv<1> > exitcond1_fu_1269_p2;
    sc_signal< sc_lv<5> > i_1_fu_1283_p2;
    sc_signal< sc_lv<7> > grp_fu_1303_p1;
    sc_signal< sc_lv<5> > grp_fu_1312_p1;
    sc_signal< sc_lv<6> > p_shl6_cast_mid2_v_fu_1324_p3;
    sc_signal< sc_lv<7> > p_shl6_cast_mid2_fu_1331_p1;
    sc_signal< sc_lv<7> > indvar1_cast_fu_1335_p1;
    sc_signal< sc_lv<7> > tmp6_fu_1338_p2;
    sc_signal< sc_lv<10> > tmp6_cast_fu_1344_p1;
    sc_signal< sc_lv<10> > p_shl5_mid2_fu_1317_p3;
    sc_signal< sc_lv<7> > grp_fu_1357_p1;
    sc_signal< sc_lv<22> > grp_fu_1546_p2;
    sc_signal< sc_lv<34> > p_sum2_cast_mid2_v_v_fu_1371_p1;
    sc_signal< sc_lv<34> > p_sum2_cast_mid2_v_fu_1374_p2;
    sc_signal< sc_lv<34> > image02_sum7_fu_1379_p2;
    sc_signal< sc_lv<32> > tmp_48_fu_1426_p2;
    sc_signal< sc_lv<32> > tmp_47_fu_1420_p2;
    sc_signal< sc_lv<32> > tmp_34_fu_1432_p2;
    sc_signal< sc_lv<29> > tmp_42_fu_1438_p4;
    sc_signal< sc_lv<8> > i_i_cast_fu_1464_p1;
    sc_signal< sc_lv<30> > i_i_cast9_fu_1474_p1;
    sc_signal< sc_lv<30> > tmp_2_i_fu_1484_p2;
    sc_signal< sc_lv<30> > tmp7_cast_fu_1494_p1;
    sc_signal< sc_lv<30> > tmp_8_i_fu_1497_p2;
    sc_signal< sc_lv<26> > p_cast_cast_fu_1525_p1;
    sc_signal< sc_lv<10> > grp_fu_1539_p0;
    sc_signal< sc_lv<12> > grp_fu_1539_p1;
    sc_signal< sc_lv<10> > grp_fu_1546_p0;
    sc_signal< sc_lv<12> > grp_fu_1546_p1;
    sc_signal< sc_logic > grp_fu_1127_ce;
    sc_signal< sc_logic > grp_fu_1173_ce;
    sc_signal< sc_logic > grp_fu_1181_ce;
    sc_signal< sc_logic > grp_fu_1303_ce;
    sc_signal< sc_logic > grp_fu_1312_ce;
    sc_signal< sc_logic > grp_fu_1357_ce;
    sc_signal< sc_logic > grp_fu_1539_ce;
    sc_signal< sc_logic > grp_fu_1546_ce;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< sc_lv<32> > grp_fu_1173_p10;
    sc_signal< sc_lv<32> > grp_fu_1312_p10;
    sc_signal< sc_lv<22> > grp_fu_1539_p00;
    sc_signal< sc_lv<22> > grp_fu_1546_p00;
    sc_signal< bool > ap_condition_1744;
    sc_signal< bool > ap_condition_1757;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_state28;
    static const sc_lv<12> ap_ST_fsm_pp1_stage0;
    static const sc_lv<12> ap_ST_fsm_state53;
    static const sc_lv<12> ap_ST_fsm_state54;
    static const sc_lv<12> ap_ST_fsm_state55;
    static const sc_lv<12> ap_ST_fsm_state56;
    static const sc_lv<12> ap_ST_fsm_pp2_stage0;
    static const sc_lv<12> ap_ST_fsm_state65;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_INPUT_IMAGE_USER_VALUE;
    static const int C_M_AXI_INPUT_IMAGE_PROT_VALUE;
    static const int C_M_AXI_INPUT_IMAGE_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<26> ap_const_lv26_3FFFFF2;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_264;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<10> ap_const_lv10_22;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<33> ap_const_lv33_21;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<7> ap_const_lv7_48;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<8> ap_const_lv8_48;
    static const sc_lv<22> ap_const_lv22_788;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_INPUT_IMAGE_ARADDR();
    void thread_INPUT_IMAGE_ARVALID();
    void thread_INPUT_IMAGE_RREADY();
    void thread_INPUT_IMAGE_blk_n_AR();
    void thread_INPUT_IMAGE_blk_n_R();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state65();
    void thread_ap_condition_1744();
    void thread_ap_condition_1757();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_INPUT_IMAGE_ARREADY();
    void thread_descriptor0_V_address0();
    void thread_descriptor0_V_ce0();
    void thread_descriptor0_V_ce1();
    void thread_descriptor0_V_we0();
    void thread_descriptor0_V_we1();
    void thread_descriptor1_V_address0();
    void thread_descriptor1_V_ce0();
    void thread_descriptor1_V_ce1();
    void thread_descriptor1_V_we0();
    void thread_descriptor1_V_we1();
    void thread_exitcond1_fu_1269_p2();
    void thread_exitcond_flatten1_fu_1257_p2();
    void thread_exitcond_flatten_fu_1081_p2();
    void thread_exitcond_fu_1093_p2();
    void thread_grp_computeHistogram0_fu_955_ap_start();
    void thread_grp_computeHistogram1_fu_987_ap_start();
    void thread_grp_fu_1127_ce();
    void thread_grp_fu_1127_p1();
    void thread_grp_fu_1173_ce();
    void thread_grp_fu_1173_p1();
    void thread_grp_fu_1173_p10();
    void thread_grp_fu_1181_ce();
    void thread_grp_fu_1181_p1();
    void thread_grp_fu_1303_ce();
    void thread_grp_fu_1303_p1();
    void thread_grp_fu_1312_ce();
    void thread_grp_fu_1312_p1();
    void thread_grp_fu_1312_p10();
    void thread_grp_fu_1357_ce();
    void thread_grp_fu_1357_p1();
    void thread_grp_fu_1539_ce();
    void thread_grp_fu_1539_p0();
    void thread_grp_fu_1539_p00();
    void thread_grp_fu_1539_p1();
    void thread_grp_fu_1546_ce();
    void thread_grp_fu_1546_p0();
    void thread_grp_fu_1546_p00();
    void thread_grp_fu_1546_p1();
    void thread_grp_normalizeHisto0_fu_1019_ap_start();
    void thread_grp_normalizeHisto1_fu_1026_ap_start();
    void thread_i4_phi_fu_913_p4();
    void thread_i_1_fu_1283_p2();
    void thread_i_3_fu_1458_p2();
    void thread_i_i_cast9_fu_1474_p1();
    void thread_i_i_cast_fu_1464_p1();
    void thread_i_i_phi_fu_947_p4();
    void thread_i_phi_fu_879_p4();
    void thread_i_s_fu_1107_p2();
    void thread_image02_sum7_cast_fu_1384_p1();
    void thread_image02_sum7_fu_1379_p2();
    void thread_image02_sum_cast_fu_1212_p1();
    void thread_image02_sum_fu_1207_p2();
    void thread_image_buffer0_0_address0();
    void thread_image_buffer0_0_ce0();
    void thread_image_buffer0_0_we0();
    void thread_image_buffer0_10_address0();
    void thread_image_buffer0_10_ce0();
    void thread_image_buffer0_10_ce1();
    void thread_image_buffer0_10_we0();
    void thread_image_buffer0_11_address0();
    void thread_image_buffer0_11_ce0();
    void thread_image_buffer0_11_ce1();
    void thread_image_buffer0_11_we0();
    void thread_image_buffer0_12_address0();
    void thread_image_buffer0_12_ce0();
    void thread_image_buffer0_12_ce1();
    void thread_image_buffer0_12_we0();
    void thread_image_buffer0_13_address0();
    void thread_image_buffer0_13_ce0();
    void thread_image_buffer0_13_ce1();
    void thread_image_buffer0_13_we0();
    void thread_image_buffer0_14_address0();
    void thread_image_buffer0_14_ce0();
    void thread_image_buffer0_14_ce1();
    void thread_image_buffer0_14_we0();
    void thread_image_buffer0_15_address0();
    void thread_image_buffer0_15_ce0();
    void thread_image_buffer0_15_ce1();
    void thread_image_buffer0_15_we0();
    void thread_image_buffer0_16_address0();
    void thread_image_buffer0_16_ce0();
    void thread_image_buffer0_16_ce1();
    void thread_image_buffer0_16_we0();
    void thread_image_buffer0_17_address0();
    void thread_image_buffer0_17_ce0();
    void thread_image_buffer0_17_we0();
    void thread_image_buffer0_1_address0();
    void thread_image_buffer0_1_ce0();
    void thread_image_buffer0_1_ce1();
    void thread_image_buffer0_1_we0();
    void thread_image_buffer0_2_address0();
    void thread_image_buffer0_2_ce0();
    void thread_image_buffer0_2_ce1();
    void thread_image_buffer0_2_we0();
    void thread_image_buffer0_3_address0();
    void thread_image_buffer0_3_ce0();
    void thread_image_buffer0_3_ce1();
    void thread_image_buffer0_3_we0();
    void thread_image_buffer0_4_address0();
    void thread_image_buffer0_4_ce0();
    void thread_image_buffer0_4_ce1();
    void thread_image_buffer0_4_we0();
    void thread_image_buffer0_5_address0();
    void thread_image_buffer0_5_ce0();
    void thread_image_buffer0_5_ce1();
    void thread_image_buffer0_5_we0();
    void thread_image_buffer0_6_address0();
    void thread_image_buffer0_6_ce0();
    void thread_image_buffer0_6_ce1();
    void thread_image_buffer0_6_we0();
    void thread_image_buffer0_7_address0();
    void thread_image_buffer0_7_ce0();
    void thread_image_buffer0_7_ce1();
    void thread_image_buffer0_7_we0();
    void thread_image_buffer0_8_address0();
    void thread_image_buffer0_8_ce0();
    void thread_image_buffer0_8_ce1();
    void thread_image_buffer0_8_we0();
    void thread_image_buffer0_9_address0();
    void thread_image_buffer0_9_ce0();
    void thread_image_buffer0_9_ce1();
    void thread_image_buffer0_9_we0();
    void thread_image_buffer1_0_address0();
    void thread_image_buffer1_0_ce0();
    void thread_image_buffer1_0_we0();
    void thread_image_buffer1_10_address0();
    void thread_image_buffer1_10_ce0();
    void thread_image_buffer1_10_ce1();
    void thread_image_buffer1_10_we0();
    void thread_image_buffer1_11_address0();
    void thread_image_buffer1_11_ce0();
    void thread_image_buffer1_11_ce1();
    void thread_image_buffer1_11_we0();
    void thread_image_buffer1_12_address0();
    void thread_image_buffer1_12_ce0();
    void thread_image_buffer1_12_ce1();
    void thread_image_buffer1_12_we0();
    void thread_image_buffer1_13_address0();
    void thread_image_buffer1_13_ce0();
    void thread_image_buffer1_13_ce1();
    void thread_image_buffer1_13_we0();
    void thread_image_buffer1_14_address0();
    void thread_image_buffer1_14_ce0();
    void thread_image_buffer1_14_ce1();
    void thread_image_buffer1_14_we0();
    void thread_image_buffer1_15_address0();
    void thread_image_buffer1_15_ce0();
    void thread_image_buffer1_15_ce1();
    void thread_image_buffer1_15_we0();
    void thread_image_buffer1_16_address0();
    void thread_image_buffer1_16_ce0();
    void thread_image_buffer1_16_ce1();
    void thread_image_buffer1_16_we0();
    void thread_image_buffer1_17_address0();
    void thread_image_buffer1_17_ce0();
    void thread_image_buffer1_17_we0();
    void thread_image_buffer1_1_address0();
    void thread_image_buffer1_1_ce0();
    void thread_image_buffer1_1_ce1();
    void thread_image_buffer1_1_we0();
    void thread_image_buffer1_2_address0();
    void thread_image_buffer1_2_ce0();
    void thread_image_buffer1_2_ce1();
    void thread_image_buffer1_2_we0();
    void thread_image_buffer1_3_address0();
    void thread_image_buffer1_3_ce0();
    void thread_image_buffer1_3_ce1();
    void thread_image_buffer1_3_we0();
    void thread_image_buffer1_4_address0();
    void thread_image_buffer1_4_ce0();
    void thread_image_buffer1_4_ce1();
    void thread_image_buffer1_4_we0();
    void thread_image_buffer1_5_address0();
    void thread_image_buffer1_5_ce0();
    void thread_image_buffer1_5_ce1();
    void thread_image_buffer1_5_we0();
    void thread_image_buffer1_6_address0();
    void thread_image_buffer1_6_ce0();
    void thread_image_buffer1_6_ce1();
    void thread_image_buffer1_6_we0();
    void thread_image_buffer1_7_address0();
    void thread_image_buffer1_7_ce0();
    void thread_image_buffer1_7_ce1();
    void thread_image_buffer1_7_we0();
    void thread_image_buffer1_8_address0();
    void thread_image_buffer1_8_ce0();
    void thread_image_buffer1_8_ce1();
    void thread_image_buffer1_8_we0();
    void thread_image_buffer1_9_address0();
    void thread_image_buffer1_9_ce0();
    void thread_image_buffer1_9_ce1();
    void thread_image_buffer1_9_we0();
    void thread_indvar1_cast_fu_1335_p1();
    void thread_indvar1_mid2_fu_1275_p3();
    void thread_indvar_cast_fu_1151_p1();
    void thread_indvar_flatten8_phi_fu_901_p4();
    void thread_indvar_flatten_next9_fu_1263_p2();
    void thread_indvar_flatten_next_fu_1087_p2();
    void thread_indvar_flatten_phi_fu_867_p4();
    void thread_indvar_mid2_fu_1099_p3();
    void thread_indvar_next1_fu_1297_p2();
    void thread_indvar_next_fu_1121_p2();
    void thread_normalized0_V_address0();
    void thread_normalized0_V_ce0();
    void thread_normalized0_V_ce1();
    void thread_normalized0_V_we1();
    void thread_normalized1_V_address0();
    void thread_normalized1_V_ce0();
    void thread_normalized1_V_ce1();
    void thread_normalized1_V_we1();
    void thread_offset_assign_cast_fu_1448_p1();
    void thread_p_cast_cast_fu_1525_p1();
    void thread_p_shl4_cast_mid2_fu_1147_p1();
    void thread_p_shl4_cast_mid2_v_fu_1140_p3();
    void thread_p_shl5_mid2_fu_1317_p3();
    void thread_p_shl6_cast_mid2_fu_1331_p1();
    void thread_p_shl6_cast_mid2_v_fu_1324_p3();
    void thread_p_shl_mid2_fu_1133_p3();
    void thread_p_sum1_cast_mid2_cast_fu_1204_p1();
    void thread_p_sum1_cast_mid2_v_fu_1199_p2();
    void thread_p_sum1_cast_mid2_v_v_fu_1195_p1();
    void thread_p_sum2_cast_mid2_v_fu_1374_p2();
    void thread_p_sum2_cast_mid2_v_v_fu_1371_p1();
    void thread_p_sum2_cast_mid2_v_v_s_fu_1289_p3();
    void thread_specs_address0();
    void thread_specs_ce0();
    void thread_specs_d0();
    void thread_specs_we0();
    void thread_sum0_address0();
    void thread_sum0_ce0();
    void thread_sum0_ce1();
    void thread_sum0_we0();
    void thread_sum0_we1();
    void thread_sum1_address0();
    void thread_sum1_ce0();
    void thread_sum1_ce1();
    void thread_sum1_we0();
    void thread_sum1_we1();
    void thread_sum_fu_1528_p2();
    void thread_tmp2_cast_fu_1160_p1();
    void thread_tmp2_fu_1154_p2();
    void thread_tmp3_cast_fu_1253_p1();
    void thread_tmp3_fu_1248_p2();
    void thread_tmp6_cast_fu_1344_p1();
    void thread_tmp6_fu_1338_p2();
    void thread_tmp7_cast_fu_1494_p1();
    void thread_tmp7_fu_1468_p2();
    void thread_tmp_1_i_fu_1478_p1();
    void thread_tmp_2_i_fu_1484_p2();
    void thread_tmp_34_fu_1432_p2();
    void thread_tmp_35_cast_fu_1077_p1();
    void thread_tmp_38_fu_1164_p2();
    void thread_tmp_3_i_fu_1489_p1();
    void thread_tmp_41_fu_1227_p1();
    void thread_tmp_42_fu_1438_p4();
    void thread_tmp_43_fu_1348_p2();
    void thread_tmp_45_fu_1222_p2();
    void thread_tmp_46_fu_1399_p1();
    void thread_tmp_47_fu_1420_p2();
    void thread_tmp_48_fu_1426_p2();
    void thread_tmp_50_fu_1394_p2();
    void thread_tmp_8_i_fu_1497_p2();
    void thread_tmp_9_i_fu_1502_p1();
    void thread_tmp_cast_fu_1073_p1();
    void thread_tmp_i_fu_1452_p2();
    void thread_tmp_mid2_v_v_fu_1113_p3();
    void thread_weights_address0();
    void thread_weights_address1();
    void thread_weights_ce0();
    void thread_weights_ce1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
