// Seed: 410176865
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input uwire id_5,
    output wire id_6
);
  assign id_4 = id_2;
  wire id_8, id_9;
  wire id_10 = 1 * 1 + id_0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output uwire id_4,
    input wand id_5,
    input wor id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input tri0 id_13
    , id_16,
    output uwire id_14
);
  always @(posedge id_13) #1;
  module_0(
      id_6, id_12, id_2, id_5, id_11, id_3, id_11
  );
endmodule
