#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  8 11:11:50 2021
# Process ID: 28808
# Current directory: D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.runs/synth_1
# Command line: vivado.exe -log IF.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source IF.tcl
# Log file: D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.runs/synth_1/IF.vds
# Journal file: D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source IF.tcl -notrace
Command: synth_design -top IF -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13956 
WARNING: [Synth 8-2611] redeclaration of ansi port Inst_Out is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port isBranchTaken is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port in_Addr is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port clk is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port stall_ctrl_in is not allowed [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:40]
WARNING: [Synth 8-2301] loop variable declaration is not allowed in this mode of verilog [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:76]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 493.820 ; gain = 190.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'IF' [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:23]
	Parameter Mem_Size bound to: 17 - type: integer 
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:74]
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:97]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
WARNING: [Synth 8-3848] Net Inst_memory in module/entity IF does not have driver. [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:44]
INFO: [Synth 8-6155] done synthesizing module 'IF' (1#1) [D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.srcs/sources_1/new/IF.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 532.098 ; gain = 229.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 532.098 ; gain = 229.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 532.098 ; gain = 229.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 532.098 ; gain = 229.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[0]' (FDE) to 'Inst_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[1]' (FDE) to 'Inst_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[2]' (FDE) to 'Inst_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[3]' (FDE) to 'Inst_Out_reg[4]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[4]' (FDE) to 'Inst_Out_reg[5]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[5]' (FDE) to 'Inst_Out_reg[6]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[6]' (FDE) to 'Inst_Out_reg[7]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[7]' (FDE) to 'Inst_Out_reg[8]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[8]' (FDE) to 'Inst_Out_reg[9]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[9]' (FDE) to 'Inst_Out_reg[10]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[10]' (FDE) to 'Inst_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[11]' (FDE) to 'Inst_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[12]' (FDE) to 'Inst_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[13]' (FDE) to 'Inst_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[14]' (FDE) to 'Inst_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[15]' (FDE) to 'Inst_Out_reg[16]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[16]' (FDE) to 'Inst_Out_reg[17]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[17]' (FDE) to 'Inst_Out_reg[18]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[18]' (FDE) to 'Inst_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[19]' (FDE) to 'Inst_Out_reg[20]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[20]' (FDE) to 'Inst_Out_reg[21]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[21]' (FDE) to 'Inst_Out_reg[22]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[22]' (FDE) to 'Inst_Out_reg[23]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[23]' (FDE) to 'Inst_Out_reg[24]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[24]' (FDE) to 'Inst_Out_reg[25]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[25]' (FDE) to 'Inst_Out_reg[26]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[26]' (FDE) to 'Inst_Out_reg[27]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[27]' (FDE) to 'Inst_Out_reg[28]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[28]' (FDE) to 'Inst_Out_reg[29]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[29]' (FDE) to 'Inst_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'Inst_Out_reg[30]' (FDE) to 'Inst_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_Out_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 689.188 ; gain = 386.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 689.188 ; gain = 386.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 689.188 ; gain = 386.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.734 ; gain = 497.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/College/IIITD/Others/CA_Proj_Git_Bkp/RISC_Pipeline/RISC_Pipe_Git/RISC_Pipe_Git.runs/synth_1/IF.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IF_utilization_synth.rpt -pb IF_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  8 11:12:07 2021...
