# ðŸ–© Digital Clock FSm using SystemVerilog  

## ðŸ“„ Digital Clock FSM Documentation  
[ðŸ“¥ Download Full Document (PDF)](Digital%20Clock%20FSM57.pdf)  

## ðŸ“Œ Project Overview  
This repository contains the **Digital Clock FSM** project using **SystemVerilog**. The *Digital Clock FSM*, and its verification ensures correctness and reliability.  

 **Clock RTL in Verilog/SystemVerilog**  
 **Testbench using SystemVerilog UVM (Optional)**  
 **Simulation and Waveform Analysis**  

---

## ðŸ›  Tools Used  
- **SystemVerilog (RTL & Testbench)**  
- **Vivado Iverilog**  

---
