Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 20 14:54:30 2024
| Host         : Chris-Semify running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tristan_top_control_sets_placed.rpt
| Design       : tristan_top
| Device       : xc7a15t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   186 |
|    Minimum number of control sets                        |   186 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   530 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   186 |
| >= 0 to < 4        |    44 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    97 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             303 |           95 |
| No           | No                    | Yes                    |             218 |           96 |
| No           | Yes                   | No                     |             178 |           53 |
| Yes          | No                    | No                     |              98 |           34 |
| Yes          | No                    | Yes                    |            2467 |         1069 |
| Yes          | Yes                   | No                     |             278 |           70 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr_valid]_i_2_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               | vio_reset/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                              | vio_reset/inst/DECODER_INST/SR[0]                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/wb_stage_i/lsu_align_status_q[1]_i_3_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/sleep_unit_i/fetch_enable_q_i_1_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_we]_i_3_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/cntb_inst/done_o_i_1_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | vio_reset/inst/DECODER_INST/SR[0]                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/state_q_i_2_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_ptr_access_q_i_2_n_0                                                                                                               |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/mstatus_csr_i_i_3_n_0                                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/mstatus_csr_i/gen_csr[7].gen_unmasked.rdata_q[7]_i_1_n_0                                                                                                          |                1 |              2 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/issue_accept_i_2_n_0                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/mpu_i/FSM_sequential_state_q[1]_i_2_n_0                                                                                                                               |                1 |              2 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/response_filter_i/bus_cnt_q[1]_i_2_n_0                                                                                                                         |                1 |              2 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_2_n_0                                                                                             |                2 |              3 |         1.50 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/FSM_sequential_seq_state_q[2]_i_1_n_0                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/FSM_sequential_seq_state_q[2]_i_3_n_0                                                                                                             |                2 |              3 |         1.50 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/mpu_i/FSM_sequential_state_q[2]_i_1_n_0                                                                                                                                         | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/mpu_i/FSM_sequential_state_q[2]_i_3_n_0                                                                                                                        |                2 |              3 |         1.50 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/align_check_i/FSM_sequential_state_q[2]_i_1_n_0                                                                                                                                 | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/align_check_i/FSM_sequential_state_q[2]_i_3_n_0                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/split_q_i_2_n_0                                                                                                                                                |                2 |              3 |         1.50 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o3_out                                                                                                                                                                      | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/simpleuart_inst/send_bitcnt                                                                                                                                                                                                            | cv32e40x_soc_inst/simpleuart_inst/send_bitcnt[3]_i_1_n_0                                                                                                                                                                                |                2 |              4 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/gen_wpt.wpt_i/FSM_onehot_state_q[2]_i_2_n_0                                                                                                                    |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/simpleuart_inst/recv_state                                                                                                                                                                                                             | cv32e40x_soc_inst/simpleuart_inst/send_bitcnt[3]_i_1_n_0                                                                                                                                                                                |                2 |              4 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/instr_cnt_q[3]_i_1_n_0                                                                                                                                             | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/gen_seq.sequencer_i/FSM_sequential_seq_state_q[2]_i_3_n_0                                                                                                             |                1 |              4 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/FSM_sequential_cur_granted[1]_i_2_n_0                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_waddr][4]_i_1_n_0                                                                                                                                                      | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_we]_i_3_n_0                                                                                                                                           |                4 |              5 |         1.25 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[rf_waddr][4]_i_1_n_0                                                                                                                                                      | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |                3 |              5 |         1.67 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/wb_stage_i/lsu_align_status_q[1]_i_1_n_0                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/wb_stage_i/lsu_align_status_q[1]_i_3_n_0                                                                                                                                         |                4 |              5 |         1.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                2 |              6 |         3.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/div.div_i/FSM_onehot_state[3]_i_2_n_0                                                                                                                                 |                3 |              6 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o                                                                                                                                                                           | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/div.div_i/cnt_q                                                                                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/div.div_i/FSM_onehot_state[3]_i_2_n_0                                                                                                                                 |                4 |              6 |         1.50 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/ctrl_update                                                                                                                                                                     | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/split_q_i_2_n_0                                                                                                                                                |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_debug_csr.dcsr_csr_i_i_8_n_0                                                                                                                                                   | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_debug_csr.dcsr_csr_i/gen_csr[15].gen_unmasked.rdata_q[15]_i_1_n_0                                                                                             |                4 |              7 |         1.75 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/p_5_out                                                                                                                                                                                | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr_valid]_i_2_n_0                                                                                                                                     |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/simpleuart_inst/recv_pattern[7]_i_1_n_0                                                                                                                                                                                                | cv32e40x_soc_inst/simpleuart_inst/send_bitcnt[3]_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |              8 |         2.67 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[sys_dret_insn]_i_1_n_0                                                                                                                                                    | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |                3 |              8 |         2.67 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[sys_dret_insn]_i_1_n_0                                                                                                                                                    | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_we]_i_3_n_0                                                                                                                                           |                3 |              8 |         2.67 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/simpleuart_inst/p_2_in                                                                                                                                                                                                                 | cv32e40x_soc_inst/simpleuart_inst/send_bitcnt[3]_i_1_n_0                                                                                                                                                                                |                2 |              8 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/simpleuart_inst/send_bitcnt                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/genblk5[15].hpm_event_flop.hpm_events[15]_i_1_n_0                                                                                                                                  | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_2_n_0                                                                                             |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                4 |             10 |         2.50 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |                8 |             11 |         1.38 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mcause_csr_i_i_13_n_0                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mcause_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                                                         |                9 |             12 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/controller_i/controller_fsm_i/debug_mode_q_i_2_n_0                                                                                                                               |               10 |             13 |         1.30 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/debug_triggers_i/gen_triggers.tdata1_we_int                                                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata1_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                             |                6 |             13 |         2.17 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | vio_reset/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  osc_50MHz/inst/clk_25MHz               | vio_reset/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_1_n_0                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_2_n_0                                                                                             |                5 |             16 |         3.20 |
|  osc_50MHz/inst/clk_25MHz               | vio_reset/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                        | vio_reset/inst/DECODER_INST/SR[0]                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_3_n_0                                                                                                                 |               11 |             18 |         1.64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/mie_we18_out                                                                                                                                                                       | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mie_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                                                            |                6 |             19 |         3.17 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/obi_a_req_q[addr][31]_i_1_n_0                                                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/instruction_obi_i/state_q_i_2_n_0                                                                                                                                     |               12 |             22 |         1.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/rdata_q0                                                                                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/load_store_unit_i/split_q_i_2_n_0                                                                                                                                                |               16 |             25 |         1.56 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/jvt_we24_out                                                                                                                                                                       | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/jvt_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                                                                            |               10 |             26 |         2.60 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mtvec_csr_i_i_27_n_0                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/basic_mode_csrs.mtvec_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                                                          |               15 |             26 |         1.73 |
|  osc_50MHz/inst/clk_25MHz               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/mepc_csr_i_i_32_n_0                                                                                                                                                                | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/mepc_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                                                                           |               18 |             31 |         1.72 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[ptr][31]_i_1_n_0                                                                                                                                                          | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr_valid]_i_2_n_0                                                                                                                                     |               20 |             31 |         1.55 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_debug_csr.dpc_csr_i_i_32_n_0                                                                                                                                                   | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_debug_csr.dpc_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                                                              |               17 |             31 |         1.82 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_25                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               15 |             32 |         2.13 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_28                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               13 |             32 |         2.46 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_6                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               17 |             32 |         1.88 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[operand_c][31]_i_1_n_0                                                                                                                                                    | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |               22 |             32 |         1.45 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/simpleuart_inst/send_bitcnt                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_10                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               17 |             32 |         1.88 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_11                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               18 |             32 |         1.78 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_3                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               15 |             32 |         2.13 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_17                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               18 |             32 |         1.78 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_wdata][31]_i_1_n_0                                                                                                                                                     | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_we]_i_3_n_0                                                                                                                                           |               18 |             32 |         1.78 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_23                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               16 |             32 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_5                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               13 |             32 |         2.46 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/div.div_i/remainder_q                                                                                                                                                                  | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/div.div_i/FSM_onehot_state[3]_i_2_n_0                                                                                                                                 |                8 |             32 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_a][31]_i_1_n_0                                                                                                                                                | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |               14 |             32 |         2.29 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_operand_b][31]_i_1_n_0                                                                                                                                                | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_26                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               13 |             32 |         2.46 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/dscratch1_we13_out                                                                                                                                                                 | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_debug_csr.dscratch1_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                                                        |               20 |             32 |         1.60 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/dscratch0_we11_out                                                                                                                                                                 | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_debug_csr.dscratch0_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                                                        |               15 |             32 |         2.13 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmcounter[2].gen_implemented_mhpmcounter.mhpmcounter_q[2][63]_i_1_n_0                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_2_n_0                                                                                             |                7 |             32 |         4.57 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmcounter[2].gen_implemented_mhpmcounter.mhpmcounter_q[2][31]_i_1_n_0                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_2_n_0                                                                                             |                9 |             32 |         3.56 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmcounter[3].gen_implemented_mhpmcounter.mhpmcounter_q[3][31]_i_1_n_0                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_2_n_0                                                                                             |                7 |             32 |         4.57 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmcounter[3].gen_implemented_mhpmcounter.mhpmcounter_q[3][63]_i_1_n_0                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_2_n_0                                                                                             |                8 |             32 |         4.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_8                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               17 |             32 |         1.88 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/tdata2_we7_out                                                                                                                                                                     | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/debug_triggers_i/gen_triggers.tmatch_csr[0].tdata2_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                             |               11 |             32 |         2.91 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/mscratch_we1_out                                                                                                                                                                   | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/mscratch_csr_i/gen_csr[31].gen_unmasked.rdata_q[31]_i_1_n_0                                                                                                       |               19 |             32 |         1.68 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[2]                                                                                                                                           | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_3_n_0                                                                                                                 |                5 |             32 |         6.40 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_ptr_access_q_i_1_n_0                                                                                                                                | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/prefetcher_i/trans_ptr_access_q_i_2_n_0                                                                                                               |               19 |             32 |         1.68 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/p_0_out[0]                                                                                                                                                                         | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_2_n_0                                                                                             |                6 |             32 |         5.33 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/p_0_out[32]                                                                                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/cs_registers_i/gen_mhpmevent[3].gen_implemented_mhpmevent.mhpmevent_q[3][15]_i_2_n_0                                                                                             |               10 |             32 |         3.20 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_29                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               16 |             32 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_15                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               15 |             32 |         2.13 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_27                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               13 |             32 |         2.46 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_21                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               15 |             32 |         2.13 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_7                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               13 |             32 |         2.46 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_16                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               13 |             32 |         2.46 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_2                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               14 |             32 |         2.29 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_30                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               14 |             32 |         2.29 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_24                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               16 |             32 |         2.00 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_14                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               14 |             32 |         2.29 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_19                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               15 |             32 |         2.13 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_18                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_31                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               11 |             32 |         2.91 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_4                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               13 |             32 |         2.46 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_9                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               14 |             32 |         2.29 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_12                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               14 |             32 |         2.29 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_1                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               14 |             32 |         2.29 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_13                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               12 |             32 |         2.67 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_20                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               11 |             32 |         2.91 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/we_dec[0]_22                                                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/register_file_wrapper_i/register_file_i/gen_rf[1].mem[1][31]_i_2_n_0                                                                                                             |               17 |             32 |         1.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | cv32e40x_soc_inst/simpleuart_inst/send_bitcnt[3]_i_1_n_0                                                                                                                                                                                |               10 |             34 |         3.40 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q[1][bus_resp][rdata][31]_i_1_n_0                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_3_n_0                                                                                                                 |               18 |             34 |         1.89 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q[0][bus_resp][rdata][31]_i_1_n_0                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_3_n_0                                                                                                                 |               21 |             34 |         1.62 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/resp_q[2][bus_resp][rdata][31]_i_1_n_0                                                                                                              | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/prefetch_unit_i/alignment_buffer_i/addr_q[31]_i_3_n_0                                                                                                                 |               19 |             34 |         1.79 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_acc                                                                                                                                                                    | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/mul.mult_i/mulh_state[1]_i_3_n_0                                                                                                                                      |               13 |             35 |         2.69 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/issue_accept_i_1_n_0                                                                                                                                                                                     | cv32e40x_soc_inst/cv32e40x_top_inst/coproc_inst/issue_accept_i_2_n_0                                                                                                                                                                    |               13 |             37 |         2.85 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             41 |         2.73 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/x_ext.xif_accepted_q2                                                                                                                                                                  | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |               18 |             46 |         2.56 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/p_14_out                                                                                                                                                                               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_we]_i_3_n_0                                                                                                                                           |               18 |             46 |         2.56 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[csr_op][1]_i_1_n_0                                                                                                                                                        | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/ex_wb_pipe_o[rf_we]_i_3_n_0                                                                                                                                           |               19 |             47 |         2.47 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             63 |         2.25 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/div.div_i/quotient_q                                                                                                                                                                   | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/ex_stage_i/div.div_i/FSM_onehot_state[3]_i_2_n_0                                                                                                                                 |               18 |             64 |         3.56 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[muldiv_operand_a][31]_i_1_n_0                                                                                                                                             | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/id_stage_i/id_ex_pipe_o[alu_en]_i_2_n_0                                                                                                                                          |               18 |             64 |         3.56 |
|  osc_50MHz/inst/clk_25MHz               | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o                                                                                                                                                                           | cv32e40x_soc_inst/cv32e40x_top_inst/cv32e40x_core_inst/if_stage_i/if_id_pipe_o[instr_valid]_i_2_n_0                                                                                                                                     |               28 |             65 |         2.32 |
|  osc_50MHz/inst/clk_25MHz               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               67 |            241 |         3.60 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


