/* -*- mode: c -*- */

/*
 * Copyright (c) 2012-2019 Israel Jacquez
 * See LICENSE for details.
 *
 * Israel Jacquez <mrkotfw@gmail.com>
 */

static const dbgio_vdp2_charmap_t _font_charmap[] __aligned(4) = {
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C000), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C020), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C040), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C060), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C080), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C0A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C0C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C0E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C100), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C120), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C140), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C160), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C180), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C1A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C1C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C1E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C200), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C220), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C240), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C260), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C280), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C2A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C2C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C2E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C300), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C320), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C340), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C360), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C380), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C3A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C3C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C3E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C400), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C420), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C440), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C460), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C480), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C4A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C4C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C4E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C500), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C520), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C540), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C560), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C580), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C5A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C5C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C5E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C600), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C620), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C640), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C660), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C680), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C6A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C6C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C6E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C700), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C720), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C740), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C760), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C780), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C7A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C7C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C7E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C800), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C820), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C840), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C860), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C880), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C8A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C8C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C8E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C900), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C920), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C940), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C960), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C980), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C9A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C9C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1C9E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CA00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CA20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CA40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CA60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CA80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CAA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CAC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CAE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CB00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CB20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CB40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CB60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CB80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CBA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CBC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CBE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CC00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CC20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CC40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CC60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CC80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CCA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CCC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CCE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CD00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CD20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CD40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CD60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CD80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CDA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CDC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CDE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CE00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CE20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CE40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CE60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CE80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CEA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CEC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CEE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CF00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CF20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CF40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CF60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CF80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CFA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CFC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1CFE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D000), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D020), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D040), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D060), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D080), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D0A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D0C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D0E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D100), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D120), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D140), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D160), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D180), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D1A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D1C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D1E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D200), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D220), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D240), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D260), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D280), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D2A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D2C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D2E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D300), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D320), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D340), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D360), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D380), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D3A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D3C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D3E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D400), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D420), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D440), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D460), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D480), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D4A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D4C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D4E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D500), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D520), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D540), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D560), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D580), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D5A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D5C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D5E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D600), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D620), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D640), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D660), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D680), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D6A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D6C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D6E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D700), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D720), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D740), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D760), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D780), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D7A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D7C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D7E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D800), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D820), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D840), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D860), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D880), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D8A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D8C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D8E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D900), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D920), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D940), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D960), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D980), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D9A0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D9C0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1D9E0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DA00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DA20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DA40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DA60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DA80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DAA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DAC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DAE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DB00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DB20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DB40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DB60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DB80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DBA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DBC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DBE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DC00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DC20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DC40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DC60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DC80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DCA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DCC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DCE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DD00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DD20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DD40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DD60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DD80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DDA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DDC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DDE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DE00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DE20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DE40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DE60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DE80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DEA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DEC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DEE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DF00), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DF20), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DF40), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DF60), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DF80), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DFA0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DFC0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) },
        { VDP2_SCRN_PND_CONFIG_1(0, VDP2_VRAM_ADDR(3, 0x1DFE0), VDP2_CRAM_MODE_0_OFFSET(0, 127, 0)) }
};
