vhdtdtfi -lang verilog -prj CPU_19Bit_Draft1 -o C:/Verilog/CPU_19Bit_Draft1/Bus_16X1_19bit.tfi -lib work C:/Verilog/CPU_19Bit_Draft1//Bus_16X1_19bit.v -module Bus_16X1_19bit -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
