

================================================================
== Vivado HLS Report for 'svmResult'
================================================================
* Date:           Mon Jun 22 03:08:16 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        SVM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.253 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |     1033|     1033| 10.591 us | 10.591 us |  652|  652| dataflow |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |epilogue_U0     |epilogue     |      381|      381| 3.906 us | 3.906 us |  381|  381|   none  |
        |parallel_08_U0  |parallel_08  |      651|      651| 6.675 us | 6.675 us |  651|  651|   none  |
        |parallel_0_U0   |parallel_0   |      651|      651| 6.675 us | 6.675 us |  651|  651|   none  |
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     36|   13057|  17665|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     36|   13063|  17735|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     16|      12|     33|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------------+---------+-------+-------+-------+-----+
    |    Instance    |    Module   | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +----------------+-------------+---------+-------+-------+-------+-----+
    |epilogue_U0     |epilogue     |        0|     16|  11755|  14849|    0|
    |parallel_0_U0   |parallel_0   |        0|     10|    651|   1408|    0|
    |parallel_08_U0  |parallel_08  |        0|     10|    651|   1408|    0|
    +----------------+-------------+---------+-------+-------+-------+-----+
    |Total           |             |        0|     36|  13057|  17665|    0|
    +----------------+-------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_l111_2_i2_array_U    |svmResult_temp_l1fYi  |        2|  0|   0|    0|   637|   32|     2|        40768|
    |temp_l111_2_i2_array_1_U  |svmResult_temp_l1fYi  |        2|  0|   0|    0|   637|   32|     2|        40768|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                      |        4|  0|   0|    0|  1274|   64|     4|        81536|
    +--------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |parallel_08_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |parallel_0_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |ap_idle                          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                    |    and   |      0|  0|   2|           1|           1|
    |epilogue_U0_ap_start             |    and   |      0|  0|   2|           1|           1|
    |parallel_08_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |parallel_0_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_parallel_08_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_parallel_0_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  34|          11|           9|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_parallel_08_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_parallel_0_U0_ap_ready   |   9|          2|    1|          2|
    |parallel_08_U0_ap_ready_count        |   9|          2|    2|          4|
    |parallel_0_U0_ap_ready_count         |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  36|          8|    6|         12|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_parallel_08_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_parallel_0_U0_ap_ready   |  1|   0|    1|          0|
    |parallel_08_U0_ap_ready_count        |  2|   0|    2|          0|
    |parallel_0_U0_ap_ready_count         |  2|   0|    2|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  6|   0|    6|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   svmResult  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   svmResult  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   svmResult  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   svmResult  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   svmResult  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   svmResult  | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

