Analysis & Synthesis report for PACMAN_GAME
Wed Jun 02 15:41:57 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1.22 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |PACMAN|Debouncer:Debounce8|DebouncerFSM:FSM|PrState
 11. State Machine - |PACMAN|Debouncer:Debounce7|DebouncerFSM:FSM|PrState
 12. State Machine - |PACMAN|Debouncer:Debounce6|DebouncerFSM:FSM|PrState
 13. State Machine - |PACMAN|Debouncer:Debounce5|DebouncerFSM:FSM|PrState
 14. State Machine - |PACMAN|Debouncer:Debounce4|DebouncerFSM:FSM|PrState
 15. State Machine - |PACMAN|Debouncer:Debounce3|DebouncerFSM:FSM|PrState
 16. State Machine - |PACMAN|Debouncer:Debounce2|DebouncerFSM:FSM|PrState
 17. State Machine - |PACMAN|Debouncer:Debounce1|DebouncerFSM:FSM|PrState
 18. Registers Removed During Synthesis
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component|altsyncram_8vr3:auto_generated
 23. Source assignments for Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde|altsyncram:altsyncram_component|altsyncram_8vr3:auto_generated
 24. Source assignments for Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component|altsyncram_0ds3:auto_generated
 25. Source assignments for Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component|altsyncram_tsr3:auto_generated
 26. Source assignments for Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component|altsyncram_a0s3:auto_generated
 27. Source assignments for Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component|altsyncram_j3s3:auto_generated
 28. Source assignments for Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component|altsyncram_rvr3:auto_generated
 29. Source assignments for Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component|altsyncram_h6s3:auto_generated
 30. Source assignments for Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component|altsyncram_s7s3:auto_generated
 31. Source assignments for Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component|altsyncram_ies3:auto_generated
 32. Source assignments for Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component|altsyncram_9bs3:auto_generated
 33. Source assignments for Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component|altsyncram_rtr3:auto_generated
 34. Source assignments for BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider
 35. Source assignments for BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider
 36. Source assignments for BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider
 37. Parameter Settings for User Entity Instance: Top-level Entity: |PACMAN
 38. Parameter Settings for User Entity Instance: VGA_Controller:VGA_Sync
 39. Parameter Settings for User Entity Instance: VGA_Controller:VGA_Sync|Counter_Pixel_X:C_PIXELx
 40. Parameter Settings for User Entity Instance: VGA_Controller:VGA_Sync|Counter_Pixel_Y:C_PIXELy
 41. Parameter Settings for User Entity Instance: VGA_Controller:VGA_Sync|Out_Control_VGA:Out_VGA
 42. Parameter Settings for User Entity Instance: Debouncer:Debounce1
 43. Parameter Settings for User Entity Instance: Debouncer:Debounce1|my_pll:pll|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: Debouncer:Debounce1|Counter5mseg:Counter
 45. Parameter Settings for User Entity Instance: Debouncer:Debounce2
 46. Parameter Settings for User Entity Instance: Debouncer:Debounce2|my_pll:pll|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: Debouncer:Debounce2|Counter5mseg:Counter
 48. Parameter Settings for User Entity Instance: Debouncer:Debounce3
 49. Parameter Settings for User Entity Instance: Debouncer:Debounce3|my_pll:pll|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: Debouncer:Debounce3|Counter5mseg:Counter
 51. Parameter Settings for User Entity Instance: Debouncer:Debounce4
 52. Parameter Settings for User Entity Instance: Debouncer:Debounce4|my_pll:pll|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: Debouncer:Debounce4|Counter5mseg:Counter
 54. Parameter Settings for User Entity Instance: Debouncer:Debounce5
 55. Parameter Settings for User Entity Instance: Debouncer:Debounce5|my_pll:pll|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: Debouncer:Debounce5|Counter5mseg:Counter
 57. Parameter Settings for User Entity Instance: Debouncer:Debounce6
 58. Parameter Settings for User Entity Instance: Debouncer:Debounce6|my_pll:pll|altpll:altpll_component
 59. Parameter Settings for User Entity Instance: Debouncer:Debounce6|Counter5mseg:Counter
 60. Parameter Settings for User Entity Instance: Debouncer:Debounce7
 61. Parameter Settings for User Entity Instance: Debouncer:Debounce7|my_pll:pll|altpll:altpll_component
 62. Parameter Settings for User Entity Instance: Debouncer:Debounce7|Counter5mseg:Counter
 63. Parameter Settings for User Entity Instance: Debouncer:Debounce8
 64. Parameter Settings for User Entity Instance: Debouncer:Debounce8|my_pll:pll|altpll:altpll_component
 65. Parameter Settings for User Entity Instance: Debouncer:Debounce8|Counter5mseg:Counter
 66. Parameter Settings for User Entity Instance: Pacman_Ctrl:Pacmann
 67. Parameter Settings for User Entity Instance: Ghost_Ctrl:Fantasmita
 68. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen
 69. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: Collision_Ctrl:Collis_Ctrl
 82. Parameter Settings for User Entity Instance: Collision_Ctrl:Collis_Ctrl2
 83. Parameter Settings for User Entity Instance: BCD_CONVERTER:Seven_Seg
 84. Parameter Settings for User Entity Instance: BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component
 85. Parameter Settings for User Entity Instance: BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component
 86. Parameter Settings for User Entity Instance: BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component
 87. altpll Parameter Settings by Entity Instance
 88. altsyncram Parameter Settings by Entity Instance
 89. Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Unidad"
 90. Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Decen"
 91. Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Centen"
 92. Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Mills"
 93. Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|Division:Div_Dec"
 94. Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|Division:Div_Cent"
 95. Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|Division:Div_Mil"
 96. Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg"
 97. Port Connectivity Checks: "Debouncer:Debounce1|Counter5mseg:Counter"
 98. Elapsed Time Per Partition
 99. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                             ;
+------------------------------------+-----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 02 15:41:57 2021               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1.22 SJ Full Version ;
; Revision Name                      ; PACMAN_GAME                                         ;
; Top-level Entity Name              ; PACMAN                                              ;
; Family                             ; Cyclone III                                         ;
; Total logic elements               ; 4,503                                               ;
;     Total combinational functions  ; 4,475                                               ;
;     Dedicated logic registers      ; 555                                                 ;
; Total registers                    ; 555                                                 ;
; Total pins                         ; 53                                                  ;
; Total virtual pins                 ; 0                                                   ;
; Total memory bits                  ; 328,432                                             ;
; Embedded Multiplier 9-bit elements ; 0                                                   ;
; Total PLLs                         ; 8                                                   ;
+------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; PACMAN             ; PACMAN_GAME        ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                       ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Division.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Division.vhd               ;         ;
; Pacman_Red.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Pacman_Red.vhd             ;         ;
; sevenSegmentDecoder.vhd          ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/sevenSegmentDecoder.vhd    ;         ;
; BCD_CONVERTER.vhd                ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/BCD_CONVERTER.vhd          ;         ;
; GhostRed.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/GhostRed.vhd               ;         ;
; GhostGreen.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/GhostGreen.vhd             ;         ;
; GhostBlue.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/GhostBlue.vhd              ;         ;
; VGA_Controller.vhd               ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/VGA_Controller.vhd         ;         ;
; Pixel_Generator.vhd              ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Pixel_Generator.vhd        ;         ;
; Pacman_Ctrl.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Pacman_Ctrl.vhd            ;         ;
; PACMAN.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/PACMAN.vhd                 ;         ;
; Out_Control_VGA.vhd              ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Out_Control_VGA.vhd        ;         ;
; my_pll.vhd                       ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/my_pll.vhd                 ;         ;
; DebouncerFSM.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/DebouncerFSM.vhd           ;         ;
; Debouncer.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Debouncer.vhd              ;         ;
; C_Right_Blue.vhd                 ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/C_Right_Blue.vhd           ;         ;
; CTRL_Vsync.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/CTRL_Vsync.vhd             ;         ;
; CTRL_Hsync.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/CTRL_Hsync.vhd             ;         ;
; Counter_Pixel_Y.vhd              ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Counter_Pixel_Y.vhd        ;         ;
; Counter_Pixel_X.vhd              ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Counter_Pixel_X.vhd        ;         ;
; Counter5mseg.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Counter5mseg.vhd           ;         ;
; Collision_Ctrl.vhd               ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Collision_Ctrl.vhd         ;         ;
; Cookies_R.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Cookies_R.vhd              ;         ;
; Cookies_GB.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Cookies_GB.vhd             ;         ;
; Ghost_Ctrl.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Ghost_Ctrl.vhd             ;         ;
; Game_Over_Mem.vhd                ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Game_Over_Mem.vhd          ;         ;
; Welcome_R.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Welcome_R.vhd              ;         ;
; Welcome_G.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Welcome_G.vhd              ;         ;
; Welcome_B.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Welcome_B.vhd              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                                                       ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                                                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                ;         ;
; db/my_pll_altpll.v               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                                     ;         ;
; db/altsyncram_8vr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_8vr3.tdf     ;         ;
; mif/pacman_red.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/pacman_red.mif         ;         ;
; db/altsyncram_0ds3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_0ds3.tdf     ;         ;
; mif/lab2_izq_blue.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/lab2_izq_blue.mif      ;         ;
; db/altsyncram_tsr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_tsr3.tdf     ;         ;
; mif/ghost_red.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/ghost_red.mif          ;         ;
; db/altsyncram_a0s3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_a0s3.tdf     ;         ;
; mif/ghost_blue.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/ghost_blue.mif         ;         ;
; db/altsyncram_j3s3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_j3s3.tdf     ;         ;
; mif/ghost_green.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/ghost_green.mif        ;         ;
; db/altsyncram_rvr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_rvr3.tdf     ;         ;
; mif/cookie_red.mif               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/cookie_red.mif         ;         ;
; db/altsyncram_h6s3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_h6s3.tdf     ;         ;
; mif/cookie_green.mif             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/cookie_green.mif       ;         ;
; db/altsyncram_s7s3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_s7s3.tdf     ;         ;
; mif/welcome_red.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/welcome_red.mif        ;         ;
; db/altsyncram_ies3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_ies3.tdf     ;         ;
; mif/welcome_green.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/welcome_green.mif      ;         ;
; db/altsyncram_9bs3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_9bs3.tdf     ;         ;
; mif/welcome_blue.mif             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/welcome_blue.mif       ;         ;
; db/altsyncram_rtr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/altsyncram_rtr3.tdf     ;         ;
; mif/game_blue.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/mif/game_blue.mif          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                              ;         ;
; db/lpm_divide_dvr.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/lpm_divide_dvr.tdf      ;         ;
; db/sign_div_unsign_k8i.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/sign_div_unsign_k8i.tdf ;         ;
; db/alt_u_div_6qf.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/alt_u_div_6qf.tdf       ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/add_sub_unc.tdf         ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/add_sub_vnc.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,503     ;
;                                             ;           ;
; Total combinational functions               ; 4475      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2863      ;
;     -- 3 input functions                    ; 577       ;
;     -- <=2 input functions                  ; 1035      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3375      ;
;     -- arithmetic mode                      ; 1100      ;
;                                             ;           ;
; Total registers                             ; 555       ;
;     -- Dedicated logic registers            ; 555       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 53        ;
; Total memory bits                           ; 328432    ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Total PLLs                                  ; 8         ;
;     -- PLLs                                 ; 8         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1961      ;
; Total fan-out                               ; 31154     ;
; Average fan-out                             ; 4.62      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |PACMAN                                      ; 4475 (22)         ; 555 (0)      ; 328432      ; 0            ; 0       ; 0         ; 53   ; 0            ; |PACMAN                                                                                                                                                           ; work         ;
;    |BCD_CONVERTER:Seven_Seg|                 ; 472 (0)           ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg                                                                                                                                   ; work         ;
;       |Division:Div_Cent|                    ; 142 (0)           ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Cent                                                                                                                 ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|   ; 142 (0)           ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component                                                                                 ; work         ;
;             |lpm_divide_dvr:auto_generated|  ; 142 (0)           ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated                                                   ; work         ;
;                |sign_div_unsign_k8i:divider| ; 142 (0)           ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider                       ; work         ;
;                   |alt_u_div_6qf:divider|    ; 142 (142)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider ; work         ;
;       |Division:Div_Dec|                     ; 156 (0)           ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Dec                                                                                                                  ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|   ; 156 (0)           ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component                                                                                  ; work         ;
;             |lpm_divide_dvr:auto_generated|  ; 156 (0)           ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated                                                    ; work         ;
;                |sign_div_unsign_k8i:divider| ; 156 (0)           ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider                        ; work         ;
;                   |alt_u_div_6qf:divider|    ; 156 (156)         ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider  ; work         ;
;       |Division:Div_Mil|                     ; 79 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Mil                                                                                                                  ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|   ; 79 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component                                                                                  ; work         ;
;             |lpm_divide_dvr:auto_generated|  ; 79 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated                                                    ; work         ;
;                |sign_div_unsign_k8i:divider| ; 79 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider                        ; work         ;
;                   |alt_u_div_6qf:divider|    ; 79 (79)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider  ; work         ;
;       |sevenSegmentDecoder:Seg_Centen|       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Centen                                                                                                    ; work         ;
;       |sevenSegmentDecoder:Seg_Decen|        ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Decen                                                                                                     ; work         ;
;       |sevenSegmentDecoder:Seg_Mills|        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Mills                                                                                                     ; work         ;
;       |sevenSegmentDecoder:Seg_Unidad|       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Unidad                                                                                                    ; work         ;
;    |Collision_Ctrl:Collis_Ctrl2|             ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Collision_Ctrl:Collis_Ctrl2                                                                                                                               ; work         ;
;    |Collision_Ctrl:Collis_Ctrl|              ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Collision_Ctrl:Collis_Ctrl                                                                                                                                ; work         ;
;    |Debouncer:Debounce1|                     ; 27 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce1                                                                                                                                       ; work         ;
;       |Counter5mseg:Counter|                 ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce1|Counter5mseg:Counter                                                                                                                  ; work         ;
;       |DebouncerFSM:FSM|                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce1|DebouncerFSM:FSM                                                                                                                      ; work         ;
;       |my_pll:pll|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce1|my_pll:pll                                                                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce1|my_pll:pll|altpll:altpll_component                                                                                                    ; work         ;
;             |my_pll_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce1|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated                                                                       ; work         ;
;    |Debouncer:Debounce2|                     ; 27 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce2                                                                                                                                       ; work         ;
;       |Counter5mseg:Counter|                 ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce2|Counter5mseg:Counter                                                                                                                  ; work         ;
;       |DebouncerFSM:FSM|                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce2|DebouncerFSM:FSM                                                                                                                      ; work         ;
;       |my_pll:pll|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce2|my_pll:pll                                                                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce2|my_pll:pll|altpll:altpll_component                                                                                                    ; work         ;
;             |my_pll_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce2|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated                                                                       ; work         ;
;    |Debouncer:Debounce3|                     ; 27 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce3                                                                                                                                       ; work         ;
;       |Counter5mseg:Counter|                 ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce3|Counter5mseg:Counter                                                                                                                  ; work         ;
;       |DebouncerFSM:FSM|                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce3|DebouncerFSM:FSM                                                                                                                      ; work         ;
;       |my_pll:pll|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce3|my_pll:pll                                                                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce3|my_pll:pll|altpll:altpll_component                                                                                                    ; work         ;
;             |my_pll_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce3|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated                                                                       ; work         ;
;    |Debouncer:Debounce4|                     ; 27 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce4                                                                                                                                       ; work         ;
;       |Counter5mseg:Counter|                 ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce4|Counter5mseg:Counter                                                                                                                  ; work         ;
;       |DebouncerFSM:FSM|                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce4|DebouncerFSM:FSM                                                                                                                      ; work         ;
;       |my_pll:pll|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce4|my_pll:pll                                                                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce4|my_pll:pll|altpll:altpll_component                                                                                                    ; work         ;
;             |my_pll_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce4|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated                                                                       ; work         ;
;    |Debouncer:Debounce5|                     ; 27 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce5                                                                                                                                       ; work         ;
;       |Counter5mseg:Counter|                 ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce5|Counter5mseg:Counter                                                                                                                  ; work         ;
;       |DebouncerFSM:FSM|                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce5|DebouncerFSM:FSM                                                                                                                      ; work         ;
;       |my_pll:pll|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce5|my_pll:pll                                                                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce5|my_pll:pll|altpll:altpll_component                                                                                                    ; work         ;
;             |my_pll_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce5|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated                                                                       ; work         ;
;    |Debouncer:Debounce6|                     ; 27 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce6                                                                                                                                       ; work         ;
;       |Counter5mseg:Counter|                 ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce6|Counter5mseg:Counter                                                                                                                  ; work         ;
;       |DebouncerFSM:FSM|                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce6|DebouncerFSM:FSM                                                                                                                      ; work         ;
;       |my_pll:pll|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce6|my_pll:pll                                                                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce6|my_pll:pll|altpll:altpll_component                                                                                                    ; work         ;
;             |my_pll_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce6|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated                                                                       ; work         ;
;    |Debouncer:Debounce7|                     ; 27 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce7                                                                                                                                       ; work         ;
;       |Counter5mseg:Counter|                 ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce7|Counter5mseg:Counter                                                                                                                  ; work         ;
;       |DebouncerFSM:FSM|                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce7|DebouncerFSM:FSM                                                                                                                      ; work         ;
;       |my_pll:pll|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce7|my_pll:pll                                                                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce7|my_pll:pll|altpll:altpll_component                                                                                                    ; work         ;
;             |my_pll_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce7|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated                                                                       ; work         ;
;    |Debouncer:Debounce8|                     ; 27 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce8                                                                                                                                       ; work         ;
;       |Counter5mseg:Counter|                 ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce8|Counter5mseg:Counter                                                                                                                  ; work         ;
;       |DebouncerFSM:FSM|                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce8|DebouncerFSM:FSM                                                                                                                      ; work         ;
;       |my_pll:pll|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce8|my_pll:pll                                                                                                                            ; work         ;
;          |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce8|my_pll:pll|altpll:altpll_component                                                                                                    ; work         ;
;             |my_pll_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Debouncer:Debounce8|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated                                                                       ; work         ;
;    |Ghost_Ctrl:Fantasmita|                   ; 472 (472)         ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Ghost_Ctrl:Fantasmita                                                                                                                                     ; work         ;
;    |Pacman_Ctrl:Pacmann|                     ; 472 (472)         ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pacman_Ctrl:Pacmann                                                                                                                                       ; work         ;
;    |Pixel_Generator:Pixel_Gen|               ; 2629 (2629)       ; 115 (115)    ; 328432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen                                                                                                                                 ; work         ;
;       |C_Right_Blue:Laberinto|               ; 0 (0)             ; 0 (0)        ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component                                                                          ; work         ;
;             |altsyncram_0ds3:auto_generated| ; 0 (0)             ; 0 (0)        ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component|altsyncram_0ds3:auto_generated                                           ; work         ;
;       |Cookies_GB:GalletaG|                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component                                                                             ; work         ;
;             |altsyncram_h6s3:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component|altsyncram_h6s3:auto_generated                                              ; work         ;
;       |Cookies_R:GalletaR|                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_rvr3:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component|altsyncram_rvr3:auto_generated                                               ; work         ;
;       |Game_Over_Mem:EGMem|                  ; 0 (0)             ; 0 (0)        ; 8640        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8640        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component                                                                             ; work         ;
;             |altsyncram_rtr3:auto_generated| ; 0 (0)             ; 0 (0)        ; 8640        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component|altsyncram_rtr3:auto_generated                                              ; work         ;
;       |GhostBlue:FantasmaB|                  ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component                                                                             ; work         ;
;             |altsyncram_a0s3:auto_generated| ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component|altsyncram_a0s3:auto_generated                                              ; work         ;
;       |GhostGreen:FantasmaG|                 ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_j3s3:auto_generated| ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component|altsyncram_j3s3:auto_generated                                             ; work         ;
;       |GhostRed:FantasmaR|                   ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_tsr3:auto_generated| ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component|altsyncram_tsr3:auto_generated                                               ; work         ;
;       |Pacman_Red:Pacman_Rojo|               ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component                                                                          ; work         ;
;             |altsyncram_8vr3:auto_generated| ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component|altsyncram_8vr3:auto_generated                                           ; work         ;
;       |Pacman_Red:Pacman_Verde|              ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde|altsyncram:altsyncram_component                                                                         ; work         ;
;             |altsyncram_8vr3:auto_generated| ; 0 (0)             ; 0 (0)        ; 400         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde|altsyncram:altsyncram_component|altsyncram_8vr3:auto_generated                                          ; work         ;
;       |Welcome_B:Welcome_Blue|               ; 0 (0)             ; 0 (0)        ; 64800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 64800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component                                                                          ; work         ;
;             |altsyncram_9bs3:auto_generated| ; 0 (0)             ; 0 (0)        ; 64800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component|altsyncram_9bs3:auto_generated                                           ; work         ;
;       |Welcome_G:Welcome_GR|                 ; 0 (0)             ; 0 (0)        ; 64800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 64800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_ies3:auto_generated| ; 0 (0)             ; 0 (0)        ; 64800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component|altsyncram_ies3:auto_generated                                             ; work         ;
;       |Welcome_R:Welcome_Red|                ; 0 (0)             ; 0 (0)        ; 64800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 64800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component                                                                           ; work         ;
;             |altsyncram_s7s3:auto_generated| ; 0 (0)             ; 0 (0)        ; 64800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component|altsyncram_s7s3:auto_generated                                            ; work         ;
;    |VGA_Controller:VGA_Sync|                 ; 85 (1)            ; 35 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|VGA_Controller:VGA_Sync                                                                                                                                   ; work         ;
;       |CTRL_Hsync:Control_X|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|VGA_Controller:VGA_Sync|CTRL_Hsync:Control_X                                                                                                              ; work         ;
;       |CTRL_Vsync:Control_Y|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|VGA_Controller:VGA_Sync|CTRL_Vsync:Control_Y                                                                                                              ; work         ;
;       |Counter_Pixel_X:C_PIXELx|             ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|VGA_Controller:VGA_Sync|Counter_Pixel_X:C_PIXELx                                                                                                          ; work         ;
;       |Counter_Pixel_Y:C_PIXELy|             ; 22 (22)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|VGA_Controller:VGA_Sync|Counter_Pixel_Y:C_PIXELy                                                                                                          ; work         ;
;       |Out_Control_VGA:Out_VGA|              ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PACMAN|VGA_Controller:VGA_Sync|Out_Control_VGA:Out_VGA                                                                                                           ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component|altsyncram_0ds3:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 480          ; 256          ; --           ; --           ; 122880 ; ../MIF/Lab2_izq_blue.mif ;
; Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component|altsyncram_h6s3:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16           ; 16           ; --           ; --           ; 256    ; ./MIF/cookie_green.mif   ;
; Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component|altsyncram_rvr3:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 16           ; 16           ; --           ; --           ; 256    ; ./MIF/cookie_red.mif     ;
; Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component|altsyncram_rtr3:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 36           ; 240          ; --           ; --           ; 8640   ; ./MIF/game_blue.mif      ;
; Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component|altsyncram_a0s3:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 20           ; 20           ; --           ; --           ; 400    ; ./MIF/ghost_blue.mif     ;
; Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component|altsyncram_j3s3:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 20           ; 20           ; --           ; --           ; 400    ; ./MIF/ghost_green.mif    ;
; Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component|altsyncram_tsr3:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 20           ; 20           ; --           ; --           ; 400    ; ./MIF/ghost_red.mif      ;
; Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component|altsyncram_8vr3:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 20           ; 20           ; --           ; --           ; 400    ; ./MIF/pacman_red.mif     ;
; Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde|altsyncram:altsyncram_component|altsyncram_8vr3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 20           ; 20           ; --           ; --           ; 400    ; ./MIF/pacman_red.mif     ;
; Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component|altsyncram_9bs3:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 200          ; 324          ; --           ; --           ; 64800  ; ../MIF/welcome_blue.mif  ;
; Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component|altsyncram_ies3:auto_generated|ALTSYNCRAM    ; AUTO ; ROM  ; 200          ; 324          ; --           ; --           ; 64800  ; ../MIF/welcome_green.mif ;
; Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component|altsyncram_s7s3:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 200          ; 324          ; --           ; --           ; 64800  ; ../MIF/welcome_red.mif   ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |PACMAN|Debouncer:Debounce1|my_pll:pll                    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/my_pll.vhd        ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |PACMAN|Debouncer:Debounce2|my_pll:pll                    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/my_pll.vhd        ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |PACMAN|Debouncer:Debounce3|my_pll:pll                    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/my_pll.vhd        ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |PACMAN|Debouncer:Debounce4|my_pll:pll                    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/my_pll.vhd        ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |PACMAN|Debouncer:Debounce5|my_pll:pll                    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/my_pll.vhd        ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |PACMAN|Debouncer:Debounce6|my_pll:pll                    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/my_pll.vhd        ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |PACMAN|Debouncer:Debounce7|my_pll:pll                    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/my_pll.vhd        ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |PACMAN|Debouncer:Debounce8|my_pll:pll                    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/my_pll.vhd        ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem     ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Game_Over_Mem.vhd ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB     ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/GhostBlue.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/GhostGreen.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR      ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/GhostRed.vhd      ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG     ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Cookies_GB.vhd    ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR      ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Cookies_R.vhd     ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/C_Right_Blue.vhd  ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Pacman_Red.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Pacman_Red.vhd    ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue  ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Welcome_B.vhd     ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR    ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Welcome_G.vhd     ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |PACMAN|Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red   ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Welcome_R.vhd     ;
; Altera ; LPM_DIVIDE   ; 13.0    ; N/A          ; N/A          ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Cent         ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Division.vhd      ;
; Altera ; LPM_DIVIDE   ; 13.0    ; N/A          ; N/A          ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Dec          ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Division.vhd      ;
; Altera ; LPM_DIVIDE   ; 13.0    ; N/A          ; N/A          ; |PACMAN|BCD_CONVERTER:Seven_Seg|Division:Div_Mil          ; C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/Division.vhd      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PACMAN|Debouncer:Debounce8|DebouncerFSM:FSM|PrState                                                                         ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; Name                   ; PrState.OutputState ; PrState.ThirdIntState ; PrState.SecondIntState ; PrState.FirstIntState ; PrState.InitialState ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; PrState.InitialState   ; 0                   ; 0                     ; 0                      ; 0                     ; 0                    ;
; PrState.FirstIntState  ; 0                   ; 0                     ; 0                      ; 1                     ; 1                    ;
; PrState.SecondIntState ; 0                   ; 0                     ; 1                      ; 0                     ; 1                    ;
; PrState.ThirdIntState  ; 0                   ; 1                     ; 0                      ; 0                     ; 1                    ;
; PrState.OutputState    ; 1                   ; 0                     ; 0                      ; 0                     ; 1                    ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PACMAN|Debouncer:Debounce7|DebouncerFSM:FSM|PrState                                                                         ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; Name                   ; PrState.OutputState ; PrState.ThirdIntState ; PrState.SecondIntState ; PrState.FirstIntState ; PrState.InitialState ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; PrState.InitialState   ; 0                   ; 0                     ; 0                      ; 0                     ; 0                    ;
; PrState.FirstIntState  ; 0                   ; 0                     ; 0                      ; 1                     ; 1                    ;
; PrState.SecondIntState ; 0                   ; 0                     ; 1                      ; 0                     ; 1                    ;
; PrState.ThirdIntState  ; 0                   ; 1                     ; 0                      ; 0                     ; 1                    ;
; PrState.OutputState    ; 1                   ; 0                     ; 0                      ; 0                     ; 1                    ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PACMAN|Debouncer:Debounce6|DebouncerFSM:FSM|PrState                                                                         ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; Name                   ; PrState.OutputState ; PrState.ThirdIntState ; PrState.SecondIntState ; PrState.FirstIntState ; PrState.InitialState ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; PrState.InitialState   ; 0                   ; 0                     ; 0                      ; 0                     ; 0                    ;
; PrState.FirstIntState  ; 0                   ; 0                     ; 0                      ; 1                     ; 1                    ;
; PrState.SecondIntState ; 0                   ; 0                     ; 1                      ; 0                     ; 1                    ;
; PrState.ThirdIntState  ; 0                   ; 1                     ; 0                      ; 0                     ; 1                    ;
; PrState.OutputState    ; 1                   ; 0                     ; 0                      ; 0                     ; 1                    ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PACMAN|Debouncer:Debounce5|DebouncerFSM:FSM|PrState                                                                         ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; Name                   ; PrState.OutputState ; PrState.ThirdIntState ; PrState.SecondIntState ; PrState.FirstIntState ; PrState.InitialState ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; PrState.InitialState   ; 0                   ; 0                     ; 0                      ; 0                     ; 0                    ;
; PrState.FirstIntState  ; 0                   ; 0                     ; 0                      ; 1                     ; 1                    ;
; PrState.SecondIntState ; 0                   ; 0                     ; 1                      ; 0                     ; 1                    ;
; PrState.ThirdIntState  ; 0                   ; 1                     ; 0                      ; 0                     ; 1                    ;
; PrState.OutputState    ; 1                   ; 0                     ; 0                      ; 0                     ; 1                    ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PACMAN|Debouncer:Debounce4|DebouncerFSM:FSM|PrState                                                                         ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; Name                   ; PrState.OutputState ; PrState.ThirdIntState ; PrState.SecondIntState ; PrState.FirstIntState ; PrState.InitialState ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; PrState.InitialState   ; 0                   ; 0                     ; 0                      ; 0                     ; 0                    ;
; PrState.FirstIntState  ; 0                   ; 0                     ; 0                      ; 1                     ; 1                    ;
; PrState.SecondIntState ; 0                   ; 0                     ; 1                      ; 0                     ; 1                    ;
; PrState.ThirdIntState  ; 0                   ; 1                     ; 0                      ; 0                     ; 1                    ;
; PrState.OutputState    ; 1                   ; 0                     ; 0                      ; 0                     ; 1                    ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PACMAN|Debouncer:Debounce3|DebouncerFSM:FSM|PrState                                                                         ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; Name                   ; PrState.OutputState ; PrState.ThirdIntState ; PrState.SecondIntState ; PrState.FirstIntState ; PrState.InitialState ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; PrState.InitialState   ; 0                   ; 0                     ; 0                      ; 0                     ; 0                    ;
; PrState.FirstIntState  ; 0                   ; 0                     ; 0                      ; 1                     ; 1                    ;
; PrState.SecondIntState ; 0                   ; 0                     ; 1                      ; 0                     ; 1                    ;
; PrState.ThirdIntState  ; 0                   ; 1                     ; 0                      ; 0                     ; 1                    ;
; PrState.OutputState    ; 1                   ; 0                     ; 0                      ; 0                     ; 1                    ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PACMAN|Debouncer:Debounce2|DebouncerFSM:FSM|PrState                                                                         ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; Name                   ; PrState.OutputState ; PrState.ThirdIntState ; PrState.SecondIntState ; PrState.FirstIntState ; PrState.InitialState ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; PrState.InitialState   ; 0                   ; 0                     ; 0                      ; 0                     ; 0                    ;
; PrState.FirstIntState  ; 0                   ; 0                     ; 0                      ; 1                     ; 1                    ;
; PrState.SecondIntState ; 0                   ; 0                     ; 1                      ; 0                     ; 1                    ;
; PrState.ThirdIntState  ; 0                   ; 1                     ; 0                      ; 0                     ; 1                    ;
; PrState.OutputState    ; 1                   ; 0                     ; 0                      ; 0                     ; 1                    ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PACMAN|Debouncer:Debounce1|DebouncerFSM:FSM|PrState                                                                         ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; Name                   ; PrState.OutputState ; PrState.ThirdIntState ; PrState.SecondIntState ; PrState.FirstIntState ; PrState.InitialState ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+
; PrState.InitialState   ; 0                   ; 0                     ; 0                      ; 0                     ; 0                    ;
; PrState.FirstIntState  ; 0                   ; 0                     ; 0                      ; 1                     ; 1                    ;
; PrState.SecondIntState ; 0                   ; 0                     ; 1                      ; 0                     ; 1                    ;
; PrState.ThirdIntState  ; 0                   ; 1                     ; 0                      ; 0                     ; 1                    ;
; PrState.OutputState    ; 1                   ; 0                     ; 0                      ; 0                     ; 1                    ;
+------------------------+---------------------+-----------------------+------------------------+-----------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[1,3]           ; Stuck at VCC due to stuck port data_in                                                                                                                                                  ;
; BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFQuotient[10..12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[2,5,6]        ; Stuck at VCC due to stuck port data_in                                                                                                                                                  ;
; BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFQuotient[7..12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[3,5..9]        ; Stuck at VCC due to stuck port data_in                                                                                                                                                  ;
; BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFQuotient[6..12]            ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_Start[1..31]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G1[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_End_Game[1..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G2[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G3[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G4[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G5[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G6[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G7[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G8[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G9[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G10[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G11[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G12[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G13[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G14[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G15[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G16[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G17[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G18[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G19[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G20[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G21[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G22[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G23[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G24[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G25[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G26[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G27[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G28[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G29[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G30[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G31[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G32[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G33[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G34[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G35[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G36[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G37[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G38[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G39[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G40[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G41[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G42[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G43[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G44[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G45[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G46[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G47[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G48[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G49[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G50[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G51[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G52[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G53[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G54[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G55[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G56[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G57[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G58[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G59[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G60[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G61[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G62[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G63[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G64[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G65[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G66[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G67[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G68[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G69[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G70[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G71[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G72[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G73[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G74[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G75[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G76[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G77[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G78[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G79[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G80[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G81[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G82[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G83[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G84[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G85[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G86[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G87[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G88[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G89[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G90[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G91[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G92[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G93[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G94[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G95[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G96[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G97[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G98[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G99[1..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; Pixel_Generator:Pixel_Gen|Count_G100[1..31]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                  ;
; BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[1,3,4,7..12]  ; Merged with BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[0] ;
; BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[0,2,4..12]     ; Merged with BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[0] ;
; BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[0..2,4,10..12] ; Merged with BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[0] ;
; Total Number of Removed Registers = 3216                                                                                                                                               ;                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 555   ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 501   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 349   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                           ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Ghost_Ctrl:Fantasmita|y_pos[7]                                                                                                                                              ; 15      ;
; Ghost_Ctrl:Fantasmita|y_pos[6]                                                                                                                                              ; 19      ;
; Ghost_Ctrl:Fantasmita|y_pos[4]                                                                                                                                              ; 15      ;
; Ghost_Ctrl:Fantasmita|y_pos[2]                                                                                                                                              ; 16      ;
; Ghost_Ctrl:Fantasmita|y_pos[3]                                                                                                                                              ; 16      ;
; Ghost_Ctrl:Fantasmita|x_pos[8]                                                                                                                                              ; 15      ;
; Ghost_Ctrl:Fantasmita|x_pos[5]                                                                                                                                              ; 23      ;
; Ghost_Ctrl:Fantasmita|x_pos[4]                                                                                                                                              ; 24      ;
; Ghost_Ctrl:Fantasmita|x_pos[1]                                                                                                                                              ; 16      ;
; Ghost_Ctrl:Fantasmita|x_pos[0]                                                                                                                                              ; 12      ;
; Pacman_Ctrl:Pacmann|y_pos[4]                                                                                                                                                ; 30      ;
; Pacman_Ctrl:Pacmann|y_pos[0]                                                                                                                                                ; 16      ;
; Pacman_Ctrl:Pacmann|x_pos[5]                                                                                                                                                ; 42      ;
; Pacman_Ctrl:Pacmann|x_pos[3]                                                                                                                                                ; 32      ;
; Pacman_Ctrl:Pacmann|x_pos[1]                                                                                                                                                ; 23      ;
; Pacman_Ctrl:Pacmann|x_pos[0]                                                                                                                                                ; 15      ;
; BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|DFFDenominator[0] ; 273     ;
; Total number of inverted registers = 17                                                                                                                                     ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PACMAN|VGA_Controller:VGA_Sync|Counter_Pixel_Y:C_PIXELy|Temp[0]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PACMAN|VGA_Controller:VGA_Sync|Counter_Pixel_X:C_PIXELx|sequence[1]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PACMAN|VGA_Controller:VGA_Sync|Counter_Pixel_Y:C_PIXELy|sequence[0]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PACMAN|Debouncer:Debounce8|Counter5mseg:Counter|Temp[15]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PACMAN|Debouncer:Debounce7|Counter5mseg:Counter|Temp[6]                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PACMAN|Debouncer:Debounce6|Counter5mseg:Counter|Temp[8]                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PACMAN|Debouncer:Debounce5|Counter5mseg:Counter|Temp[15]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PACMAN|Debouncer:Debounce4|Counter5mseg:Counter|Temp[7]                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PACMAN|Debouncer:Debounce3|Counter5mseg:Counter|Temp[4]                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PACMAN|Debouncer:Debounce2|Counter5mseg:Counter|Temp[12]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PACMAN|Debouncer:Debounce1|Counter5mseg:Counter|Temp[12]                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |PACMAN|Ghost_Ctrl:Fantasmita|Count[28]                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |PACMAN|Pacman_Ctrl:Pacmann|Count[31]                                    ;
; 7:1                ; 28 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |PACMAN|Pacman_Ctrl:Pacmann|x_pos[8]                                     ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |PACMAN|Pacman_Ctrl:Pacmann|y_pos[23]                                    ;
; 7:1                ; 27 bits   ; 108 LEs       ; 54 LEs               ; 54 LEs                 ; Yes        ; |PACMAN|Ghost_Ctrl:Fantasmita|x_pos[26]                                  ;
; 7:1                ; 27 bits   ; 108 LEs       ; 54 LEs               ; 54 LEs                 ; Yes        ; |PACMAN|Ghost_Ctrl:Fantasmita|y_pos[13]                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PACMAN|Pacman_Ctrl:Pacmann|x_pos[1]                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PACMAN|Pacman_Ctrl:Pacmann|y_pos[4]                                     ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PACMAN|Ghost_Ctrl:Fantasmita|x_pos[0]                                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PACMAN|Ghost_Ctrl:Fantasmita|y_pos[6]                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |PACMAN|Pixel_Generator:Pixel_Gen|Mux3                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Unidad|output[6] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Decen|output[5]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Centen|output[5] ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |PACMAN|Pixel_Generator:Pixel_Gen|Mux1                                   ;
; 20:1               ; 3 bits    ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; No         ; |PACMAN|Pixel_Generator:Pixel_Gen|Mux2                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Unidad|output[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Decen|output[2]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Centen|output[2] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Mills|output[5]  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Unidad|output[3] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Decen|output[4]  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |PACMAN|BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Centen|output[4] ;
; 324:1              ; 3 bits    ; 648 LEs       ; 648 LEs              ; 0 LEs                  ; No         ; |PACMAN|Pixel_Generator:Pixel_Gen|Mux12                                  ;
; 88:1               ; 2 bits    ; 116 LEs       ; 108 LEs              ; 8 LEs                  ; No         ; |PACMAN|Pixel_Generator:Pixel_Gen|Personajes[3]                          ;
; 96:1               ; 2 bits    ; 128 LEs       ; 86 LEs               ; 42 LEs                 ; No         ; |PACMAN|Pixel_Generator:Pixel_Gen|Personajes[5]                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component|altsyncram_8vr3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde|altsyncram:altsyncram_component|altsyncram_8vr3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component|altsyncram_0ds3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component|altsyncram_tsr3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component|altsyncram_a0s3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component|altsyncram_j3s3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component|altsyncram_rvr3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component|altsyncram_h6s3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component|altsyncram_s7s3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component|altsyncram_ies3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component|altsyncram_9bs3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component|altsyncram_rtr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |PACMAN ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; Max            ; 10    ; Signed Integer                                ;
; PIXEL          ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:VGA_Sync ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; max            ; 10    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:VGA_Sync|Counter_Pixel_X:C_PIXELx ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:VGA_Sync|Counter_Pixel_Y:C_PIXELy ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:VGA_Sync|Out_Control_VGA:Out_VGA ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
; max            ; 25    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce1|my_pll:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------+
; Parameter Name                ; Value                    ; Type                                     ;
+-------------------------------+--------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                  ;
; M_INITIAL                     ; 0                        ; Untyped                                  ;
; M                             ; 0                        ; Untyped                                  ;
; N                             ; 16                       ; Signed Integer                           ;
; M2                            ; 1                        ; Untyped                                  ;
; N2                            ; 1                        ; Untyped                                  ;
; SS                            ; 1                        ; Untyped                                  ;
; C0_HIGH                       ; 0                        ; Untyped                                  ;
; C1_HIGH                       ; 0                        ; Untyped                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                  ;
; C0_LOW                        ; 0                        ; Untyped                                  ;
; C1_LOW                        ; 0                        ; Untyped                                  ;
; C2_LOW                        ; 0                        ; Untyped                                  ;
; C3_LOW                        ; 0                        ; Untyped                                  ;
; C4_LOW                        ; 0                        ; Untyped                                  ;
; C5_LOW                        ; 0                        ; Untyped                                  ;
; C6_LOW                        ; 0                        ; Untyped                                  ;
; C7_LOW                        ; 0                        ; Untyped                                  ;
; C8_LOW                        ; 0                        ; Untyped                                  ;
; C9_LOW                        ; 0                        ; Untyped                                  ;
; C0_INITIAL                    ; 0                        ; Untyped                                  ;
; C1_INITIAL                    ; 0                        ; Untyped                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                  ;
; C0_PH                         ; 0                        ; Untyped                                  ;
; C1_PH                         ; 0                        ; Untyped                                  ;
; C2_PH                         ; 0                        ; Untyped                                  ;
; C3_PH                         ; 0                        ; Untyped                                  ;
; C4_PH                         ; 0                        ; Untyped                                  ;
; C5_PH                         ; 0                        ; Untyped                                  ;
; C6_PH                         ; 0                        ; Untyped                                  ;
; C7_PH                         ; 0                        ; Untyped                                  ;
; C8_PH                         ; 0                        ; Untyped                                  ;
; C9_PH                         ; 0                        ; Untyped                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                  ;
; L0_LOW                        ; 1                        ; Untyped                                  ;
; L1_LOW                        ; 1                        ; Untyped                                  ;
; G0_LOW                        ; 1                        ; Untyped                                  ;
; G1_LOW                        ; 1                        ; Untyped                                  ;
; G2_LOW                        ; 1                        ; Untyped                                  ;
; G3_LOW                        ; 1                        ; Untyped                                  ;
; E0_LOW                        ; 1                        ; Untyped                                  ;
; E1_LOW                        ; 1                        ; Untyped                                  ;
; E2_LOW                        ; 1                        ; Untyped                                  ;
; E3_LOW                        ; 1                        ; Untyped                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                  ;
; L0_PH                         ; 0                        ; Untyped                                  ;
; L1_PH                         ; 0                        ; Untyped                                  ;
; G0_PH                         ; 0                        ; Untyped                                  ;
; G1_PH                         ; 0                        ; Untyped                                  ;
; G2_PH                         ; 0                        ; Untyped                                  ;
; G3_PH                         ; 0                        ; Untyped                                  ;
; E0_PH                         ; 0                        ; Untyped                                  ;
; E1_PH                         ; 0                        ; Untyped                                  ;
; E2_PH                         ; 0                        ; Untyped                                  ;
; E3_PH                         ; 0                        ; Untyped                                  ;
; M_PH                          ; 0                        ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce1|Counter5mseg:Counter ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
; max            ; 25    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce2|my_pll:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------+
; Parameter Name                ; Value                    ; Type                                     ;
+-------------------------------+--------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                  ;
; M_INITIAL                     ; 0                        ; Untyped                                  ;
; M                             ; 0                        ; Untyped                                  ;
; N                             ; 16                       ; Signed Integer                           ;
; M2                            ; 1                        ; Untyped                                  ;
; N2                            ; 1                        ; Untyped                                  ;
; SS                            ; 1                        ; Untyped                                  ;
; C0_HIGH                       ; 0                        ; Untyped                                  ;
; C1_HIGH                       ; 0                        ; Untyped                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                  ;
; C0_LOW                        ; 0                        ; Untyped                                  ;
; C1_LOW                        ; 0                        ; Untyped                                  ;
; C2_LOW                        ; 0                        ; Untyped                                  ;
; C3_LOW                        ; 0                        ; Untyped                                  ;
; C4_LOW                        ; 0                        ; Untyped                                  ;
; C5_LOW                        ; 0                        ; Untyped                                  ;
; C6_LOW                        ; 0                        ; Untyped                                  ;
; C7_LOW                        ; 0                        ; Untyped                                  ;
; C8_LOW                        ; 0                        ; Untyped                                  ;
; C9_LOW                        ; 0                        ; Untyped                                  ;
; C0_INITIAL                    ; 0                        ; Untyped                                  ;
; C1_INITIAL                    ; 0                        ; Untyped                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                  ;
; C0_PH                         ; 0                        ; Untyped                                  ;
; C1_PH                         ; 0                        ; Untyped                                  ;
; C2_PH                         ; 0                        ; Untyped                                  ;
; C3_PH                         ; 0                        ; Untyped                                  ;
; C4_PH                         ; 0                        ; Untyped                                  ;
; C5_PH                         ; 0                        ; Untyped                                  ;
; C6_PH                         ; 0                        ; Untyped                                  ;
; C7_PH                         ; 0                        ; Untyped                                  ;
; C8_PH                         ; 0                        ; Untyped                                  ;
; C9_PH                         ; 0                        ; Untyped                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                  ;
; L0_LOW                        ; 1                        ; Untyped                                  ;
; L1_LOW                        ; 1                        ; Untyped                                  ;
; G0_LOW                        ; 1                        ; Untyped                                  ;
; G1_LOW                        ; 1                        ; Untyped                                  ;
; G2_LOW                        ; 1                        ; Untyped                                  ;
; G3_LOW                        ; 1                        ; Untyped                                  ;
; E0_LOW                        ; 1                        ; Untyped                                  ;
; E1_LOW                        ; 1                        ; Untyped                                  ;
; E2_LOW                        ; 1                        ; Untyped                                  ;
; E3_LOW                        ; 1                        ; Untyped                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                  ;
; L0_PH                         ; 0                        ; Untyped                                  ;
; L1_PH                         ; 0                        ; Untyped                                  ;
; G0_PH                         ; 0                        ; Untyped                                  ;
; G1_PH                         ; 0                        ; Untyped                                  ;
; G2_PH                         ; 0                        ; Untyped                                  ;
; G3_PH                         ; 0                        ; Untyped                                  ;
; E0_PH                         ; 0                        ; Untyped                                  ;
; E1_PH                         ; 0                        ; Untyped                                  ;
; E2_PH                         ; 0                        ; Untyped                                  ;
; E3_PH                         ; 0                        ; Untyped                                  ;
; M_PH                          ; 0                        ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce2|Counter5mseg:Counter ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
; max            ; 25    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce3|my_pll:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------+
; Parameter Name                ; Value                    ; Type                                     ;
+-------------------------------+--------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                  ;
; M_INITIAL                     ; 0                        ; Untyped                                  ;
; M                             ; 0                        ; Untyped                                  ;
; N                             ; 16                       ; Signed Integer                           ;
; M2                            ; 1                        ; Untyped                                  ;
; N2                            ; 1                        ; Untyped                                  ;
; SS                            ; 1                        ; Untyped                                  ;
; C0_HIGH                       ; 0                        ; Untyped                                  ;
; C1_HIGH                       ; 0                        ; Untyped                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                  ;
; C0_LOW                        ; 0                        ; Untyped                                  ;
; C1_LOW                        ; 0                        ; Untyped                                  ;
; C2_LOW                        ; 0                        ; Untyped                                  ;
; C3_LOW                        ; 0                        ; Untyped                                  ;
; C4_LOW                        ; 0                        ; Untyped                                  ;
; C5_LOW                        ; 0                        ; Untyped                                  ;
; C6_LOW                        ; 0                        ; Untyped                                  ;
; C7_LOW                        ; 0                        ; Untyped                                  ;
; C8_LOW                        ; 0                        ; Untyped                                  ;
; C9_LOW                        ; 0                        ; Untyped                                  ;
; C0_INITIAL                    ; 0                        ; Untyped                                  ;
; C1_INITIAL                    ; 0                        ; Untyped                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                  ;
; C0_PH                         ; 0                        ; Untyped                                  ;
; C1_PH                         ; 0                        ; Untyped                                  ;
; C2_PH                         ; 0                        ; Untyped                                  ;
; C3_PH                         ; 0                        ; Untyped                                  ;
; C4_PH                         ; 0                        ; Untyped                                  ;
; C5_PH                         ; 0                        ; Untyped                                  ;
; C6_PH                         ; 0                        ; Untyped                                  ;
; C7_PH                         ; 0                        ; Untyped                                  ;
; C8_PH                         ; 0                        ; Untyped                                  ;
; C9_PH                         ; 0                        ; Untyped                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                  ;
; L0_LOW                        ; 1                        ; Untyped                                  ;
; L1_LOW                        ; 1                        ; Untyped                                  ;
; G0_LOW                        ; 1                        ; Untyped                                  ;
; G1_LOW                        ; 1                        ; Untyped                                  ;
; G2_LOW                        ; 1                        ; Untyped                                  ;
; G3_LOW                        ; 1                        ; Untyped                                  ;
; E0_LOW                        ; 1                        ; Untyped                                  ;
; E1_LOW                        ; 1                        ; Untyped                                  ;
; E2_LOW                        ; 1                        ; Untyped                                  ;
; E3_LOW                        ; 1                        ; Untyped                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                  ;
; L0_PH                         ; 0                        ; Untyped                                  ;
; L1_PH                         ; 0                        ; Untyped                                  ;
; G0_PH                         ; 0                        ; Untyped                                  ;
; G1_PH                         ; 0                        ; Untyped                                  ;
; G2_PH                         ; 0                        ; Untyped                                  ;
; G3_PH                         ; 0                        ; Untyped                                  ;
; E0_PH                         ; 0                        ; Untyped                                  ;
; E1_PH                         ; 0                        ; Untyped                                  ;
; E2_PH                         ; 0                        ; Untyped                                  ;
; E3_PH                         ; 0                        ; Untyped                                  ;
; M_PH                          ; 0                        ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce3|Counter5mseg:Counter ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
; max            ; 25    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce4|my_pll:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------+
; Parameter Name                ; Value                    ; Type                                     ;
+-------------------------------+--------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                  ;
; M_INITIAL                     ; 0                        ; Untyped                                  ;
; M                             ; 0                        ; Untyped                                  ;
; N                             ; 16                       ; Signed Integer                           ;
; M2                            ; 1                        ; Untyped                                  ;
; N2                            ; 1                        ; Untyped                                  ;
; SS                            ; 1                        ; Untyped                                  ;
; C0_HIGH                       ; 0                        ; Untyped                                  ;
; C1_HIGH                       ; 0                        ; Untyped                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                  ;
; C0_LOW                        ; 0                        ; Untyped                                  ;
; C1_LOW                        ; 0                        ; Untyped                                  ;
; C2_LOW                        ; 0                        ; Untyped                                  ;
; C3_LOW                        ; 0                        ; Untyped                                  ;
; C4_LOW                        ; 0                        ; Untyped                                  ;
; C5_LOW                        ; 0                        ; Untyped                                  ;
; C6_LOW                        ; 0                        ; Untyped                                  ;
; C7_LOW                        ; 0                        ; Untyped                                  ;
; C8_LOW                        ; 0                        ; Untyped                                  ;
; C9_LOW                        ; 0                        ; Untyped                                  ;
; C0_INITIAL                    ; 0                        ; Untyped                                  ;
; C1_INITIAL                    ; 0                        ; Untyped                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                  ;
; C0_PH                         ; 0                        ; Untyped                                  ;
; C1_PH                         ; 0                        ; Untyped                                  ;
; C2_PH                         ; 0                        ; Untyped                                  ;
; C3_PH                         ; 0                        ; Untyped                                  ;
; C4_PH                         ; 0                        ; Untyped                                  ;
; C5_PH                         ; 0                        ; Untyped                                  ;
; C6_PH                         ; 0                        ; Untyped                                  ;
; C7_PH                         ; 0                        ; Untyped                                  ;
; C8_PH                         ; 0                        ; Untyped                                  ;
; C9_PH                         ; 0                        ; Untyped                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                  ;
; L0_LOW                        ; 1                        ; Untyped                                  ;
; L1_LOW                        ; 1                        ; Untyped                                  ;
; G0_LOW                        ; 1                        ; Untyped                                  ;
; G1_LOW                        ; 1                        ; Untyped                                  ;
; G2_LOW                        ; 1                        ; Untyped                                  ;
; G3_LOW                        ; 1                        ; Untyped                                  ;
; E0_LOW                        ; 1                        ; Untyped                                  ;
; E1_LOW                        ; 1                        ; Untyped                                  ;
; E2_LOW                        ; 1                        ; Untyped                                  ;
; E3_LOW                        ; 1                        ; Untyped                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                  ;
; L0_PH                         ; 0                        ; Untyped                                  ;
; L1_PH                         ; 0                        ; Untyped                                  ;
; G0_PH                         ; 0                        ; Untyped                                  ;
; G1_PH                         ; 0                        ; Untyped                                  ;
; G2_PH                         ; 0                        ; Untyped                                  ;
; G3_PH                         ; 0                        ; Untyped                                  ;
; E0_PH                         ; 0                        ; Untyped                                  ;
; E1_PH                         ; 0                        ; Untyped                                  ;
; E2_PH                         ; 0                        ; Untyped                                  ;
; E3_PH                         ; 0                        ; Untyped                                  ;
; M_PH                          ; 0                        ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce4|Counter5mseg:Counter ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
; max            ; 25    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce5|my_pll:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------+
; Parameter Name                ; Value                    ; Type                                     ;
+-------------------------------+--------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                  ;
; M_INITIAL                     ; 0                        ; Untyped                                  ;
; M                             ; 0                        ; Untyped                                  ;
; N                             ; 16                       ; Signed Integer                           ;
; M2                            ; 1                        ; Untyped                                  ;
; N2                            ; 1                        ; Untyped                                  ;
; SS                            ; 1                        ; Untyped                                  ;
; C0_HIGH                       ; 0                        ; Untyped                                  ;
; C1_HIGH                       ; 0                        ; Untyped                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                  ;
; C0_LOW                        ; 0                        ; Untyped                                  ;
; C1_LOW                        ; 0                        ; Untyped                                  ;
; C2_LOW                        ; 0                        ; Untyped                                  ;
; C3_LOW                        ; 0                        ; Untyped                                  ;
; C4_LOW                        ; 0                        ; Untyped                                  ;
; C5_LOW                        ; 0                        ; Untyped                                  ;
; C6_LOW                        ; 0                        ; Untyped                                  ;
; C7_LOW                        ; 0                        ; Untyped                                  ;
; C8_LOW                        ; 0                        ; Untyped                                  ;
; C9_LOW                        ; 0                        ; Untyped                                  ;
; C0_INITIAL                    ; 0                        ; Untyped                                  ;
; C1_INITIAL                    ; 0                        ; Untyped                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                  ;
; C0_PH                         ; 0                        ; Untyped                                  ;
; C1_PH                         ; 0                        ; Untyped                                  ;
; C2_PH                         ; 0                        ; Untyped                                  ;
; C3_PH                         ; 0                        ; Untyped                                  ;
; C4_PH                         ; 0                        ; Untyped                                  ;
; C5_PH                         ; 0                        ; Untyped                                  ;
; C6_PH                         ; 0                        ; Untyped                                  ;
; C7_PH                         ; 0                        ; Untyped                                  ;
; C8_PH                         ; 0                        ; Untyped                                  ;
; C9_PH                         ; 0                        ; Untyped                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                  ;
; L0_LOW                        ; 1                        ; Untyped                                  ;
; L1_LOW                        ; 1                        ; Untyped                                  ;
; G0_LOW                        ; 1                        ; Untyped                                  ;
; G1_LOW                        ; 1                        ; Untyped                                  ;
; G2_LOW                        ; 1                        ; Untyped                                  ;
; G3_LOW                        ; 1                        ; Untyped                                  ;
; E0_LOW                        ; 1                        ; Untyped                                  ;
; E1_LOW                        ; 1                        ; Untyped                                  ;
; E2_LOW                        ; 1                        ; Untyped                                  ;
; E3_LOW                        ; 1                        ; Untyped                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                  ;
; L0_PH                         ; 0                        ; Untyped                                  ;
; L1_PH                         ; 0                        ; Untyped                                  ;
; G0_PH                         ; 0                        ; Untyped                                  ;
; G1_PH                         ; 0                        ; Untyped                                  ;
; G2_PH                         ; 0                        ; Untyped                                  ;
; G3_PH                         ; 0                        ; Untyped                                  ;
; E0_PH                         ; 0                        ; Untyped                                  ;
; E1_PH                         ; 0                        ; Untyped                                  ;
; E2_PH                         ; 0                        ; Untyped                                  ;
; E3_PH                         ; 0                        ; Untyped                                  ;
; M_PH                          ; 0                        ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce5|Counter5mseg:Counter ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce6 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
; max            ; 25    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce6|my_pll:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------+
; Parameter Name                ; Value                    ; Type                                     ;
+-------------------------------+--------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                  ;
; M_INITIAL                     ; 0                        ; Untyped                                  ;
; M                             ; 0                        ; Untyped                                  ;
; N                             ; 16                       ; Signed Integer                           ;
; M2                            ; 1                        ; Untyped                                  ;
; N2                            ; 1                        ; Untyped                                  ;
; SS                            ; 1                        ; Untyped                                  ;
; C0_HIGH                       ; 0                        ; Untyped                                  ;
; C1_HIGH                       ; 0                        ; Untyped                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                  ;
; C0_LOW                        ; 0                        ; Untyped                                  ;
; C1_LOW                        ; 0                        ; Untyped                                  ;
; C2_LOW                        ; 0                        ; Untyped                                  ;
; C3_LOW                        ; 0                        ; Untyped                                  ;
; C4_LOW                        ; 0                        ; Untyped                                  ;
; C5_LOW                        ; 0                        ; Untyped                                  ;
; C6_LOW                        ; 0                        ; Untyped                                  ;
; C7_LOW                        ; 0                        ; Untyped                                  ;
; C8_LOW                        ; 0                        ; Untyped                                  ;
; C9_LOW                        ; 0                        ; Untyped                                  ;
; C0_INITIAL                    ; 0                        ; Untyped                                  ;
; C1_INITIAL                    ; 0                        ; Untyped                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                  ;
; C0_PH                         ; 0                        ; Untyped                                  ;
; C1_PH                         ; 0                        ; Untyped                                  ;
; C2_PH                         ; 0                        ; Untyped                                  ;
; C3_PH                         ; 0                        ; Untyped                                  ;
; C4_PH                         ; 0                        ; Untyped                                  ;
; C5_PH                         ; 0                        ; Untyped                                  ;
; C6_PH                         ; 0                        ; Untyped                                  ;
; C7_PH                         ; 0                        ; Untyped                                  ;
; C8_PH                         ; 0                        ; Untyped                                  ;
; C9_PH                         ; 0                        ; Untyped                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                  ;
; L0_LOW                        ; 1                        ; Untyped                                  ;
; L1_LOW                        ; 1                        ; Untyped                                  ;
; G0_LOW                        ; 1                        ; Untyped                                  ;
; G1_LOW                        ; 1                        ; Untyped                                  ;
; G2_LOW                        ; 1                        ; Untyped                                  ;
; G3_LOW                        ; 1                        ; Untyped                                  ;
; E0_LOW                        ; 1                        ; Untyped                                  ;
; E1_LOW                        ; 1                        ; Untyped                                  ;
; E2_LOW                        ; 1                        ; Untyped                                  ;
; E3_LOW                        ; 1                        ; Untyped                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                  ;
; L0_PH                         ; 0                        ; Untyped                                  ;
; L1_PH                         ; 0                        ; Untyped                                  ;
; G0_PH                         ; 0                        ; Untyped                                  ;
; G1_PH                         ; 0                        ; Untyped                                  ;
; G2_PH                         ; 0                        ; Untyped                                  ;
; G3_PH                         ; 0                        ; Untyped                                  ;
; E0_PH                         ; 0                        ; Untyped                                  ;
; E1_PH                         ; 0                        ; Untyped                                  ;
; E2_PH                         ; 0                        ; Untyped                                  ;
; E3_PH                         ; 0                        ; Untyped                                  ;
; M_PH                          ; 0                        ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce6|Counter5mseg:Counter ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce7 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
; max            ; 25    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce7|my_pll:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------+
; Parameter Name                ; Value                    ; Type                                     ;
+-------------------------------+--------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                  ;
; M_INITIAL                     ; 0                        ; Untyped                                  ;
; M                             ; 0                        ; Untyped                                  ;
; N                             ; 16                       ; Signed Integer                           ;
; M2                            ; 1                        ; Untyped                                  ;
; N2                            ; 1                        ; Untyped                                  ;
; SS                            ; 1                        ; Untyped                                  ;
; C0_HIGH                       ; 0                        ; Untyped                                  ;
; C1_HIGH                       ; 0                        ; Untyped                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                  ;
; C0_LOW                        ; 0                        ; Untyped                                  ;
; C1_LOW                        ; 0                        ; Untyped                                  ;
; C2_LOW                        ; 0                        ; Untyped                                  ;
; C3_LOW                        ; 0                        ; Untyped                                  ;
; C4_LOW                        ; 0                        ; Untyped                                  ;
; C5_LOW                        ; 0                        ; Untyped                                  ;
; C6_LOW                        ; 0                        ; Untyped                                  ;
; C7_LOW                        ; 0                        ; Untyped                                  ;
; C8_LOW                        ; 0                        ; Untyped                                  ;
; C9_LOW                        ; 0                        ; Untyped                                  ;
; C0_INITIAL                    ; 0                        ; Untyped                                  ;
; C1_INITIAL                    ; 0                        ; Untyped                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                  ;
; C0_PH                         ; 0                        ; Untyped                                  ;
; C1_PH                         ; 0                        ; Untyped                                  ;
; C2_PH                         ; 0                        ; Untyped                                  ;
; C3_PH                         ; 0                        ; Untyped                                  ;
; C4_PH                         ; 0                        ; Untyped                                  ;
; C5_PH                         ; 0                        ; Untyped                                  ;
; C6_PH                         ; 0                        ; Untyped                                  ;
; C7_PH                         ; 0                        ; Untyped                                  ;
; C8_PH                         ; 0                        ; Untyped                                  ;
; C9_PH                         ; 0                        ; Untyped                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                  ;
; L0_LOW                        ; 1                        ; Untyped                                  ;
; L1_LOW                        ; 1                        ; Untyped                                  ;
; G0_LOW                        ; 1                        ; Untyped                                  ;
; G1_LOW                        ; 1                        ; Untyped                                  ;
; G2_LOW                        ; 1                        ; Untyped                                  ;
; G3_LOW                        ; 1                        ; Untyped                                  ;
; E0_LOW                        ; 1                        ; Untyped                                  ;
; E1_LOW                        ; 1                        ; Untyped                                  ;
; E2_LOW                        ; 1                        ; Untyped                                  ;
; E3_LOW                        ; 1                        ; Untyped                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                  ;
; L0_PH                         ; 0                        ; Untyped                                  ;
; L1_PH                         ; 0                        ; Untyped                                  ;
; G0_PH                         ; 0                        ; Untyped                                  ;
; G1_PH                         ; 0                        ; Untyped                                  ;
; G2_PH                         ; 0                        ; Untyped                                  ;
; G3_PH                         ; 0                        ; Untyped                                  ;
; E0_PH                         ; 0                        ; Untyped                                  ;
; E1_PH                         ; 0                        ; Untyped                                  ;
; E2_PH                         ; 0                        ; Untyped                                  ;
; E3_PH                         ; 0                        ; Untyped                                  ;
; M_PH                          ; 0                        ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce7|Counter5mseg:Counter ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce8 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 16    ; Signed Integer                          ;
; max            ; 25    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce8|my_pll:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------------------+
; Parameter Name                ; Value                    ; Type                                     ;
+-------------------------------+--------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                  ;
; M_INITIAL                     ; 0                        ; Untyped                                  ;
; M                             ; 0                        ; Untyped                                  ;
; N                             ; 16                       ; Signed Integer                           ;
; M2                            ; 1                        ; Untyped                                  ;
; N2                            ; 1                        ; Untyped                                  ;
; SS                            ; 1                        ; Untyped                                  ;
; C0_HIGH                       ; 0                        ; Untyped                                  ;
; C1_HIGH                       ; 0                        ; Untyped                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                  ;
; C0_LOW                        ; 0                        ; Untyped                                  ;
; C1_LOW                        ; 0                        ; Untyped                                  ;
; C2_LOW                        ; 0                        ; Untyped                                  ;
; C3_LOW                        ; 0                        ; Untyped                                  ;
; C4_LOW                        ; 0                        ; Untyped                                  ;
; C5_LOW                        ; 0                        ; Untyped                                  ;
; C6_LOW                        ; 0                        ; Untyped                                  ;
; C7_LOW                        ; 0                        ; Untyped                                  ;
; C8_LOW                        ; 0                        ; Untyped                                  ;
; C9_LOW                        ; 0                        ; Untyped                                  ;
; C0_INITIAL                    ; 0                        ; Untyped                                  ;
; C1_INITIAL                    ; 0                        ; Untyped                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                  ;
; C0_PH                         ; 0                        ; Untyped                                  ;
; C1_PH                         ; 0                        ; Untyped                                  ;
; C2_PH                         ; 0                        ; Untyped                                  ;
; C3_PH                         ; 0                        ; Untyped                                  ;
; C4_PH                         ; 0                        ; Untyped                                  ;
; C5_PH                         ; 0                        ; Untyped                                  ;
; C6_PH                         ; 0                        ; Untyped                                  ;
; C7_PH                         ; 0                        ; Untyped                                  ;
; C8_PH                         ; 0                        ; Untyped                                  ;
; C9_PH                         ; 0                        ; Untyped                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                  ;
; L0_LOW                        ; 1                        ; Untyped                                  ;
; L1_LOW                        ; 1                        ; Untyped                                  ;
; G0_LOW                        ; 1                        ; Untyped                                  ;
; G1_LOW                        ; 1                        ; Untyped                                  ;
; G2_LOW                        ; 1                        ; Untyped                                  ;
; G3_LOW                        ; 1                        ; Untyped                                  ;
; E0_LOW                        ; 1                        ; Untyped                                  ;
; E1_LOW                        ; 1                        ; Untyped                                  ;
; E2_LOW                        ; 1                        ; Untyped                                  ;
; E3_LOW                        ; 1                        ; Untyped                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                  ;
; L0_PH                         ; 0                        ; Untyped                                  ;
; L1_PH                         ; 0                        ; Untyped                                  ;
; G0_PH                         ; 0                        ; Untyped                                  ;
; G1_PH                         ; 0                        ; Untyped                                  ;
; G2_PH                         ; 0                        ; Untyped                                  ;
; G3_PH                         ; 0                        ; Untyped                                  ;
; E0_PH                         ; 0                        ; Untyped                                  ;
; E1_PH                         ; 0                        ; Untyped                                  ;
; E2_PH                         ; 0                        ; Untyped                                  ;
; E3_PH                         ; 0                        ; Untyped                                  ;
; M_PH                          ; 0                        ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                  ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debouncer:Debounce8|Counter5mseg:Counter ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pacman_Ctrl:Pacmann ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 10    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ghost_Ctrl:Fantasmita ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 10    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; max            ; 10    ; Signed Integer                                ;
; pixel          ; 12    ; Signed Integer                                ;
; pac_q          ; 20    ; Signed Integer                                ;
; addr_pac       ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 20                   ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; ./MIF/pacman_red.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_8vr3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 20                   ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; ./MIF/pacman_red.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_8vr3      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                          ;
+------------------------------------+--------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                       ;
; WIDTH_A                            ; 256                      ; Signed Integer                                                ;
; WIDTHAD_A                          ; 9                        ; Signed Integer                                                ;
; NUMWORDS_A                         ; 480                      ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                       ;
; WIDTH_B                            ; 1                        ; Signed Integer                                                ;
; WIDTHAD_B                          ; 1                        ; Signed Integer                                                ;
; NUMWORDS_B                         ; 0                        ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                        ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                       ;
; INIT_FILE                          ; ../MIF/Lab2_izq_blue.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; Cyclone III              ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_0ds3          ; Untyped                                                       ;
+------------------------------------+--------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 20                   ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; ./MIF/ghost_red.mif  ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_tsr3      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 20                   ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ./MIF/ghost_blue.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_a0s3      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                           ;
+------------------------------------+-----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                        ;
; WIDTH_A                            ; 20                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 5                     ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 20                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                        ;
; WIDTH_B                            ; 1                     ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                        ;
; INIT_FILE                          ; ./MIF/ghost_green.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                                                 ;
; DEVICE_FAMILY                      ; Cyclone III           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_j3s3       ; Untyped                                                        ;
+------------------------------------+-----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; ./MIF/cookie_red.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_rvr3      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                         ;
+------------------------------------+------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                      ;
; WIDTH_A                            ; 16                     ; Signed Integer                                               ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                               ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                      ;
; WIDTH_B                            ; 1                      ; Signed Integer                                               ;
; WIDTHAD_B                          ; 1                      ; Signed Integer                                               ;
; NUMWORDS_B                         ; 0                      ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                      ;
; INIT_FILE                          ; ./MIF/cookie_green.mif ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                               ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_h6s3        ; Untyped                                                      ;
+------------------------------------+------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                           ;
+------------------------------------+------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                        ;
; WIDTH_A                            ; 324                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 200                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                        ;
; WIDTH_B                            ; 1                      ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 1                      ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 0                      ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                        ;
; INIT_FILE                          ; ../MIF/welcome_red.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                 ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_s7s3        ; Untyped                                                        ;
+------------------------------------+------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                        ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                     ;
; WIDTH_A                            ; 324                      ; Signed Integer                                              ;
; WIDTHAD_A                          ; 8                        ; Signed Integer                                              ;
; NUMWORDS_A                         ; 200                      ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                     ;
; WIDTH_B                            ; 1                        ; Signed Integer                                              ;
; WIDTHAD_B                          ; 1                        ; Signed Integer                                              ;
; NUMWORDS_B                         ; 0                        ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                        ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                     ;
; INIT_FILE                          ; ../MIF/welcome_green.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                        ; Signed Integer                                              ;
; DEVICE_FAMILY                      ; Cyclone III              ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ies3          ; Untyped                                                     ;
+------------------------------------+--------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                        ;
; WIDTH_A                            ; 324                     ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 200                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 1                       ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 0                       ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ../MIF/welcome_blue.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                                                 ;
; DEVICE_FAMILY                      ; Cyclone III             ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_9bs3         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 240                  ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 36                   ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ./MIF/game_blue.mif  ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_rtr3      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Collision_Ctrl:Collis_Ctrl ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Collision_Ctrl:Collis_Ctrl2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 10    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_CONVERTER:Seven_Seg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; max            ; 13    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Signed Integer                                                              ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_dvr ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_CONVERTER:Seven_Seg|Division:Div_Cent|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Signed Integer                                                               ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_dvr ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_CONVERTER:Seven_Seg|Division:Div_Dec|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Signed Integer                                                              ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_dvr ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 8                                                      ;
; Entity Instance               ; Debouncer:Debounce1|my_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; Debouncer:Debounce2|my_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; Debouncer:Debounce3|my_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; Debouncer:Debounce4|my_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; Debouncer:Debounce5|my_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; Debouncer:Debounce6|my_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; Debouncer:Debounce7|my_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; Debouncer:Debounce8|my_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 20                                                                                ;
;     -- NUMWORDS_A                         ; 20                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Verde|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 20                                                                                ;
;     -- NUMWORDS_A                         ; 20                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 256                                                                               ;
;     -- NUMWORDS_A                         ; 480                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 20                                                                                ;
;     -- NUMWORDS_A                         ; 20                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 20                                                                                ;
;     -- NUMWORDS_A                         ; 20                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 20                                                                                ;
;     -- NUMWORDS_A                         ; 20                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 324                                                                               ;
;     -- NUMWORDS_A                         ; 200                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 324                                                                               ;
;     -- NUMWORDS_A                         ; 200                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 324                                                                               ;
;     -- NUMWORDS_A                         ; 200                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 240                                                                               ;
;     -- NUMWORDS_A                         ; 36                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Unidad" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                           ;
+--------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Decen" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                          ;
+--------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Centen" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                           ;
+--------+-------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Mills" ;
+--------+-------+----------+-------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                               ;
+--------+-------+----------+-------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                          ;
+--------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|Division:Div_Dec" ;
+--------------+-------+----------+------------------------------------+
; Port         ; Type  ; Severity ; Details                            ;
+--------------+-------+----------+------------------------------------+
; denom[12..4] ; Input ; Info     ; Stuck at GND                       ;
; denom[3]     ; Input ; Info     ; Stuck at VCC                       ;
; denom[2]     ; Input ; Info     ; Stuck at GND                       ;
; denom[1]     ; Input ; Info     ; Stuck at VCC                       ;
; denom[0]     ; Input ; Info     ; Stuck at GND                       ;
+--------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|Division:Div_Cent" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; denom[6..5]  ; Input ; Info     ; Stuck at VCC                        ;
; denom[12..7] ; Input ; Info     ; Stuck at GND                        ;
; denom[4..3]  ; Input ; Info     ; Stuck at GND                        ;
; denom[1..0]  ; Input ; Info     ; Stuck at GND                        ;
; denom[2]     ; Input ; Info     ; Stuck at VCC                        ;
+--------------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg|Division:Div_Mil" ;
+---------------+-------+----------+-----------------------------------+
; Port          ; Type  ; Severity ; Details                           ;
+---------------+-------+----------+-----------------------------------+
; denom[9..5]   ; Input ; Info     ; Stuck at VCC                      ;
; denom[12..10] ; Input ; Info     ; Stuck at GND                      ;
; denom[2..0]   ; Input ; Info     ; Stuck at GND                      ;
; denom[4]      ; Input ; Info     ; Stuck at GND                      ;
; denom[3]      ; Input ; Info     ; Stuck at VCC                      ;
+---------------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "BCD_CONVERTER:Seven_Seg" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; enable      ; Input ; Info     ; Stuck at VCC       ;
; ena_display ; Input ; Info     ; Stuck at VCC       ;
; fin_serie   ; Input ; Info     ; Stuck at GND       ;
+-------------+-------+----------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debouncer:Debounce1|Counter5mseg:Counter"                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; load    ; Input  ; Info     ; Stuck at GND                                                                        ;
; up      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d       ; Input  ; Info     ; Stuck at GND                                                                        ;
; mintick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1.22 SJ Full Version
    Info: Processing started: Wed Jun 02 15:40:37 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PACMAN_GAME -c PACMAN_GAME
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file division.vhd
    Info (12022): Found design unit 1: division-SYN
    Info (12023): Found entity 1: Division
Info (12021): Found 2 design units, including 1 entities, in source file pacman_red.vhd
    Info (12022): Found design unit 1: pacman_red-SYN
    Info (12023): Found entity 1: Pacman_Red
Info (12021): Found 2 design units, including 1 entities, in source file sevensegmentdecoder.vhd
    Info (12022): Found design unit 1: sevenSegmentDecoder-functional
    Info (12023): Found entity 1: sevenSegmentDecoder
Info (12021): Found 2 design units, including 1 entities, in source file bcd_converter.vhd
    Info (12022): Found design unit 1: BCD_CONVERTER-Behaviour
    Info (12023): Found entity 1: BCD_CONVERTER
Info (12021): Found 2 design units, including 1 entities, in source file ghostred.vhd
    Info (12022): Found design unit 1: ghostred-SYN
    Info (12023): Found entity 1: GhostRed
Info (12021): Found 2 design units, including 1 entities, in source file ghostgreen.vhd
    Info (12022): Found design unit 1: ghostgreen-SYN
    Info (12023): Found entity 1: GhostGreen
Info (12021): Found 2 design units, including 1 entities, in source file ghostblue.vhd
    Info (12022): Found design unit 1: ghostblue-SYN
    Info (12023): Found entity 1: GhostBlue
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: VGA_Controller-Behaviour
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 2 design units, including 1 entities, in source file pixel_generator.vhd
    Info (12022): Found design unit 1: Pixel_Generator-Behaviour
    Info (12023): Found entity 1: Pixel_Generator
Info (12021): Found 2 design units, including 1 entities, in source file pacman_ctrl.vhd
    Info (12022): Found design unit 1: Pacman_Ctrl-Behaviour
    Info (12023): Found entity 1: Pacman_Ctrl
Info (12021): Found 2 design units, including 1 entities, in source file pacman.vhd
    Info (12022): Found design unit 1: PACMAN-Behaviour
    Info (12023): Found entity 1: PACMAN
Info (12021): Found 2 design units, including 1 entities, in source file out_control_vga.vhd
    Info (12022): Found design unit 1: Out_Control_VGA-Behaviour
    Info (12023): Found entity 1: Out_Control_VGA
Info (12021): Found 2 design units, including 1 entities, in source file my_pll.vhd
    Info (12022): Found design unit 1: my_pll-SYN
    Info (12023): Found entity 1: my_pll
Info (12021): Found 2 design units, including 1 entities, in source file fsm_ctrl_hsync.vhd
    Info (12022): Found design unit 1: FSM_CTRL_Hsync-Behaviour
    Info (12023): Found entity 1: FSM_CTRL_Hsync
Info (12021): Found 2 design units, including 1 entities, in source file debouncerfsm.vhd
    Info (12022): Found design unit 1: DebouncerFSM-Behaviour
    Info (12023): Found entity 1: DebouncerFSM
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: Debouncer-Behaviour
    Info (12023): Found entity 1: Debouncer
Info (12021): Found 2 design units, including 1 entities, in source file c_right_blue.vhd
    Info (12022): Found design unit 1: c_right_blue-SYN
    Info (12023): Found entity 1: C_Right_Blue
Info (12021): Found 2 design units, including 1 entities, in source file ctrl_vsync.vhd
    Info (12022): Found design unit 1: CTRL_Vsync-Behaviour
    Info (12023): Found entity 1: CTRL_Vsync
Info (12021): Found 2 design units, including 1 entities, in source file ctrl_hsync.vhd
    Info (12022): Found design unit 1: CTRL_Hsync-Behaviour
    Info (12023): Found entity 1: CTRL_Hsync
Info (12021): Found 2 design units, including 1 entities, in source file counter_pixel_y.vhd
    Info (12022): Found design unit 1: Counter_Pixel_Y-Behaviour
    Info (12023): Found entity 1: Counter_Pixel_Y
Info (12021): Found 2 design units, including 1 entities, in source file counter_pixel_x.vhd
    Info (12022): Found design unit 1: Counter_Pixel_X-Behaviour
    Info (12023): Found entity 1: Counter_Pixel_X
Info (12021): Found 2 design units, including 1 entities, in source file counter5mseg.vhd
    Info (12022): Found design unit 1: Counter5mseg-Behaviour
    Info (12023): Found entity 1: Counter5mseg
Info (12021): Found 2 design units, including 1 entities, in source file collision_ctrl.vhd
    Info (12022): Found design unit 1: Collision_Ctrl-Behaviour
    Info (12023): Found entity 1: Collision_Ctrl
Info (12021): Found 2 design units, including 1 entities, in source file cookies_r.vhd
    Info (12022): Found design unit 1: cookies_r-SYN
    Info (12023): Found entity 1: Cookies_R
Info (12021): Found 2 design units, including 1 entities, in source file cookies_gb.vhd
    Info (12022): Found design unit 1: cookies_gb-SYN
    Info (12023): Found entity 1: Cookies_GB
Info (12021): Found 2 design units, including 1 entities, in source file ghost_ctrl.vhd
    Info (12022): Found design unit 1: Ghost_Ctrl-Behaviour
    Info (12023): Found entity 1: Ghost_Ctrl
Info (12021): Found 2 design units, including 1 entities, in source file game_over_mem.vhd
    Info (12022): Found design unit 1: game_over_mem-SYN
    Info (12023): Found entity 1: Game_Over_Mem
Info (12021): Found 2 design units, including 1 entities, in source file welcome_r.vhd
    Info (12022): Found design unit 1: welcome_r-SYN
    Info (12023): Found entity 1: Welcome_R
Info (12021): Found 2 design units, including 1 entities, in source file welcome_g.vhd
    Info (12022): Found design unit 1: welcome_g-SYN
    Info (12023): Found entity 1: Welcome_G
Info (12021): Found 2 design units, including 1 entities, in source file welcome_b.vhd
    Info (12022): Found design unit 1: welcome_b-SYN
    Info (12023): Found entity 1: Welcome_B
Info (12127): Elaborating entity "PACMAN" for the top level hierarchy
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:VGA_Sync"
Info (12128): Elaborating entity "Counter_Pixel_X" for hierarchy "VGA_Controller:VGA_Sync|Counter_Pixel_X:C_PIXELx"
Warning (10540): VHDL Signal Declaration warning at Counter_Pixel_X.vhd(37): used explicit default value for signal "Ena" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Counter_Pixel_X.vhd(43): used explicit default value for signal "Load" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Counter_Pixel_X.vhd(44): used explicit default value for signal "Up" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Counter_Pixel_X.vhd(45): used explicit default value for signal "D" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at Counter_Pixel_X.vhd(46): object "MinTick" assigned a value but never read
Info (12128): Elaborating entity "CTRL_Hsync" for hierarchy "VGA_Controller:VGA_Sync|CTRL_Hsync:Control_X"
Info (12128): Elaborating entity "Counter_Pixel_Y" for hierarchy "VGA_Controller:VGA_Sync|Counter_Pixel_Y:C_PIXELy"
Warning (10540): VHDL Signal Declaration warning at Counter_Pixel_Y.vhd(43): used explicit default value for signal "Load" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Counter_Pixel_Y.vhd(44): used explicit default value for signal "Up" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Counter_Pixel_Y.vhd(45): used explicit default value for signal "D" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at Counter_Pixel_Y.vhd(46): object "MinTick" assigned a value but never read
Info (12128): Elaborating entity "CTRL_Vsync" for hierarchy "VGA_Controller:VGA_Sync|CTRL_Vsync:Control_Y"
Info (12128): Elaborating entity "Out_Control_VGA" for hierarchy "VGA_Controller:VGA_Sync|Out_Control_VGA:Out_VGA"
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:Debounce1"
Warning (10036): Verilog HDL or VHDL warning at Debouncer.vhd(38): object "MinTick_S" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Debouncer.vhd(41): object "CurrentCount" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at Debouncer.vhd(42): used explicit default value for signal "FixedData" because signal was never assigned a value
Info (12128): Elaborating entity "my_pll" for hierarchy "Debouncer:Debounce1|my_pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "Debouncer:Debounce1|my_pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Debouncer:Debounce1|my_pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "Debouncer:Debounce1|my_pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v
    Info (12023): Found entity 1: my_pll_altpll
Info (12128): Elaborating entity "my_pll_altpll" for hierarchy "Debouncer:Debounce1|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated"
Info (12128): Elaborating entity "DebouncerFSM" for hierarchy "Debouncer:Debounce1|DebouncerFSM:FSM"
Info (12128): Elaborating entity "Counter5mseg" for hierarchy "Debouncer:Debounce1|Counter5mseg:Counter"
Info (12128): Elaborating entity "Pacman_Ctrl" for hierarchy "Pacman_Ctrl:Pacmann"
Info (12128): Elaborating entity "Ghost_Ctrl" for hierarchy "Ghost_Ctrl:Fantasmita"
Info (12128): Elaborating entity "Pixel_Generator" for hierarchy "Pixel_Generator:Pixel_Gen"
Info (12128): Elaborating entity "Pacman_Red" for hierarchy "Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./MIF/pacman_red.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "20"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vr3.tdf
    Info (12023): Found entity 1: altsyncram_8vr3
Info (12128): Elaborating entity "altsyncram_8vr3" for hierarchy "Pixel_Generator:Pixel_Gen|Pacman_Red:Pacman_Rojo|altsyncram:altsyncram_component|altsyncram_8vr3:auto_generated"
Info (12128): Elaborating entity "C_Right_Blue" for hierarchy "Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../MIF/Lab2_izq_blue.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "480"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "256"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ds3.tdf
    Info (12023): Found entity 1: altsyncram_0ds3
Info (12128): Elaborating entity "altsyncram_0ds3" for hierarchy "Pixel_Generator:Pixel_Gen|C_Right_Blue:Laberinto|altsyncram:altsyncram_component|altsyncram_0ds3:auto_generated"
Info (12128): Elaborating entity "GhostRed" for hierarchy "Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./MIF/ghost_red.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "20"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tsr3.tdf
    Info (12023): Found entity 1: altsyncram_tsr3
Info (12128): Elaborating entity "altsyncram_tsr3" for hierarchy "Pixel_Generator:Pixel_Gen|GhostRed:FantasmaR|altsyncram:altsyncram_component|altsyncram_tsr3:auto_generated"
Info (12128): Elaborating entity "GhostBlue" for hierarchy "Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./MIF/ghost_blue.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "20"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a0s3.tdf
    Info (12023): Found entity 1: altsyncram_a0s3
Info (12128): Elaborating entity "altsyncram_a0s3" for hierarchy "Pixel_Generator:Pixel_Gen|GhostBlue:FantasmaB|altsyncram:altsyncram_component|altsyncram_a0s3:auto_generated"
Info (12128): Elaborating entity "GhostGreen" for hierarchy "Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./MIF/ghost_green.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "20"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j3s3.tdf
    Info (12023): Found entity 1: altsyncram_j3s3
Info (12128): Elaborating entity "altsyncram_j3s3" for hierarchy "Pixel_Generator:Pixel_Gen|GhostGreen:FantasmaG|altsyncram:altsyncram_component|altsyncram_j3s3:auto_generated"
Info (12128): Elaborating entity "Cookies_R" for hierarchy "Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./MIF/cookie_red.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rvr3.tdf
    Info (12023): Found entity 1: altsyncram_rvr3
Info (12128): Elaborating entity "altsyncram_rvr3" for hierarchy "Pixel_Generator:Pixel_Gen|Cookies_R:GalletaR|altsyncram:altsyncram_component|altsyncram_rvr3:auto_generated"
Info (12128): Elaborating entity "Cookies_GB" for hierarchy "Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./MIF/cookie_green.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h6s3.tdf
    Info (12023): Found entity 1: altsyncram_h6s3
Info (12128): Elaborating entity "altsyncram_h6s3" for hierarchy "Pixel_Generator:Pixel_Gen|Cookies_GB:GalletaG|altsyncram:altsyncram_component|altsyncram_h6s3:auto_generated"
Info (12128): Elaborating entity "Welcome_R" for hierarchy "Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../MIF/welcome_red.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "200"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "324"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7s3.tdf
    Info (12023): Found entity 1: altsyncram_s7s3
Info (12128): Elaborating entity "altsyncram_s7s3" for hierarchy "Pixel_Generator:Pixel_Gen|Welcome_R:Welcome_Red|altsyncram:altsyncram_component|altsyncram_s7s3:auto_generated"
Info (12128): Elaborating entity "Welcome_G" for hierarchy "Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../MIF/welcome_green.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "200"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "324"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ies3.tdf
    Info (12023): Found entity 1: altsyncram_ies3
Info (12128): Elaborating entity "altsyncram_ies3" for hierarchy "Pixel_Generator:Pixel_Gen|Welcome_G:Welcome_GR|altsyncram:altsyncram_component|altsyncram_ies3:auto_generated"
Info (12128): Elaborating entity "Welcome_B" for hierarchy "Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../MIF/welcome_blue.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "200"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "324"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9bs3.tdf
    Info (12023): Found entity 1: altsyncram_9bs3
Info (12128): Elaborating entity "altsyncram_9bs3" for hierarchy "Pixel_Generator:Pixel_Gen|Welcome_B:Welcome_Blue|altsyncram:altsyncram_component|altsyncram_9bs3:auto_generated"
Info (12128): Elaborating entity "Game_Over_Mem" for hierarchy "Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./MIF/game_blue.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "36"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "240"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rtr3.tdf
    Info (12023): Found entity 1: altsyncram_rtr3
Info (12128): Elaborating entity "altsyncram_rtr3" for hierarchy "Pixel_Generator:Pixel_Gen|Game_Over_Mem:EGMem|altsyncram:altsyncram_component|altsyncram_rtr3:auto_generated"
Info (12128): Elaborating entity "Collision_Ctrl" for hierarchy "Collision_Ctrl:Collis_Ctrl"
Info (12128): Elaborating entity "BCD_CONVERTER" for hierarchy "BCD_CONVERTER:Seven_Seg"
Warning (10540): VHDL Signal Declaration warning at BCD_CONVERTER.vhd(48): used explicit default value for signal "enable7Seg_S" because signal was never assigned a value
Info (12128): Elaborating entity "Division" for hierarchy "BCD_CONVERTER:Seven_Seg|Division:Div_Mil"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "13"
    Info (12134): Parameter "lpm_widthn" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dvr.tdf
    Info (12023): Found entity 1: lpm_divide_dvr
Info (12128): Elaborating entity "lpm_divide_dvr" for hierarchy "BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_k8i.tdf
    Info (12023): Found entity 1: sign_div_unsign_k8i
Info (12128): Elaborating entity "sign_div_unsign_k8i" for hierarchy "BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6qf.tdf
    Info (12023): Found entity 1: alt_u_div_6qf
Info (12128): Elaborating entity "alt_u_div_6qf" for hierarchy "BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12128): Elaborating entity "add_sub_unc" for hierarchy "BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|add_sub_unc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12128): Elaborating entity "add_sub_vnc" for hierarchy "BCD_CONVERTER:Seven_Seg|Division:Div_Mil|lpm_divide:LPM_DIVIDE_component|lpm_divide_dvr:auto_generated|sign_div_unsign_k8i:divider|alt_u_div_6qf:divider|add_sub_vnc:add_sub_1"
Info (12128): Elaborating entity "sevenSegmentDecoder" for hierarchy "BCD_CONVERTER:Seven_Seg|sevenSegmentDecoder:Seg_Mills"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 8 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6188 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 4527 logic cells
    Info (21064): Implemented 1600 RAM segments
    Info (21065): Implemented 8 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Wed Jun 02 15:41:57 2021
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:01:20


