

================================================================
== Vivado HLS Report for 'deconv1'
================================================================
* Date:           Mon Nov  5 21:03:57 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.71|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  48225|  48225|  48225|  48225|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  48224|  48224|      1507|          -|          -|    32|    no    |
        | + Loop 1.1          |     24|     24|         6|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |      4|      4|         1|          -|          -|     4|    no    |
        | + Loop 1.2          |    910|    910|        91|          -|          -|    10|    no    |
        |  ++ Loop 1.2.1      |     88|     88|        22|          -|          -|     4|    no    |
        |   +++ Loop 1.2.1.1  |     20|     20|         5|          -|          -|     4|    no    |
        | + Loop 1.3          |    568|    568|       142|          -|          -|     4|    no    |
        |  ++ Loop 1.3.1      |    140|    140|        35|          -|          -|     4|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    371|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     372|    224|
|Memory           |        0|      -|      36|      5|
|Multiplexer      |        -|      -|       -|    325|
|Register         |        -|      -|     250|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     658|    925|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |deconv_sdiv_30ns_bkb_U0  |deconv_sdiv_30ns_bkb  |        0|      0|  372|  224|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  372|  224|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |deconv_mul_mul_18cud_U1  |deconv_mul_mul_18cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +----------+----------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |     Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------+---------+----+----+------+-----+------+-------------+
    |temp_V_U  |deconv1_temp_V  |        0|  36|   5|    16|   18|     1|          288|
    +----------+----------------+---------+----+----+------+-----+------+-------------+
    |Total     |                |        0|  36|   5|    16|   18|     1|          288|
    +----------+----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_287_p2               |     +    |      0|  0|  12|           3|           1|
    |ic_V_fu_337_p2              |     +    |      0|  0|  13|           4|           1|
    |j_V_fu_311_p2               |     +    |      0|  0|  12|           3|           1|
    |kh_V_fu_362_p2              |     +    |      0|  0|  12|           3|           1|
    |kw_V_fu_386_p2              |     +    |      0|  0|  12|           3|           1|
    |oc_V_fu_266_p2              |     +    |      0|  0|  15|           6|           1|
    |oh_V_fu_486_p2              |     +    |      0|  0|  12|           3|           1|
    |ow_V_fu_510_p2              |     +    |      0|  0|  12|           3|           1|
    |tmp_42_fu_474_p2            |     +    |      0|  0|  25|          18|          18|
    |tmp_51_fu_321_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_54_fu_520_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_55_fu_538_p2            |     +    |      0|  0|  18|          11|          11|
    |tmp_56_fu_396_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_58_fu_418_p2            |     +    |      0|  0|  39|          32|          32|
    |tmp_59_fu_447_p2            |     +    |      0|  0|  14|          14|          14|
    |tmp_60_fu_453_p2            |     +    |      0|  0|  14|          14|          14|
    |op_V_read_assign_fu_543_p2  |     -    |      0|  0|  25|          18|          18|
    |exitcond_fu_260_p2          |   icmp   |      0|  0|  11|           6|           7|
    |tmp_32_fu_331_p2            |   icmp   |      0|  0|   9|           4|           4|
    |tmp_33_fu_305_p2            |   icmp   |      0|  0|   9|           3|           4|
    |tmp_36_fu_480_p2            |   icmp   |      0|  0|   9|           3|           4|
    |tmp_37_fu_356_p2            |   icmp   |      0|  0|   9|           3|           4|
    |tmp_38_fu_504_p2            |   icmp   |      0|  0|   9|           3|           4|
    |tmp_39_fu_380_p2            |   icmp   |      0|  0|   9|           3|           4|
    |tmp_s_fu_281_p2             |   icmp   |      0|  0|   9|           3|           4|
    |out_V_d0                    |  select  |      0|  0|  17|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 371|         182|         169|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  217|         50|    1|         50|
    |oh_V_2_reg_216   |    9|          2|    3|          6|
    |ow_V_2_reg_227   |    9|          2|    3|          6|
    |p_1_reg_238      |    9|          2|    3|          6|
    |p_2_reg_249      |    9|          2|    3|          6|
    |p_7_reg_182      |    9|          2|    3|          6|
    |p_8_reg_204      |    9|          2|    4|          8|
    |p_9_reg_193      |    9|          2|    3|          6|
    |p_s_reg_170      |    9|          2|    6|         12|
    |temp_V_address0  |   21|          4|    4|         16|
    |temp_V_d0        |   15|          3|   18|         54|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  325|         73|   51|        176|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |agg_result_V_i_reg_723  |  18|   0|   18|          0|
    |ap_CS_fsm               |  49|   0|   49|          0|
    |bias_V_load_reg_623     |  18|   0|   18|          0|
    |i_V_reg_631             |   3|   0|    3|          0|
    |ic_V_reg_652            |   4|   0|    4|          0|
    |kernel_V_load_reg_718   |  18|   0|   18|          0|
    |kh_V_reg_685            |   3|   0|    3|          0|
    |kw_V_reg_698            |   3|   0|    3|          0|
    |mean_V_addr_reg_662     |   5|   0|    5|          0|
    |oc_V_reg_601            |   6|   0|    6|          0|
    |oh_V_2_reg_216          |   3|   0|    3|          0|
    |oh_V_reg_731            |   3|   0|    3|          0|
    |ow_V_2_reg_227          |   3|   0|    3|          0|
    |ow_V_reg_744            |   3|   0|    3|          0|
    |p_1_reg_238             |   3|   0|    3|          0|
    |p_2_reg_249             |   3|   0|    3|          0|
    |p_7_reg_182             |   3|   0|    3|          0|
    |p_8_reg_204             |   4|   0|    4|          0|
    |p_9_reg_193             |   3|   0|    3|          0|
    |p_s_reg_170             |   6|   0|    6|          0|
    |std_V_addr_reg_667      |   5|   0|    5|          0|
    |temp_V_addr_4_reg_708   |   4|   0|    4|          0|
    |tmp_34_cast_reg_672     |   4|   0|   14|         10|
    |tmp_55_reg_749          |  11|   0|   11|          0|
    |tmp_60_reg_703          |  14|   0|   14|          0|
    |tmp_72_cast_reg_636     |   3|   0|    6|          3|
    |tmp_75_cast_reg_736     |   3|   0|    6|          3|
    |tmp_77_cast_reg_690     |   3|   0|    6|          3|
    |tmp_cast_reg_618        |   6|   0|   11|          5|
    |tmp_i_cast_reg_677      |  30|   0|   30|          0|
    |tmp_reg_606             |   6|   0|   32|         26|
    +------------------------+----+----+-----+-----------+
    |Total                   | 250|   0|  300|         50|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    deconv1   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    deconv1   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    deconv1   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    deconv1   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    deconv1   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    deconv1   | return value |
|in_V_address0      | out |    4|  ap_memory |     in_V     |     array    |
|in_V_ce0           | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0            |  in |   18|  ap_memory |     in_V     |     array    |
|out_V_address0     | out |    9|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   17|  ap_memory |     out_V    |     array    |
|kernel_V_address0  | out |   13|  ap_memory |   kernel_V   |     array    |
|kernel_V_ce0       | out |    1|  ap_memory |   kernel_V   |     array    |
|kernel_V_q0        |  in |   18|  ap_memory |   kernel_V   |     array    |
|bias_V_address0    | out |    5|  ap_memory |    bias_V    |     array    |
|bias_V_ce0         | out |    1|  ap_memory |    bias_V    |     array    |
|bias_V_q0          |  in |   18|  ap_memory |    bias_V    |     array    |
|mean_V_address0    | out |    5|  ap_memory |    mean_V    |     array    |
|mean_V_ce0         | out |    1|  ap_memory |    mean_V    |     array    |
|mean_V_q0          |  in |   18|  ap_memory |    mean_V    |     array    |
|std_V_address0     | out |    5|  ap_memory |     std_V    |     array    |
|std_V_ce0          | out |    1|  ap_memory |     std_V    |     array    |
|std_V_q0           |  in |   18|  ap_memory |     std_V    |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

