{"vcs1":{"timestamp_begin":1754375615.372351272, "rt":13.64, "ut":13.72, "st":0.49}}
{"vcselab":{"timestamp_begin":1754375629.081709144, "rt":0.14, "ut":0.11, "st":0.02}}
{"link":{"timestamp_begin":1754375629.278287754, "rt":0.90, "ut":0.67, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754375614.699232127}
{"VCS_COMP_START_TIME": 1754375614.699232127}
{"VCS_COMP_END_TIME": 1754375630.305612148}
{"VCS_USER_OPTIONS": "-full64 -l bus_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top bus_tb -o bus_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user17/qylim/repo/own/work/w3.1/uvm_labs/lab6/design/bus.f -timescale=1ns/1ps"}
{"vcs1": {"peak_mem": 535648}}
{"vcselab": {"peak_mem": 162428}}
