
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.219549                       # Number of seconds simulated
sim_ticks                               1219548779500                       # Number of ticks simulated
final_tick                               1219548779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 653339                       # Simulator instruction rate (inst/s)
host_op_rate                                   952488                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1593558676                       # Simulator tick rate (ticks/s)
host_mem_usage                                 833984                       # Number of bytes of host memory used
host_seconds                                   765.30                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           65344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       175306816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          175372160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        65344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     92145664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        92145664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2739169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2740190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1439776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1439776                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              53580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          143747277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143800857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         53580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        75557178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75557178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        75557178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             53580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         143747277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            219358035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2740190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1439776                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2740190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1439776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              175278656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   93504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                92142976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               175372160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             92145664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1461                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1283492                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            171749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            172167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            169258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            168946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            168658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            170543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            169563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            167531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            167865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           171474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           171792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           174081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           173570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           173842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           174562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            89884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91710                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1218423705500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2740190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1439776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2703381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  87272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  87620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  87900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  88318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  88379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  88102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  88081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  88177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  88222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  88353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  88069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  88262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       846646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.860031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.121428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.501777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       405675     47.92%     47.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       134463     15.88%     63.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38380      4.53%     68.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30581      3.61%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        76161      9.00%     80.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9860      1.16%     82.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11383      1.34%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9316      1.10%     84.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130827     15.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       846646                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.983193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.864491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.077149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         88008     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           38      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88056                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.350209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.333272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            72441     82.27%     82.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              821      0.93%     83.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14392     16.34%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              385      0.44%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88056                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  25446755500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             76797924250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                13693645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9291.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28041.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       143.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2164032                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1167785                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     291491.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3164721840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1726782750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             10639293600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4656748320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          79654735680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         328188785715                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         443842107000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           871873174905                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            714.916766                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 736004171250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   40723280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  442817573750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3235921920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1765632000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             10722792600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4672728000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          79654735680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         331022935440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         441356010750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           872430756390                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            715.373970                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 731837772250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   40723280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  446983972750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2439097559                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2439097559                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           3947234                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2016.564742                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           300872511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3949282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.184104                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21732962500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2016.564742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1545                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1223236454                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1223236454                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    225768570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       225768570                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     75103941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       75103941                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     300872511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        300872511                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    300872511                       # number of overall hits
system.cpu.dcache.overall_hits::total       300872511                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2281126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2281126                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1602620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1602620                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      3883746                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3883746                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3949282                       # number of overall misses
system.cpu.dcache.overall_misses::total       3949282                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 117349368000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 117349368000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 112794754000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 112794754000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 230144122000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 230144122000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 230144122000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 230144122000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706561                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010003                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.020893                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020893                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012744                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012744                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012956                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012956                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51443.615127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51443.615127                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70381.471590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70381.471590                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59258.283626                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59258.283626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58274.927443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58274.927443                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1194050                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20136                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.299265                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1948268                       # number of writebacks
system.cpu.dcache.writebacks::total           1948268                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2281126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2281126                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1602620                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1602620                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3883746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3883746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3949282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3949282                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 115068242000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 115068242000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 111192134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 111192134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5604860409                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5604860409                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 226260376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 226260376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 231865236409                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 231865236409                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.020893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012744                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012744                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012956                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50443.615127                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50443.615127                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69381.471590                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69381.471590                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85523.382706                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85523.382706                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58258.283626                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58258.283626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58710.731826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58710.731826                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               705                       # number of replacements
system.cpu.icache.tags.tagsinuse           389.083013                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1168                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          588884.963185                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   389.083013                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.759928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.759928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687819973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687819973                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817637                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817637                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817637                       # number of overall hits
system.cpu.icache.overall_hits::total       687817637                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1168                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1168                       # number of overall misses
system.cpu.icache.overall_misses::total          1168                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     81725500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81725500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     81725500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81725500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     81725500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81725500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69970.462329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69970.462329                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69970.462329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69970.462329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69970.462329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69970.462329                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          705                       # number of writebacks
system.cpu.icache.writebacks::total               705                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1168                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1168                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     80557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     80557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     80557500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80557500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68970.462329                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68970.462329                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68970.462329                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68970.462329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68970.462329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68970.462329                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2744174                       # number of replacements
system.l2.tags.tagsinuse                 15383.148842                       # Cycle average of tags in use
system.l2.tags.total_refs                     3423799                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2760382                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.240335                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               45364336500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7404.974347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.023359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7970.151136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.451964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.486459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.938913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16181                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12261390                       # Number of tag accesses
system.l2.tags.data_accesses                 12261390                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1948268                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1948268                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          705                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              705                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             267971                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                267971                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                147                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         942142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            942142                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   147                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1210113                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1210260                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  147                       # number of overall hits
system.l2.overall_hits::cpu.data              1210113                       # number of overall hits
system.l2.overall_hits::total                 1210260                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          1334649                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1334649                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1021                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1021                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1404520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1404520                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1021                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2739169                       # number of demand (read+write) misses
system.l2.demand_misses::total                2740190                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1021                       # number of overall misses
system.l2.overall_misses::cpu.data            2739169                       # number of overall misses
system.l2.overall_misses::total               2740190                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 105974462500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  105974462500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     77258500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77258500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 107260281500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 107260281500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      77258500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  213234744000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     213312002500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     77258500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 213234744000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    213312002500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1948268                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1948268                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          705                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          705                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1602620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1602620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2346662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2346662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3949282                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3950450                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3949282                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3950450                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.832792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.832792                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.874144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.874144                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.598518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.598518                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.874144                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.693587                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.693640                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.874144                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.693587                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.693640                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79402.496462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79402.496462                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75669.441724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75669.441724                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 76367.927477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76367.927477                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75669.441724                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77846.508923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77845.697744                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75669.441724                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77846.508923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77845.697744                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1439776                       # number of writebacks
system.l2.writebacks::total                   1439776                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       111416                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        111416                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1334649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1334649                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1021                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1021                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1404520                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1404520                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2739169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2740190                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2739169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2740190                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  92627972500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  92627972500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     67048500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67048500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  93215081500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  93215081500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     67048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 185843054000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 185910102500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     67048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 185843054000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 185910102500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.832792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.832792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.874144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.874144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.598518                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.598518                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.874144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.693587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.693640                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.874144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.693587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.693640                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69402.496462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69402.496462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65669.441724                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65669.441724                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 66367.927477                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66367.927477                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65669.441724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67846.508923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67845.697744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65669.441724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67846.508923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67845.697744                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1405541                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1439776                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1283492                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1334649                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1334649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1405541                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8203648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8203648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8203648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    267517824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    267517824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               267517824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5463458                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5463458    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5463458                       # Request fanout histogram
system.membus.reqLayer2.occupancy         11253389000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14541980250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7898389                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3947939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         132322                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       132322                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2347830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3388044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          705                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3303363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1602620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1602620                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1168                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2346662                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11845797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11848838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       119872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    377443200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              377563072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2744174                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6694624                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.139194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6562301     98.02%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 132323      1.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6694624                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5898167500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1752000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5923923000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
