\hypertarget{class_r_s232_read_1_1moore}{}\section{moore Architecture Reference}
\label{class_r_s232_read_1_1moore}\index{moore@{moore}}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_read_1_1moore_a8c00d31ed1517acd6dc5539fb9313b42}{Baud\+Rate\+R\+D}  {\bfseries }  
\item 
\hyperlink{class_r_s232_read_1_1moore_ad213d6581df2e4055fe4bca5bf212097}{F\+S\+M\+Read}  {\bfseries }  
\item 
\hyperlink{class_r_s232_read_1_1moore_a102d5b27d1784f5a7cfa9495ae7a6a0a}{Reg\+Ser\+Par}  {\bfseries }  
\item 
\hyperlink{class_r_s232_read_1_1moore_a8d209a1fddaff24c09ffe8e8a9e214ae}{hex\+\_\+7seg}  {\bfseries }  
\item 
\hyperlink{class_r_s232_read_1_1moore_a7654bd82719bfde1c792d7828664dde2}{Baud\+Rate}  {\bfseries }  
\item 
\hyperlink{class_r_s232_read_1_1moore_abe596609c641d14c184c4e1bbdf2a703}{register\+\_\+of\+\_\+displacement}  {\bfseries }  
\item 
\hyperlink{class_r_s232_read_1_1moore_ab0f14bca27e77a487a2d337ec328ff97}{Fsm\+Read}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_read_1_1moore_a6124f56309031033b8f7a798ca30372d}{F\+Baud} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_read_1_1moore_a861594f144c269f2d56bc9e488e023ef}{E\+N\+C} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_read_1_1moore_a6e558f552744961fe10b8d8f6655c0fa}{L\+Dx} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_read_1_1moore_a219df686323b31c9b52c306d4e497cd5}{E\+O\+R} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_read_1_1moore_a6458136b285a8d23fcb9359308642e11}{Q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_read_1_1moore_a772e393b5bc102d160a760efebdcbc14}{N\+Baud} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_read_1_1moore_a3d8b83829d56d20a227b6507d3631397}{C\+T\+R\+L} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_read_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{u00}  {\bfseries F\+S\+M\+Read}   
\item 
\hyperlink{class_r_s232_read_1_1moore_a261149681baa370af616d05085c60b21}{u01}  {\bfseries Reg\+Ser\+Par}   
\item 
\hyperlink{class_r_s232_read_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{u02}  {\bfseries Baud\+Rate\+R\+D}   
\item 
\hyperlink{class_r_s232_read_1_1moore_a18f0f105eb40d1848d58145647ae9c20}{u03}  {\bfseries hex\+\_\+7seg}   
\item 
\hyperlink{class_r_s232_read_1_1moore_a5280b1059f40a0cadd6bccddcb7705dd}{u04}  {\bfseries hex\+\_\+7seg}   
\item 
\hyperlink{class_r_s232_read_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{u00}  {\bfseries Baud\+Rate}   
\item 
\hyperlink{class_r_s232_read_1_1moore_a261149681baa370af616d05085c60b21}{u01}  {\bfseries register\+\_\+of\+\_\+displacement}   
\item 
\hyperlink{class_r_s232_read_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{u02}  {\bfseries F\+S\+M\+Read}   
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{class_r_s232_read_1_1moore_a7654bd82719bfde1c792d7828664dde2}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!Baud\+Rate@{Baud\+Rate}}
\index{Baud\+Rate@{Baud\+Rate}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{Baud\+Rate}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Baud\+Rate} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_read_1_1moore_a7654bd82719bfde1c792d7828664dde2}
\hypertarget{class_r_s232_read_1_1moore_a8c00d31ed1517acd6dc5539fb9313b42}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!Baud\+Rate\+R\+D@{Baud\+Rate\+R\+D}}
\index{Baud\+Rate\+R\+D@{Baud\+Rate\+R\+D}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{Baud\+Rate\+R\+D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Baud\+Rate\+R\+D} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_read_1_1moore_a8c00d31ed1517acd6dc5539fb9313b42}
\hypertarget{class_r_s232_read_1_1moore_a3d8b83829d56d20a227b6507d3631397}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!C\+T\+R\+L@{C\+T\+R\+L}}
\index{C\+T\+R\+L@{C\+T\+R\+L}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+T\+R\+L} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_read_1_1moore_a3d8b83829d56d20a227b6507d3631397}
\hypertarget{class_r_s232_read_1_1moore_a861594f144c269f2d56bc9e488e023ef}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!E\+N\+C@{E\+N\+C}}
\index{E\+N\+C@{E\+N\+C}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{E\+N\+C}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+N\+C} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_read_1_1moore_a861594f144c269f2d56bc9e488e023ef}
\hypertarget{class_r_s232_read_1_1moore_a219df686323b31c9b52c306d4e497cd5}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!E\+O\+R@{E\+O\+R}}
\index{E\+O\+R@{E\+O\+R}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{E\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+O\+R} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_read_1_1moore_a219df686323b31c9b52c306d4e497cd5}
\hypertarget{class_r_s232_read_1_1moore_a6124f56309031033b8f7a798ca30372d}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!F\+Baud@{F\+Baud}}
\index{F\+Baud@{F\+Baud}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{F\+Baud}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+Baud} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_read_1_1moore_a6124f56309031033b8f7a798ca30372d}
\hypertarget{class_r_s232_read_1_1moore_ad213d6581df2e4055fe4bca5bf212097}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!F\+S\+M\+Read@{F\+S\+M\+Read}}
\index{F\+S\+M\+Read@{F\+S\+M\+Read}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{F\+S\+M\+Read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+S\+M\+Read} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_read_1_1moore_ad213d6581df2e4055fe4bca5bf212097}
\hypertarget{class_r_s232_read_1_1moore_ab0f14bca27e77a487a2d337ec328ff97}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!Fsm\+Read@{Fsm\+Read}}
\index{Fsm\+Read@{Fsm\+Read}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{Fsm\+Read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fsm\+Read} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_read_1_1moore_ab0f14bca27e77a487a2d337ec328ff97}
\hypertarget{class_r_s232_read_1_1moore_a8d209a1fddaff24c09ffe8e8a9e214ae}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!hex\+\_\+7seg@{hex\+\_\+7seg}}
\index{hex\+\_\+7seg@{hex\+\_\+7seg}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{hex\+\_\+7seg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hex\+\_\+7seg} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_read_1_1moore_a8d209a1fddaff24c09ffe8e8a9e214ae}
\hypertarget{class_r_s232_read_1_1moore_a6e558f552744961fe10b8d8f6655c0fa}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!L\+Dx@{L\+Dx}}
\index{L\+Dx@{L\+Dx}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{L\+Dx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf L\+Dx} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_read_1_1moore_a6e558f552744961fe10b8d8f6655c0fa}
\hypertarget{class_r_s232_read_1_1moore_a772e393b5bc102d160a760efebdcbc14}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!N\+Baud@{N\+Baud}}
\index{N\+Baud@{N\+Baud}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{N\+Baud}]{\setlength{\rightskip}{0pt plus 5cm}{\bf N\+Baud} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_read_1_1moore_a772e393b5bc102d160a760efebdcbc14}
\hypertarget{class_r_s232_read_1_1moore_a6458136b285a8d23fcb9359308642e11}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!Q@{Q}}
\index{Q@{Q}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{Q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_read_1_1moore_a6458136b285a8d23fcb9359308642e11}
\hypertarget{class_r_s232_read_1_1moore_abe596609c641d14c184c4e1bbdf2a703}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!register\+\_\+of\+\_\+displacement@{register\+\_\+of\+\_\+displacement}}
\index{register\+\_\+of\+\_\+displacement@{register\+\_\+of\+\_\+displacement}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{register\+\_\+of\+\_\+displacement}]{\setlength{\rightskip}{0pt plus 5cm}{\bf register\+\_\+of\+\_\+displacement} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_read_1_1moore_abe596609c641d14c184c4e1bbdf2a703}
\hypertarget{class_r_s232_read_1_1moore_a102d5b27d1784f5a7cfa9495ae7a6a0a}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!Reg\+Ser\+Par@{Reg\+Ser\+Par}}
\index{Reg\+Ser\+Par@{Reg\+Ser\+Par}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{Reg\+Ser\+Par}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Reg\+Ser\+Par} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_read_1_1moore_a102d5b27d1784f5a7cfa9495ae7a6a0a}
\hypertarget{class_r_s232_read_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!u00@{u00}}
\index{u00@{u00}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{u00}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u00} {\bfseries \textcolor{vhdlchar}{Baud\+Rate}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_read_1_1moore_a47c959174c33814179fa80cd86e9fdd1}
\hypertarget{class_r_s232_read_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!u00@{u00}}
\index{u00@{u00}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{u00}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u00} {\bfseries \textcolor{vhdlchar}{F\+S\+M\+Read}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_read_1_1moore_a47c959174c33814179fa80cd86e9fdd1}
\hypertarget{class_r_s232_read_1_1moore_a261149681baa370af616d05085c60b21}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!u01@{u01}}
\index{u01@{u01}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{u01}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u01} {\bfseries \textcolor{vhdlchar}{register\+\_\+of\+\_\+displacement}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_read_1_1moore_a261149681baa370af616d05085c60b21}
\hypertarget{class_r_s232_read_1_1moore_a261149681baa370af616d05085c60b21}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!u01@{u01}}
\index{u01@{u01}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{u01}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u01} {\bfseries \textcolor{vhdlchar}{Reg\+Ser\+Par}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_read_1_1moore_a261149681baa370af616d05085c60b21}
\hypertarget{class_r_s232_read_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!u02@{u02}}
\index{u02@{u02}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{u02}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u02} {\bfseries \textcolor{vhdlchar}{F\+S\+M\+Read}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_read_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}
\hypertarget{class_r_s232_read_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!u02@{u02}}
\index{u02@{u02}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{u02}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u02} {\bfseries \textcolor{vhdlchar}{Baud\+Rate\+R\+D}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_read_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}
\hypertarget{class_r_s232_read_1_1moore_a18f0f105eb40d1848d58145647ae9c20}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!u03@{u03}}
\index{u03@{u03}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{u03}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u03} {\bfseries \textcolor{vhdlchar}{hex\+\_\+7seg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_read_1_1moore_a18f0f105eb40d1848d58145647ae9c20}
\hypertarget{class_r_s232_read_1_1moore_a5280b1059f40a0cadd6bccddcb7705dd}{}\index{R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}!u04@{u04}}
\index{u04@{u04}!R\+S232\+Read\+::moore@{R\+S232\+Read\+::moore}}
\subsubsection[{u04}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u04} {\bfseries \textcolor{vhdlchar}{hex\+\_\+7seg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_read_1_1moore_a5280b1059f40a0cadd6bccddcb7705dd}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Read/\hyperlink{_r_s232_read_8vhd}{R\+S232\+Read.\+vhd}\end{DoxyCompactItemize}
