
---------- Begin Simulation Statistics ----------
final_tick                                 5463311500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58729                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864788                       # Number of bytes of host memory used
host_op_rate                                    65380                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   170.27                       # Real time elapsed on the host
host_tick_rate                               32085674                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11132385                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005463                       # Number of seconds simulated
sim_ticks                                  5463311500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.342982                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  957246                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               973375                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             40857                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1482382                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34265                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34477                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              212                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1998643                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  183464                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3506604                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3500714                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             37745                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1873361                       # Number of branches committed
system.cpu.commit.bw_lim_events                451955                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           11441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          294035                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10008566                       # Number of instructions committed
system.cpu.commit.committedOps               11140950                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10025364                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.111276                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.009139                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6166819     61.51%     61.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1440392     14.37%     75.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       921092      9.19%     85.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       485759      4.85%     89.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       218756      2.18%     92.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       198423      1.98%     94.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        76858      0.77%     94.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        65310      0.65%     95.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       451955      4.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10025364                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               183162                       # Number of function calls committed.
system.cpu.commit.int_insts                   9941906                       # Number of committed integer instructions.
system.cpu.commit.loads                       1623294                       # Number of loads committed
system.cpu.commit.membars                       11427                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        11428      0.10%      0.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7562940     67.88%     67.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          227263      2.04%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                4      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          11420      0.10%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           5710      0.05%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           5710      0.05%     70.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         22840      0.21%     70.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           22868      0.21%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           45709      0.41%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           45712      0.41%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          34285      0.31%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1623294     14.57%     86.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1521767     13.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11140950                       # Class of committed instruction
system.cpu.commit.refs                        3145061                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    337102                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11132385                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.092662                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.092662                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                463587                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  3118                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               951132                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11669323                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7224659                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2322822                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  37805                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   883                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 34098                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1998643                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1682579                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2463689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 20786                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10536921                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   81834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182915                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            7578285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1174975                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.964335                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10082971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.166306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.447013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7695373     76.32%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   381947      3.79%     80.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   163487      1.62%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   190581      1.89%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   448916      4.45%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   122582      1.22%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   259312      2.57%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    51461      0.51%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   769312      7.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10082971                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       765733                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        21123                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       805122                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        728333                       # number of prefetches that crossed the page
system.cpu.idleCycles                          843653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                37822                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1890546                       # Number of branches executed
system.cpu.iew.exec_nop                          8588                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.036093                       # Inst execution rate
system.cpu.iew.exec_refs                      3235401                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1522587                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   20285                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1673201                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              11452                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             65341                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1546418                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11435005                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1712814                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43962                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11321004                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   160                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  37805                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   168                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            57                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            63763                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        62854                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        49907                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        24647                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        27900                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9922                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10338750                       # num instructions consuming a value
system.cpu.iew.wb_count                      11247277                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563230                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5823091                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.029346                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11247667                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13731977                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8083041                       # number of integer regfile writes
system.cpu.ipc                               0.915196                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.915196                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             11429      0.10%      0.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7679652     67.57%     67.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               227264      2.00%     69.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     69.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11420      0.10%     69.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                5710      0.05%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                5710      0.05%     69.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              22841      0.20%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22874      0.20%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                45713      0.40%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                45716      0.40%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               34288      0.30%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1722256     15.15%     86.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1530090     13.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11364968                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      180696                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015899                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7153      3.96%      3.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  51099     28.28%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     32.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  42914     23.75%     55.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 79527     44.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11185643                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           32296493                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10910143                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11383065                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11414965                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11364968                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11452                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          294013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                92                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       298089                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10082971                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.127145                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.713803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5885458     58.37%     58.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1277766     12.67%     71.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              929528      9.22%     80.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              851555      8.45%     88.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              538072      5.34%     94.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              259160      2.57%     96.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              208075      2.06%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               89913      0.89%     99.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               43444      0.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10082971                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.040117                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 348592                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             697200                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       337134                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            337408                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             58611                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            57244                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1673201                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1546418                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8106375                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  74259                       # number of misc regfile writes
system.cpu.numCycles                         10926624                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   20487                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11692988                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3137                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  7260495                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18925016                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11587205                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12242991                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2321064                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  12455                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  37805                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 72761                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   549985                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14021170                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         370359                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              40191                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    336292                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          11454                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           396860                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     21008160                       # The number of ROB reads
system.cpu.rob.rob_writes                    22927607                       # The number of ROB writes
system.cpu.timesIdled                          172806                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   394307                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  222845                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           879                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       455545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       911567                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                639                       # Transaction distribution
system.membus.trans_dist::ReadExReq               233                       # Transaction distribution
system.membus.trans_dist::ReadExResp              233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           639                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               879                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     879    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 879                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1096000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4647750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            455780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       455545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        455675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          107                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1366893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1367587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     58317952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        21760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               58339712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           456022                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 456021    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             456022                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          985391210                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            517492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         683509500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            12.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               236584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       218559                       # number of demand (read+write) hits
system.l2.demand_hits::total                   455143                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              236584                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       218559                       # number of overall hits
system.l2.overall_hits::total                  455143                       # number of overall hits
system.l2.demand_misses::.cpu.inst                532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                340                       # number of demand (read+write) misses
system.l2.demand_misses::total                    872                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               532                       # number of overall misses
system.l2.overall_misses::.cpu.data               340                       # number of overall misses
system.l2.overall_misses::total                   872                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     29178500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70850000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41671500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     29178500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70850000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           237116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       218559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               456015                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          237116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       218559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              456015                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001912                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78329.887218                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85819.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        81250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78329.887218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85819.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        81250                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               872                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              872                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36351500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     25778500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     62130000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36351500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     25778500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     62130000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001912                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68329.887218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75819.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        71250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68329.887218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75819.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        71250                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks       455544                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           455544                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       455544                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       455544                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 233                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     19859000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19859000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85231.759657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85231.759657                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     17529000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17529000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75231.759657                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75231.759657                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         236584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       218559                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             455143                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41671500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41671500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       237116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       218559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         455675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78329.887218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78329.887218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36351500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36351500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68329.887218                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68329.887218                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9319500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9319500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87098.130841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87098.130841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8249500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8249500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77098.130841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77098.130841                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   853.029200                       # Cycle average of tags in use
system.l2.tags.total_refs                      911559                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       872                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1045.365826                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       525.030912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       327.998288                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.016023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026032                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          872                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.026611                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7293400                       # Number of tag accesses
system.l2.tags.data_accesses                  7293400                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          34048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 872                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6232118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3982932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10215050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6232118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6232118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6232118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3982932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             10215050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000550000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3105                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         872                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9837000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                26187000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11280.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30030.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      583                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   872                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.107266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.543565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.839762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          162     56.06%     56.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           62     21.45%     77.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23      7.96%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      4.15%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.42%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.08%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.35%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      5.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          289                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  55808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        10.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3495912000                       # Total gap between requests
system.mem_ctrls.avgGap                    4009073.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        21760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6232117.645131528378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3982932.329595338088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14450500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11736500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27162.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34519.12                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1463700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               777975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3605700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     430862640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        309886200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1836955200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2583551415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.891106                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4772411750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    182260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    508639750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               599760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2620380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     430862640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        104052930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2010288480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2548742970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.519797                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5225288500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    182260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     55763000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1403765                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1403765                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1403765                       # number of overall hits
system.cpu.icache.overall_hits::total         1403765                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       278814                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         278814                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       278814                       # number of overall misses
system.cpu.icache.overall_misses::total        278814                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3755636498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3755636498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3755636498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3755636498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1682579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1682579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1682579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1682579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.165706                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.165706                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.165706                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.165706                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13470.042745                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13470.042745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13470.042745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13470.042745                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2667                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               163                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.361963                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             98819                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       455545                       # number of writebacks
system.cpu.icache.writebacks::total            455545                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        41698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        41698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        41698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        41698                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       237116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       237116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       237116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       218559                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       455675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3112432498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3112432498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3112432498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   2622041711                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5734474209                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.140924                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140924                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.140924                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.270819                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13126.201935                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13126.201935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13126.201935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11996.951446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12584.570602                       # average overall mshr miss latency
system.cpu.icache.replacements                 455545                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1403765                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1403765                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       278814                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        278814                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3755636498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3755636498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1682579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1682579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.165706                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.165706                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13470.042745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13470.042745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        41698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        41698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       237116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       237116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3112432498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3112432498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.140924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140924                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13126.201935                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13126.201935                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       218559                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       218559                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   2622041711                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   2622041711                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11996.951446                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11996.951446                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.869057                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1859438                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            455673                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.080641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    92.594227                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    35.274830                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.275585                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3820831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3820831                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3072257                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3072257                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3083685                       # number of overall hits
system.cpu.dcache.overall_hits::total         3083685                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1307                       # number of overall misses
system.cpu.dcache.overall_misses::total          1307                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98479961                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98479961                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98479961                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98479961                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3073562                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3073562                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3084992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3084992                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000425                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000425                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000424                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000424                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75463.571648                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75463.571648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75348.095639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75348.095639                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2254                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.566667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          961                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          961                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          961                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          961                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29686494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29686494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29845994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29845994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86297.947674                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86297.947674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86260.098266                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86260.098266                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1562987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1562987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18868500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18868500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1563221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1563221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80634.615385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80634.615385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9240500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9240500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88850.961538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88850.961538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1509270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1509270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     79388963                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79388963                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1510334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1510334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000704                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000704                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74613.687030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74613.687030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          831                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          831                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20230496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20230496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86826.163090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86826.163090                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11428                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11428                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        11430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000175                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000175                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000175                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        11425                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11425                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000175                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000088                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11427                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11427                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11427                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11427                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           334.981874                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3106884                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8953.556196                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   334.981874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.327131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.327131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.338867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6216039                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6216039                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5463311500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5463311500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
