// Seed: 300146280
module module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  logic id_3;
  module_2 modCall_1 ();
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd35
) (
    input tri id_0,
    input supply1 id_1,
    input wor _id_2,
    output tri1 id_3,
    input tri id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  wire [1 : ~  id_2] id_7;
endmodule
module module_2;
  wire id_1;
  wire id_2;
  assign module_0.id_1 = 0;
  tri [-1 'h0 : -1] id_3;
  assign id_3 = 1;
endmodule
