--------------------------------------------------------------------------------
Release 13.1 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vfx30t,ff665,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FPGA100M
--------------------+------------+------------+------------------------+--------+
                    |Max Setup to|Max Hold to |                        | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
--------------------+------------+------------+------------------------+--------+
BUTTONS<0>          |    1.814(R)|    0.549(R)|Inst_CRU/fpga_100m_clk_s|   0.000|
BUTTONS<3>          |    1.125(R)|    3.596(R)|mclk                    |   0.000|
SYNC_TRIGGER_IN<0>  |   -1.083(R)|    5.109(R)|mclk                    |   0.000|
SYNC_TRIGGER_IN<1>  |   -1.253(R)|    5.273(R)|mclk                    |   0.000|
SYNC_TRIGGER_IN_b<0>|   -1.083(R)|    5.109(R)|mclk                    |   0.000|
SYNC_TRIGGER_IN_b<1>|   -1.253(R)|    5.273(R)|mclk                    |   0.000|
--------------------+------------+------------+------------------------+--------+

Clock FPGA100M to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
LEDS<0>              |   13.333(R)|mclk              |   0.000|
LEDS<1>              |   13.242(R)|mclk              |   0.000|
MCLK100              |    9.287(R)|Inst_CRU/mclk_s   |   0.000|
                     |    9.287(F)|Inst_CRU/mclk_s   |   0.000|
MCLK100_b            |    9.287(R)|Inst_CRU/mclk_s   |   0.000|
                     |    9.287(F)|Inst_CRU/mclk_s   |   0.000|
RESET_ROC_B1         |   12.027(R)|Inst_CRU/mclk_s   |   0.000|
RESET_ROC_B1_b       |   12.027(R)|Inst_CRU/mclk_s   |   0.000|
RESET_ROC_B2         |   12.397(R)|Inst_CRU/mclk_s   |   0.000|
RESET_ROC_B2_b       |   12.397(R)|Inst_CRU/mclk_s   |   0.000|
SYNC_TRIGGER_OUT<0>  |   12.634(R)|mclk              |   0.000|
SYNC_TRIGGER_OUT<1>  |   13.116(R)|mclk              |   0.000|
SYNC_TRIGGER_OUT_b<0>|   12.634(R)|mclk              |   0.000|
SYNC_TRIGGER_OUT_b<1>|   13.116(R)|mclk              |   0.000|
tx                   |   12.981(R)|mclk              |   0.000|
---------------------+------------+------------------+--------+

Clock to Setup on destination clock FPGA100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA100M       |    3.588|         |    0.574|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------------+---------+
Source Pad     |Destination Pad      |  Delay  |
---------------+---------------------+---------+
BUTTONS<3>     |SYNC_TRIGGER_OUT<0>  |    7.988|
BUTTONS<3>     |SYNC_TRIGGER_OUT<1>  |    8.470|
BUTTONS<3>     |SYNC_TRIGGER_OUT_b<0>|    7.988|
BUTTONS<3>     |SYNC_TRIGGER_OUT_b<1>|    8.470|
---------------+---------------------+---------+


Analysis completed Thu Apr 07 12:27:41 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



