#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct  8 17:40:21 2025
# Process ID: 13595
# Current directory: /home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado
# Command line: vivado
# Log file: /home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/vivado.log
# Journal file: /home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
ls
source simple_interface.tcl
update_compile_order -fileset sources_1
open_bd_design {/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
set_property location {1 225 319} [get_bd_cells processing_system7_0]
undo
add_files -norecurse /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/IPs/multadd_8x8p32_com/multadd_8x8p32_com.xci
export_ip_user_files -of_objects  [get_files  /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/IPs/multadd_8x8p32_com/multadd_8x8p32_com.xci] -lib_map_path [list {modelsim=/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.cache/compile_simlib/modelsim} {questa=/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.cache/compile_simlib/questa} {ies=/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.cache/compile_simlib/ies} {xcelium=/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.cache/compile_simlib/xcelium} {vcs=/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.cache/compile_simlib/vcs} {riviera=/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.cache/compile_simlib/riviera}] -force -quiet
add_files -norecurse /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/hdl/new_staged_mac.sv
update_compile_order -fileset sources_1
open_bd_design {/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
open_bd_design {/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
close [ open /home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/hdl/staged_mac_wrapper.v w ]
add_files /home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/hdl/staged_mac_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference staged_mac_wrapper staged_mac_wrapper_0
close_project
open_project /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.xpr
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/IPs/multadd_8x8p32_com/multadd_8x8p32_com.xci]
generate_target all [get_files  /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/IPs/multadd_8x8p32_com/multadd_8x8p32_com.xci]
export_ip_user_files -of_objects [get_files /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/IPs/multadd_8x8p32_com/multadd_8x8p32_com.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/IPs/multadd_8x8p32_com/multadd_8x8p32_com.xci] -directory /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.ip_user_files/sim_scripts -ip_user_files_dir /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.ip_user_files -ipstatic_source_dir /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/Xilinx/Vivado/Modelsim_libs} {questa=/home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.cache/compile_simlib/questa} {ies=/home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.cache/compile_simlib/ies} {xcelium=/home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.cache/compile_simlib/xcelium} {vcs=/home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.cache/compile_simlib/vcs} {riviera=/home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_project
open_project /home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
create_bd_cell -type module -reference staged_mac_wrapper staged_mac_wrapper_0
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property location {4.5 1765 -16} [get_bd_cells axis_subset_converter_0]
set_property location {4 1749 49} [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {4} CONFIG.M_TDATA_NUM_BYTES {2} CONFIG.TDATA_REMAP {tdata[15:0]}] [get_bd_cells axis_subset_converter_0]
set_property location {4 1744 145} [get_bd_cells axis_subset_converter_0]
set_property location {4 1691 139} [get_bd_cells axis_subset_converter_0]
connect_bd_intf_net [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_TXD] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
set_property location {4.5 2090 141} [get_bd_cells staged_mac_wrapper_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins staged_mac_wrapper_0/SD_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_subset_converter_0/aclk]
open_bd_design {/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}
make_wrapper -files [get_files /home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd] -top
add_files -norecurse /home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/hdl/staged_mac_bd_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top staged_mac_bd_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
connect_bd_intf_net [get_bd_intf_pins staged_mac_wrapper_0/MO_AXIS] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_RXD]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
set_property pfm_name {} [get_files -all {/home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/simple_interface.srcs/sources_1/bd/staged_mac_bd/staged_mac_bd.bd}]
write_hw_platform -fixed -include_bit -force -file /home/zfsalti/487/lab3/CprE-487-Lab-3/simple_interface/vivado/simple_interface/staged_mac_bd_wrapper.xsa
