Showing papers for search query "Hardware+simulation"+"DevOps"

     Search term "Hardware+simulation"+"DevOps"
     Title The Serverless Data Center: Hardware Disaggregation Meets Serverless Computing
     Author ['N Pemberton', 'J Schleier-Smith']
     Venue The First Workshop on …
     Year 2019
     Abstract While prior work has shown that significant progress can be made using standard server hard- ware in a disaggregated fashion [7, 59], hardware simulation platforms will be needed to push  Microser- vices architecture enables DevOps: Migration to a cloud-native archi- tecture
     Url http://word19.ece.cornell.edu/serverless_data_center.pdf


     Search term "Hardware+simulation"+"DevOps"
     Title Virtual Platforms Driving Software Quality in Pre-Silicon
     Author ['AD Pulla']
     Venue NA
     Year NA
     Abstract standard software development and release practices like agile development, scaled agile frameworks, continuous integration and DevOps can be  Expanding these capabilities and tools to hardware simulation platforms or virtual platforms can bring agility and efficiency to
     Url https://pdfs.semanticscholar.org/d93c/509453cb05c755a0f4a27ea7f44616b7472d.pdf


     Search term "Hardware+simulation"+"DevOps"
     Title Airflow Simulation Tool for Intelligent Air Quality Monitoring System
     Author ['P Kronström']
     Venue NA
     Year 2016
     Abstract Carbon Dioxide cpu Central Processing Unit crc Cyclic Redundancy Check (can) dcv Demand Controlled Ventilation devops Development Operations  Simulation parameters are easily modified online and the software can be tested with various simulation models representing
     Url https://aaltodoc.aalto.fi/handle/123456789/21620


     Search term "Hardware+simulation"+"DevOps"
     Title Mock services for software infrastructures
     Author ['G Van Datta']
     Venue US Patent 10,628,294
     Year 2020
     Abstract US10628294B2 - Mock services for software infrastructures - Google Patents. Mock services for software infrastructures. Download PDF Info. Publication number US10628294B2. US10628294B2 US15/467,926 US201715467926A
     Url https://patents.google.com/patent/US10628294B2/en


     Search term "Hardware+simulation"+"DevOps"
     Title Advanced Simulation and Computing FY19 Implementation Plan, Rev. 1
     Author ['MG McCoy', 'B Archer', 'S Collis']
     Venue NA
     Year 2018
     Abstract resolution of Significant Finding Investigations (SFIs). This work requires a balance of resources, including technical staff, hardware, simulation software, and computer science solutions. The ASC Program focuses on increasing
     Url https://www.osti.gov/biblio/1480420


     Search term "Hardware+simulation"+"DevOps"
     Title Advanced Simulation and Computing FY18 Implementation Plan, Rev. 0
     Author ['M Anderson', 'T Hoang', 'M McCoy', 'B Archer', 'S Collis']
     Venue NA
     Year 2017
     Abstract resolution of Significant Finding Investigations (SFIs). This work requires a balance of resources, including technical staff, hardware, simulation software, and computer science solutions. The ASC Program focuses on increasing
     Url https://www.osti.gov/biblio/1480418


     Search term "Hardware+simulation"+"DevOps"
     Title The M3 (measure-measure-model) tool-chain for performance prediction of multi-tier applications
     Author ['D Gawali', 'V Apte']
     Venue … International Workshop on Quality-Aware DevOps
     Year 2016
     Abstract A common approach is of using hardware simulation of the program, however, this approach is difficult for multi-tier networked applications and is time-consuming [5]. In this section we focus on work that assumes that a machine of the target architecture is available, on which
     Url https://dl.acm.org/doi/abs/10.1145/2945408.2945414


     Search term "Hardware+simulation"+"DevOps"
     Title Method and system for implementing, controlling, and interfacing with circuit simulators
     Author ['KS Kundert']
     Venue US Patent 7,822,590
     Year 2010
     Abstract test vectors, patterns or sequences; G01R31/318364—Generation of test inputs, eg test vectors, patterns or sequences as a result of hardware simulation, eg in an HDL environment. G—PHYSICS; G06—COMPUTING; CALCULATING
     Url https://patents.google.com/patent/US7822590B2/en


     Search term "Hardware+simulation"+"DevOps"
     Title Method and system for implementing parallel execution in a computing system and in a circuit simulator
     Author ['KS Kundert']
     Venue US Patent 8,224,636
     Year 2012
     Abstract test vectors, patterns or sequences; G01R31/318364—Generation of test inputs, eg test vectors, patterns or sequences as a result of hardware simulation, eg in an HDL environment. G—PHYSICS; G06—COMPUTING; CALCULATING
     Url https://patents.google.com/patent/US8224636B2/en


     Search term "Hardware+simulation"+"DevOps"
     Title Method and system for implementing circuit simulators
     Author ['KS Kundert']
     Venue US Patent 7,827,017
     Year 2010
     Abstract test vectors, patterns or sequences; G01R31/318364—Generation of test inputs, eg test vectors, patterns or sequences as a result of hardware simulation, eg in an HDL environment. G—PHYSICS; G06—COMPUTING; CALCULATING
     Url https://patents.google.com/patent/US7827017B2/en

