$date
	Tue Aug 29 10:44:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! x_out $end
$var reg 1 " a_in $end
$var reg 1 # e_in $end
$var reg 1 $ u_in $end
$scope module bx $end
$var wire 1 % a $end
$var wire 1 & e $end
$var wire 1 ' u $end
$var wire 1 ( w05 $end
$var wire 1 ) w08 $end
$var wire 1 * w10 $end
$var wire 1 + w14 $end
$var wire 1 , w17 $end
$var wire 1 - w22 $end
$var wire 1 . w27 $end
$var wire 1 / w30 $end
$var wire 1 0 w33 $end
$var wire 1 1 w38 $end
$var wire 1 2 w45 $end
$var wire 1 3 w56 $end
$var wire 1 4 w58 $end
$var wire 1 5 w70 $end
$var wire 1 6 w75 $end
$var wire 1 7 w78 $end
$var wire 1 8 w96 $end
$var wire 1 ! x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
17
16
15
14
13
12
01
10
1/
1.
0-
1,
1+
0*
1)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#10
0.
05
1-
11
18
1"
1%
#20
1.
1)
1!
15
0-
1*
13
01
0/
08
07
00
06
0"
0%
1$
1'
#30
1"
1%
#40
0+
17
10
16
02
0,
0"
0%
0$
0'
1#
1&
#50
0.
0*
05
1-
1/
11
1+
18
1"
1%
#60
0!
15
0)
1*
13
01
0-
0/
0+
08
04
07
00
06
0"
0%
1$
1'
#70
1!
05
1-
1)
11
0.
1+
1(
14
1"
1%
#80
