# ðŸš€ Multi-Protocol Communication Module  

This repository contains Verilog HDL modules and Constraint file for FPGA implementation of a **multi-protocol communication module** that supports **SPI, I2C, and UART** for seamless data transmission between transmitter and receiver nodes.  

## ðŸ“Œ Features  
âœ… Supports **SPI, I2C, and UART** protocols  
âœ… Efficient **Master Transmitter & Receiver** design  
âœ… Modular **Verilog HDL implementation**  
âœ… Simulated & verified with **waveforms**  

---

## ðŸ“œ Architecture Overview  

### ðŸ”· Top Module Schematic (Pre Synthesis and Implementation)  
ðŸ“· ![Top Module Pre](https://github.com/user-attachments/assets/80e1feda-105c-48ca-b6c0-18d3519ead0d)
  
### ðŸ”· Top Module Schematic (Post Synthesis and Implementation)
ðŸ“· ![Top Module Post](https://github.com/user-attachments/assets/91bfc3d1-c89a-42aa-b852-7db6c061cc8c)

---

## ðŸ”— Protocol-Specific Modules  

### ðŸŸ  SPI Sub-Module  
ðŸ“· **Schematic:**  
![SPI Module](https://github.com/user-attachments/assets/b795d015-db60-4032-bb67-8a0133f3c180)

ðŸ“‰ **Waveform:**  
![SPI Waveform](https://github.com/user-attachments/assets/4951bfaa-4919-4f0d-b7ac-8f4c76f9c13b)  

### ðŸ”µ UART Sub-Module  
ðŸ“· **Schematic:**  
![UART Module](https://github.com/user-attachments/assets/ccb0d768-219c-413c-9f7a-214ce1879051)

ðŸ“‰ **Waveform:**  
![UART Waveform](https://github.com/user-attachments/assets/a533fa12-e802-47bc-9758-3e7d51735dad)  

### ðŸŸ¢ I2C Sub-Module  
ðŸ“· **Schematic:**  
![I2C Module](https://github.com/user-attachments/assets/3d2d4210-653b-4185-a03d-dd4c8459fb82)

ðŸ“‰ **Waveform:**  
![I2C Waveform](https://github.com/user-attachments/assets/bdc82d01-b63d-4bdd-8e29-df1909d07604)  
