{"entry0": {"function_address": "N", "instructions": ["bal-fcn", "addiu-fp-ra-N", "addiu-sp-sp-N", "sw-ra-(sp)", "add-a1-a1-a0", "sw-a2-(a3)", "lui-t5-N", "move-t1-t5", "addiu-t3-zero-N", "bal-fcn", "addiu-t7-zero-N", "beqz-t6-N", "lbu-t6-(a0)", "addiu-a0-a0-N", "addiu-a2-a2-N", "b-N", "sb-t6-N(a2)", "bal-fcn", "sll-t7-t7-N", "bal-fcn", "addu-t7-t7-t6", "beqz-t6-N", "addiu-t6-zero-N", "bne-t7-t6-N", "addiu-t7-t7-N", "b-N", "move-t7-t3", "lbu-t6-(a0)", "sll-t7-t7-N", "addu-t7-t7-t6", "addiu-t7-t7-N", "beqz-t7-N", "addiu-a0-a0-N", "bal-fcn", "move-t3-t7", "move-t4-t6", "bal-fcn", "sll-t4-t4-N", "addu-t4-t4-t6", "bnez-t4-N", "addiu-t4-t4-N", "addiu-t4-zero-N", "bal-fcn", "sll-t4-t4-N", "bal-fcn", "addu-t4-t4-t6", "beqz-t6-N", "sltiu-t6-t7-N", "sltiu-t6-t7-N", "addiu-t4-t4-N", "subu-t4-t4-t6", "subu-t7-a2-t7", "lbu-t6-(t7)", "addiu-t4-t4-N", "addiu-t7-t7-N", "addiu-a2-a2-N", "bnez-t4-N", "sb-t6-N(a2)", "b-N", "nop", "lw-v1-(a3)", "subu-t8-a0-a1", "lw-ra-(sp)", "sw-t8-(sp)", "move-a0-v1", "subu-a1-a2-v1", "sw-a1-(a3)", "addiu-a2-zero-N", "addiu-v0-zero-N", "syscall", "lw-v0-(sp)", "jr-ra", "addiu-sp-sp-N"]}, "fcn.00408f90": {"function_address": "N", "instructions": ["bal-fcn", "move-a0-sp", "bal-fcn", "move-a0-s6", "lw-v1-(a0)", "addiu-a0-a0-N", "beq-v1-t0-N", "lw-v0-N(a0)", "bnez-v1-N", "addiu-v0-zero-N", "neg-gp-v0", "bal-fcn", "addiu-s4-ra-N", "invalid", "invalid", "invalid", "invalid", "syscall-N", "invalid", "invalid", "srl-zero-zero-N", "invalid", "addiu-v0-zero-N", "jr-ra", "sll-v0-v0-N"]}, "fcn.00408dc8": {"function_address": "N", "instructions": ["lwr-t1-(a0)", "lwl-t1-N(a0)", "addiu-a0-a0-N", "srl-t6-t1-N", "sll-t1-t1-N", "jr-ra", "addiu-t1-t1-N", "beq-t5-t1-N", "srl-t6-t1-N", "jr-ra", "sll-t1-t1-N"]}, "fcn.00408f78": {"function_address": "N", "instructions": ["lw-v1-(a0)", "addiu-a0-a0-N", "bnez-v1-fcn", "move-s6-a0", "jr-ra", "addiu-t0-zero-N"]}, "fcn.00408e5c": {"function_address": "N", "instructions": ["addiu-sp-sp-N", "sw-gp-N(sp)", "move-a0-ra", "addiu-a1-zero-N", "addiu-v0-zero-N", "syscall", "sw-v0-N(sp)", "lw-v0-N(fp)", "addiu-s5-fp-N", "addiu-t0-zero-N", "lw-s3-(s4)", "addiu-a3-zero-N", "sub-s5-s5-v0", "addiu-a0-zero-N", "sub-v0-s4-s5", "add-a1-s3-v0", "sw-a1-N(sp)", "bal-fcn", "move-s1-a1", "sw-v0-N(sp)", "lw-v0-N(s4)", "sub-a1-s1-s3", "lw-t0-N(sp)", "addiu-a3-zero-N", "add-a1-a1-v0", "bal-fcn", "lw-a0-N(sp)", "sub-s2-v0-s5", "move-ra-fp", "add-fp-fp-s2", "lw-s0-N(s4)", "addiu-a0-s4-N", "add-s4-s4-s2", "add-t1-s4-s3", "and-t0-fp-gp", "sw-t0-N(sp)", "sub-t1-t1-t0", "sw-t1-N(sp)", "lb-t0-N(s4)", "sw-s3-(sp)", "move-a2-s4", "lw-a1-N(s4)", "jalr-ra", "move-a3-sp", "lw-v0-(s4)", "srl-v1-gp-N", "andi-v1-v1-N", "or-v0-v0-v1", "sw-v0-(s4)", "addiu-a2-zero-N", "lw-a1-N(sp)", "lw-a0-N(sp)", "addiu-v0-zero-N", "syscall", "addi-ra-s4-N", "lw-s1-N(fp)", "add-s0-s5-s0", "jr-ra", "add-s0-s0-s2"]}, "fcn.00408f48": {"function_address": "N", "instructions": ["addiu-t1-zero-N", "addiu-a2-zero-N", "addiu-sp-sp-N", "sw-t0-N(sp)", "sw-t1-N(sp)", "addiu-v0-zero-N", "syscall", "bnez-a3-N", "nop", "jr-ra", "addiu-sp-sp-N", "break"]}}