//Verilog generated by VPR  from post-place-and-route implementation
module SBox_post_route (
    input \clk ,
    input \reset ,
    input \valid_in ,
    input \addr[0] ,
    input \addr[1] ,
    input \addr[2] ,
    input \addr[3] ,
    input \addr[4] ,
    input \addr[5] ,
    input \addr[6] ,
    input \addr[7] ,
    output \dout[0] ,
    output \dout[1] ,
    output \dout[2] ,
    output \dout[3] ,
    output \dout[4] ,
    output \dout[5] ,
    output \dout[6] ,
    output \dout[7] 
);

    //Wires
    wire \clk_output_0_0 ;
    wire \reset_output_0_0 ;
    wire \valid_in_output_0_0 ;
    wire \addr[0]_output_0_0 ;
    wire \addr[1]_output_0_0 ;
    wire \addr[2]_output_0_0 ;
    wire \addr[3]_output_0_0 ;
    wire \addr[4]_output_0_0 ;
    wire \addr[5]_output_0_0 ;
    wire \addr[6]_output_0_0 ;
    wire \addr[7]_output_0_0 ;
    wire \lut_dout[0]_output_0_0 ;
    wire \lut_dout[1]_output_0_0 ;
    wire \lut_dout[2]_output_0_0 ;
    wire \lut_dout[3]_output_0_0 ;
    wire \lut_dout[4]_output_0_0 ;
    wire \lut_dout[5]_output_0_0 ;
    wire \lut_dout[6]_output_0_0 ;
    wire \lut_dout[7]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$undef_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[5]_output_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[5]_output_0_0 ;
    wire \dffre_emulate_reset_emu_arst_sel_30_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[6]_output_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[6]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[0]_output_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[0]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[7]_output_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[7]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[1]_output_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[1]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[2]_output_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[2]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[3]_output_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[3]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[4]_output_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[4]_output_0_0 ;
    wire \lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[4]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[3]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[1]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[2]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2271:execute$26_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[5]_clock_0_0 ;
    wire \dffre_emulate_reset_emu_arst_sel_30_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[6]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[0]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[7]_clock_0_0 ;
    wire \dffre_emulate_reset_emu_arst_sel_30_input_1_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0 ;
    wire \dffre_$auto$memory_libmap.cc:2271:execute$26_input_0_0 ;
    wire \dffre_emulate_reset_emu_arst_sel_30_input_2_0 ;
    wire \lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_input_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_0_0 ;
    wire \dout[0]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_0_0 ;
    wire \dout[1]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_0_0 ;
    wire \dout[2]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_0_0 ;
    wire \dout[3]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_0_0 ;
    wire \dout[4]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_0_0 ;
    wire \dout[5]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_0_0 ;
    wire \dout[6]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_0_0 ;
    wire \dout[7]_input_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2271:execute$26_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2271:execute$26_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_1_0 ;
    wire \dffre_emulate_reset_emu_arst_sel_30_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_1_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0 ;
    wire \RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0 ;
    wire \lut_dout[4]_input_0_1 ;
    wire \lut_dout[3]_input_0_4 ;
    wire \lut_dout[2]_input_0_1 ;
    wire \lut_dout[1]_input_0_4 ;
    wire \lut_dout[5]_input_0_1 ;
    wire \lut_dout[7]_input_0_2 ;
    wire \lut_dout[6]_input_0_3 ;
    wire \lut_dout[0]_input_0_3 ;
    wire \lut_dout[5]_input_0_4 ;
    wire \lut_dout[5]_input_0_2 ;
    wire \lut_dout[4]_input_0_2 ;
    wire \lut_dout[3]_input_0_2 ;
    wire \lut_dout[2]_input_0_3 ;
    wire \lut_dout[1]_input_0_1 ;
    wire \lut_dout[5]_input_0_0 ;
    wire \lut_dout[7]_input_0_1 ;
    wire \lut_dout[6]_input_0_2 ;
    wire \lut_dout[0]_input_0_0 ;
    wire \lut_dout[6]_input_0_1 ;
    wire \lut_dout[6]_input_0_4 ;
    wire \lut_dout[0]_input_0_2 ;
    wire \lut_dout[0]_input_0_4 ;
    wire \lut_dout[7]_input_0_4 ;
    wire \lut_dout[7]_input_0_0 ;
    wire \lut_dout[1]_input_0_0 ;
    wire \lut_dout[1]_input_0_3 ;
    wire \lut_dout[2]_input_0_4 ;
    wire \lut_dout[2]_input_0_2 ;
    wire \lut_dout[3]_input_0_3 ;
    wire \lut_dout[3]_input_0_1 ;
    wire \lut_dout[4]_input_0_4 ;
    wire \lut_dout[4]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_2_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[7]_input_0_3 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[0]_input_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[6]_input_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[1]_input_0_4 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[3]_input_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[2]_input_0_0 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[4]_input_0_3 ;
    wire \lut_emulate_reset_emu_arst_new_data_32[5]_input_0_3 ;

    //IO assignments
    assign \dout[0]  = \dout[0]_input_0_0 ;
    assign \dout[1]  = \dout[1]_input_0_0 ;
    assign \dout[2]  = \dout[2]_input_0_0 ;
    assign \dout[3]  = \dout[3]_input_0_0 ;
    assign \dout[4]  = \dout[4]_input_0_0 ;
    assign \dout[5]  = \dout[5]_input_0_0 ;
    assign \dout[6]  = \dout[6]_input_0_0 ;
    assign \dout[7]  = \dout[7]_input_0_0 ;
    assign \clk_output_0_0  = \clk ;
    assign \reset_output_0_0  = \reset ;
    assign \valid_in_output_0_0  = \valid_in ;
    assign \addr[0]_output_0_0  = \addr[0] ;
    assign \addr[1]_output_0_0  = \addr[1] ;
    assign \addr[2]_output_0_0  = \addr[2] ;
    assign \addr[3]_output_0_0  = \addr[3] ;
    assign \addr[4]_output_0_0  = \addr[4] ;
    assign \addr[5]_output_0_0  = \addr[5] ;
    assign \addr[6]_output_0_0  = \addr[6] ;
    assign \addr[7]_output_0_0  = \addr[7] ;

    //Interconnect
    fpga_interconnect \routing_segment_clk_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$memory_libmap.cc:2271:execute$26_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2271:execute$26_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_emulate_reset_emu_arst_sel_30_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_emulate_reset_emu_arst_sel_30_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_dffre_emulate_reset_emu_arst_sel_30_input_1_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\dffre_emulate_reset_emu_arst_sel_30_input_1_0 )
    );

    fpga_interconnect \routing_segment_valid_in_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0  (
        .datain(\valid_in_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0 )
    );

    fpga_interconnect \routing_segment_valid_in_output_0_0_to_dffre_$auto$memory_libmap.cc:2271:execute$26_input_0_0  (
        .datain(\valid_in_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2271:execute$26_input_0_0 )
    );

    fpga_interconnect \routing_segment_valid_in_output_0_0_to_dffre_emulate_reset_emu_arst_sel_30_input_2_0  (
        .datain(\valid_in_output_0_0 ),
        .dataout(\dffre_emulate_reset_emu_arst_sel_30_input_2_0 )
    );

    fpga_interconnect \routing_segment_valid_in_output_0_0_to_lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_input_0_0  (
        .datain(\valid_in_output_0_0 ),
        .dataout(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_input_0_0 )
    );

    fpga_interconnect \routing_segment_addr[0]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3  (
        .datain(\addr[0]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3 )
    );

    fpga_interconnect \routing_segment_addr[1]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4  (
        .datain(\addr[1]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4 )
    );

    fpga_interconnect \routing_segment_addr[2]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5  (
        .datain(\addr[2]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5 )
    );

    fpga_interconnect \routing_segment_addr[3]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6  (
        .datain(\addr[3]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6 )
    );

    fpga_interconnect \routing_segment_addr[4]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7  (
        .datain(\addr[4]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7 )
    );

    fpga_interconnect \routing_segment_addr[5]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8  (
        .datain(\addr[5]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8 )
    );

    fpga_interconnect \routing_segment_addr[6]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9  (
        .datain(\addr[6]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9 )
    );

    fpga_interconnect \routing_segment_addr[7]_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10  (
        .datain(\addr[7]_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10 )
    );

    fpga_interconnect \routing_segment_lut_dout[0]_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_0_0  (
        .datain(\lut_dout[0]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[0]_output_0_0_to_dout[0]_input_0_0  (
        .datain(\lut_dout[0]_output_0_0 ),
        .dataout(\dout[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[1]_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_0_0  (
        .datain(\lut_dout[1]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[1]_output_0_0_to_dout[1]_input_0_0  (
        .datain(\lut_dout[1]_output_0_0 ),
        .dataout(\dout[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[2]_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_0_0  (
        .datain(\lut_dout[2]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[2]_output_0_0_to_dout[2]_input_0_0  (
        .datain(\lut_dout[2]_output_0_0 ),
        .dataout(\dout[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[3]_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_0_0  (
        .datain(\lut_dout[3]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[3]_output_0_0_to_dout[3]_input_0_0  (
        .datain(\lut_dout[3]_output_0_0 ),
        .dataout(\dout[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[4]_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_0_0  (
        .datain(\lut_dout[4]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[4]_output_0_0_to_dout[4]_input_0_0  (
        .datain(\lut_dout[4]_output_0_0 ),
        .dataout(\dout[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[5]_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_0_0  (
        .datain(\lut_dout[5]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[5]_output_0_0_to_dout[5]_input_0_0  (
        .datain(\lut_dout[5]_output_0_0 ),
        .dataout(\dout[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[6]_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_0_0  (
        .datain(\lut_dout[6]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[6]_output_0_0_to_dout[6]_input_0_0  (
        .datain(\lut_dout[6]_output_0_0 ),
        .dataout(\dout[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[7]_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_0_0  (
        .datain(\lut_dout[7]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_dout[7]_output_0_0_to_dout[7]_input_0_0  (
        .datain(\lut_dout[7]_output_0_0 ),
        .dataout(\dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2271:execute$26_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2271:execute$26_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2271:execute$26_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2271:execute$26_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_reset_emu_arst_sel_30_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_reset_emu_arst_sel_30_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0_to_lut_dout[4]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 ),
        .dataout(\lut_dout[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0_to_lut_dout[3]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 ),
        .dataout(\lut_dout[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0_to_lut_dout[2]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 ),
        .dataout(\lut_dout[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0_to_lut_dout[1]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 ),
        .dataout(\lut_dout[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0_to_lut_dout[5]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 ),
        .dataout(\lut_dout[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0_to_lut_dout[7]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 ),
        .dataout(\lut_dout[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0_to_lut_dout[6]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 ),
        .dataout(\lut_dout[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0_to_lut_dout[0]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 ),
        .dataout(\lut_dout[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2270:execute$25[5]_output_0_0_to_lut_dout[5]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_output_0_0 ),
        .dataout(\lut_dout[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_emulate_reset_emu_arst_new_data_32[5]_output_0_0_to_lut_dout[5]_input_0_2  (
        .datain(\lut_emulate_reset_emu_arst_new_data_32[5]_output_0_0 ),
        .dataout(\lut_dout[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_arst_sel_30_output_0_0_to_lut_dout[4]_input_0_2  (
        .datain(\dffre_emulate_reset_emu_arst_sel_30_output_0_0 ),
        .dataout(\lut_dout[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_arst_sel_30_output_0_0_to_lut_dout[3]_input_0_2  (
        .datain(\dffre_emulate_reset_emu_arst_sel_30_output_0_0 ),
        .dataout(\lut_dout[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_arst_sel_30_output_0_0_to_lut_dout[2]_input_0_3  (
        .datain(\dffre_emulate_reset_emu_arst_sel_30_output_0_0 ),
        .dataout(\lut_dout[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_arst_sel_30_output_0_0_to_lut_dout[1]_input_0_1  (
        .datain(\dffre_emulate_reset_emu_arst_sel_30_output_0_0 ),
        .dataout(\lut_dout[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_arst_sel_30_output_0_0_to_lut_dout[5]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_arst_sel_30_output_0_0 ),
        .dataout(\lut_dout[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_arst_sel_30_output_0_0_to_lut_dout[7]_input_0_1  (
        .datain(\dffre_emulate_reset_emu_arst_sel_30_output_0_0 ),
        .dataout(\lut_dout[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_arst_sel_30_output_0_0_to_lut_dout[6]_input_0_2  (
        .datain(\dffre_emulate_reset_emu_arst_sel_30_output_0_0 ),
        .dataout(\lut_dout[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_arst_sel_30_output_0_0_to_lut_dout[0]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_arst_sel_30_output_0_0 ),
        .dataout(\lut_dout[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2270:execute$25[6]_output_0_0_to_lut_dout[6]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_output_0_0 ),
        .dataout(\lut_dout[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_emulate_reset_emu_arst_new_data_32[6]_output_0_0_to_lut_dout[6]_input_0_4  (
        .datain(\lut_emulate_reset_emu_arst_new_data_32[6]_output_0_0 ),
        .dataout(\lut_dout[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2270:execute$25[0]_output_0_0_to_lut_dout[0]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_output_0_0 ),
        .dataout(\lut_dout[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_emulate_reset_emu_arst_new_data_32[0]_output_0_0_to_lut_dout[0]_input_0_4  (
        .datain(\lut_emulate_reset_emu_arst_new_data_32[0]_output_0_0 ),
        .dataout(\lut_dout[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2270:execute$25[7]_output_0_0_to_lut_dout[7]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_output_0_0 ),
        .dataout(\lut_dout[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_emulate_reset_emu_arst_new_data_32[7]_output_0_0_to_lut_dout[7]_input_0_0  (
        .datain(\lut_emulate_reset_emu_arst_new_data_32[7]_output_0_0 ),
        .dataout(\lut_dout[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2270:execute$25[1]_output_0_0_to_lut_dout[1]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_output_0_0 ),
        .dataout(\lut_dout[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_emulate_reset_emu_arst_new_data_32[1]_output_0_0_to_lut_dout[1]_input_0_3  (
        .datain(\lut_emulate_reset_emu_arst_new_data_32[1]_output_0_0 ),
        .dataout(\lut_dout[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2270:execute$25[2]_output_0_0_to_lut_dout[2]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_output_0_0 ),
        .dataout(\lut_dout[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_emulate_reset_emu_arst_new_data_32[2]_output_0_0_to_lut_dout[2]_input_0_2  (
        .datain(\lut_emulate_reset_emu_arst_new_data_32[2]_output_0_0 ),
        .dataout(\lut_dout[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2270:execute$25[3]_output_0_0_to_lut_dout[3]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_output_0_0 ),
        .dataout(\lut_dout[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_emulate_reset_emu_arst_new_data_32[3]_output_0_0_to_lut_dout[3]_input_0_1  (
        .datain(\lut_emulate_reset_emu_arst_new_data_32[3]_output_0_0 ),
        .dataout(\lut_dout[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2270:execute$25[4]_output_0_0_to_lut_dout[4]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_output_0_0 ),
        .dataout(\lut_dout[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_emulate_reset_emu_arst_new_data_32[4]_output_0_0_to_lut_dout[4]_input_0_0  (
        .datain(\lut_emulate_reset_emu_arst_new_data_32[4]_output_0_0 ),
        .dataout(\lut_dout[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_2_0  (
        .datain(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_2_0  (
        .datain(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_2_0  (
        .datain(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_2_0  (
        .datain(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_2_0  (
        .datain(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_2_0  (
        .datain(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_2_0  (
        .datain(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_2_0  (
        .datain(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7_to_lut_emulate_reset_emu_arst_new_data_32[7]_input_0_3  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7 ),
        .dataout(\lut_emulate_reset_emu_arst_new_data_32[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0_to_lut_emulate_reset_emu_arst_new_data_32[0]_input_0_0  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0 ),
        .dataout(\lut_emulate_reset_emu_arst_new_data_32[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6_to_lut_emulate_reset_emu_arst_new_data_32[6]_input_0_0  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6 ),
        .dataout(\lut_emulate_reset_emu_arst_new_data_32[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1_to_lut_emulate_reset_emu_arst_new_data_32[1]_input_0_4  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1 ),
        .dataout(\lut_emulate_reset_emu_arst_new_data_32[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3_to_lut_emulate_reset_emu_arst_new_data_32[3]_input_0_0  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3 ),
        .dataout(\lut_emulate_reset_emu_arst_new_data_32[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2_to_lut_emulate_reset_emu_arst_new_data_32[2]_input_0_0  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2 ),
        .dataout(\lut_emulate_reset_emu_arst_new_data_32[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4_to_lut_emulate_reset_emu_arst_new_data_32[4]_input_0_3  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4 ),
        .dataout(\lut_emulate_reset_emu_arst_new_data_32[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5_to_lut_emulate_reset_emu_arst_new_data_32[5]_input_0_3  (
        .datain(\RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5 ),
        .dataout(\lut_emulate_reset_emu_arst_new_data_32[5]_input_0_3 )
    );


    //Unconnected wires
    wire \__vpr__unconn0 ;
    wire \__vpr__unconn1 ;
    wire \__vpr__unconn2 ;
    wire \__vpr__unconn3 ;
    wire \__vpr__unconn4 ;
    wire \__vpr__unconn5 ;
    wire \__vpr__unconn6 ;
    wire \__vpr__unconn7 ;
    wire \__vpr__unconn8 ;
    wire \__vpr__unconn9 ;

    //Cell instances
    RS_TDP36K #(
        .INIT_i(36864'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016BB152C00F2D26504684239AFC0D8928630DF2815738E98707A6C948E365A411983E3849E1D30618B9570D5840EF600D2066B50F9C08A8B2F52C1F74377A0C6B4298702E251E2E808AE1E994EAF4159B0A94E356346D373239C79E42564462AC34F085C24019240A3A0CB80DB0B17B7814B83B91888900A888DC4F205807319175903D7E29F10174425D7CEC1303334D2F33FC4021DA2DAF0F538276488F4028D44A89F0F1407F023E51485331350CFBAA3BF40CF581312839BE32DA85BB13F080ED003454C842F38CA4B3D60ED48A05A1B86C1A2C20C2475B209FACE2800481C9A0525860C32331C101531361C4F1E5294D0CCF70FCD826933F6DCC07229270AFA2352B4F047167E87DC920B2876AB35FF82B67004C0C56F1AFC87B771F18C),
        .MODE_BITS(81'b010001001001000000000000000000000000000000101101101101000000000000000000000000001)
    ) \RS_TDP36K_DATA_OUT_B2[10]_1  (
        .ADDR_A1({
            1'b0,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_3_0 
         }),
        .ADDR_B1({
            1'b0,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_12_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_13_0 
         }),
        .BE_A1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_8_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_9_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_18_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_18_0 
         }),
        .BE_B2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_19_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_19_0 
         }),
        .CLK_A1(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_DATA_OUT_B2[10]_1_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_20_0 ),
        .FLUSH2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_21_0 ),
        .REN_A1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_4_0 ),
        .REN_A2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_5_0 ),
        .REN_B1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_14_0 ),
        .REN_B2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_15_0 ),
        .WDATA_A1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_17 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_16 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_17 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_16 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_17 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_16 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_10_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_17 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_16 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_15 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_14 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_13 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_12 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_11 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_10 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_9 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_8 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_input_11_0 
         }),
        .WEN_A1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_6_0 ),
        .WEN_A2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_7_0 ),
        .WEN_B1(\RS_TDP36K_DATA_OUT_B2[10]_1_input_16_0 ),
        .WEN_B2(\RS_TDP36K_DATA_OUT_B2[10]_1_input_17_0 ),
        .RDATA_A1({
            __vpr__unconn0,
            __vpr__unconn1,
            __vpr__unconn2,
            __vpr__unconn3,
            __vpr__unconn4,
            __vpr__unconn5,
            __vpr__unconn6,
            __vpr__unconn7,
            __vpr__unconn8,
            __vpr__unconn9,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_7 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_6 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_5 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_4 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_3 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_2 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_1 ,
            \RS_TDP36K_DATA_OUT_B2[10]_1_output_0_0 
         }),
        .RDATA_A2(),
        .RDATA_B1(),
        .RDATA_B2()
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101100110000000010000000)
    ) \lut_dout[4]  (
        .in({
            \lut_dout[4]_input_0_4 ,
            1'b0,
            \lut_dout[4]_input_0_2 ,
            \lut_dout[4]_input_0_1 ,
            \lut_dout[4]_input_0_0 
         }),
        .out(\lut_dout[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_emulate_reset_emu_arst_new_data_32[4]  (
        .in({
            1'b0,
            \lut_emulate_reset_emu_arst_new_data_32[4]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_emulate_reset_emu_arst_new_data_32[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2270:execute$25[4]  (
        .C(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2270:execute$25[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000010000000101010100000000)
    ) \lut_dout[3]  (
        .in({
            \lut_dout[3]_input_0_4 ,
            \lut_dout[3]_input_0_3 ,
            \lut_dout[3]_input_0_2 ,
            \lut_dout[3]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_emulate_reset_emu_arst_new_data_32[3]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_emulate_reset_emu_arst_new_data_32[3]_input_0_0 
         }),
        .out(\lut_emulate_reset_emu_arst_new_data_32[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2270:execute$25[3]  (
        .C(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2270:execute$25[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010001000100010100000000000000)
    ) \lut_dout[2]  (
        .in({
            \lut_dout[2]_input_0_4 ,
            \lut_dout[2]_input_0_3 ,
            \lut_dout[2]_input_0_2 ,
            \lut_dout[2]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_emulate_reset_emu_arst_new_data_32[2]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_emulate_reset_emu_arst_new_data_32[2]_input_0_0 
         }),
        .out(\lut_emulate_reset_emu_arst_new_data_32[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_emulate_reset_emu_arst_new_data_32[1]  (
        .in({
            \lut_emulate_reset_emu_arst_new_data_32[1]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_emulate_reset_emu_arst_new_data_32[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2270:execute$25[1]  (
        .C(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2270:execute$25[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001100000000000000101000001010)
    ) \lut_dout[1]  (
        .in({
            \lut_dout[1]_input_0_4 ,
            \lut_dout[1]_input_0_3 ,
            1'b0,
            \lut_dout[1]_input_0_1 ,
            \lut_dout[1]_input_0_0 
         }),
        .out(\lut_dout[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2270:execute$25[2]  (
        .C(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2270:execute$25[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2271:execute$26  (
        .C(\dffre_$auto$memory_libmap.cc:2271:execute$26_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2271:execute$26_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2271:execute$26_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2271:execute$26_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2271:execute$26_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2270:execute$25[5]  (
        .C(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2270:execute$25[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_emulate_reset_emu_arst_new_data_32[5]  (
        .in({
            1'b0,
            \lut_emulate_reset_emu_arst_new_data_32[5]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_emulate_reset_emu_arst_new_data_32[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101100110000000010000000)
    ) \lut_dout[5]  (
        .in({
            \lut_dout[5]_input_0_4 ,
            1'b0,
            \lut_dout[5]_input_0_2 ,
            \lut_dout[5]_input_0_1 ,
            \lut_dout[5]_input_0_0 
         }),
        .out(\lut_dout[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$undef  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$undef_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_emulate_reset_emu_arst_new_data_32[7]  (
        .in({
            1'b0,
            \lut_emulate_reset_emu_arst_new_data_32[7]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_emulate_reset_emu_arst_new_data_32[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100011110000000010000000)
    ) \lut_dout[7]  (
        .in({
            \lut_dout[7]_input_0_4 ,
            1'b0,
            \lut_dout[7]_input_0_2 ,
            \lut_dout[7]_input_0_1 ,
            \lut_dout[7]_input_0_0 
         }),
        .out(\lut_dout[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_emulate_reset_emu_arst_sel_30  (
        .C(\dffre_emulate_reset_emu_arst_sel_30_clock_0_0 ),
        .D(\dffre_emulate_reset_emu_arst_sel_30_input_0_0 ),
        .E(\dffre_emulate_reset_emu_arst_sel_30_input_2_0 ),
        .R(\dffre_emulate_reset_emu_arst_sel_30_input_1_0 ),
        .Q(\dffre_emulate_reset_emu_arst_sel_30_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2270:execute$25[6]  (
        .C(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2270:execute$25[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_emulate_reset_emu_arst_new_data_32[0]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_emulate_reset_emu_arst_new_data_32[0]_input_0_0 
         }),
        .out(\lut_emulate_reset_emu_arst_new_data_32[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2270:execute$25[0]  (
        .C(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2270:execute$25[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010000010001000000000001000100)
    ) \lut_dout[6]  (
        .in({
            \lut_dout[6]_input_0_4 ,
            \lut_dout[6]_input_0_3 ,
            \lut_dout[6]_input_0_2 ,
            \lut_dout[6]_input_0_1 ,
            1'b0
         }),
        .out(\lut_dout[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_emulate_reset_emu_arst_new_data_32[6]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_emulate_reset_emu_arst_new_data_32[6]_input_0_0 
         }),
        .out(\lut_emulate_reset_emu_arst_new_data_32[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100010001100000000000000110000)
    ) \lut_dout[0]  (
        .in({
            \lut_dout[0]_input_0_4 ,
            \lut_dout[0]_input_0_3 ,
            \lut_dout[0]_input_0_2 ,
            1'b0,
            \lut_dout[0]_input_0_0 
         }),
        .out(\lut_dout[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2270:execute$25[7]  (
        .C(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2270:execute$25[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_input_0_0 
         }),
        .out(\lut_$abc$1118$techmap$techmap863$abc$289$auto$blifparse.cc:362:parse_blif$290.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$813_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );


endmodule

