2017.07.21 16:40 Openloop works fine.
2017.07.24 17:00 Add Sine analyzer.
2017.07.27 11:38 Fixed the debug online and download programe.
2017.08.11 11:00 Uesd PID control with voltage loop, works fine.
2017.08.16 17:00 Uesd PR control with current & voltage loop, works fine.
2017.08.24 17:00 Add 3P3Z and SFRA,they are works fine.
2017.08.29 11:00 SCI Bootloader used C2Prog v1.7 works fine.
2017.10.26 17:00 modify the PWM POLSEL, set EPWMA output to L, set EPWMB output to H .
2017.11.08 17:00 modify the shutdown with rampdown and software updata Bug.
2017.11.10 17:00 Fixed the PR control Bug, but need modify PR parameter.
2017.11.22 17:00 Fixed the phases delay Bug, modify PI parameter can fix it, output limit with the output core size is small, change the big size core can be fixed it.

