    ori r29 r0 3072
    ori r30 r0 10240
#    main program starts
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 0
    addi r29 r29 4
    jal min_caml_create_array
    subi r29 r29 4
    lw r31 r29 0
    flui f0 0
    # 0.000000
    sw r1 r29 0
    mv r1 r0
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_float_array
    subi r29 r29 8
    lw r31 r29 4
    addi r2 r0 60
    or r3 r30 r0
    addi r30 r30 44
    sw r1 r3 40
    sw r1 r3 36
    sw r1 r3 32
    sw r1 r3 28
    sw r0 r3 24
    sw r1 r3 20
    sw r1 r3 16
    sw r0 r3 12
    sw r0 r3 8
    sw r0 r3 4
    sw r0 r3 0
    or r1 r3 r0
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_array
    subi r29 r29 8
    lw r31 r29 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 4
    mv r1 r2
    sw r31 r29 8
    addi r29 r29 12
    jal min_caml_create_float_array
    subi r29 r29 12
    lw r31 r29 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 8
    mv r1 r2
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 12
    mv r1 r2
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_float_array
    subi r29 r29 20
    lw r31 r29 16
    addi r2 r0 1
    flui f0 17279
    # 255.000000
    sw r1 r29 16
    mv r1 r2
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 50
    addi r3 r0 1
    addi r4 r0 -1
    sw r1 r29 20
    sw r2 r29 24
    mv r2 r4
    mv r1 r3
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    lw r1 r29 24
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    addi r2 r0 1
    addi r3 r0 1
    lw r4 r1 0
    sw r1 r29 28
    sw r2 r29 32
    mv r2 r4
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 32
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    addi r2 r0 1
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    addi r2 r0 1
    sw r1 r29 40
    mv r1 r2
    mv r2 r0
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    addi r2 r0 1
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    sw r1 r29 44
    mv r1 r2
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_float_array
    subi r29 r29 52
    lw r31 r29 48
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 48
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 1
    sw r1 r29 52
    mv r1 r2
    mv r2 r0
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_array
    subi r29 r29 60
    lw r31 r29 56
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 56
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    mv r1 r2
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 64
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 68
    mv r1 r2
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_float_array
    subi r29 r29 76
    lw r31 r29 72
    addi r2 r0 2
    sw r1 r29 72
    mv r1 r2
    mv r2 r0
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 2
    sw r1 r29 76
    mv r1 r2
    mv r2 r0
    sw r31 r29 80
    addi r29 r29 84
    jal min_caml_create_array
    subi r29 r29 84
    lw r31 r29 80
    addi r2 r0 1
    flui f0 0
    # 0.000000
    sw r1 r29 80
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 84
    mv r1 r2
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_float_array
    subi r29 r29 92
    lw r31 r29 88
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 88
    mv r1 r2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 96
    addi r29 r29 100
    jal min_caml_create_float_array
    subi r29 r29 100
    lw r31 r29 96
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 96
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_float_array
    subi r29 r29 108
    lw r31 r29 104
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    flui f0 0
    # 0.000000
    sw r1 r29 108
    mv r1 r0
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_float_array
    subi r29 r29 116
    lw r31 r29 112
    or r2 r0 r1
    sw r2 r29 112
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 112
    sw r1 r2 0
    mv r1 r0
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    flui f0 0
    # 0.000000
    sw r1 r29 116
    mv r1 r0
    sw r31 r29 120
    addi r29 r29 124
    jal min_caml_create_float_array
    subi r29 r29 124
    lw r31 r29 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 60
    lw r3 r29 120
    sw r1 r29 124
    mv r1 r2
    mv r2 r3
    sw r31 r29 128
    addi r29 r29 132
    jal min_caml_create_array
    subi r29 r29 132
    lw r31 r29 128
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r3 r29 124
    sw r3 r2 0
    flui f0 0
    # 0.000000
    sw r2 r29 128
    sw r1 r29 132
    mv r1 r0
    sw r31 r29 136
    addi r29 r29 140
    jal min_caml_create_float_array
    subi r29 r29 140
    lw r31 r29 136
    or r2 r0 r1
    sw r2 r29 136
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 136
    sw r1 r2 0
    or r1 r2 r0
    addi r2 r0 180
    flui f0 0
    # 0.000000
    or r3 r30 r0
    addi r30 r30 12
    swcZ f0 r3 8
    sw r1 r3 4
    sw r0 r3 0
    or r1 r3 r0
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 1
    sw r1 r29 140
    mv r1 r2
    mv r2 r0
    sw r31 r29 144
    addi r29 r29 148
    jal min_caml_create_array
    subi r29 r29 148
    lw r31 r29 144
    or r2 r30 r0
    addi r30 r30 8
    lui r3 ha16(read_nth_object.2743)
    ori r3 r3 lo16(read_nth_object.2743)
    sw r3 r2 0
    lw r3 r29 4
    sw r3 r2 4
    or r4 r30 r0
    addi r30 r30 16
    lui r5 ha16(read_object.2745)
    ori r5 r5 lo16(read_object.2745)
    sw r5 r4 0
    sw r2 r4 12
    sw r3 r4 8
    lw r2 r29 0
    sw r2 r4 4
    or r5 r30 r0
    addi r30 r30 8
    lui r6 ha16(read_and_network.2753)
    ori r6 r6 lo16(read_and_network.2753)
    sw r6 r5 0
    lw r6 r29 28
    sw r6 r5 4
    or r7 r30 r0
    addi r30 r30 12
    lui r8 ha16(solver.2797)
    ori r8 r8 lo16(solver.2797)
    sw r8 r7 0
    lw r8 r29 40
    sw r8 r7 8
    sw r3 r7 4
    or r9 r30 r0
    addi r30 r30 12
    lui r10 ha16(solver_fast.2820)
    ori r10 r10 lo16(solver_fast.2820)
    sw r10 r9 0
    sw r8 r9 8
    sw r3 r9 4
    or r10 r30 r0
    addi r30 r30 8
    lui r11 ha16(iter_setup_dirvec_constants.2850)
    ori r11 r11 lo16(iter_setup_dirvec_constants.2850)
    sw r11 r10 0
    sw r3 r10 4
    or r11 r30 r0
    addi r30 r30 16
    lui r12 ha16(setup_dirvec_constants.2853)
    ori r12 r12 lo16(setup_dirvec_constants.2853)
    sw r12 r11 0
    sw r3 r11 12
    sw r2 r11 8
    sw r10 r11 4
    or r12 r30 r0
    addi r30 r30 8
    lui r13 ha16(setup_startp_constants.2855)
    ori r13 r13 lo16(setup_startp_constants.2855)
    sw r13 r12 0
    sw r3 r12 4
    or r13 r30 r0
    addi r30 r30 8
    lui r14 ha16(check_all_inside.2880)
    ori r14 r14 lo16(check_all_inside.2880)
    sw r14 r13 0
    sw r3 r13 4
    or r14 r30 r0
    addi r30 r30 32
    lui r15 ha16(shadow_check_and_group.2886)
    ori r15 r15 lo16(shadow_check_and_group.2886)
    sw r15 r14 0
    lw r15 r29 124
    sw r15 r14 28
    sw r8 r14 24
    sw r3 r14 20
    lw r16 r29 16
    sw r16 r14 16
    lw r17 r29 52
    sw r17 r14 12
    lw r18 r29 132
    sw r18 r14 8
    sw r13 r14 4
    or r19 r30 r0
    addi r30 r30 48
    lui r20 ha16(shadow_check_one_or_group.2889)
    ori r20 r20 lo16(shadow_check_one_or_group.2889)
    sw r20 r19 0
    sw r15 r19 44
    sw r9 r19 40
    sw r8 r19 36
    sw r14 r19 32
    sw r3 r19 28
    lw r20 r29 128
    sw r20 r19 24
    sw r16 r19 20
    sw r17 r19 16
    sw r18 r19 12
    sw r13 r19 8
    sw r6 r19 4
    or r21 r30 r0
    addi r30 r30 52
    lui r22 ha16(shadow_check_one_or_matrix.2892)
    ori r22 r22 lo16(shadow_check_one_or_matrix.2892)
    sw r22 r21 0
    sw r15 r21 48
    sw r9 r21 44
    sw r8 r21 40
    sw r19 r21 36
    sw r14 r21 32
    sw r3 r21 28
    sw r20 r21 24
    sw r16 r21 20
    sw r17 r21 16
    sw r18 r21 12
    sw r13 r21 8
    sw r6 r21 4
    or r22 r30 r0
    addi r30 r30 36
    lui r23 ha16(solve_each_element.2895)
    ori r23 r23 lo16(solve_each_element.2895)
    sw r23 r22 0
    lw r23 r29 48
    sw r23 r22 32
    lw r24 r29 88
    sw r24 r22 28
    sw r8 r22 24
    sw r3 r22 20
    lw r25 r29 44
    sw r25 r22 16
    sw r17 r22 12
    sw r5 r29 144
    lw r5 r29 56
    sw r5 r22 8
    sw r13 r22 4
    sw r4 r29 148
    or r4 r30 r0
    addi r30 r30 48
    sw r10 r29 152
    lui r10 ha16(solve_one_or_network.2899)
    ori r10 r10 lo16(solve_one_or_network.2899)
    sw r10 r4 0
    sw r23 r4 44
    sw r24 r4 40
    sw r8 r4 36
    sw r7 r4 32
    sw r22 r4 28
    sw r3 r4 24
    sw r25 r4 20
    sw r17 r4 16
    sw r5 r4 12
    sw r13 r4 8
    sw r6 r4 4
    or r10 r30 r0
    addi r30 r30 52
    sw r11 r29 156
    lui r11 ha16(trace_or_matrix.2903)
    ori r11 r11 lo16(trace_or_matrix.2903)
    sw r11 r10 0
    sw r23 r10 48
    sw r24 r10 44
    sw r8 r10 40
    sw r7 r10 36
    sw r4 r10 32
    sw r22 r10 28
    sw r3 r10 24
    sw r25 r10 20
    sw r17 r10 16
    sw r5 r10 12
    sw r13 r10 8
    sw r6 r10 4
    or r11 r30 r0
    addi r30 r30 36
    lui r2 ha16(solve_each_element_fast.2909)
    ori r2 r2 lo16(solve_each_element_fast.2909)
    sw r2 r11 0
    sw r23 r11 32
    lw r2 r29 92
    sw r2 r11 28
    sw r8 r11 24
    sw r3 r11 20
    sw r25 r11 16
    sw r17 r11 12
    sw r5 r11 8
    sw r13 r11 4
    sw r1 r29 160
    or r1 r30 r0
    addi r30 r30 44
    sw r12 r29 164
    lui r12 ha16(solve_one_or_network_fast.2913)
    ori r12 r12 lo16(solve_one_or_network_fast.2913)
    sw r12 r1 0
    sw r23 r1 40
    sw r2 r1 36
    sw r8 r1 32
    sw r11 r1 28
    sw r3 r1 24
    sw r25 r1 20
    sw r17 r1 16
    sw r5 r1 12
    sw r13 r1 8
    sw r6 r1 4
    or r12 r30 r0
    addi r30 r30 48
    sw r22 r29 168
    lui r22 ha16(trace_or_matrix_fast.2917)
    ori r22 r22 lo16(trace_or_matrix_fast.2917)
    sw r22 r12 0
    sw r23 r12 44
    sw r2 r12 40
    sw r8 r12 36
    sw r1 r12 32
    sw r11 r12 28
    sw r3 r12 24
    sw r25 r12 20
    sw r17 r12 16
    sw r5 r12 12
    sw r13 r12 8
    sw r6 r12 4
    or r22 r30 r0
    addi r30 r30 8
    sw r4 r29 172
    lui r4 ha16(utexture.2932)
    ori r4 r4 lo16(utexture.2932)
    sw r4 r22 0
    lw r4 r29 64
    sw r4 r22 4
    sw r22 r29 176
    or r22 r30 r0
    addi r30 r30 100
    sw r7 r29 180
    lui r7 ha16(trace_reflections.2939)
    ori r7 r7 lo16(trace_reflections.2939)
    sw r7 r22 0
    sw r15 r22 96
    sw r12 r22 92
    sw r23 r22 88
    sw r4 r22 84
    sw r9 r22 80
    sw r8 r22 76
    sw r1 r22 72
    sw r11 r22 68
    sw r21 r22 64
    sw r19 r22 60
    sw r14 r22 56
    lw r7 r29 72
    sw r7 r22 52
    sw r11 r29 184
    lw r11 r29 140
    sw r11 r22 48
    lw r11 r29 36
    sw r11 r22 44
    sw r3 r22 40
    lw r3 r29 60
    sw r3 r22 36
    sw r20 r22 32
    sw r16 r22 28
    sw r25 r22 24
    sw r17 r22 20
    sw r5 r22 16
    sw r18 r22 12
    sw r13 r22 8
    sw r6 r22 4
    or r6 r30 r0
    addi r30 r30 140
    sw r13 r29 188
    lui r13 ha16(trace_ray.2944)
    ori r13 r13 lo16(trace_ray.2944)
    sw r13 r6 0
    sw r15 r6 136
    sw r22 r6 132
    sw r12 r6 128
    sw r10 r6 124
    sw r23 r6 120
    sw r4 r6 116
    sw r2 r6 112
    sw r24 r6 108
    sw r9 r6 104
    sw r8 r6 100
    lw r10 r29 180
    sw r10 r6 96
    sw r1 r6 92
    lw r10 r29 172
    sw r10 r6 88
    lw r10 r29 168
    sw r10 r6 84
    sw r21 r6 80
    sw r19 r6 76
    sw r14 r6 72
    lw r10 r29 164
    sw r10 r6 68
    sw r7 r6 64
    lw r13 r29 140
    sw r13 r6 60
    sw r11 r6 56
    lw r22 r29 4
    sw r22 r6 52
    sw r3 r6 48
    lw r13 r29 160
    sw r13 r6 44
    lw r13 r29 0
    sw r13 r6 40
    sw r20 r6 36
    sw r16 r6 32
    sw r25 r6 28
    sw r17 r6 24
    sw r5 r6 20
    sw r18 r6 16
    lw r24 r29 188
    sw r24 r6 12
    lw r7 r29 20
    sw r7 r6 8
    lw r7 r29 28
    sw r7 r6 4
    sw r6 r29 192
    or r6 r30 r0
    addi r30 r30 96
    lui r13 ha16(trace_diffuse_ray.2950)
    ori r13 r13 lo16(trace_diffuse_ray.2950)
    sw r13 r6 0
    sw r15 r6 92
    sw r12 r6 88
    sw r23 r6 84
    sw r4 r6 80
    sw r9 r6 76
    sw r8 r6 72
    sw r1 r6 68
    lw r9 r29 184
    sw r9 r6 64
    sw r21 r6 60
    sw r19 r6 56
    sw r14 r6 52
    sw r11 r6 48
    sw r22 r6 44
    sw r3 r6 40
    sw r20 r6 36
    sw r16 r6 32
    sw r25 r6 28
    sw r17 r6 24
    sw r5 r6 20
    lw r9 r29 68
    sw r9 r6 16
    sw r18 r6 12
    sw r24 r6 8
    sw r7 r6 4
    or r13 r30 r0
    addi r30 r30 68
    lui r14 ha16(iter_trace_diffuse_rays.2953)
    ori r14 r14 lo16(iter_trace_diffuse_rays.2953)
    sw r14 r13 0
    lw r14 r29 176
    sw r14 r13 64
    sw r12 r13 60
    sw r6 r13 56
    sw r23 r13 52
    sw r4 r13 48
    sw r8 r13 44
    sw r1 r13 40
    sw r21 r13 36
    sw r11 r13 32
    sw r22 r13 28
    sw r3 r13 24
    sw r16 r13 20
    sw r25 r13 16
    sw r17 r13 12
    sw r5 r13 8
    sw r9 r13 4
    or r1 r30 r0
    addi r30 r30 28
    lui r3 ha16(trace_diffuse_ray_80percent.2962)
    ori r3 r3 lo16(trace_diffuse_ray_80percent.2962)
    sw r3 r1 0
    sw r2 r1 24
    sw r10 r1 20
    sw r22 r1 16
    lw r3 r29 0
    sw r3 r1 12
    sw r13 r1 8
    lw r4 r29 116
    sw r4 r1 4
    or r5 r30 r0
    addi r30 r30 44
    lui r8 ha16(do_without_neighbors.2975)
    ori r8 r8 lo16(do_without_neighbors.2975)
    sw r8 r5 0
    sw r1 r5 40
    sw r6 r5 36
    sw r2 r5 32
    sw r10 r5 28
    lw r8 r29 72
    sw r8 r5 24
    sw r22 r5 20
    sw r3 r5 16
    sw r13 r5 12
    sw r4 r5 8
    sw r9 r5 4
    or r12 r30 r0
    addi r30 r30 44
    lui r14 ha16(try_exploit_neighbors.2991)
    ori r14 r14 lo16(try_exploit_neighbors.2991)
    sw r14 r12 0
    sw r1 r12 40
    sw r6 r12 36
    sw r2 r12 32
    sw r10 r12 28
    sw r8 r12 24
    sw r3 r12 20
    sw r13 r12 16
    sw r5 r12 12
    sw r4 r12 8
    sw r9 r12 4
    or r14 r30 r0
    addi r30 r30 36
    lui r17 ha16(pretrace_diffuse_rays.3004)
    ori r17 r17 lo16(pretrace_diffuse_rays.3004)
    sw r17 r14 0
    sw r6 r14 32
    sw r2 r14 28
    sw r10 r14 24
    sw r22 r14 20
    sw r3 r14 16
    sw r13 r14 12
    sw r4 r14 8
    sw r9 r14 4
    or r17 r30 r0
    addi r30 r30 72
    lui r19 ha16(pretrace_pixels.3007)
    ori r19 r19 lo16(pretrace_pixels.3007)
    sw r19 r17 0
    lw r19 r29 12
    sw r19 r17 68
    lw r21 r29 192
    sw r21 r17 64
    sw r6 r17 60
    sw r2 r17 56
    lw r23 r29 88
    sw r23 r17 52
    sw r10 r17 48
    lw r24 r29 96
    sw r24 r17 44
    lw r25 r29 84
    sw r25 r17 40
    sw r8 r17 36
    lw r20 r29 108
    sw r20 r17 32
    sw r14 r17 28
    sw r22 r17 24
    sw r3 r17 20
    sw r13 r17 16
    lw r18 r29 80
    sw r18 r17 12
    sw r4 r17 8
    sw r9 r17 4
    or r15 r30 r0
    addi r30 r30 52
    lui r11 ha16(scan_pixel.3018)
    ori r11 r11 lo16(scan_pixel.3018)
    sw r11 r15 0
    sw r12 r15 48
    sw r1 r15 44
    sw r6 r15 40
    sw r2 r15 36
    sw r10 r15 32
    sw r8 r15 28
    sw r3 r15 24
    sw r13 r15 20
    lw r11 r29 76
    sw r11 r15 16
    sw r5 r15 12
    sw r4 r15 8
    sw r9 r15 4
    or r7 r30 r0
    addi r30 r30 100
    lui r16 ha16(scan_line.3024)
    ori r16 r16 lo16(scan_line.3024)
    sw r16 r7 0
    sw r19 r7 96
    sw r12 r7 92
    sw r21 r7 88
    sw r1 r7 84
    sw r6 r7 80
    sw r2 r7 76
    sw r23 r7 72
    sw r10 r7 68
    lw r1 r29 104
    sw r1 r7 64
    lw r2 r29 100
    sw r2 r7 60
    sw r24 r7 56
    sw r15 r7 52
    sw r25 r7 48
    sw r8 r7 44
    sw r20 r7 40
    sw r17 r7 36
    sw r14 r7 32
    sw r3 r7 28
    sw r13 r7 24
    sw r11 r7 20
    sw r18 r7 16
    sw r5 r7 12
    sw r4 r7 8
    sw r9 r7 4
    or r5 r30 r0
    addi r30 r30 8
    lui r6 ha16(calc_dirvec.3044)
    ori r6 r6 lo16(calc_dirvec.3044)
    sw r6 r5 0
    sw r4 r5 4
    or r6 r30 r0
    addi r30 r30 8
    lui r9 ha16(calc_dirvecs.3052)
    ori r9 r9 lo16(calc_dirvecs.3052)
    sw r9 r6 0
    sw r5 r6 4
    or r9 r30 r0
    addi r30 r30 12
    lui r10 ha16(calc_dirvec_rows.3057)
    ori r10 r10 lo16(calc_dirvec_rows.3057)
    sw r10 r9 0
    sw r6 r9 8
    sw r5 r9 4
    or r5 r30 r0
    addi r30 r30 8
    lui r10 ha16(create_dirvec_elements.3063)
    ori r10 r10 lo16(create_dirvec_elements.3063)
    sw r10 r5 0
    sw r3 r5 4
    or r10 r30 r0
    addi r30 r30 16
    lui r12 ha16(create_dirvecs.3066)
    ori r12 r12 lo16(create_dirvecs.3066)
    sw r12 r10 0
    sw r3 r10 12
    sw r4 r10 8
    sw r5 r10 4
    or r12 r30 r0
    addi r30 r30 20
    lui r13 ha16(init_dirvec_constants.3068)
    ori r13 r13 lo16(init_dirvec_constants.3068)
    sw r13 r12 0
    lw r13 r29 156
    sw r13 r12 16
    sw r22 r12 12
    sw r3 r12 8
    lw r15 r29 152
    sw r15 r12 4
    or r16 r30 r0
    addi r30 r30 28
    sw r7 r29 196
    lui r7 ha16(init_vecset_constants.3071)
    ori r7 r7 lo16(init_vecset_constants.3071)
    sw r7 r16 0
    sw r13 r16 24
    sw r22 r16 20
    sw r3 r16 16
    sw r15 r16 12
    sw r12 r16 8
    sw r4 r16 4
    addi r7 r0 128
    sw r17 r29 200
    addi r17 r0 128
    sw r7 r11 0
    sw r17 r11 4
    addi r7 r0 64
    sw r7 r18 0
    addi r7 r0 64
    sw r7 r18 4
    flui f0 16256
    # 1.000000
    swcZ f0 r25 0
    lw r7 r11 0
    addi r17 r0 3
    flui f0 0
    # 0.000000
    sw r14 r29 204
    sw r16 r29 208
    sw r12 r29 212
    sw r9 r29 216
    sw r6 r29 220
    sw r10 r29 224
    sw r5 r29 228
    sw r7 r29 232
    mv r1 r17
    sw r31 r29 236
    addi r29 r29 240
    jal min_caml_create_float_array
    subi r29 r29 240
    lw r31 r29 236
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 236
    mv r1 r2
    sw r31 r29 240
    addi r29 r29 244
    jal min_caml_create_float_array
    subi r29 r29 244
    lw r31 r29 240
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 240
    addi r29 r29 244
    jal min_caml_create_array
    subi r29 r29 244
    lw r31 r29 240
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 240
    mv r1 r2
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_float_array
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 240
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_float_array
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 240
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_float_array
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 240
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_float_array
    subi r29 r29 248
    lw r31 r29 244
    lw r2 r29 240
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 244
    addi r29 r29 248
    jal min_caml_create_array
    subi r29 r29 248
    lw r31 r29 244
    addi r2 r0 5
    sw r1 r29 244
    mv r1 r2
    mv r2 r0
    sw r31 r29 248
    addi r29 r29 252
    jal min_caml_create_array
    subi r29 r29 252
    lw r31 r29 248
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 248
    mv r1 r2
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_float_array
    subi r29 r29 256
    lw r31 r29 252
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 252
    addi r29 r29 256
    jal min_caml_create_array
    subi r29 r29 256
    lw r31 r29 252
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 252
    mv r1 r2
    sw r31 r29 256
    addi r29 r29 260
    jal min_caml_create_float_array
    subi r29 r29 260
    lw r31 r29 256
    lw r2 r29 252
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 256
    addi r29 r29 260
    jal min_caml_create_float_array
    subi r29 r29 260
    lw r31 r29 256
    lw r2 r29 252
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 256
    addi r29 r29 260
    jal min_caml_create_float_array
    subi r29 r29 260
    lw r31 r29 256
    lw r2 r29 252
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 256
    addi r29 r29 260
    jal min_caml_create_float_array
    subi r29 r29 260
    lw r31 r29 256
    lw r2 r29 252
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 256
    addi r29 r29 260
    jal min_caml_create_float_array
    subi r29 r29 260
    lw r31 r29 256
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 256
    addi r29 r29 260
    jal min_caml_create_array
    subi r29 r29 260
    lw r31 r29 256
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 256
    mv r1 r2
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_float_array
    subi r29 r29 264
    lw r31 r29 260
    lw r2 r29 256
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_float_array
    subi r29 r29 264
    lw r31 r29 260
    lw r2 r29 256
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_float_array
    subi r29 r29 264
    lw r31 r29 260
    lw r2 r29 256
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_float_array
    subi r29 r29 264
    lw r31 r29 260
    lw r2 r29 256
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 260
    addi r29 r29 264
    jal min_caml_create_array
    subi r29 r29 264
    lw r31 r29 260
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 260
    mv r1 r2
    sw r31 r29 264
    addi r29 r29 268
    jal min_caml_create_float_array
    subi r29 r29 268
    lw r31 r29 264
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 264
    addi r29 r29 268
    jal min_caml_create_array
    subi r29 r29 268
    lw r31 r29 264
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 264
    mv r1 r2
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_float_array
    subi r29 r29 272
    lw r31 r29 268
    lw r2 r29 264
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_float_array
    subi r29 r29 272
    lw r31 r29 268
    lw r2 r29 264
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_float_array
    subi r29 r29 272
    lw r31 r29 268
    lw r2 r29 264
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_float_array
    subi r29 r29 272
    lw r31 r29 268
    lw r2 r29 264
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 260
    sw r2 r1 24
    lw r2 r29 256
    sw r2 r1 20
    lw r2 r29 252
    sw r2 r1 16
    lw r2 r29 248
    sw r2 r1 12
    lw r2 r29 244
    sw r2 r1 8
    lw r2 r29 240
    sw r2 r1 4
    lw r2 r29 236
    sw r2 r1 0
    or r2 r1 r0
    lw r1 r29 232
    sw r31 r29 268
    addi r29 r29 272
    jal min_caml_create_array
    subi r29 r29 272
    lw r31 r29 268
    lw r2 r29 76
    lw r3 r2 0
    subi r3 r3 2
    slt r28 r3 r0
    bne r0 r28 ble_else.97275
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 268
    sw r3 r29 272
    mv r1 r4
    sw r31 r29 276
    addi r29 r29 280
    jal min_caml_create_float_array
    subi r29 r29 280
    lw r31 r29 276
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 276
    mv r1 r2
    sw r31 r29 280
    addi r29 r29 284
    jal min_caml_create_float_array
    subi r29 r29 284
    lw r31 r29 280
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 280
    addi r29 r29 284
    jal min_caml_create_array
    subi r29 r29 284
    lw r31 r29 280
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 280
    mv r1 r2
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_float_array
    subi r29 r29 288
    lw r31 r29 284
    lw r2 r29 280
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_float_array
    subi r29 r29 288
    lw r31 r29 284
    lw r2 r29 280
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_float_array
    subi r29 r29 288
    lw r31 r29 284
    lw r2 r29 280
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_float_array
    subi r29 r29 288
    lw r31 r29 284
    lw r2 r29 280
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 284
    addi r29 r29 288
    jal min_caml_create_array
    subi r29 r29 288
    lw r31 r29 284
    addi r2 r0 5
    sw r1 r29 284
    mv r1 r2
    mv r2 r0
    sw r31 r29 288
    addi r29 r29 292
    jal min_caml_create_array
    subi r29 r29 292
    lw r31 r29 288
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 288
    mv r1 r2
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_float_array
    subi r29 r29 296
    lw r31 r29 292
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 292
    addi r29 r29 296
    jal min_caml_create_array
    subi r29 r29 296
    lw r31 r29 292
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 292
    mv r1 r2
    sw r31 r29 296
    addi r29 r29 300
    jal min_caml_create_float_array
    subi r29 r29 300
    lw r31 r29 296
    lw r2 r29 292
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 296
    addi r29 r29 300
    jal min_caml_create_float_array
    subi r29 r29 300
    lw r31 r29 296
    lw r2 r29 292
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 296
    addi r29 r29 300
    jal min_caml_create_float_array
    subi r29 r29 300
    lw r31 r29 296
    lw r2 r29 292
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 296
    addi r29 r29 300
    jal min_caml_create_float_array
    subi r29 r29 300
    lw r31 r29 296
    lw r2 r29 292
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 296
    addi r29 r29 300
    jal min_caml_create_float_array
    subi r29 r29 300
    lw r31 r29 296
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 296
    addi r29 r29 300
    jal min_caml_create_array
    subi r29 r29 300
    lw r31 r29 296
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 296
    mv r1 r2
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_float_array
    subi r29 r29 304
    lw r31 r29 300
    lw r2 r29 296
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_float_array
    subi r29 r29 304
    lw r31 r29 300
    lw r2 r29 296
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_float_array
    subi r29 r29 304
    lw r31 r29 300
    lw r2 r29 296
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_float_array
    subi r29 r29 304
    lw r31 r29 300
    lw r2 r29 296
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 300
    addi r29 r29 304
    jal min_caml_create_array
    subi r29 r29 304
    lw r31 r29 300
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 300
    mv r1 r2
    sw r31 r29 304
    addi r29 r29 308
    jal min_caml_create_float_array
    subi r29 r29 308
    lw r31 r29 304
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 304
    addi r29 r29 308
    jal min_caml_create_array
    subi r29 r29 308
    lw r31 r29 304
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 304
    mv r1 r2
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 304
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 304
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 304
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 308
    addi r29 r29 312
    jal min_caml_create_float_array
    subi r29 r29 312
    lw r31 r29 308
    lw r2 r29 304
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 300
    sw r2 r1 24
    lw r2 r29 296
    sw r2 r1 20
    lw r2 r29 292
    sw r2 r1 16
    lw r2 r29 288
    sw r2 r1 12
    lw r2 r29 284
    sw r2 r1 8
    lw r2 r29 280
    sw r2 r1 4
    lw r2 r29 276
    sw r2 r1 0
    lw r2 r29 272
    sll r3 r2 2
    lw r4 r29 268
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 308
    addi r29 r29 312
    jal init_line_elements.3034
    subi r29 r29 312
    lw r31 r29 308
    j ble_cont.97276
ble_else.97275:
ble_cont.97276:
    lw r2 r29 76
    lw r3 r2 0
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 308
    sw r3 r29 312
    mv r1 r4
    sw r31 r29 316
    addi r29 r29 320
    jal min_caml_create_float_array
    subi r29 r29 320
    lw r31 r29 316
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 316
    mv r1 r2
    sw r31 r29 320
    addi r29 r29 324
    jal min_caml_create_float_array
    subi r29 r29 324
    lw r31 r29 320
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 320
    addi r29 r29 324
    jal min_caml_create_array
    subi r29 r29 324
    lw r31 r29 320
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 320
    mv r1 r2
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 320
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 320
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 320
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_float_array
    subi r29 r29 328
    lw r31 r29 324
    lw r2 r29 320
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 324
    addi r29 r29 328
    jal min_caml_create_array
    subi r29 r29 328
    lw r31 r29 324
    addi r2 r0 5
    sw r1 r29 324
    mv r1 r2
    mv r2 r0
    sw r31 r29 328
    addi r29 r29 332
    jal min_caml_create_array
    subi r29 r29 332
    lw r31 r29 328
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 328
    mv r1 r2
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_float_array
    subi r29 r29 336
    lw r31 r29 332
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 332
    addi r29 r29 336
    jal min_caml_create_array
    subi r29 r29 336
    lw r31 r29 332
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 332
    mv r1 r2
    sw r31 r29 336
    addi r29 r29 340
    jal min_caml_create_float_array
    subi r29 r29 340
    lw r31 r29 336
    lw r2 r29 332
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 336
    addi r29 r29 340
    jal min_caml_create_float_array
    subi r29 r29 340
    lw r31 r29 336
    lw r2 r29 332
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 336
    addi r29 r29 340
    jal min_caml_create_float_array
    subi r29 r29 340
    lw r31 r29 336
    lw r2 r29 332
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 336
    addi r29 r29 340
    jal min_caml_create_float_array
    subi r29 r29 340
    lw r31 r29 336
    lw r2 r29 332
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 336
    addi r29 r29 340
    jal min_caml_create_float_array
    subi r29 r29 340
    lw r31 r29 336
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 336
    addi r29 r29 340
    jal min_caml_create_array
    subi r29 r29 340
    lw r31 r29 336
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 336
    mv r1 r2
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    lw r2 r29 336
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    lw r2 r29 336
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    lw r2 r29 336
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_float_array
    subi r29 r29 344
    lw r31 r29 340
    lw r2 r29 336
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 340
    addi r29 r29 344
    jal min_caml_create_array
    subi r29 r29 344
    lw r31 r29 340
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 340
    mv r1 r2
    sw r31 r29 344
    addi r29 r29 348
    jal min_caml_create_float_array
    subi r29 r29 348
    lw r31 r29 344
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 344
    addi r29 r29 348
    jal min_caml_create_array
    subi r29 r29 348
    lw r31 r29 344
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 344
    mv r1 r2
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 344
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 344
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 344
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_float_array
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 344
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 340
    sw r2 r1 24
    lw r2 r29 336
    sw r2 r1 20
    lw r2 r29 332
    sw r2 r1 16
    lw r2 r29 328
    sw r2 r1 12
    lw r2 r29 324
    sw r2 r1 8
    lw r2 r29 320
    sw r2 r1 4
    lw r2 r29 316
    sw r2 r1 0
    or r2 r1 r0
    lw r1 r29 312
    sw r31 r29 348
    addi r29 r29 352
    jal min_caml_create_array
    subi r29 r29 352
    lw r31 r29 348
    lw r2 r29 76
    lw r3 r2 0
    subi r3 r3 2
    slt r28 r3 r0
    bne r0 r28 ble_else.97277
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 348
    sw r3 r29 352
    mv r1 r4
    sw r31 r29 356
    addi r29 r29 360
    jal min_caml_create_float_array
    subi r29 r29 360
    lw r31 r29 356
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 356
    mv r1 r2
    sw r31 r29 360
    addi r29 r29 364
    jal min_caml_create_float_array
    subi r29 r29 364
    lw r31 r29 360
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 360
    addi r29 r29 364
    jal min_caml_create_array
    subi r29 r29 364
    lw r31 r29 360
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 360
    mv r1 r2
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 360
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 360
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 360
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_float_array
    subi r29 r29 368
    lw r31 r29 364
    lw r2 r29 360
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 364
    addi r29 r29 368
    jal min_caml_create_array
    subi r29 r29 368
    lw r31 r29 364
    addi r2 r0 5
    sw r1 r29 364
    mv r1 r2
    mv r2 r0
    sw r31 r29 368
    addi r29 r29 372
    jal min_caml_create_array
    subi r29 r29 372
    lw r31 r29 368
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 368
    mv r1 r2
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_float_array
    subi r29 r29 376
    lw r31 r29 372
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 372
    addi r29 r29 376
    jal min_caml_create_array
    subi r29 r29 376
    lw r31 r29 372
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 372
    mv r1 r2
    sw r31 r29 376
    addi r29 r29 380
    jal min_caml_create_float_array
    subi r29 r29 380
    lw r31 r29 376
    lw r2 r29 372
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 376
    addi r29 r29 380
    jal min_caml_create_float_array
    subi r29 r29 380
    lw r31 r29 376
    lw r2 r29 372
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 376
    addi r29 r29 380
    jal min_caml_create_float_array
    subi r29 r29 380
    lw r31 r29 376
    lw r2 r29 372
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 376
    addi r29 r29 380
    jal min_caml_create_float_array
    subi r29 r29 380
    lw r31 r29 376
    lw r2 r29 372
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 376
    addi r29 r29 380
    jal min_caml_create_float_array
    subi r29 r29 380
    lw r31 r29 376
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 376
    addi r29 r29 380
    jal min_caml_create_array
    subi r29 r29 380
    lw r31 r29 376
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 376
    mv r1 r2
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    lw r2 r29 376
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    lw r2 r29 376
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    lw r2 r29 376
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_float_array
    subi r29 r29 384
    lw r31 r29 380
    lw r2 r29 376
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 380
    addi r29 r29 384
    jal min_caml_create_array
    subi r29 r29 384
    lw r31 r29 380
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 380
    mv r1 r2
    sw r31 r29 384
    addi r29 r29 388
    jal min_caml_create_float_array
    subi r29 r29 388
    lw r31 r29 384
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 384
    addi r29 r29 388
    jal min_caml_create_array
    subi r29 r29 388
    lw r31 r29 384
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 384
    mv r1 r2
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 384
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 384
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 384
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 388
    addi r29 r29 392
    jal min_caml_create_float_array
    subi r29 r29 392
    lw r31 r29 388
    lw r2 r29 384
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 380
    sw r2 r1 24
    lw r2 r29 376
    sw r2 r1 20
    lw r2 r29 372
    sw r2 r1 16
    lw r2 r29 368
    sw r2 r1 12
    lw r2 r29 364
    sw r2 r1 8
    lw r2 r29 360
    sw r2 r1 4
    lw r2 r29 356
    sw r2 r1 0
    lw r2 r29 352
    sll r3 r2 2
    lw r4 r29 348
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 388
    addi r29 r29 392
    jal init_line_elements.3034
    subi r29 r29 392
    lw r31 r29 388
    j ble_cont.97278
ble_else.97277:
ble_cont.97278:
    lw r2 r29 76
    lw r3 r2 0
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 388
    sw r3 r29 392
    mv r1 r4
    sw r31 r29 396
    addi r29 r29 400
    jal min_caml_create_float_array
    subi r29 r29 400
    lw r31 r29 396
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 396
    mv r1 r2
    sw r31 r29 400
    addi r29 r29 404
    jal min_caml_create_float_array
    subi r29 r29 404
    lw r31 r29 400
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 400
    addi r29 r29 404
    jal min_caml_create_array
    subi r29 r29 404
    lw r31 r29 400
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 400
    mv r1 r2
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 400
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 400
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 400
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_float_array
    subi r29 r29 408
    lw r31 r29 404
    lw r2 r29 400
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 404
    addi r29 r29 408
    jal min_caml_create_array
    subi r29 r29 408
    lw r31 r29 404
    addi r2 r0 5
    sw r1 r29 404
    mv r1 r2
    mv r2 r0
    sw r31 r29 408
    addi r29 r29 412
    jal min_caml_create_array
    subi r29 r29 412
    lw r31 r29 408
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 408
    mv r1 r2
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_float_array
    subi r29 r29 416
    lw r31 r29 412
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 412
    addi r29 r29 416
    jal min_caml_create_array
    subi r29 r29 416
    lw r31 r29 412
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 412
    mv r1 r2
    sw r31 r29 416
    addi r29 r29 420
    jal min_caml_create_float_array
    subi r29 r29 420
    lw r31 r29 416
    lw r2 r29 412
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 416
    addi r29 r29 420
    jal min_caml_create_float_array
    subi r29 r29 420
    lw r31 r29 416
    lw r2 r29 412
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 416
    addi r29 r29 420
    jal min_caml_create_float_array
    subi r29 r29 420
    lw r31 r29 416
    lw r2 r29 412
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 416
    addi r29 r29 420
    jal min_caml_create_float_array
    subi r29 r29 420
    lw r31 r29 416
    lw r2 r29 412
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 416
    addi r29 r29 420
    jal min_caml_create_float_array
    subi r29 r29 420
    lw r31 r29 416
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 416
    addi r29 r29 420
    jal min_caml_create_array
    subi r29 r29 420
    lw r31 r29 416
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 416
    mv r1 r2
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    lw r2 r29 416
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    lw r2 r29 416
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    lw r2 r29 416
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_float_array
    subi r29 r29 424
    lw r31 r29 420
    lw r2 r29 416
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 420
    addi r29 r29 424
    jal min_caml_create_array
    subi r29 r29 424
    lw r31 r29 420
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 420
    mv r1 r2
    sw r31 r29 424
    addi r29 r29 428
    jal min_caml_create_float_array
    subi r29 r29 428
    lw r31 r29 424
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 424
    addi r29 r29 428
    jal min_caml_create_array
    subi r29 r29 428
    lw r31 r29 424
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 424
    mv r1 r2
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 424
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 424
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 424
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_float_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 424
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 420
    sw r2 r1 24
    lw r2 r29 416
    sw r2 r1 20
    lw r2 r29 412
    sw r2 r1 16
    lw r2 r29 408
    sw r2 r1 12
    lw r2 r29 404
    sw r2 r1 8
    lw r2 r29 400
    sw r2 r1 4
    lw r2 r29 396
    sw r2 r1 0
    or r2 r1 r0
    lw r1 r29 392
    sw r31 r29 428
    addi r29 r29 432
    jal min_caml_create_array
    subi r29 r29 432
    lw r31 r29 428
    lw r2 r29 76
    lw r3 r2 0
    subi r3 r3 2
    slt r28 r3 r0
    bne r0 r28 ble_else.97279
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 428
    sw r3 r29 432
    mv r1 r4
    sw r31 r29 436
    addi r29 r29 440
    jal min_caml_create_float_array
    subi r29 r29 440
    lw r31 r29 436
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 436
    mv r1 r2
    sw r31 r29 440
    addi r29 r29 444
    jal min_caml_create_float_array
    subi r29 r29 444
    lw r31 r29 440
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 440
    addi r29 r29 444
    jal min_caml_create_array
    subi r29 r29 444
    lw r31 r29 440
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 440
    mv r1 r2
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 440
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 440
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 440
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_float_array
    subi r29 r29 448
    lw r31 r29 444
    lw r2 r29 440
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 444
    addi r29 r29 448
    jal min_caml_create_array
    subi r29 r29 448
    lw r31 r29 444
    addi r2 r0 5
    sw r1 r29 444
    mv r1 r2
    mv r2 r0
    sw r31 r29 448
    addi r29 r29 452
    jal min_caml_create_array
    subi r29 r29 452
    lw r31 r29 448
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 448
    mv r1 r2
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_float_array
    subi r29 r29 456
    lw r31 r29 452
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 452
    addi r29 r29 456
    jal min_caml_create_array
    subi r29 r29 456
    lw r31 r29 452
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 452
    mv r1 r2
    sw r31 r29 456
    addi r29 r29 460
    jal min_caml_create_float_array
    subi r29 r29 460
    lw r31 r29 456
    lw r2 r29 452
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 456
    addi r29 r29 460
    jal min_caml_create_float_array
    subi r29 r29 460
    lw r31 r29 456
    lw r2 r29 452
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 456
    addi r29 r29 460
    jal min_caml_create_float_array
    subi r29 r29 460
    lw r31 r29 456
    lw r2 r29 452
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 456
    addi r29 r29 460
    jal min_caml_create_float_array
    subi r29 r29 460
    lw r31 r29 456
    lw r2 r29 452
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 456
    addi r29 r29 460
    jal min_caml_create_float_array
    subi r29 r29 460
    lw r31 r29 456
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 456
    addi r29 r29 460
    jal min_caml_create_array
    subi r29 r29 460
    lw r31 r29 456
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 456
    mv r1 r2
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    lw r2 r29 456
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    lw r2 r29 456
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    lw r2 r29 456
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_float_array
    subi r29 r29 464
    lw r31 r29 460
    lw r2 r29 456
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 460
    addi r29 r29 464
    jal min_caml_create_array
    subi r29 r29 464
    lw r31 r29 460
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 460
    mv r1 r2
    sw r31 r29 464
    addi r29 r29 468
    jal min_caml_create_float_array
    subi r29 r29 468
    lw r31 r29 464
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 464
    addi r29 r29 468
    jal min_caml_create_array
    subi r29 r29 468
    lw r31 r29 464
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 464
    mv r1 r2
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    lw r2 r29 464
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    lw r2 r29 464
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    lw r2 r29 464
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 468
    addi r29 r29 472
    jal min_caml_create_float_array
    subi r29 r29 472
    lw r31 r29 468
    lw r2 r29 464
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 460
    sw r2 r1 24
    lw r2 r29 456
    sw r2 r1 20
    lw r2 r29 452
    sw r2 r1 16
    lw r2 r29 448
    sw r2 r1 12
    lw r2 r29 444
    sw r2 r1 8
    lw r2 r29 440
    sw r2 r1 4
    lw r2 r29 436
    sw r2 r1 0
    lw r2 r29 432
    sll r3 r2 2
    lw r4 r29 428
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    sw r31 r29 468
    addi r29 r29 472
    jal init_line_elements.3034
    subi r29 r29 472
    lw r31 r29 468
    j ble_cont.97280
ble_else.97279:
ble_cont.97280:
    inflt f0 r0
    #unknown instruction
    lw r2 r29 8
    swcZ f0 r2 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r2 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r2 8
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97281
    fneg f1 f0
    j float_ble_cont.97282
float_ble_else.97281:
    fmv f1 f0
float_ble_cont.97282:
    addi r3 r0 3
    sw r1 r29 468
    swcZ f0 r29 472
    mv r1 r3
    fmv  f0 f1
    sw r31 r29 476
    addi r29 r29 480
    jal min_caml_create_float_array
    subi r29 r29 480
    lw r31 r29 476
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 476
    fclt f0 f1
    bc1f float_ble_else.97283
    j float_ble_cont.97284
float_ble_else.97283:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97285
    j float_ble_cont.97286
float_ble_else.97285:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 480
    addi r29 r29 484
    jal reduction_2pi_sub1.2542
    subi r29 r29 484
    lw r31 r29 480
float_ble_cont.97286:
float_ble_cont.97284:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 476
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97287
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97289
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97290
float_ble_else.97289:
float_ble_cont.97290:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97291
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97293
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97294
float_ble_else.97293:
float_ble_cont.97294:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 480
    addi r29 r29 484
    jal reduction_2pi_sub2.2544
    subi r29 r29 484
    lw r31 r29 480
    j float_ble_cont.97292
float_ble_else.97291:
float_ble_cont.97292:
    j float_ble_cont.97288
float_ble_else.97287:
float_ble_cont.97288:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 476
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97295
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.97296
float_ble_else.97295:
float_ble_cont.97296:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97297
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97298
float_ble_else.97297:
float_ble_cont.97298:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.97299
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97300
float_ble_else.97299:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97300:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97301
    fneg f0 f0
    j float_ble_cont.97302
float_ble_else.97301:
float_ble_cont.97302:
    addi r1 r0 3
    lwcZ f1 r29 472
    swcZ f0 r29 480
    fmv  f0 f1
    sw r31 r29 484
    addi r29 r29 488
    jal min_caml_create_float_array
    subi r29 r29 488
    lw r31 r29 484
    flui f0 0
    # 0.000000
    lwcZ f1 r29 472
    fclt f1 f0
    bc1f float_ble_else.97303
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97304
float_ble_else.97303:
float_ble_cont.97304:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 484
    fclt f0 f1
    bc1f float_ble_else.97305
    j float_ble_cont.97306
float_ble_else.97305:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97307
    j float_ble_cont.97308
float_ble_else.97307:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 488
    addi r29 r29 492
    jal reduction_2pi_sub1.2542
    subi r29 r29 492
    lw r31 r29 488
float_ble_cont.97308:
float_ble_cont.97306:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 484
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97309
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97311
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97312
float_ble_else.97311:
float_ble_cont.97312:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97313
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97315
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97316
float_ble_else.97315:
float_ble_cont.97316:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 488
    addi r29 r29 492
    jal reduction_2pi_sub2.2544
    subi r29 r29 492
    lw r31 r29 488
    j float_ble_cont.97314
float_ble_else.97313:
float_ble_cont.97314:
    j float_ble_cont.97310
float_ble_else.97309:
float_ble_cont.97310:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 484
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97317
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97318
float_ble_else.97317:
float_ble_cont.97318:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97319
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97320
float_ble_else.97319:
float_ble_cont.97320:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97321
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97322
float_ble_else.97321:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97322:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97323
    fneg f0 f0
    j float_ble_cont.97324
float_ble_else.97323:
float_ble_cont.97324:
    inflt f1 r0
    #unknown instruction
    flui f2 15502
    # 0.017453
    fori f2 f2 -1483
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97325
    fneg f2 f1
    j float_ble_cont.97326
float_ble_else.97325:
    fmv f2 f1
float_ble_cont.97326:
    addi r1 r0 3
    swcZ f0 r29 488
    swcZ f1 r29 492
    fmv  f0 f2
    sw r31 r29 496
    addi r29 r29 500
    jal min_caml_create_float_array
    subi r29 r29 500
    lw r31 r29 496
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 496
    fclt f0 f1
    bc1f float_ble_else.97327
    j float_ble_cont.97328
float_ble_else.97327:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97329
    j float_ble_cont.97330
float_ble_else.97329:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 500
    addi r29 r29 504
    jal reduction_2pi_sub1.2542
    subi r29 r29 504
    lw r31 r29 500
float_ble_cont.97330:
float_ble_cont.97328:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 496
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97331
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97333
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97334
float_ble_else.97333:
float_ble_cont.97334:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97335
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97337
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97338
float_ble_else.97337:
float_ble_cont.97338:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 500
    addi r29 r29 504
    jal reduction_2pi_sub2.2544
    subi r29 r29 504
    lw r31 r29 500
    j float_ble_cont.97336
float_ble_else.97335:
float_ble_cont.97336:
    j float_ble_cont.97332
float_ble_else.97331:
float_ble_cont.97332:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 496
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97339
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.97340
float_ble_else.97339:
float_ble_cont.97340:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97341
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97342
float_ble_else.97341:
float_ble_cont.97342:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.97343
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97344
float_ble_else.97343:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97344:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97345
    fneg f0 f0
    j float_ble_cont.97346
float_ble_else.97345:
float_ble_cont.97346:
    addi r1 r0 3
    lwcZ f1 r29 492
    swcZ f0 r29 500
    fmv  f0 f1
    sw r31 r29 504
    addi r29 r29 508
    jal min_caml_create_float_array
    subi r29 r29 508
    lw r31 r29 504
    flui f0 0
    # 0.000000
    lwcZ f1 r29 492
    fclt f1 f0
    bc1f float_ble_else.97347
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97348
float_ble_else.97347:
float_ble_cont.97348:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 504
    fclt f0 f1
    bc1f float_ble_else.97349
    j float_ble_cont.97350
float_ble_else.97349:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97351
    j float_ble_cont.97352
float_ble_else.97351:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 508
    addi r29 r29 512
    jal reduction_2pi_sub1.2542
    subi r29 r29 512
    lw r31 r29 508
float_ble_cont.97352:
float_ble_cont.97350:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 504
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97353
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97355
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97356
float_ble_else.97355:
float_ble_cont.97356:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97357
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97359
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97360
float_ble_else.97359:
float_ble_cont.97360:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 508
    addi r29 r29 512
    jal reduction_2pi_sub2.2544
    subi r29 r29 512
    lw r31 r29 508
    j float_ble_cont.97358
float_ble_else.97357:
float_ble_cont.97358:
    j float_ble_cont.97354
float_ble_else.97353:
float_ble_cont.97354:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 504
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97361
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97362
float_ble_else.97361:
float_ble_cont.97362:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97363
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97364
float_ble_else.97363:
float_ble_cont.97364:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97365
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97366
float_ble_else.97365:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97366:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97367
    fneg f0 f0
    j float_ble_cont.97368
float_ble_else.97367:
float_ble_cont.97368:
    lwcZ f1 r29 480
    fmul f2 f1 f0
    flui f3 17224
    # 200.000000
    fmul f2 f2 f3
    lw r1 r29 104
    swcZ f2 r1 0
    flui f2 -15544
    # -200.000000
    lwcZ f3 r29 488
    fmul f2 f3 f2
    swcZ f2 r1 4
    lwcZ f2 r29 500
    fmul f4 f1 f2
    flui f5 17224
    # 200.000000
    fmul f4 f4 f5
    swcZ f4 r1 8
    lw r2 r29 96
    swcZ f2 r2 0
    flui f4 0
    # 0.000000
    swcZ f4 r2 4
    fneg f4 f0
    swcZ f4 r2 8
    fneg f4 f3
    fmul f0 f4 f0
    lw r3 r29 100
    swcZ f0 r3 0
    fneg f0 f1
    swcZ f0 r3 4
    fneg f0 f3
    fmul f0 f0 f2
    swcZ f0 r3 8
    lw r4 r29 8
    lwcZ f0 r4 0
    lwcZ f1 r1 0
    fsub f0 f0 f1
    lw r5 r29 12
    swcZ f0 r5 0
    lwcZ f0 r4 4
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r4 8
    lwcZ f1 r1 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    inint r4 r0
    #unknown instruction
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    addi r4 r0 3
    swcZ f0 r29 508
    mv r1 r4
    sw r31 r29 512
    addi r29 r29 516
    jal min_caml_create_float_array
    subi r29 r29 516
    lw r31 r29 512
    flui f0 0
    # 0.000000
    lwcZ f1 r29 508
    fclt f1 f0
    bc1f float_ble_else.97369
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97370
float_ble_else.97369:
float_ble_cont.97370:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 512
    fclt f0 f2
    bc1f float_ble_else.97371
    j float_ble_cont.97372
float_ble_else.97371:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.97373
    j float_ble_cont.97374
float_ble_else.97373:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 516
    addi r29 r29 520
    jal reduction_2pi_sub1.2542
    subi r29 r29 520
    lw r31 r29 516
float_ble_cont.97374:
float_ble_cont.97372:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 512
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97375
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97377
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97378
float_ble_else.97377:
float_ble_cont.97378:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97379
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97381
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97382
float_ble_else.97381:
float_ble_cont.97382:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 516
    addi r29 r29 520
    jal reduction_2pi_sub2.2544
    subi r29 r29 520
    lw r31 r29 516
    j float_ble_cont.97380
float_ble_else.97379:
float_ble_cont.97380:
    j float_ble_cont.97376
float_ble_else.97375:
float_ble_cont.97376:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 512
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97383
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97384
float_ble_else.97383:
float_ble_cont.97384:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97385
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97386
float_ble_else.97385:
float_ble_cont.97386:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97387
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97388
float_ble_else.97387:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97388:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97389
    fneg f0 f0
    j float_ble_cont.97390
float_ble_else.97389:
float_ble_cont.97390:
    fneg f0 f0
    lw r1 r29 16
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    lwcZ f2 r29 508
    fclt f2 f1
    bc1f float_ble_else.97391
    fneg f1 f2
    j float_ble_cont.97392
float_ble_else.97391:
    fmv f1 f2
float_ble_cont.97392:
    addi r2 r0 3
    swcZ f0 r29 516
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 520
    addi r29 r29 524
    jal min_caml_create_float_array
    subi r29 r29 524
    lw r31 r29 520
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 520
    fclt f0 f1
    bc1f float_ble_else.97393
    j float_ble_cont.97394
float_ble_else.97393:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97395
    j float_ble_cont.97396
float_ble_else.97395:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 524
    addi r29 r29 528
    jal reduction_2pi_sub1.2542
    subi r29 r29 528
    lw r31 r29 524
float_ble_cont.97396:
float_ble_cont.97394:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 520
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97397
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97399
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97400
float_ble_else.97399:
float_ble_cont.97400:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97401
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97403
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97404
float_ble_else.97403:
float_ble_cont.97404:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 524
    addi r29 r29 528
    jal reduction_2pi_sub2.2544
    subi r29 r29 528
    lw r31 r29 524
    j float_ble_cont.97402
float_ble_else.97401:
float_ble_cont.97402:
    j float_ble_cont.97398
float_ble_else.97397:
float_ble_cont.97398:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 520
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97405
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.97406
float_ble_else.97405:
float_ble_cont.97406:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97407
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97408
float_ble_else.97407:
float_ble_cont.97408:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.97409
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97410
float_ble_else.97409:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97410:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97411
    fneg f0 f0
    j float_ble_cont.97412
float_ble_else.97411:
float_ble_cont.97412:
    addi r1 r0 3
    lwcZ f1 r29 516
    swcZ f0 r29 524
    fmv  f0 f1
    sw r31 r29 528
    addi r29 r29 532
    jal min_caml_create_float_array
    subi r29 r29 532
    lw r31 r29 528
    flui f0 0
    # 0.000000
    lwcZ f1 r29 516
    fclt f1 f0
    bc1f float_ble_else.97413
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97414
float_ble_else.97413:
float_ble_cont.97414:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 528
    fclt f0 f2
    bc1f float_ble_else.97415
    j float_ble_cont.97416
float_ble_else.97415:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.97417
    j float_ble_cont.97418
float_ble_else.97417:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 532
    addi r29 r29 536
    jal reduction_2pi_sub1.2542
    subi r29 r29 536
    lw r31 r29 532
float_ble_cont.97418:
float_ble_cont.97416:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 528
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97419
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97421
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97422
float_ble_else.97421:
float_ble_cont.97422:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97423
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97425
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97426
float_ble_else.97425:
float_ble_cont.97426:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 532
    addi r29 r29 536
    jal reduction_2pi_sub2.2544
    subi r29 r29 536
    lw r31 r29 532
    j float_ble_cont.97424
float_ble_else.97423:
float_ble_cont.97424:
    j float_ble_cont.97420
float_ble_else.97419:
float_ble_cont.97420:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 528
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97427
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97428
float_ble_else.97427:
float_ble_cont.97428:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97429
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97430
float_ble_else.97429:
float_ble_cont.97430:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97431
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97432
float_ble_else.97431:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97432:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97433
    fneg f0 f0
    j float_ble_cont.97434
float_ble_else.97433:
float_ble_cont.97434:
    lwcZ f1 r29 524
    fmul f0 f1 f0
    lw r1 r29 16
    swcZ f0 r1 0
    flui f0 0
    # 0.000000
    lwcZ f2 r29 516
    fclt f2 f0
    bc1f float_ble_else.97435
    fneg f0 f2
    j float_ble_cont.97436
float_ble_else.97435:
    fmv f0 f2
float_ble_cont.97436:
    addi r2 r0 3
    mv r1 r2
    sw r31 r29 532
    addi r29 r29 536
    jal min_caml_create_float_array
    subi r29 r29 536
    lw r31 r29 532
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 532
    fclt f0 f1
    bc1f float_ble_else.97437
    j float_ble_cont.97438
float_ble_else.97437:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97439
    j float_ble_cont.97440
float_ble_else.97439:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 536
    addi r29 r29 540
    jal reduction_2pi_sub1.2542
    subi r29 r29 540
    lw r31 r29 536
float_ble_cont.97440:
float_ble_cont.97438:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 532
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97441
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97443
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97444
float_ble_else.97443:
float_ble_cont.97444:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97445
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97447
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97448
float_ble_else.97447:
float_ble_cont.97448:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 536
    addi r29 r29 540
    jal reduction_2pi_sub2.2544
    subi r29 r29 540
    lw r31 r29 536
    j float_ble_cont.97446
float_ble_else.97445:
float_ble_cont.97446:
    j float_ble_cont.97442
float_ble_else.97441:
float_ble_cont.97442:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 532
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97449
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.97450
float_ble_else.97449:
float_ble_cont.97450:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97451
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97452
float_ble_else.97451:
float_ble_cont.97452:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.97453
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97454
float_ble_else.97453:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97454:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97455
    fneg f0 f0
    j float_ble_cont.97456
float_ble_else.97455:
float_ble_cont.97456:
    lwcZ f1 r29 524
    fmul f0 f1 f0
    lw r1 r29 16
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    lw r2 r29 20
    swcZ f0 r2 0
    lw r25 r29 148
    mv r1 r0
    sw r31 r29 536
    addi r29 r29 540
    lw r26 r25 0
    jalr r26
    subi r29 r29 540
    lw r31 r29 536
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.97457
    addi r1 r0 1
    addi r2 r0 -1
    sw r31 r29 536
    addi r29 r29 540
    jal min_caml_create_array
    subi r29 r29 540
    lw r31 r29 536
    j beq_cont.97458
beq_else.97457:
    inint r2 r0
    #unknown instruction
    sw r1 r29 536
    addi r28 r0 -1
    bne r2 r28 beq_else.97459
    addi r2 r0 2
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 540
    addi r29 r29 544
    jal min_caml_create_array
    subi r29 r29 544
    lw r31 r29 540
    j beq_cont.97460
beq_else.97459:
    inint r3 r0
    #unknown instruction
    sw r2 r29 540
    addi r28 r0 -1
    bne r3 r28 beq_else.97461
    addi r3 r0 3
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 544
    addi r29 r29 548
    jal min_caml_create_array
    subi r29 r29 548
    lw r31 r29 544
    j beq_cont.97462
beq_else.97461:
    inint r4 r0
    #unknown instruction
    sw r3 r29 544
    addi r28 r0 -1
    bne r4 r28 beq_else.97463
    addi r4 r0 4
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 548
    addi r29 r29 552
    jal min_caml_create_array
    subi r29 r29 552
    lw r31 r29 548
    j beq_cont.97464
beq_else.97463:
    addi r5 r0 4
    sw r4 r29 548
    mv r1 r5
    sw r31 r29 552
    addi r29 r29 556
    jal read_net_item.2749
    subi r29 r29 556
    lw r31 r29 552
    lw r2 r29 548
    sw r2 r1 12
beq_cont.97464:
    lw r2 r29 544
    sw r2 r1 8
beq_cont.97462:
    lw r2 r29 540
    sw r2 r1 4
beq_cont.97460:
    lw r2 r29 536
    sw r2 r1 0
beq_cont.97458:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.97465
    j beq_cont.97466
beq_else.97465:
    lw r2 r29 28
    sw r1 r2 0
    addi r1 r0 1
    lw r25 r29 144
    sw r31 r29 552
    addi r29 r29 556
    lw r26 r25 0
    jalr r26
    subi r29 r29 556
    lw r31 r29 552
beq_cont.97466:
    inint r1 r0
    #unknown instruction
    addi r28 r0 -1
    bne r1 r28 beq_else.97467
    addi r1 r0 1
    addi r2 r0 -1
    sw r31 r29 552
    addi r29 r29 556
    jal min_caml_create_array
    subi r29 r29 556
    lw r31 r29 552
    or r2 r0 r1
    j beq_cont.97468
beq_else.97467:
    inint r2 r0
    #unknown instruction
    sw r1 r29 552
    addi r28 r0 -1
    bne r2 r28 beq_else.97469
    addi r2 r0 2
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 556
    addi r29 r29 560
    jal min_caml_create_array
    subi r29 r29 560
    lw r31 r29 556
    j beq_cont.97470
beq_else.97469:
    inint r3 r0
    #unknown instruction
    sw r2 r29 556
    addi r28 r0 -1
    bne r3 r28 beq_else.97471
    addi r3 r0 3
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 560
    addi r29 r29 564
    jal min_caml_create_array
    subi r29 r29 564
    lw r31 r29 560
    j beq_cont.97472
beq_else.97471:
    inint r4 r0
    #unknown instruction
    sw r3 r29 560
    addi r28 r0 -1
    bne r4 r28 beq_else.97473
    addi r4 r0 4
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 564
    addi r29 r29 568
    jal min_caml_create_array
    subi r29 r29 568
    lw r31 r29 564
    j beq_cont.97474
beq_else.97473:
    addi r5 r0 4
    sw r4 r29 564
    mv r1 r5
    sw r31 r29 568
    addi r29 r29 572
    jal read_net_item.2749
    subi r29 r29 572
    lw r31 r29 568
    lw r2 r29 564
    sw r2 r1 12
beq_cont.97474:
    lw r2 r29 560
    sw r2 r1 8
beq_cont.97472:
    lw r2 r29 556
    sw r2 r1 4
beq_cont.97470:
    lw r2 r29 552
    sw r2 r1 0
    or r2 r1 r0
beq_cont.97468:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.97475
    addi r1 r0 1
    sw r31 r29 568
    addi r29 r29 572
    jal min_caml_create_array
    subi r29 r29 572
    lw r31 r29 568
    j beq_cont.97476
beq_else.97475:
    addi r1 r0 1
    sw r2 r29 568
    sw r31 r29 572
    addi r29 r29 576
    jal read_or_network.2751
    subi r29 r29 576
    lw r31 r29 572
    lw r2 r29 568
    sw r2 r1 0
beq_cont.97476:
    lw r2 r29 36
    sw r1 r2 0
    out r0 80
    out r0 54
    out r0 10
    lw r1 r29 76
    lw r2 r1 0
    slt r28 r2 r0
    bne r0 r28 ble_else.97477
    j ble_cont.97478
ble_else.97477:
    out r0 45
    sub r2 r0 r2
ble_cont.97478:
    slti r28 r2 10
    bne r0 r28 bge_else.97479
    div10 r3 r2
    sw r2 r29 572
    sw r3 r29 576
    slti r28 r3 10
    bne r0 r28 bge_else.97481
    div10 r4 r3
    sw r4 r29 580
    slti r28 r4 10
    bne r0 r28 bge_else.97483
    div10 r5 r4
    sw r5 r29 584
    slti r28 r5 10
    bne r0 r28 bge_else.97485
    div10 r6 r5
    sw r6 r29 588
    slti r28 r6 10
    bne r0 r28 bge_else.97487
    div10 r7 r6
    sw r7 r29 592
    slti r28 r7 10
    bne r0 r28 bge_else.97489
    div10 r8 r7
    sw r8 r29 596
    slti r28 r8 10
    bne r0 r28 bge_else.97491
    div10 r9 r8
    sw r9 r29 600
    slti r28 r9 10
    bne r0 r28 bge_else.97493
    div10 r10 r9
    sw r10 r29 604
    slti r28 r10 10
    bne r0 r28 bge_else.97495
    div10 r11 r10
    sw r11 r29 608
    slti r28 r11 10
    bne r0 r28 bge_else.97497
    div10 r12 r11
    sw r12 r29 612
    slti r28 r12 10
    bne r0 r28 bge_else.97499
    div10 r13 r12
    sw r13 r29 616
    slti r28 r13 10
    bne r0 r28 bge_else.97501
    div10 r14 r13
    sw r14 r29 620
    mv r1 r14
    sw r31 r29 624
    addi r29 r29 628
    jal print_uint.2536
    subi r29 r29 628
    lw r31 r29 624
    lw r1 r29 620
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 616
    sub r1 r2 r1
    out r1 48
    j bge_cont.97502
bge_else.97501:
    out r13 48
bge_cont.97502:
    lw r1 r29 616
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 612
    sub r1 r2 r1
    out r1 48
    j bge_cont.97500
bge_else.97499:
    out r12 48
bge_cont.97500:
    lw r1 r29 612
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 608
    sub r1 r2 r1
    out r1 48
    j bge_cont.97498
bge_else.97497:
    out r11 48
bge_cont.97498:
    lw r1 r29 608
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 604
    sub r1 r2 r1
    out r1 48
    j bge_cont.97496
bge_else.97495:
    out r10 48
bge_cont.97496:
    lw r1 r29 604
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 600
    sub r1 r2 r1
    out r1 48
    j bge_cont.97494
bge_else.97493:
    out r9 48
bge_cont.97494:
    lw r1 r29 600
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 596
    sub r1 r2 r1
    out r1 48
    j bge_cont.97492
bge_else.97491:
    out r8 48
bge_cont.97492:
    lw r1 r29 596
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 592
    sub r1 r2 r1
    out r1 48
    j bge_cont.97490
bge_else.97489:
    out r7 48
bge_cont.97490:
    lw r1 r29 592
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 588
    sub r1 r2 r1
    out r1 48
    j bge_cont.97488
bge_else.97487:
    out r6 48
bge_cont.97488:
    lw r1 r29 588
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 584
    sub r1 r2 r1
    out r1 48
    j bge_cont.97486
bge_else.97485:
    out r5 48
bge_cont.97486:
    lw r1 r29 584
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 580
    sub r1 r2 r1
    out r1 48
    j bge_cont.97484
bge_else.97483:
    out r4 48
bge_cont.97484:
    lw r1 r29 580
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 576
    sub r1 r2 r1
    out r1 48
    j bge_cont.97482
bge_else.97481:
    out r3 48
bge_cont.97482:
    lw r1 r29 576
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 572
    sub r1 r2 r1
    out r1 48
    j bge_cont.97480
bge_else.97479:
    out r2 48
bge_cont.97480:
    out r0 32
    lw r1 r29 76
    lw r2 r1 4
    slt r28 r2 r0
    bne r0 r28 ble_else.97503
    j ble_cont.97504
ble_else.97503:
    out r0 45
    sub r2 r0 r2
ble_cont.97504:
    slti r28 r2 10
    bne r0 r28 bge_else.97505
    div10 r3 r2
    sw r2 r29 624
    sw r3 r29 628
    slti r28 r3 10
    bne r0 r28 bge_else.97507
    div10 r4 r3
    sw r4 r29 632
    slti r28 r4 10
    bne r0 r28 bge_else.97509
    div10 r5 r4
    sw r5 r29 636
    slti r28 r5 10
    bne r0 r28 bge_else.97511
    div10 r6 r5
    sw r6 r29 640
    slti r28 r6 10
    bne r0 r28 bge_else.97513
    div10 r7 r6
    sw r7 r29 644
    slti r28 r7 10
    bne r0 r28 bge_else.97515
    div10 r8 r7
    sw r8 r29 648
    slti r28 r8 10
    bne r0 r28 bge_else.97517
    div10 r9 r8
    sw r9 r29 652
    slti r28 r9 10
    bne r0 r28 bge_else.97519
    div10 r10 r9
    sw r10 r29 656
    slti r28 r10 10
    bne r0 r28 bge_else.97521
    div10 r11 r10
    sw r11 r29 660
    slti r28 r11 10
    bne r0 r28 bge_else.97523
    div10 r12 r11
    sw r12 r29 664
    slti r28 r12 10
    bne r0 r28 bge_else.97525
    div10 r13 r12
    sw r13 r29 668
    slti r28 r13 10
    bne r0 r28 bge_else.97527
    div10 r14 r13
    sw r14 r29 672
    mv r1 r14
    sw r31 r29 676
    addi r29 r29 680
    jal print_uint.2536
    subi r29 r29 680
    lw r31 r29 676
    lw r1 r29 672
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 668
    sub r1 r2 r1
    out r1 48
    j bge_cont.97528
bge_else.97527:
    out r13 48
bge_cont.97528:
    lw r1 r29 668
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 664
    sub r1 r2 r1
    out r1 48
    j bge_cont.97526
bge_else.97525:
    out r12 48
bge_cont.97526:
    lw r1 r29 664
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 660
    sub r1 r2 r1
    out r1 48
    j bge_cont.97524
bge_else.97523:
    out r11 48
bge_cont.97524:
    lw r1 r29 660
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 656
    sub r1 r2 r1
    out r1 48
    j bge_cont.97522
bge_else.97521:
    out r10 48
bge_cont.97522:
    lw r1 r29 656
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 652
    sub r1 r2 r1
    out r1 48
    j bge_cont.97520
bge_else.97519:
    out r9 48
bge_cont.97520:
    lw r1 r29 652
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 648
    sub r1 r2 r1
    out r1 48
    j bge_cont.97518
bge_else.97517:
    out r8 48
bge_cont.97518:
    lw r1 r29 648
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 644
    sub r1 r2 r1
    out r1 48
    j bge_cont.97516
bge_else.97515:
    out r7 48
bge_cont.97516:
    lw r1 r29 644
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 640
    sub r1 r2 r1
    out r1 48
    j bge_cont.97514
bge_else.97513:
    out r6 48
bge_cont.97514:
    lw r1 r29 640
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 636
    sub r1 r2 r1
    out r1 48
    j bge_cont.97512
bge_else.97511:
    out r5 48
bge_cont.97512:
    lw r1 r29 636
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 632
    sub r1 r2 r1
    out r1 48
    j bge_cont.97510
bge_else.97509:
    out r4 48
bge_cont.97510:
    lw r1 r29 632
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 628
    sub r1 r2 r1
    out r1 48
    j bge_cont.97508
bge_else.97507:
    out r3 48
bge_cont.97508:
    lw r1 r29 628
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 624
    sub r1 r2 r1
    out r1 48
    j bge_cont.97506
bge_else.97505:
    out r2 48
bge_cont.97506:
    out r0 32
    out r0 50
    out r0 53
    out r0 53
    out r0 10
    addi r1 r0 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 676
    mv r1 r2
    sw r31 r29 680
    addi r29 r29 684
    jal min_caml_create_float_array
    subi r29 r29 684
    lw r31 r29 680
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 680
    mv r1 r3
    sw r31 r29 684
    addi r29 r29 688
    jal min_caml_create_array
    subi r29 r29 688
    lw r31 r29 684
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 680
    sw r1 r2 0
    lw r1 r29 676
    sw r31 r29 684
    addi r29 r29 688
    jal min_caml_create_array
    subi r29 r29 688
    lw r31 r29 684
    lw r2 r29 116
    sw r1 r2 16
    lw r1 r2 16
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 684
    mv r1 r3
    sw r31 r29 688
    addi r29 r29 692
    jal min_caml_create_float_array
    subi r29 r29 692
    lw r31 r29 688
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 688
    mv r1 r3
    sw r31 r29 692
    addi r29 r29 696
    jal min_caml_create_array
    subi r29 r29 696
    lw r31 r29 692
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 688
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 684
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 692
    addi r29 r29 696
    jal min_caml_create_float_array
    subi r29 r29 696
    lw r31 r29 692
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 692
    mv r1 r3
    sw r31 r29 696
    addi r29 r29 700
    jal min_caml_create_array
    subi r29 r29 700
    lw r31 r29 696
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 692
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 684
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 696
    addi r29 r29 700
    jal min_caml_create_float_array
    subi r29 r29 700
    lw r31 r29 696
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 696
    mv r1 r3
    sw r31 r29 700
    addi r29 r29 704
    jal min_caml_create_array
    subi r29 r29 704
    lw r31 r29 700
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 696
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 684
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 700
    addi r29 r29 704
    jal min_caml_create_float_array
    subi r29 r29 704
    lw r31 r29 700
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 700
    mv r1 r3
    sw r31 r29 704
    addi r29 r29 708
    jal min_caml_create_array
    subi r29 r29 708
    lw r31 r29 704
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 700
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 684
    sw r1 r2 460
    addi r1 r0 114
    lw r25 r29 228
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 704
    addi r29 r29 708
    lw r26 r25 0
    jalr r26
    subi r29 r29 708
    lw r31 r29 704
    addi r1 r0 3
    lw r25 r29 224
    sw r31 r29 704
    addi r29 r29 708
    lw r26 r25 0
    jalr r26
    subi r29 r29 708
    lw r31 r29 704
    flui f0 16230
    # 0.900000
    fori f0 f0 26214
    addi r1 r0 4
    lw r25 r29 220
    mv r3 r0
    mv r2 r0
    sw r31 r29 704
    addi r29 r29 708
    lw r26 r25 0
    jalr r26
    subi r29 r29 708
    lw r31 r29 704
    addi r1 r0 8
    addi r2 r0 2
    addi r3 r0 4
    lw r25 r29 216
    sw r31 r29 704
    addi r29 r29 708
    lw r26 r25 0
    jalr r26
    subi r29 r29 708
    lw r31 r29 704
    lw r1 r29 116
    lw r2 r1 16
    lw r3 r2 476
    lw r4 r29 0
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 152
    sw r2 r29 704
    mv r2 r5
    mv r1 r3
    sw r31 r29 708
    addi r29 r29 712
    lw r26 r25 0
    jalr r26
    subi r29 r29 712
    lw r31 r29 708
    lw r1 r29 704
    lw r2 r1 472
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.97529
    sll r5 r4 2
    lw r6 r29 4
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 708
    addi r28 r0 1
    bne r9 r28 beq_else.97531
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 712
    sw r4 r29 716
    sw r5 r29 720
    sw r8 r29 724
    mv r1 r9
    sw r31 r29 728
    addi r29 r29 732
    jal min_caml_create_float_array
    subi r29 r29 732
    lw r31 r29 728
    lw r2 r29 724
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.97533
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.97534
float_eq0.97533:
    lw r3 r29 720
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97535
    addi r5 r0 1
    j float_ble_cont.97536
float_ble_else.97535:
    or r5 r0 r0
float_ble_cont.97536:
    bne r4 r0 beq_else.97537
    or r4 r5 r0
    j beq_cont.97538
beq_else.97537:
    bne r5 r0 beq_else.97539
    addi r4 r0 1
    j beq_cont.97540
beq_else.97539:
    or r4 r0 r0
beq_cont.97540:
beq_cont.97538:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.97541
    fneg f0 f0
    j beq_cont.97542
beq_else.97541:
beq_cont.97542:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.97534:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.97543
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.97544
float_eq0.97543:
    lw r3 r29 720
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97545
    addi r5 r0 1
    j float_ble_cont.97546
float_ble_else.97545:
    or r5 r0 r0
float_ble_cont.97546:
    bne r4 r0 beq_else.97547
    or r4 r5 r0
    j beq_cont.97548
beq_else.97547:
    bne r5 r0 beq_else.97549
    addi r4 r0 1
    j beq_cont.97550
beq_else.97549:
    or r4 r0 r0
beq_cont.97550:
beq_cont.97548:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.97551
    fneg f0 f0
    j beq_cont.97552
beq_else.97551:
beq_cont.97552:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.97544:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.97553
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.97554
float_eq0.97553:
    lw r3 r29 720
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97555
    addi r5 r0 1
    j float_ble_cont.97556
float_ble_else.97555:
    or r5 r0 r0
float_ble_cont.97556:
    bne r4 r0 beq_else.97557
    or r4 r5 r0
    j beq_cont.97558
beq_else.97557:
    bne r5 r0 beq_else.97559
    addi r4 r0 1
    j beq_cont.97560
beq_else.97559:
    or r4 r0 r0
beq_cont.97560:
beq_cont.97558:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.97561
    fneg f0 f0
    j beq_cont.97562
beq_else.97561:
beq_cont.97562:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.97554:
    lw r2 r29 716
    sll r3 r2 2
    lw r4 r29 712
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.97532
beq_else.97531:
    addi r28 r0 2
    bne r9 r28 beq_else.97563
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 712
    sw r4 r29 716
    sw r5 r29 720
    sw r8 r29 724
    mv r1 r9
    sw r31 r29 728
    addi r29 r29 732
    jal min_caml_create_float_array
    subi r29 r29 732
    lw r31 r29 728
    lw r2 r29 724
    lwcZ f0 r2 0
    lw r3 r29 720
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.97565
    addi r2 r0 1
    j float_ble_cont.97566
float_ble_else.97565:
    or r2 r0 r0
float_ble_cont.97566:
    bne r2 r0 beq_else.97567
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.97568
beq_else.97567:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.97568:
    lw r2 r29 716
    sll r3 r2 2
    lw r4 r29 712
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.97564
beq_else.97563:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 712
    sw r4 r29 716
    sw r5 r29 720
    sw r8 r29 724
    mv r1 r9
    sw r31 r29 728
    addi r29 r29 732
    jal min_caml_create_float_array
    subi r29 r29 732
    lw r31 r29 728
    lw r2 r29 724
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 720
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.97569
    fmv f0 f3
    j beq_cont.97570
beq_else.97569:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.97570:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.97571
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.97572
beq_else.97571:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.97572:
    fcz f0
    bc1f float_eq0.97573
    j float_eq0_cont.97574
float_eq0.97573:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.97574:
    lw r2 r29 716
    sll r3 r2 2
    lw r4 r29 712
    add r27 r4 r3
    sw r1 r27 0
beq_cont.97564:
beq_cont.97532:
    subi r2 r2 1
    lw r1 r29 708
    lw r25 r29 152
    sw r31 r29 728
    addi r29 r29 732
    lw r26 r25 0
    jalr r26
    subi r29 r29 732
    lw r31 r29 728
    j ble_cont.97530
ble_else.97529:
ble_cont.97530:
    lw r1 r29 704
    lw r2 r1 468
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 152
    mv r1 r2
    mv r2 r4
    sw r31 r29 728
    addi r29 r29 732
    lw r26 r25 0
    jalr r26
    subi r29 r29 732
    lw r31 r29 728
    lw r1 r29 704
    lw r2 r1 464
    lw r25 r29 156
    mv r1 r2
    sw r31 r29 728
    addi r29 r29 732
    lw r26 r25 0
    jalr r26
    subi r29 r29 732
    lw r31 r29 728
    addi r2 r0 115
    lw r1 r29 704
    lw r25 r29 212
    sw r31 r29 728
    addi r29 r29 732
    lw r26 r25 0
    jalr r26
    subi r29 r29 732
    lw r31 r29 728
    lw r1 r29 116
    lw r2 r1 12
    lw r3 r2 476
    lw r4 r29 0
    lw r5 r4 0
    subi r5 r5 1
    sw r2 r29 728
    slt r28 r5 r0
    bne r0 r28 ble_else.97575
    sll r6 r5 2
    lw r7 r29 4
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r3 4
    lw r9 r3 0
    lw r10 r6 4
    sw r3 r29 732
    addi r28 r0 1
    bne r10 r28 beq_else.97577
    addi r10 r0 6
    flui f0 0
    # 0.000000
    sw r8 r29 736
    sw r5 r29 740
    sw r6 r29 744
    sw r9 r29 748
    mv r1 r10
    sw r31 r29 752
    addi r29 r29 756
    jal min_caml_create_float_array
    subi r29 r29 756
    lw r31 r29 752
    lw r2 r29 748
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.97579
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.97580
float_eq0.97579:
    lw r3 r29 744
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97581
    addi r5 r0 1
    j float_ble_cont.97582
float_ble_else.97581:
    or r5 r0 r0
float_ble_cont.97582:
    bne r4 r0 beq_else.97583
    or r4 r5 r0
    j beq_cont.97584
beq_else.97583:
    bne r5 r0 beq_else.97585
    addi r4 r0 1
    j beq_cont.97586
beq_else.97585:
    or r4 r0 r0
beq_cont.97586:
beq_cont.97584:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.97587
    fneg f0 f0
    j beq_cont.97588
beq_else.97587:
beq_cont.97588:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.97580:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.97589
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.97590
float_eq0.97589:
    lw r3 r29 744
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97591
    addi r5 r0 1
    j float_ble_cont.97592
float_ble_else.97591:
    or r5 r0 r0
float_ble_cont.97592:
    bne r4 r0 beq_else.97593
    or r4 r5 r0
    j beq_cont.97594
beq_else.97593:
    bne r5 r0 beq_else.97595
    addi r4 r0 1
    j beq_cont.97596
beq_else.97595:
    or r4 r0 r0
beq_cont.97596:
beq_cont.97594:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.97597
    fneg f0 f0
    j beq_cont.97598
beq_else.97597:
beq_cont.97598:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.97590:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.97599
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.97600
float_eq0.97599:
    lw r3 r29 744
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97601
    addi r5 r0 1
    j float_ble_cont.97602
float_ble_else.97601:
    or r5 r0 r0
float_ble_cont.97602:
    bne r4 r0 beq_else.97603
    or r4 r5 r0
    j beq_cont.97604
beq_else.97603:
    bne r5 r0 beq_else.97605
    addi r4 r0 1
    j beq_cont.97606
beq_else.97605:
    or r4 r0 r0
beq_cont.97606:
beq_cont.97604:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.97607
    fneg f0 f0
    j beq_cont.97608
beq_else.97607:
beq_cont.97608:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.97600:
    lw r2 r29 740
    sll r3 r2 2
    lw r4 r29 736
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.97578
beq_else.97577:
    addi r28 r0 2
    bne r10 r28 beq_else.97609
    addi r10 r0 4
    flui f0 0
    # 0.000000
    sw r8 r29 736
    sw r5 r29 740
    sw r6 r29 744
    sw r9 r29 748
    mv r1 r10
    sw r31 r29 752
    addi r29 r29 756
    jal min_caml_create_float_array
    subi r29 r29 756
    lw r31 r29 752
    lw r2 r29 748
    lwcZ f0 r2 0
    lw r3 r29 744
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.97611
    addi r2 r0 1
    j float_ble_cont.97612
float_ble_else.97611:
    or r2 r0 r0
float_ble_cont.97612:
    bne r2 r0 beq_else.97613
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.97614
beq_else.97613:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.97614:
    lw r2 r29 740
    sll r3 r2 2
    lw r4 r29 736
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.97610
beq_else.97609:
    addi r10 r0 5
    flui f0 0
    # 0.000000
    sw r8 r29 736
    sw r5 r29 740
    sw r6 r29 744
    sw r9 r29 748
    mv r1 r10
    sw r31 r29 752
    addi r29 r29 756
    jal min_caml_create_float_array
    subi r29 r29 756
    lw r31 r29 752
    lw r2 r29 748
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 744
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.97615
    fmv f0 f3
    j beq_cont.97616
beq_else.97615:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.97616:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.97617
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.97618
beq_else.97617:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.97618:
    fcz f0
    bc1f float_eq0.97619
    j float_eq0_cont.97620
float_eq0.97619:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.97620:
    lw r2 r29 740
    sll r3 r2 2
    lw r4 r29 736
    add r27 r4 r3
    sw r1 r27 0
beq_cont.97610:
beq_cont.97578:
    subi r2 r2 1
    lw r1 r29 732
    lw r25 r29 152
    sw r31 r29 752
    addi r29 r29 756
    lw r26 r25 0
    jalr r26
    subi r29 r29 756
    lw r31 r29 752
    j ble_cont.97576
ble_else.97575:
ble_cont.97576:
    lw r1 r29 728
    lw r2 r1 472
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 152
    mv r1 r2
    mv r2 r4
    sw r31 r29 752
    addi r29 r29 756
    lw r26 r25 0
    jalr r26
    subi r29 r29 756
    lw r31 r29 752
    lw r1 r29 728
    lw r2 r1 468
    lw r25 r29 156
    mv r1 r2
    sw r31 r29 752
    addi r29 r29 756
    lw r26 r25 0
    jalr r26
    subi r29 r29 756
    lw r31 r29 752
    addi r2 r0 116
    lw r1 r29 728
    lw r25 r29 212
    sw r31 r29 752
    addi r29 r29 756
    lw r26 r25 0
    jalr r26
    subi r29 r29 756
    lw r31 r29 752
    lw r1 r29 116
    lw r2 r1 8
    lw r3 r2 476
    lw r4 r29 0
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 152
    sw r2 r29 752
    mv r2 r5
    mv r1 r3
    sw r31 r29 756
    addi r29 r29 760
    lw r26 r25 0
    jalr r26
    subi r29 r29 760
    lw r31 r29 756
    lw r1 r29 752
    lw r2 r1 472
    lw r25 r29 156
    mv r1 r2
    sw r31 r29 756
    addi r29 r29 760
    lw r26 r25 0
    jalr r26
    subi r29 r29 760
    lw r31 r29 756
    addi r2 r0 117
    lw r1 r29 752
    lw r25 r29 212
    sw r31 r29 756
    addi r29 r29 760
    lw r26 r25 0
    jalr r26
    subi r29 r29 760
    lw r31 r29 756
    lw r1 r29 116
    lw r2 r1 4
    lw r3 r2 476
    lw r25 r29 156
    sw r2 r29 756
    mv r1 r3
    sw r31 r29 760
    addi r29 r29 764
    lw r26 r25 0
    jalr r26
    subi r29 r29 764
    lw r31 r29 760
    addi r2 r0 118
    lw r1 r29 756
    lw r25 r29 212
    sw r31 r29 760
    addi r29 r29 764
    lw r26 r25 0
    jalr r26
    subi r29 r29 764
    lw r31 r29 760
    lw r1 r29 116
    lw r1 r1 0
    addi r2 r0 119
    lw r25 r29 212
    sw r31 r29 760
    addi r29 r29 764
    lw r26 r25 0
    jalr r26
    subi r29 r29 764
    lw r31 r29 760
    addi r1 r0 -1
    lw r25 r29 208
    sw r31 r29 760
    addi r29 r29 764
    lw r26 r25 0
    jalr r26
    subi r29 r29 764
    lw r31 r29 760
    lw r1 r29 16
    lwcZ f0 r1 0
    lw r2 r29 124
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r3 r29 0
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.97621
    sll r5 r4 2
    lw r6 r29 4
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 4
    addi r28 r0 1
    bne r7 r28 beq_else.97623
    addi r7 r0 6
    flui f0 0
    # 0.000000
    sw r4 r29 760
    sw r5 r29 764
    mv r1 r7
    sw r31 r29 768
    addi r29 r29 772
    jal min_caml_create_float_array
    subi r29 r29 772
    lw r31 r29 768
    lw r2 r29 124
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.97625
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.97626
float_eq0.97625:
    lw r3 r29 764
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97627
    addi r5 r0 1
    j float_ble_cont.97628
float_ble_else.97627:
    or r5 r0 r0
float_ble_cont.97628:
    bne r4 r0 beq_else.97629
    or r4 r5 r0
    j beq_cont.97630
beq_else.97629:
    bne r5 r0 beq_else.97631
    addi r4 r0 1
    j beq_cont.97632
beq_else.97631:
    or r4 r0 r0
beq_cont.97632:
beq_cont.97630:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.97633
    fneg f0 f0
    j beq_cont.97634
beq_else.97633:
beq_cont.97634:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.97626:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.97635
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.97636
float_eq0.97635:
    lw r3 r29 764
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97637
    addi r5 r0 1
    j float_ble_cont.97638
float_ble_else.97637:
    or r5 r0 r0
float_ble_cont.97638:
    bne r4 r0 beq_else.97639
    or r4 r5 r0
    j beq_cont.97640
beq_else.97639:
    bne r5 r0 beq_else.97641
    addi r4 r0 1
    j beq_cont.97642
beq_else.97641:
    or r4 r0 r0
beq_cont.97642:
beq_cont.97640:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.97643
    fneg f0 f0
    j beq_cont.97644
beq_else.97643:
beq_cont.97644:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.97636:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.97645
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.97646
float_eq0.97645:
    lw r3 r29 764
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97647
    addi r5 r0 1
    j float_ble_cont.97648
float_ble_else.97647:
    or r5 r0 r0
float_ble_cont.97648:
    bne r4 r0 beq_else.97649
    or r4 r5 r0
    j beq_cont.97650
beq_else.97649:
    bne r5 r0 beq_else.97651
    addi r4 r0 1
    j beq_cont.97652
beq_else.97651:
    or r4 r0 r0
beq_cont.97652:
beq_cont.97650:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.97653
    fneg f0 f0
    j beq_cont.97654
beq_else.97653:
beq_cont.97654:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.97646:
    lw r2 r29 760
    sll r3 r2 2
    lw r4 r29 132
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.97624
beq_else.97623:
    addi r28 r0 2
    bne r7 r28 beq_else.97655
    addi r7 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 760
    sw r5 r29 764
    mv r1 r7
    sw r31 r29 768
    addi r29 r29 772
    jal min_caml_create_float_array
    subi r29 r29 772
    lw r31 r29 768
    lw r2 r29 124
    lwcZ f0 r2 0
    lw r3 r29 764
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.97657
    addi r2 r0 1
    j float_ble_cont.97658
float_ble_else.97657:
    or r2 r0 r0
float_ble_cont.97658:
    bne r2 r0 beq_else.97659
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.97660
beq_else.97659:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.97660:
    lw r2 r29 760
    sll r3 r2 2
    lw r4 r29 132
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.97656
beq_else.97655:
    addi r7 r0 5
    flui f0 0
    # 0.000000
    sw r4 r29 760
    sw r5 r29 764
    mv r1 r7
    sw r31 r29 768
    addi r29 r29 772
    jal min_caml_create_float_array
    subi r29 r29 772
    lw r31 r29 768
    lw r2 r29 124
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 764
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.97661
    fmv f0 f3
    j beq_cont.97662
beq_else.97661:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.97662:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.97663
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.97664
beq_else.97663:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.97664:
    fcz f0
    bc1f float_eq0.97665
    j float_eq0_cont.97666
float_eq0.97665:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.97666:
    lw r2 r29 760
    sll r3 r2 2
    lw r4 r29 132
    add r27 r4 r3
    sw r1 r27 0
beq_cont.97656:
beq_cont.97624:
    subi r2 r2 1
    lw r1 r29 128
    lw r25 r29 152
    sw r31 r29 768
    addi r29 r29 772
    lw r26 r25 0
    jalr r26
    subi r29 r29 772
    lw r31 r29 768
    j ble_cont.97622
ble_else.97621:
ble_cont.97622:
    lw r1 r29 0
    lw r2 r1 0
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 ble_else.97667
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    lw r3 r27 0
    lw r4 r3 8
    addi r28 r0 2
    bne r4 r28 beq_else.97669
    lw r4 r3 28
    lwcZ f0 r4 0
    flui f1 16256
    # 1.000000
    fclt f0 f1
    bc1f float_ble_else.97671
    lw r4 r3 4
    addi r28 r0 1
    bne r4 r28 beq_else.97673
    sll r2 r2 2
    lw r4 r29 160
    lw r5 r4 0
    flui f0 16256
    # 1.000000
    lw r3 r3 28
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lw r3 r29 16
    lwcZ f1 r3 0
    fneg f1 f1
    lwcZ f2 r3 4
    fneg f2 f2
    lwcZ f3 r3 8
    fneg f3 f3
    addi r6 r2 1
    lwcZ f4 r3 0
    addi r7 r0 3
    flui f5 0
    # 0.000000
    swcZ f1 r29 768
    sw r2 r29 772
    sw r5 r29 776
    sw r6 r29 780
    swcZ f0 r29 784
    swcZ f3 r29 788
    swcZ f2 r29 792
    swcZ f4 r29 796
    mv r1 r7
    fmv  f0 f5
    sw r31 r29 800
    addi r29 r29 804
    jal min_caml_create_float_array
    subi r29 r29 804
    lw r31 r29 800
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 800
    mv r1 r3
    sw r31 r29 804
    addi r29 r29 808
    jal min_caml_create_array
    subi r29 r29 808
    lw r31 r29 804
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 800
    sw r1 r2 0
    lwcZ f0 r29 796
    swcZ f0 r1 0
    lwcZ f0 r29 792
    swcZ f0 r1 4
    lwcZ f1 r29 788
    swcZ f1 r1 8
    lw r1 r29 0
    lw r3 r1 0
    subi r3 r3 1
    lw r25 r29 152
    sw r2 r29 804
    mv r1 r2
    mv r2 r3
    sw r31 r29 808
    addi r29 r29 812
    lw r26 r25 0
    jalr r26
    subi r29 r29 812
    lw r31 r29 808
    or r1 r30 r0
    addi r30 r30 12
    lwcZ f0 r29 784
    swcZ f0 r1 8
    lw r2 r29 804
    sw r2 r1 4
    lw r2 r29 780
    sw r2 r1 0
    lw r2 r29 776
    sll r3 r2 2
    lw r4 r29 140
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    lw r3 r29 772
    addi r5 r3 2
    lw r6 r29 16
    lwcZ f1 r6 4
    addi r7 r0 3
    flui f2 0
    # 0.000000
    sw r1 r29 808
    sw r5 r29 812
    swcZ f1 r29 816
    mv r1 r7
    fmv  f0 f2
    sw r31 r29 820
    addi r29 r29 824
    jal min_caml_create_float_array
    subi r29 r29 824
    lw r31 r29 820
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 820
    mv r1 r3
    sw r31 r29 824
    addi r29 r29 828
    jal min_caml_create_array
    subi r29 r29 828
    lw r31 r29 824
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 820
    sw r1 r2 0
    lwcZ f0 r29 768
    swcZ f0 r1 0
    lwcZ f1 r29 816
    swcZ f1 r1 4
    lwcZ f1 r29 788
    swcZ f1 r1 8
    lw r1 r29 0
    lw r3 r1 0
    subi r3 r3 1
    lw r25 r29 152
    sw r2 r29 824
    mv r1 r2
    mv r2 r3
    sw r31 r29 828
    addi r29 r29 832
    lw r26 r25 0
    jalr r26
    subi r29 r29 832
    lw r31 r29 828
    or r1 r30 r0
    addi r30 r30 12
    lwcZ f0 r29 784
    swcZ f0 r1 8
    lw r2 r29 824
    sw r2 r1 4
    lw r2 r29 812
    sw r2 r1 0
    lw r2 r29 808
    sll r2 r2 2
    lw r3 r29 140
    add r27 r3 r2
    sw r1 r27 0
    lw r1 r29 776
    addi r2 r1 2
    lw r4 r29 772
    addi r4 r4 3
    lw r5 r29 16
    lwcZ f1 r5 8
    addi r5 r0 3
    flui f2 0
    # 0.000000
    sw r2 r29 828
    sw r4 r29 832
    swcZ f1 r29 836
    mv r1 r5
    fmv  f0 f2
    sw r31 r29 840
    addi r29 r29 844
    jal min_caml_create_float_array
    subi r29 r29 844
    lw r31 r29 840
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 840
    mv r1 r3
    sw r31 r29 844
    addi r29 r29 848
    jal min_caml_create_array
    subi r29 r29 848
    lw r31 r29 844
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 840
    sw r1 r2 0
    lwcZ f0 r29 768
    swcZ f0 r1 0
    lwcZ f0 r29 792
    swcZ f0 r1 4
    lwcZ f0 r29 836
    swcZ f0 r1 8
    lw r1 r29 0
    lw r1 r1 0
    subi r1 r1 1
    lw r25 r29 152
    sw r2 r29 844
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 848
    addi r29 r29 852
    lw r26 r25 0
    jalr r26
    subi r29 r29 852
    lw r31 r29 848
    or r1 r30 r0
    addi r30 r30 12
    lwcZ f0 r29 784
    swcZ f0 r1 8
    lw r2 r29 844
    sw r2 r1 4
    lw r2 r29 832
    sw r2 r1 0
    lw r2 r29 828
    sll r2 r2 2
    lw r3 r29 140
    add r27 r3 r2
    sw r1 r27 0
    lw r1 r29 776
    addi r1 r1 3
    lw r2 r29 160
    sw r1 r2 0
    j beq_cont.97674
beq_else.97673:
    addi r28 r0 2
    bne r4 r28 beq_else.97675
    sll r2 r2 2
    addi r2 r2 1
    lw r4 r29 160
    lw r5 r4 0
    flui f0 16256
    # 1.000000
    lw r6 r3 28
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lw r6 r3 16
    lw r7 r29 16
    lwcZ f1 r7 0
    lwcZ f2 r6 0
    fmul f1 f1 f2
    lwcZ f2 r7 4
    lwcZ f3 r6 4
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r7 8
    lwcZ f3 r6 8
    fmul f2 f2 f3
    fadd f1 f1 f2
    flui f2 16384
    # 2.000000
    lw r6 r3 16
    lwcZ f3 r6 0
    fmul f2 f2 f3
    fmul f2 f2 f1
    lwcZ f3 r7 0
    fsub f2 f2 f3
    flui f3 16384
    # 2.000000
    lw r6 r3 16
    lwcZ f4 r6 4
    fmul f3 f3 f4
    fmul f3 f3 f1
    lwcZ f4 r7 4
    fsub f3 f3 f4
    flui f4 16384
    # 2.000000
    lw r3 r3 16
    lwcZ f5 r3 8
    fmul f4 f4 f5
    fmul f1 f4 f1
    lwcZ f4 r7 8
    fsub f1 f1 f4
    addi r3 r0 3
    flui f4 0
    # 0.000000
    sw r5 r29 848
    sw r2 r29 852
    swcZ f0 r29 856
    swcZ f1 r29 860
    swcZ f3 r29 864
    swcZ f2 r29 868
    mv r1 r3
    fmv  f0 f4
    sw r31 r29 872
    addi r29 r29 876
    jal min_caml_create_float_array
    subi r29 r29 876
    lw r31 r29 872
    or r2 r0 r1
    lw r1 r29 0
    lw r3 r1 0
    sw r2 r29 872
    mv r1 r3
    sw r31 r29 876
    addi r29 r29 880
    jal min_caml_create_array
    subi r29 r29 880
    lw r31 r29 876
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 872
    sw r1 r2 0
    lwcZ f0 r29 868
    swcZ f0 r1 0
    lwcZ f0 r29 864
    swcZ f0 r1 4
    lwcZ f0 r29 860
    swcZ f0 r1 8
    lw r1 r29 0
    lw r1 r1 0
    subi r1 r1 1
    lw r25 r29 152
    sw r2 r29 876
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 880
    addi r29 r29 884
    lw r26 r25 0
    jalr r26
    subi r29 r29 884
    lw r31 r29 880
    or r1 r30 r0
    addi r30 r30 12
    lwcZ f0 r29 856
    swcZ f0 r1 8
    lw r2 r29 876
    sw r2 r1 4
    lw r2 r29 852
    sw r2 r1 0
    lw r2 r29 848
    sll r3 r2 2
    lw r4 r29 140
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    lw r2 r29 160
    sw r1 r2 0
    j beq_cont.97676
beq_else.97675:
beq_cont.97676:
beq_cont.97674:
    j float_ble_cont.97672
float_ble_else.97671:
float_ble_cont.97672:
    j beq_cont.97670
beq_else.97669:
beq_cont.97670:
    j ble_cont.97668
ble_else.97667:
ble_cont.97668:
    lw r1 r29 84
    lwcZ f0 r1 0
    lw r2 r29 80
    lw r3 r2 4
    sub r3 r0 r3
    itof f1 r3
    fmul f0 f0 f1
    lw r3 r29 100
    lwcZ f1 r3 0
    fmul f1 f0 f1
    lw r4 r29 104
    lwcZ f2 r4 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f0 f2
    lwcZ f3 r4 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f0 f0 f3
    lwcZ f3 r4 8
    fadd f0 f0 f3
    lw r3 r29 76
    lw r3 r3 0
    subi r3 r3 1
    slt r28 r3 r0
    bne r0 r28 ble_else.97677
    lwcZ f3 r1 0
    lw r1 r2 0
    sub r1 r3 r1
    itof f4 r1
    fmul f3 f3 f4
    lw r1 r29 96
    lwcZ f4 r1 0
    fmul f4 f3 f4
    fadd f4 f4 f1
    lw r2 r29 108
    swcZ f4 r2 0
    lwcZ f4 r1 4
    fmul f4 f3 f4
    fadd f4 f4 f2
    swcZ f4 r2 4
    lwcZ f4 r1 8
    fmul f3 f3 f4
    fadd f3 f3 f0
    swcZ f3 r2 8
    lwcZ f3 r2 0
    fmul f3 f3 f3
    lwcZ f4 r2 4
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r2 8
    fmul f4 f4 f4
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.97679
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.97680
float_ble_else.97679:
    flui f3 0
    # 0.000000
float_ble_cont.97680:
    fcz f3
    bc1f float_eq0.97681
    flui f3 16256
    # 1.000000
    j float_eq0_cont.97682
float_eq0.97681:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.97682:
    lwcZ f4 r2 0
    fmul f4 f4 f3
    swcZ f4 r2 0
    lwcZ f4 r2 4
    fmul f4 f4 f3
    swcZ f4 r2 4
    lwcZ f4 r2 8
    fmul f3 f4 f3
    swcZ f3 r2 8
    flui f3 0
    # 0.000000
    lw r1 r29 72
    swcZ f3 r1 0
    swcZ f3 r1 4
    swcZ f3 r1 8
    lw r4 r29 12
    lwcZ f3 r4 0
    lw r5 r29 88
    swcZ f3 r5 0
    lwcZ f3 r4 4
    swcZ f3 r5 4
    lwcZ f3 r4 8
    swcZ f3 r5 8
    flui f3 16256
    # 1.000000
    sll r4 r3 2
    lw r5 r29 388
    add r27 r5 r4
    lw r4 r27 0
    flui f4 0
    # 0.000000
    lw r25 r29 192
    swcZ f0 r29 880
    swcZ f2 r29 884
    swcZ f1 r29 888
    sw r3 r29 892
    mv r3 r4
    mv r1 r0
    fmv  f1 f4
    fmv  f0 f3
    sw r31 r29 896
    addi r29 r29 900
    lw r26 r25 0
    jalr r26
    subi r29 r29 900
    lw r31 r29 896
    lw r1 r29 892
    sll r2 r1 2
    lw r3 r29 388
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 72
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    sw r0 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 204
    mv r1 r2
    mv r2 r0
    sw r31 r29 896
    addi r29 r29 900
    lw r26 r25 0
    jalr r26
    subi r29 r29 900
    lw r31 r29 896
    lw r1 r29 892
    subi r2 r1 1
    addi r3 r0 1
    lwcZ f0 r29 888
    lwcZ f1 r29 884
    lwcZ f2 r29 880
    lw r1 r29 388
    lw r25 r29 200
    sw r31 r29 896
    addi r29 r29 900
    lw r26 r25 0
    jalr r26
    subi r29 r29 900
    lw r31 r29 896
    j ble_cont.97678
ble_else.97677:
ble_cont.97678:
    addi r5 r0 2
    lw r2 r29 308
    lw r3 r29 388
    lw r4 r29 468
    lw r25 r29 196
    mv r1 r0
    sw r31 r29 896
    addi r29 r29 900
    lw r26 r25 0
    jalr r26
    subi r29 r29 900
    lw r31 r29 896
end_of_program:
nop
     beq r0 r0 end_of_program
print_uint.2536:
    slti r28 r1 10
    bne r0 r28 bge_else.97683
    div10 r2 r1
    sw r1 r29 0
    slti r28 r2 10
    bne r0 r28 bge_else.97684
    div10 r3 r2
    sw r2 r29 4
    sw r3 r29 8
    slti r28 r3 10
    bne r0 r28 bge_else.97686
    div10 r4 r3
    sw r4 r29 12
    slti r28 r4 10
    bne r0 r28 bge_else.97688
    div10 r5 r4
    sw r5 r29 16
    slti r28 r5 10
    bne r0 r28 bge_else.97690
    div10 r6 r5
    sw r6 r29 20
    slti r28 r6 10
    bne r0 r28 bge_else.97692
    div10 r7 r6
    sw r7 r29 24
    slti r28 r7 10
    bne r0 r28 bge_else.97694
    div10 r8 r7
    sw r8 r29 28
    slti r28 r8 10
    bne r0 r28 bge_else.97696
    div10 r9 r8
    sw r9 r29 32
    slti r28 r9 10
    bne r0 r28 bge_else.97698
    div10 r10 r9
    sw r10 r29 36
    slti r28 r10 10
    bne r0 r28 bge_else.97700
    div10 r11 r10
    sw r11 r29 40
    slti r28 r11 10
    bne r0 r28 bge_else.97702
    div10 r12 r11
    sw r12 r29 44
    slti r28 r12 10
    bne r0 r28 bge_else.97704
    div10 r13 r12
    sw r13 r29 48
    slti r28 r13 10
    bne r0 r28 bge_else.97706
    div10 r14 r13
    sw r14 r29 52
    slti r28 r14 10
    bne r0 r28 bge_else.97708
    div10 r15 r14
    sw r15 r29 56
    slti r28 r15 10
    bne r0 r28 bge_else.97710
    div10 r16 r15
    sw r16 r29 60
    slti r28 r16 10
    bne r0 r28 bge_else.97712
    div10 r17 r16
    sw r17 r29 64
    mv r1 r17
    sw r31 r29 68
    addi r29 r29 72
    jal print_uint.2536
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 64
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 60
    sub r1 r2 r1
    out r1 48
    j bge_cont.97713
bge_else.97712:
    out r16 48
bge_cont.97713:
    lw r1 r29 60
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 56
    sub r1 r2 r1
    out r1 48
    j bge_cont.97711
bge_else.97710:
    out r15 48
bge_cont.97711:
    lw r1 r29 56
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 52
    sub r1 r2 r1
    out r1 48
    j bge_cont.97709
bge_else.97708:
    out r14 48
bge_cont.97709:
    lw r1 r29 52
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 48
    sub r1 r2 r1
    out r1 48
    j bge_cont.97707
bge_else.97706:
    out r13 48
bge_cont.97707:
    lw r1 r29 48
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 44
    sub r1 r2 r1
    out r1 48
    j bge_cont.97705
bge_else.97704:
    out r12 48
bge_cont.97705:
    lw r1 r29 44
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 40
    sub r1 r2 r1
    out r1 48
    j bge_cont.97703
bge_else.97702:
    out r11 48
bge_cont.97703:
    lw r1 r29 40
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 36
    sub r1 r2 r1
    out r1 48
    j bge_cont.97701
bge_else.97700:
    out r10 48
bge_cont.97701:
    lw r1 r29 36
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 32
    sub r1 r2 r1
    out r1 48
    j bge_cont.97699
bge_else.97698:
    out r9 48
bge_cont.97699:
    lw r1 r29 32
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 28
    sub r1 r2 r1
    out r1 48
    j bge_cont.97697
bge_else.97696:
    out r8 48
bge_cont.97697:
    lw r1 r29 28
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 24
    sub r1 r2 r1
    out r1 48
    j bge_cont.97695
bge_else.97694:
    out r7 48
bge_cont.97695:
    lw r1 r29 24
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 20
    sub r1 r2 r1
    out r1 48
    j bge_cont.97693
bge_else.97692:
    out r6 48
bge_cont.97693:
    lw r1 r29 20
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 16
    sub r1 r2 r1
    out r1 48
    j bge_cont.97691
bge_else.97690:
    out r5 48
bge_cont.97691:
    lw r1 r29 16
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 12
    sub r1 r2 r1
    out r1 48
    j bge_cont.97689
bge_else.97688:
    out r4 48
bge_cont.97689:
    lw r1 r29 12
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 8
    sub r1 r2 r1
    out r1 48
    j bge_cont.97687
bge_else.97686:
    out r3 48
bge_cont.97687:
    lw r1 r29 8
    sll r28 r1 3
    add r28 r28 r1
    add r1 r28 r1
    lw r2 r29 4
    sub r1 r2 r1
    out r1 48
    j bge_cont.97685
bge_else.97684:
    out r2 48
bge_cont.97685:
    sll r28 r2 3
    add r28 r28 r2
    add r1 r28 r2
    lw r2 r29 0
    sub r1 r2 r1
    out r1 48
    jr r31
bge_else.97683:
    out r1 48
    jr r31
reduction_2pi_sub1.2542:
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97716
    jr r31
float_ble_else.97716:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97718
    jr r31
float_ble_else.97718:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97720
    jr r31
float_ble_else.97720:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97722
    jr r31
float_ble_else.97722:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97724
    jr r31
float_ble_else.97724:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97726
    jr r31
float_ble_else.97726:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97728
    jr r31
float_ble_else.97728:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97730
    jr r31
float_ble_else.97730:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    j reduction_2pi_sub1.2542
reduction_2pi_sub2.2544:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97732
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97733
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97734
float_ble_else.97733:
float_ble_cont.97734:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97735
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97736
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97737
float_ble_else.97736:
float_ble_cont.97737:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97738
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97739
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97740
float_ble_else.97739:
float_ble_cont.97740:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97741
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97742
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97743
float_ble_else.97742:
float_ble_cont.97743:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    j reduction_2pi_sub2.2544
float_ble_else.97741:
    jr r31
float_ble_else.97738:
    jr r31
float_ble_else.97735:
    jr r31
float_ble_else.97732:
    jr r31
rotate_quadratic_matrix.2740:
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97748
    fneg f0 f0
    j float_ble_cont.97749
float_ble_else.97748:
float_ble_cont.97749:
    addi r3 r0 3
    sw r1 r29 0
    sw r2 r29 4
    mv r1 r3
    sw r31 r29 8
    addi r29 r29 12
    jal min_caml_create_float_array
    subi r29 r29 12
    lw r31 r29 8
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 8
    fclt f0 f1
    bc1f float_ble_else.97750
    j float_ble_cont.97751
float_ble_else.97750:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97752
    j float_ble_cont.97753
float_ble_else.97752:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97754
    j float_ble_cont.97755
float_ble_else.97754:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97756
    j float_ble_cont.97757
float_ble_else.97756:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97758
    j float_ble_cont.97759
float_ble_else.97758:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub1.2542
    subi r29 r29 16
    lw r31 r29 12
float_ble_cont.97759:
float_ble_cont.97757:
float_ble_cont.97755:
float_ble_cont.97753:
float_ble_cont.97751:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97760
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97762
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97763
float_ble_else.97762:
float_ble_cont.97763:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub2.2544
    subi r29 r29 16
    lw r31 r29 12
    j float_ble_cont.97761
float_ble_else.97760:
float_ble_cont.97761:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97764
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.97765
float_ble_else.97764:
float_ble_cont.97765:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97766
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97767
float_ble_else.97766:
float_ble_cont.97767:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.97768
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97769
float_ble_else.97768:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97769:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97770
    fneg f0 f0
    j float_ble_cont.97771
float_ble_else.97770:
float_ble_cont.97771:
    lw r1 r29 4
    lwcZ f1 r1 0
    addi r2 r0 3
    swcZ f0 r29 12
    swcZ f1 r29 16
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_float_array
    subi r29 r29 24
    lw r31 r29 20
    flui f0 0
    # 0.000000
    lwcZ f1 r29 16
    fclt f1 f0
    bc1f float_ble_else.97772
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97773
float_ble_else.97772:
float_ble_cont.97773:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 20
    fclt f0 f1
    bc1f float_ble_else.97774
    j float_ble_cont.97775
float_ble_else.97774:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97776
    j float_ble_cont.97777
float_ble_else.97776:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97778
    j float_ble_cont.97779
float_ble_else.97778:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97780
    j float_ble_cont.97781
float_ble_else.97780:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97782
    j float_ble_cont.97783
float_ble_else.97782:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 24
    addi r29 r29 28
    jal reduction_2pi_sub1.2542
    subi r29 r29 28
    lw r31 r29 24
float_ble_cont.97783:
float_ble_cont.97781:
float_ble_cont.97779:
float_ble_cont.97777:
float_ble_cont.97775:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 20
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97784
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97786
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97787
float_ble_else.97786:
float_ble_cont.97787:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 24
    addi r29 r29 28
    jal reduction_2pi_sub2.2544
    subi r29 r29 28
    lw r31 r29 24
    j float_ble_cont.97785
float_ble_else.97784:
float_ble_cont.97785:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 20
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97788
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97789
float_ble_else.97788:
float_ble_cont.97789:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97790
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97791
float_ble_else.97790:
float_ble_cont.97791:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97792
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97793
float_ble_else.97792:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97793:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97794
    fneg f0 f0
    j float_ble_cont.97795
float_ble_else.97794:
float_ble_cont.97795:
    lw r1 r29 4
    lwcZ f1 r1 4
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97796
    fneg f1 f1
    j float_ble_cont.97797
float_ble_else.97796:
float_ble_cont.97797:
    addi r2 r0 3
    swcZ f0 r29 24
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 28
    fclt f0 f1
    bc1f float_ble_else.97798
    j float_ble_cont.97799
float_ble_else.97798:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97800
    j float_ble_cont.97801
float_ble_else.97800:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97802
    j float_ble_cont.97803
float_ble_else.97802:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97804
    j float_ble_cont.97805
float_ble_else.97804:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97806
    j float_ble_cont.97807
float_ble_else.97806:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 32
    addi r29 r29 36
    jal reduction_2pi_sub1.2542
    subi r29 r29 36
    lw r31 r29 32
float_ble_cont.97807:
float_ble_cont.97805:
float_ble_cont.97803:
float_ble_cont.97801:
float_ble_cont.97799:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 28
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97808
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97810
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97811
float_ble_else.97810:
float_ble_cont.97811:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 32
    addi r29 r29 36
    jal reduction_2pi_sub2.2544
    subi r29 r29 36
    lw r31 r29 32
    j float_ble_cont.97809
float_ble_else.97808:
float_ble_cont.97809:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 28
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97812
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.97813
float_ble_else.97812:
float_ble_cont.97813:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97814
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97815
float_ble_else.97814:
float_ble_cont.97815:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.97816
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97817
float_ble_else.97816:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97817:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97818
    fneg f0 f0
    j float_ble_cont.97819
float_ble_else.97818:
float_ble_cont.97819:
    lw r1 r29 4
    lwcZ f1 r1 4
    addi r2 r0 3
    swcZ f0 r29 32
    swcZ f1 r29 36
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    flui f0 0
    # 0.000000
    lwcZ f1 r29 36
    fclt f1 f0
    bc1f float_ble_else.97820
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97821
float_ble_else.97820:
float_ble_cont.97821:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 40
    fclt f0 f1
    bc1f float_ble_else.97822
    j float_ble_cont.97823
float_ble_else.97822:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97824
    j float_ble_cont.97825
float_ble_else.97824:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97826
    j float_ble_cont.97827
float_ble_else.97826:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97828
    j float_ble_cont.97829
float_ble_else.97828:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97830
    j float_ble_cont.97831
float_ble_else.97830:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub1.2542
    subi r29 r29 48
    lw r31 r29 44
float_ble_cont.97831:
float_ble_cont.97829:
float_ble_cont.97827:
float_ble_cont.97825:
float_ble_cont.97823:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 40
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97832
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97834
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97835
float_ble_else.97834:
float_ble_cont.97835:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 44
    addi r29 r29 48
    jal reduction_2pi_sub2.2544
    subi r29 r29 48
    lw r31 r29 44
    j float_ble_cont.97833
float_ble_else.97832:
float_ble_cont.97833:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 40
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97836
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97837
float_ble_else.97836:
float_ble_cont.97837:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97838
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97839
float_ble_else.97838:
float_ble_cont.97839:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97840
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97841
float_ble_else.97840:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97841:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97842
    fneg f0 f0
    j float_ble_cont.97843
float_ble_else.97842:
float_ble_cont.97843:
    lw r1 r29 4
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97844
    fneg f1 f1
    j float_ble_cont.97845
float_ble_else.97844:
float_ble_cont.97845:
    addi r2 r0 3
    swcZ f0 r29 44
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_float_array
    subi r29 r29 52
    lw r31 r29 48
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 48
    fclt f0 f1
    bc1f float_ble_else.97846
    j float_ble_cont.97847
float_ble_else.97846:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97848
    j float_ble_cont.97849
float_ble_else.97848:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97850
    j float_ble_cont.97851
float_ble_else.97850:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97852
    j float_ble_cont.97853
float_ble_else.97852:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97854
    j float_ble_cont.97855
float_ble_else.97854:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub1.2542
    subi r29 r29 56
    lw r31 r29 52
float_ble_cont.97855:
float_ble_cont.97853:
float_ble_cont.97851:
float_ble_cont.97849:
float_ble_cont.97847:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 48
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97856
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97858
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97859
float_ble_else.97858:
float_ble_cont.97859:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 52
    addi r29 r29 56
    jal reduction_2pi_sub2.2544
    subi r29 r29 56
    lw r31 r29 52
    j float_ble_cont.97857
float_ble_else.97856:
float_ble_cont.97857:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 48
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97860
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.97861
float_ble_else.97860:
float_ble_cont.97861:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97862
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97863
float_ble_else.97862:
float_ble_cont.97863:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.97864
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97865
float_ble_else.97864:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97865:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97866
    fneg f0 f0
    j float_ble_cont.97867
float_ble_else.97866:
float_ble_cont.97867:
    lw r1 r29 4
    lwcZ f1 r1 8
    addi r2 r0 3
    swcZ f0 r29 52
    swcZ f1 r29 56
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    flui f0 0
    # 0.000000
    lwcZ f1 r29 56
    fclt f1 f0
    bc1f float_ble_else.97868
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97869
float_ble_else.97868:
float_ble_cont.97869:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 60
    fclt f0 f1
    bc1f float_ble_else.97870
    j float_ble_cont.97871
float_ble_else.97870:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97872
    j float_ble_cont.97873
float_ble_else.97872:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97874
    j float_ble_cont.97875
float_ble_else.97874:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97876
    j float_ble_cont.97877
float_ble_else.97876:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97878
    j float_ble_cont.97879
float_ble_else.97878:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 64
    addi r29 r29 68
    jal reduction_2pi_sub1.2542
    subi r29 r29 68
    lw r31 r29 64
float_ble_cont.97879:
float_ble_cont.97877:
float_ble_cont.97875:
float_ble_cont.97873:
float_ble_cont.97871:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 60
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97880
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97882
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97883
float_ble_else.97882:
float_ble_cont.97883:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 64
    addi r29 r29 68
    jal reduction_2pi_sub2.2544
    subi r29 r29 68
    lw r31 r29 64
    j float_ble_cont.97881
float_ble_else.97880:
float_ble_cont.97881:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 60
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97884
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97885
float_ble_else.97884:
float_ble_cont.97885:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97886
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97887
float_ble_else.97886:
float_ble_cont.97887:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97888
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97889
float_ble_else.97888:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97889:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97890
    fneg f0 f0
    j float_ble_cont.97891
float_ble_else.97890:
float_ble_cont.97891:
    lwcZ f1 r29 52
    lwcZ f2 r29 32
    fmul f3 f2 f1
    lwcZ f4 r29 44
    lwcZ f5 r29 24
    fmul f6 f5 f4
    fmul f6 f6 f1
    lwcZ f7 r29 12
    fmul f8 f7 f0
    fsub f6 f6 f8
    fmul f8 f7 f4
    fmul f8 f8 f1
    fmul f9 f5 f0
    fadd f8 f8 f9
    fmul f9 f2 f0
    fmul f10 f5 f4
    fmul f10 f10 f0
    fmul f11 f7 f1
    fadd f10 f10 f11
    fmul f11 f7 f4
    fmul f0 f11 f0
    fmul f1 f5 f1
    fsub f0 f0 f1
    fneg f1 f4
    fmul f4 f5 f2
    fmul f2 f7 f2
    lw r1 r29 0
    lwcZ f5 r1 0
    lwcZ f7 r1 4
    lwcZ f11 r1 8
    fmul f12 f3 f3
    fmul f12 f5 f12
    fmul f13 f9 f9
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f1 f1
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 0
    fmul f12 f6 f6
    fmul f12 f5 f12
    fmul f13 f10 f10
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f4 f4
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 4
    fmul f12 f8 f8
    fmul f12 f5 f12
    fmul f13 f0 f0
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f2 f2
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 8
    flui f12 16384
    # 2.000000
    fmul f13 f5 f6
    fmul f13 f13 f8
    fmul f14 f7 f10
    fmul f14 f14 f0
    fadd f13 f13 f14
    fmul f14 f11 f4
    fmul f14 f14 f2
    fadd f13 f13 f14
    fmul f12 f12 f13
    lw r1 r29 4
    swcZ f12 r1 0
    flui f12 16384
    # 2.000000
    fmul f13 f5 f3
    fmul f8 f13 f8
    fmul f13 f7 f9
    fmul f0 f13 f0
    fadd f0 f8 f0
    fmul f8 f11 f1
    fmul f2 f8 f2
    fadd f0 f0 f2
    fmul f0 f12 f0
    swcZ f0 r1 4
    flui f0 16384
    # 2.000000
    fmul f2 f5 f3
    fmul f2 f2 f6
    fmul f3 f7 f9
    fmul f3 f3 f10
    fadd f2 f2 f3
    fmul f1 f11 f1
    fmul f1 f1 f4
    fadd f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r1 8
    jr r31
read_nth_object.2743:
    lw r2 r25 4
    inint r3 r0
    #unknown instruction
    addi r28 r0 -1
    bne r3 r28 beq_else.97893
    or r1 r0 r0
    jr r31
beq_else.97893:
    inint r4 r0
    #unknown instruction
    inint r5 r0
    #unknown instruction
    inint r6 r0
    #unknown instruction
    addi r7 r0 3
    flui f0 0
    # 0.000000
    sw r2 r29 0
    sw r1 r29 4
    sw r3 r29 8
    sw r5 r29 12
    sw r4 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_float_array
    subi r29 r29 28
    lw r31 r29 24
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 24
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97894
    addi r2 r0 1
    j float_ble_cont.97895
float_ble_else.97894:
    or r2 r0 r0
float_ble_cont.97895:
    addi r3 r0 2
    flui f0 0
    # 0.000000
    sw r1 r29 28
    sw r2 r29 32
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 40
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 20
    bne r2 r0 beq_else.97896
    j beq_cont.97897
beq_else.97896:
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.97897:
    lw r3 r29 16
    addi r28 r0 2
    bne r3 r28 beq_else.97898
    addi r4 r0 1
    j beq_cont.97899
beq_else.97898:
    lw r4 r29 32
beq_cont.97899:
    addi r5 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 44
    sw r1 r29 48
    mv r1 r5
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 44
    sw r1 r2 40
    lw r1 r29 48
    sw r1 r2 36
    lw r3 r29 40
    sw r3 r2 32
    lw r3 r29 36
    sw r3 r2 28
    lw r3 r29 44
    sw r3 r2 24
    lw r3 r29 28
    sw r3 r2 20
    lw r3 r29 24
    sw r3 r2 16
    lw r4 r29 20
    sw r4 r2 12
    lw r5 r29 12
    sw r5 r2 8
    lw r5 r29 16
    sw r5 r2 4
    lw r6 r29 8
    sw r6 r2 0
    lw r6 r29 4
    sll r6 r6 2
    lw r7 r29 0
    add r27 r7 r6
    sw r2 r27 0
    addi r28 r0 3
    bne r5 r28 beq_else.97900
    lwcZ f0 r3 0
    fcz f0
    bc1f float_eq0.97902
    flui f0 0
    # 0.000000
    j float_eq0_cont.97903
float_eq0.97902:
    fcz f0
    bc1f float_eq0.97904
    flui f1 0
    # 0.000000
    j float_eq0_cont.97905
float_eq0.97904:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.97906
    addi r2 r0 1
    j float_ble_cont.97907
float_ble_else.97906:
    or r2 r0 r0
float_ble_cont.97907:
    bne r2 r0 beq_else.97908
    flui f1 -16512
    # -1.000000
    j beq_cont.97909
beq_else.97908:
    flui f1 16256
    # 1.000000
beq_cont.97909:
float_eq0_cont.97905:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.97903:
    swcZ f0 r3 0
    lwcZ f0 r3 4
    fcz f0
    bc1f float_eq0.97910
    flui f0 0
    # 0.000000
    j float_eq0_cont.97911
float_eq0.97910:
    fcz f0
    bc1f float_eq0.97912
    flui f1 0
    # 0.000000
    j float_eq0_cont.97913
float_eq0.97912:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.97914
    addi r2 r0 1
    j float_ble_cont.97915
float_ble_else.97914:
    or r2 r0 r0
float_ble_cont.97915:
    bne r2 r0 beq_else.97916
    flui f1 -16512
    # -1.000000
    j beq_cont.97917
beq_else.97916:
    flui f1 16256
    # 1.000000
beq_cont.97917:
float_eq0_cont.97913:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.97911:
    swcZ f0 r3 4
    lwcZ f0 r3 8
    fcz f0
    bc1f float_eq0.97918
    flui f0 0
    # 0.000000
    j float_eq0_cont.97919
float_eq0.97918:
    fcz f0
    bc1f float_eq0.97920
    flui f1 0
    # 0.000000
    j float_eq0_cont.97921
float_eq0.97920:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.97922
    addi r2 r0 1
    j float_ble_cont.97923
float_ble_else.97922:
    or r2 r0 r0
float_ble_cont.97923:
    bne r2 r0 beq_else.97924
    flui f1 -16512
    # -1.000000
    j beq_cont.97925
beq_else.97924:
    flui f1 16256
    # 1.000000
beq_cont.97925:
float_eq0_cont.97921:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.97919:
    swcZ f0 r3 8
    j beq_cont.97901
beq_else.97900:
    addi r28 r0 2
    bne r5 r28 beq_else.97926
    lw r2 r29 32
    bne r2 r0 beq_else.97928
    addi r2 r0 1
    j beq_cont.97929
beq_else.97928:
    or r2 r0 r0
beq_cont.97929:
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.97930
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.97931
float_ble_else.97930:
    flui f0 0
    # 0.000000
float_ble_cont.97931:
    fcz f0
    bc1f float_eq0.97932
    flui f0 16256
    # 1.000000
    j float_eq0_cont.97933
float_eq0.97932:
    bne r2 r0 beq_else.97934
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.97935
beq_else.97934:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.97935:
float_eq0_cont.97933:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.97927
beq_else.97926:
beq_cont.97927:
beq_cont.97901:
    bne r4 r0 beq_else.97936
    j beq_cont.97937
beq_else.97936:
    lwcZ f0 r1 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.97938
    fneg f0 f0
    j float_ble_cont.97939
float_ble_else.97938:
float_ble_cont.97939:
    addi r2 r0 3
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 52
    fclt f0 f1
    bc1f float_ble_else.97940
    j float_ble_cont.97941
float_ble_else.97940:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97942
    j float_ble_cont.97943
float_ble_else.97942:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97944
    j float_ble_cont.97945
float_ble_else.97944:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97946
    j float_ble_cont.97947
float_ble_else.97946:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 56
    addi r29 r29 60
    jal reduction_2pi_sub1.2542
    subi r29 r29 60
    lw r31 r29 56
float_ble_cont.97947:
float_ble_cont.97945:
float_ble_cont.97943:
float_ble_cont.97941:
    lw r1 r29 52
    sw r31 r29 56
    addi r29 r29 60
    jal reduction_2pi_sub2.2544
    subi r29 r29 60
    lw r31 r29 56
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 52
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97948
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.97949
float_ble_else.97948:
float_ble_cont.97949:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97950
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97951
float_ble_else.97950:
float_ble_cont.97951:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.97952
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97953
float_ble_else.97952:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97953:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97954
    fneg f0 f0
    j float_ble_cont.97955
float_ble_else.97954:
float_ble_cont.97955:
    lw r1 r29 48
    lwcZ f1 r1 0
    addi r2 r0 3
    swcZ f0 r29 56
    swcZ f1 r29 60
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    flui f0 0
    # 0.000000
    lwcZ f1 r29 60
    fclt f1 f0
    bc1f float_ble_else.97956
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97957
float_ble_else.97956:
float_ble_cont.97957:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 64
    fclt f0 f1
    bc1f float_ble_else.97958
    j float_ble_cont.97959
float_ble_else.97958:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97960
    j float_ble_cont.97961
float_ble_else.97960:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97962
    j float_ble_cont.97963
float_ble_else.97962:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97964
    j float_ble_cont.97965
float_ble_else.97964:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2542
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.97965:
float_ble_cont.97963:
float_ble_cont.97961:
float_ble_cont.97959:
    lw r1 r29 64
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2544
    subi r29 r29 72
    lw r31 r29 68
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97966
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97967
float_ble_else.97966:
float_ble_cont.97967:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97968
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97969
float_ble_else.97968:
float_ble_cont.97969:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97970
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97971
float_ble_else.97970:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97971:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97972
    fneg f0 f0
    j float_ble_cont.97973
float_ble_else.97972:
float_ble_cont.97973:
    lw r1 r29 48
    lwcZ f1 r1 4
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97974
    fneg f1 f1
    j float_ble_cont.97975
float_ble_else.97974:
float_ble_cont.97975:
    addi r2 r0 3
    swcZ f0 r29 68
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_float_array
    subi r29 r29 76
    lw r31 r29 72
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 72
    fclt f0 f1
    bc1f float_ble_else.97976
    j float_ble_cont.97977
float_ble_else.97976:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97978
    j float_ble_cont.97979
float_ble_else.97978:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97980
    j float_ble_cont.97981
float_ble_else.97980:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97982
    j float_ble_cont.97983
float_ble_else.97982:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub1.2542
    subi r29 r29 80
    lw r31 r29 76
float_ble_cont.97983:
float_ble_cont.97981:
float_ble_cont.97979:
float_ble_cont.97977:
    lw r1 r29 72
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub2.2544
    subi r29 r29 80
    lw r31 r29 76
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97984
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.97985
float_ble_else.97984:
float_ble_cont.97985:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.97986
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.97987
float_ble_else.97986:
float_ble_cont.97987:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.97988
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.97989
float_ble_else.97988:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.97989:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.97990
    fneg f0 f0
    j float_ble_cont.97991
float_ble_else.97990:
float_ble_cont.97991:
    lw r1 r29 48
    lwcZ f1 r1 4
    addi r2 r0 3
    swcZ f0 r29 76
    swcZ f1 r29 80
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    flui f0 0
    # 0.000000
    lwcZ f1 r29 80
    fclt f1 f0
    bc1f float_ble_else.97992
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.97993
float_ble_else.97992:
float_ble_cont.97993:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 84
    fclt f0 f1
    bc1f float_ble_else.97994
    j float_ble_cont.97995
float_ble_else.97994:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97996
    j float_ble_cont.97997
float_ble_else.97996:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.97998
    j float_ble_cont.97999
float_ble_else.97998:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.98000
    j float_ble_cont.98001
float_ble_else.98000:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 88
    addi r29 r29 92
    jal reduction_2pi_sub1.2542
    subi r29 r29 92
    lw r31 r29 88
float_ble_cont.98001:
float_ble_cont.97999:
float_ble_cont.97997:
float_ble_cont.97995:
    lw r1 r29 84
    sw r31 r29 88
    addi r29 r29 92
    jal reduction_2pi_sub2.2544
    subi r29 r29 92
    lw r31 r29 88
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.98002
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.98003
float_ble_else.98002:
float_ble_cont.98003:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.98004
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.98005
float_ble_else.98004:
float_ble_cont.98005:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.98006
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.98007
float_ble_else.98006:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.98007:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.98008
    fneg f0 f0
    j float_ble_cont.98009
float_ble_else.98008:
float_ble_cont.98009:
    lw r1 r29 48
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.98010
    fneg f1 f1
    j float_ble_cont.98011
float_ble_else.98010:
float_ble_cont.98011:
    addi r2 r0 3
    swcZ f0 r29 88
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 92
    fclt f0 f1
    bc1f float_ble_else.98012
    j float_ble_cont.98013
float_ble_else.98012:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.98014
    j float_ble_cont.98015
float_ble_else.98014:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.98016
    j float_ble_cont.98017
float_ble_else.98016:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.98018
    j float_ble_cont.98019
float_ble_else.98018:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 96
    addi r29 r29 100
    jal reduction_2pi_sub1.2542
    subi r29 r29 100
    lw r31 r29 96
float_ble_cont.98019:
float_ble_cont.98017:
float_ble_cont.98015:
float_ble_cont.98013:
    lw r1 r29 92
    sw r31 r29 96
    addi r29 r29 100
    jal reduction_2pi_sub2.2544
    subi r29 r29 100
    lw r31 r29 96
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.98020
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.98021
float_ble_else.98020:
float_ble_cont.98021:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.98022
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.98023
float_ble_else.98022:
float_ble_cont.98023:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.98024
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.98025
float_ble_else.98024:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.98025:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.98026
    fneg f0 f0
    j float_ble_cont.98027
float_ble_else.98026:
float_ble_cont.98027:
    lw r1 r29 48
    lwcZ f1 r1 8
    addi r2 r0 3
    swcZ f0 r29 96
    swcZ f1 r29 100
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_float_array
    subi r29 r29 108
    lw r31 r29 104
    flui f0 0
    # 0.000000
    lwcZ f1 r29 100
    fclt f1 f0
    bc1f float_ble_else.98028
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.98029
float_ble_else.98028:
float_ble_cont.98029:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 104
    fclt f0 f1
    bc1f float_ble_else.98030
    j float_ble_cont.98031
float_ble_else.98030:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.98032
    j float_ble_cont.98033
float_ble_else.98032:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.98034
    j float_ble_cont.98035
float_ble_else.98034:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.98036
    j float_ble_cont.98037
float_ble_else.98036:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub1.2542
    subi r29 r29 112
    lw r31 r29 108
float_ble_cont.98037:
float_ble_cont.98035:
float_ble_cont.98033:
float_ble_cont.98031:
    lw r1 r29 104
    sw r31 r29 108
    addi r29 r29 112
    jal reduction_2pi_sub2.2544
    subi r29 r29 112
    lw r31 r29 108
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 104
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.98038
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.98039
float_ble_else.98038:
float_ble_cont.98039:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.98040
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.98041
float_ble_else.98040:
float_ble_cont.98041:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.98042
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.98043
float_ble_else.98042:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.98043:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.98044
    fneg f0 f0
    j float_ble_cont.98045
float_ble_else.98044:
float_ble_cont.98045:
    lwcZ f1 r29 96
    lwcZ f2 r29 76
    fmul f3 f2 f1
    lwcZ f4 r29 88
    lwcZ f5 r29 68
    fmul f6 f5 f4
    fmul f6 f6 f1
    lwcZ f7 r29 56
    fmul f8 f7 f0
    fsub f6 f6 f8
    fmul f8 f7 f4
    fmul f8 f8 f1
    fmul f9 f5 f0
    fadd f8 f8 f9
    fmul f9 f2 f0
    fmul f10 f5 f4
    fmul f10 f10 f0
    fmul f11 f7 f1
    fadd f10 f10 f11
    fmul f11 f7 f4
    fmul f0 f11 f0
    fmul f1 f5 f1
    fsub f0 f0 f1
    fneg f1 f4
    fmul f4 f5 f2
    fmul f2 f7 f2
    lw r1 r29 24
    lwcZ f5 r1 0
    lwcZ f7 r1 4
    lwcZ f11 r1 8
    fmul f12 f3 f3
    fmul f12 f5 f12
    fmul f13 f9 f9
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f1 f1
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 0
    fmul f12 f6 f6
    fmul f12 f5 f12
    fmul f13 f10 f10
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f4 f4
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 4
    fmul f12 f8 f8
    fmul f12 f5 f12
    fmul f13 f0 f0
    fmul f13 f7 f13
    fadd f12 f12 f13
    fmul f13 f2 f2
    fmul f13 f11 f13
    fadd f12 f12 f13
    swcZ f12 r1 8
    flui f12 16384
    # 2.000000
    fmul f13 f5 f6
    fmul f13 f13 f8
    fmul f14 f7 f10
    fmul f14 f14 f0
    fadd f13 f13 f14
    fmul f14 f11 f4
    fmul f14 f14 f2
    fadd f13 f13 f14
    fmul f12 f12 f13
    lw r1 r29 48
    swcZ f12 r1 0
    flui f12 16384
    # 2.000000
    fmul f13 f5 f3
    fmul f8 f13 f8
    fmul f13 f7 f9
    fmul f0 f13 f0
    fadd f0 f8 f0
    fmul f8 f11 f1
    fmul f2 f8 f2
    fadd f0 f0 f2
    fmul f0 f12 f0
    swcZ f0 r1 4
    flui f0 16384
    # 2.000000
    fmul f2 f5 f3
    fmul f2 f2 f6
    fmul f3 f7 f9
    fmul f3 f3 f10
    fadd f2 f2 f3
    fmul f1 f11 f1
    fmul f1 f1 f4
    fadd f1 f2 f1
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.97937:
    addi r1 r0 1
    jr r31
read_object.2745:
    lw r2 r25 12
    lw r3 r25 8
    lw r4 r25 4
    slti r28 r1 60
    bne r0 r28 bge_else.98046
    jr r31
bge_else.98046:
    inint r5 r0
    #unknown instruction
    sw r25 r29 0
    sw r2 r29 4
    sw r4 r29 8
    sw r1 r29 12
    addi r28 r0 -1
    bne r5 r28 beq_else.98048
    or r1 r0 r0
    j beq_cont.98049
beq_else.98048:
    inint r6 r0
    #unknown instruction
    inint r7 r0
    #unknown instruction
    inint r8 r0
    #unknown instruction
    addi r9 r0 3
    flui f0 0
    # 0.000000
    sw r3 r29 16
    sw r5 r29 20
    sw r7 r29 24
    sw r6 r29 28
    sw r8 r29 32
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    inflt f0 r0
    #unknown instruction
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98050
    addi r2 r0 1
    j float_ble_cont.98051
float_ble_else.98050:
    or r2 r0 r0
float_ble_cont.98051:
    addi r3 r0 2
    flui f0 0
    # 0.000000
    sw r1 r29 40
    sw r2 r29 44
    mv r1 r3
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_float_array
    subi r29 r29 52
    lw r31 r29 48
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 48
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    swcZ f0 r1 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 52
    mv r1 r2
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_float_array
    subi r29 r29 60
    lw r31 r29 56
    lw r2 r29 32
    bne r2 r0 beq_else.98052
    j beq_cont.98053
beq_else.98052:
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 0
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 4
    inflt f0 r0
    #unknown instruction
    flui f1 15502
    # 0.017453
    fori f1 f1 -1483
    fmul f0 f0 f1
    swcZ f0 r1 8
beq_cont.98053:
    lw r3 r29 28
    addi r28 r0 2
    bne r3 r28 beq_else.98054
    addi r4 r0 1
    j beq_cont.98055
beq_else.98054:
    lw r4 r29 44
beq_cont.98055:
    addi r5 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 56
    sw r1 r29 60
    mv r1 r5
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    or r2 r30 r0
    addi r30 r30 44
    sw r1 r2 40
    lw r1 r29 60
    sw r1 r2 36
    lw r3 r29 52
    sw r3 r2 32
    lw r3 r29 48
    sw r3 r2 28
    lw r3 r29 56
    sw r3 r2 24
    lw r3 r29 40
    sw r3 r2 20
    lw r3 r29 36
    sw r3 r2 16
    lw r4 r29 32
    sw r4 r2 12
    lw r5 r29 24
    sw r5 r2 8
    lw r5 r29 28
    sw r5 r2 4
    lw r6 r29 20
    sw r6 r2 0
    lw r6 r29 12
    sll r7 r6 2
    lw r8 r29 16
    add r27 r8 r7
    sw r2 r27 0
    addi r28 r0 3
    bne r5 r28 beq_else.98056
    lwcZ f0 r3 0
    fcz f0
    bc1f float_eq0.98058
    flui f0 0
    # 0.000000
    j float_eq0_cont.98059
float_eq0.98058:
    fcz f0
    bc1f float_eq0.98060
    flui f1 0
    # 0.000000
    j float_eq0_cont.98061
float_eq0.98060:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98062
    addi r2 r0 1
    j float_ble_cont.98063
float_ble_else.98062:
    or r2 r0 r0
float_ble_cont.98063:
    bne r2 r0 beq_else.98064
    flui f1 -16512
    # -1.000000
    j beq_cont.98065
beq_else.98064:
    flui f1 16256
    # 1.000000
beq_cont.98065:
float_eq0_cont.98061:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.98059:
    swcZ f0 r3 0
    lwcZ f0 r3 4
    fcz f0
    bc1f float_eq0.98066
    flui f0 0
    # 0.000000
    j float_eq0_cont.98067
float_eq0.98066:
    fcz f0
    bc1f float_eq0.98068
    flui f1 0
    # 0.000000
    j float_eq0_cont.98069
float_eq0.98068:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98070
    addi r2 r0 1
    j float_ble_cont.98071
float_ble_else.98070:
    or r2 r0 r0
float_ble_cont.98071:
    bne r2 r0 beq_else.98072
    flui f1 -16512
    # -1.000000
    j beq_cont.98073
beq_else.98072:
    flui f1 16256
    # 1.000000
beq_cont.98073:
float_eq0_cont.98069:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.98067:
    swcZ f0 r3 4
    lwcZ f0 r3 8
    fcz f0
    bc1f float_eq0.98074
    flui f0 0
    # 0.000000
    j float_eq0_cont.98075
float_eq0.98074:
    fcz f0
    bc1f float_eq0.98076
    flui f1 0
    # 0.000000
    j float_eq0_cont.98077
float_eq0.98076:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98078
    addi r2 r0 1
    j float_ble_cont.98079
float_ble_else.98078:
    or r2 r0 r0
float_ble_cont.98079:
    bne r2 r0 beq_else.98080
    flui f1 -16512
    # -1.000000
    j beq_cont.98081
beq_else.98080:
    flui f1 16256
    # 1.000000
beq_cont.98081:
float_eq0_cont.98077:
    fmul f0 f0 f0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
float_eq0_cont.98075:
    swcZ f0 r3 8
    j beq_cont.98057
beq_else.98056:
    addi r28 r0 2
    bne r5 r28 beq_else.98082
    lw r2 r29 44
    bne r2 r0 beq_else.98084
    addi r2 r0 1
    j beq_cont.98085
beq_else.98084:
    or r2 r0 r0
beq_cont.98085:
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98086
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.98087
float_ble_else.98086:
    flui f0 0
    # 0.000000
float_ble_cont.98087:
    fcz f0
    bc1f float_eq0.98088
    flui f0 16256
    # 1.000000
    j float_eq0_cont.98089
float_eq0.98088:
    bne r2 r0 beq_else.98090
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.98091
beq_else.98090:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.98091:
float_eq0_cont.98089:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
    j beq_cont.98083
beq_else.98082:
beq_cont.98083:
beq_cont.98057:
    bne r4 r0 beq_else.98092
    j beq_cont.98093
beq_else.98092:
    mv r2 r1
    mv r1 r3
    sw r31 r29 64
    addi r29 r29 68
    jal rotate_quadratic_matrix.2740
    subi r29 r29 68
    lw r31 r29 64
beq_cont.98093:
    addi r1 r0 1
beq_cont.98049:
    bne r1 r0 beq_else.98094
    lw r1 r29 8
    lw r2 r29 12
    sw r2 r1 0
    jr r31
beq_else.98094:
    lw r1 r29 12
    addi r1 r1 1
    slti r28 r1 60
    bne r0 r28 bge_else.98096
    jr r31
bge_else.98096:
    lw r25 r29 4
    sw r1 r29 64
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    bne r1 r0 beq_else.98098
    lw r1 r29 8
    lw r2 r29 64
    sw r2 r1 0
    jr r31
beq_else.98098:
    lw r1 r29 64
    addi r1 r1 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
read_net_item.2749:
    inint r2 r0
    #unknown instruction
    addi r28 r0 -1
    bne r2 r28 beq_else.98100
    addi r1 r1 1
    addi r2 r0 -1
    j min_caml_create_array
beq_else.98100:
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 0
    sw r1 r29 4
    addi r28 r0 -1
    bne r4 r28 beq_else.98101
    addi r3 r3 1
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 8
    addi r29 r29 12
    jal min_caml_create_array
    subi r29 r29 12
    lw r31 r29 8
    j beq_cont.98102
beq_else.98101:
    addi r5 r3 1
    inint r6 r0
    #unknown instruction
    sw r4 r29 8
    sw r3 r29 12
    addi r28 r0 -1
    bne r6 r28 beq_else.98103
    addi r5 r5 1
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_array
    subi r29 r29 20
    lw r31 r29 16
    j beq_cont.98104
beq_else.98103:
    addi r7 r5 1
    inint r8 r0
    #unknown instruction
    sw r6 r29 16
    sw r5 r29 20
    addi r28 r0 -1
    bne r8 r28 beq_else.98105
    addi r7 r7 1
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_array
    subi r29 r29 28
    lw r31 r29 24
    j beq_cont.98106
beq_else.98105:
    addi r9 r7 1
    inint r10 r0
    #unknown instruction
    sw r8 r29 24
    sw r7 r29 28
    addi r28 r0 -1
    bne r10 r28 beq_else.98107
    addi r9 r9 1
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 32
    addi r29 r29 36
    jal min_caml_create_array
    subi r29 r29 36
    lw r31 r29 32
    j beq_cont.98108
beq_else.98107:
    addi r11 r9 1
    inint r12 r0
    #unknown instruction
    sw r10 r29 32
    sw r9 r29 36
    addi r28 r0 -1
    bne r12 r28 beq_else.98109
    addi r11 r11 1
    addi r12 r0 -1
    mv r2 r12
    mv r1 r11
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_array
    subi r29 r29 44
    lw r31 r29 40
    j beq_cont.98110
beq_else.98109:
    addi r13 r11 1
    inint r14 r0
    #unknown instruction
    sw r12 r29 40
    sw r11 r29 44
    addi r28 r0 -1
    bne r14 r28 beq_else.98111
    addi r13 r13 1
    addi r14 r0 -1
    mv r2 r14
    mv r1 r13
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_array
    subi r29 r29 52
    lw r31 r29 48
    j beq_cont.98112
beq_else.98111:
    addi r15 r13 1
    inint r16 r0
    #unknown instruction
    sw r14 r29 48
    sw r13 r29 52
    addi r28 r0 -1
    bne r16 r28 beq_else.98113
    addi r15 r15 1
    addi r16 r0 -1
    mv r2 r16
    mv r1 r15
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_array
    subi r29 r29 60
    lw r31 r29 56
    j beq_cont.98114
beq_else.98113:
    addi r17 r15 1
    sw r16 r29 56
    sw r15 r29 60
    mv r1 r17
    sw r31 r29 64
    addi r29 r29 68
    jal read_net_item.2749
    subi r29 r29 68
    lw r31 r29 64
    lw r2 r29 60
    sll r2 r2 2
    lw r3 r29 56
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98114:
    lw r2 r29 52
    sll r2 r2 2
    lw r3 r29 48
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98112:
    lw r2 r29 44
    sll r2 r2 2
    lw r3 r29 40
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98110:
    lw r2 r29 36
    sll r2 r2 2
    lw r3 r29 32
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98108:
    lw r2 r29 28
    sll r2 r2 2
    lw r3 r29 24
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98106:
    lw r2 r29 20
    sll r2 r2 2
    lw r3 r29 16
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98104:
    lw r2 r29 12
    sll r2 r2 2
    lw r3 r29 8
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98102:
    lw r2 r29 4
    sll r2 r2 2
    lw r3 r29 0
    add r27 r1 r2
    sw r3 r27 0
    jr r31
read_or_network.2751:
    inint r2 r0
    #unknown instruction
    sw r1 r29 0
    addi r28 r0 -1
    bne r2 r28 beq_else.98115
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 4
    addi r29 r29 8
    jal min_caml_create_array
    subi r29 r29 8
    lw r31 r29 4
    or r2 r0 r1
    j beq_cont.98116
beq_else.98115:
    inint r3 r0
    #unknown instruction
    sw r2 r29 4
    addi r28 r0 -1
    bne r3 r28 beq_else.98117
    addi r3 r0 2
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 8
    addi r29 r29 12
    jal min_caml_create_array
    subi r29 r29 12
    lw r31 r29 8
    j beq_cont.98118
beq_else.98117:
    inint r4 r0
    #unknown instruction
    sw r3 r29 8
    addi r28 r0 -1
    bne r4 r28 beq_else.98119
    addi r4 r0 3
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.98120
beq_else.98119:
    inint r5 r0
    #unknown instruction
    sw r4 r29 12
    addi r28 r0 -1
    bne r5 r28 beq_else.98121
    addi r5 r0 4
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_array
    subi r29 r29 20
    lw r31 r29 16
    j beq_cont.98122
beq_else.98121:
    inint r6 r0
    #unknown instruction
    sw r5 r29 16
    addi r28 r0 -1
    bne r6 r28 beq_else.98123
    addi r6 r0 5
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.98124
beq_else.98123:
    inint r7 r0
    #unknown instruction
    sw r6 r29 20
    addi r28 r0 -1
    bne r7 r28 beq_else.98125
    addi r7 r0 6
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_array
    subi r29 r29 28
    lw r31 r29 24
    j beq_cont.98126
beq_else.98125:
    inint r8 r0
    #unknown instruction
    sw r7 r29 24
    addi r28 r0 -1
    bne r8 r28 beq_else.98127
    addi r8 r0 7
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.98128
beq_else.98127:
    addi r9 r0 7
    sw r8 r29 28
    mv r1 r9
    sw r31 r29 32
    addi r29 r29 36
    jal read_net_item.2749
    subi r29 r29 36
    lw r31 r29 32
    lw r2 r29 28
    sw r2 r1 24
beq_cont.98128:
    lw r2 r29 24
    sw r2 r1 20
beq_cont.98126:
    lw r2 r29 20
    sw r2 r1 16
beq_cont.98124:
    lw r2 r29 16
    sw r2 r1 12
beq_cont.98122:
    lw r2 r29 12
    sw r2 r1 8
beq_cont.98120:
    lw r2 r29 8
    sw r2 r1 4
beq_cont.98118:
    lw r2 r29 4
    sw r2 r1 0
    or r2 r1 r0
beq_cont.98116:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.98129
    lw r1 r29 0
    addi r1 r1 1
    j min_caml_create_array
beq_else.98129:
    lw r1 r29 0
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 32
    sw r3 r29 36
    addi r28 r0 -1
    bne r4 r28 beq_else.98130
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_array
    subi r29 r29 44
    lw r31 r29 40
    or r2 r0 r1
    j beq_cont.98131
beq_else.98130:
    inint r5 r0
    #unknown instruction
    sw r4 r29 40
    addi r28 r0 -1
    bne r5 r28 beq_else.98132
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.98133
beq_else.98132:
    inint r6 r0
    #unknown instruction
    sw r5 r29 44
    addi r28 r0 -1
    bne r6 r28 beq_else.98134
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_array
    subi r29 r29 52
    lw r31 r29 48
    j beq_cont.98135
beq_else.98134:
    inint r7 r0
    #unknown instruction
    sw r6 r29 48
    addi r28 r0 -1
    bne r7 r28 beq_else.98136
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.98137
beq_else.98136:
    inint r8 r0
    #unknown instruction
    sw r7 r29 52
    addi r28 r0 -1
    bne r8 r28 beq_else.98138
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_array
    subi r29 r29 60
    lw r31 r29 56
    j beq_cont.98139
beq_else.98138:
    inint r9 r0
    #unknown instruction
    sw r8 r29 56
    addi r28 r0 -1
    bne r9 r28 beq_else.98140
    addi r9 r0 6
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.98141
beq_else.98140:
    addi r10 r0 6
    sw r9 r29 60
    mv r1 r10
    sw r31 r29 64
    addi r29 r29 68
    jal read_net_item.2749
    subi r29 r29 68
    lw r31 r29 64
    lw r2 r29 60
    sw r2 r1 20
beq_cont.98141:
    lw r2 r29 56
    sw r2 r1 16
beq_cont.98139:
    lw r2 r29 52
    sw r2 r1 12
beq_cont.98137:
    lw r2 r29 48
    sw r2 r1 8
beq_cont.98135:
    lw r2 r29 44
    sw r2 r1 4
beq_cont.98133:
    lw r2 r29 40
    sw r2 r1 0
    or r2 r1 r0
beq_cont.98131:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.98142
    lw r1 r29 36
    addi r1 r1 1
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_array
    subi r29 r29 68
    lw r31 r29 64
    j beq_cont.98143
beq_else.98142:
    lw r1 r29 36
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 64
    sw r3 r29 68
    addi r28 r0 -1
    bne r4 r28 beq_else.98144
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_array
    subi r29 r29 76
    lw r31 r29 72
    or r2 r0 r1
    j beq_cont.98145
beq_else.98144:
    inint r5 r0
    #unknown instruction
    sw r4 r29 72
    addi r28 r0 -1
    bne r5 r28 beq_else.98146
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.98147
beq_else.98146:
    inint r6 r0
    #unknown instruction
    sw r5 r29 76
    addi r28 r0 -1
    bne r6 r28 beq_else.98148
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 80
    addi r29 r29 84
    jal min_caml_create_array
    subi r29 r29 84
    lw r31 r29 80
    j beq_cont.98149
beq_else.98148:
    inint r7 r0
    #unknown instruction
    sw r6 r29 80
    addi r28 r0 -1
    bne r7 r28 beq_else.98150
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.98151
beq_else.98150:
    inint r8 r0
    #unknown instruction
    sw r7 r29 84
    addi r28 r0 -1
    bne r8 r28 beq_else.98152
    addi r8 r0 5
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_array
    subi r29 r29 92
    lw r31 r29 88
    j beq_cont.98153
beq_else.98152:
    addi r9 r0 5
    sw r8 r29 88
    mv r1 r9
    sw r31 r29 92
    addi r29 r29 96
    jal read_net_item.2749
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 88
    sw r2 r1 16
beq_cont.98153:
    lw r2 r29 84
    sw r2 r1 12
beq_cont.98151:
    lw r2 r29 80
    sw r2 r1 8
beq_cont.98149:
    lw r2 r29 76
    sw r2 r1 4
beq_cont.98147:
    lw r2 r29 72
    sw r2 r1 0
    or r2 r1 r0
beq_cont.98145:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.98154
    lw r1 r29 68
    addi r1 r1 1
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    j beq_cont.98155
beq_else.98154:
    lw r1 r29 68
    addi r3 r1 1
    inint r4 r0
    #unknown instruction
    sw r2 r29 92
    sw r3 r29 96
    addi r28 r0 -1
    bne r4 r28 beq_else.98156
    addi r4 r0 1
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    j beq_cont.98157
beq_else.98156:
    inint r5 r0
    #unknown instruction
    sw r4 r29 100
    addi r28 r0 -1
    bne r5 r28 beq_else.98158
    addi r5 r0 2
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_array
    subi r29 r29 108
    lw r31 r29 104
    j beq_cont.98159
beq_else.98158:
    inint r6 r0
    #unknown instruction
    sw r5 r29 104
    addi r28 r0 -1
    bne r6 r28 beq_else.98160
    addi r6 r0 3
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.98161
beq_else.98160:
    inint r7 r0
    #unknown instruction
    sw r6 r29 108
    addi r28 r0 -1
    bne r7 r28 beq_else.98162
    addi r7 r0 4
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_array
    subi r29 r29 116
    lw r31 r29 112
    j beq_cont.98163
beq_else.98162:
    addi r8 r0 4
    sw r7 r29 112
    mv r1 r8
    sw r31 r29 116
    addi r29 r29 120
    jal read_net_item.2749
    subi r29 r29 120
    lw r31 r29 116
    lw r2 r29 112
    sw r2 r1 12
beq_cont.98163:
    lw r2 r29 108
    sw r2 r1 8
beq_cont.98161:
    lw r2 r29 104
    sw r2 r1 4
beq_cont.98159:
    lw r2 r29 100
    sw r2 r1 0
    or r2 r1 r0
beq_cont.98157:
    lw r1 r2 0
    addi r28 r0 -1
    bne r1 r28 beq_else.98164
    lw r1 r29 96
    addi r1 r1 1
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_array
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.98165
beq_else.98164:
    lw r1 r29 96
    addi r3 r1 1
    sw r2 r29 116
    mv r1 r3
    sw r31 r29 120
    addi r29 r29 124
    jal read_or_network.2751
    subi r29 r29 124
    lw r31 r29 120
    lw r2 r29 96
    sll r2 r2 2
    lw r3 r29 116
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98165:
    lw r2 r29 68
    sll r2 r2 2
    lw r3 r29 92
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98155:
    lw r2 r29 36
    sll r2 r2 2
    lw r3 r29 64
    add r27 r1 r2
    sw r3 r27 0
beq_cont.98143:
    lw r2 r29 0
    sll r2 r2 2
    lw r3 r29 32
    add r27 r1 r2
    sw r3 r27 0
    jr r31
read_and_network.2753:
    lw r2 r25 4
    inint r3 r0
    #unknown instruction
    sw r25 r29 0
    sw r2 r29 4
    sw r1 r29 8
    addi r28 r0 -1
    bne r3 r28 beq_else.98166
    addi r3 r0 1
    addi r4 r0 -1
    mv r2 r4
    mv r1 r3
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.98167
beq_else.98166:
    inint r4 r0
    #unknown instruction
    sw r3 r29 12
    addi r28 r0 -1
    bne r4 r28 beq_else.98168
    addi r4 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r4
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_array
    subi r29 r29 20
    lw r31 r29 16
    j beq_cont.98169
beq_else.98168:
    inint r5 r0
    #unknown instruction
    sw r4 r29 16
    addi r28 r0 -1
    bne r5 r28 beq_else.98170
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    j beq_cont.98171
beq_else.98170:
    inint r6 r0
    #unknown instruction
    sw r5 r29 20
    addi r28 r0 -1
    bne r6 r28 beq_else.98172
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_array
    subi r29 r29 28
    lw r31 r29 24
    j beq_cont.98173
beq_else.98172:
    inint r7 r0
    #unknown instruction
    sw r6 r29 24
    addi r28 r0 -1
    bne r7 r28 beq_else.98174
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    j beq_cont.98175
beq_else.98174:
    inint r8 r0
    #unknown instruction
    sw r7 r29 28
    addi r28 r0 -1
    bne r8 r28 beq_else.98176
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 32
    addi r29 r29 36
    jal min_caml_create_array
    subi r29 r29 36
    lw r31 r29 32
    j beq_cont.98177
beq_else.98176:
    inint r9 r0
    #unknown instruction
    sw r8 r29 32
    addi r28 r0 -1
    bne r9 r28 beq_else.98178
    addi r9 r0 7
    addi r10 r0 -1
    mv r2 r10
    mv r1 r9
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    j beq_cont.98179
beq_else.98178:
    addi r10 r0 7
    sw r9 r29 36
    mv r1 r10
    sw r31 r29 40
    addi r29 r29 44
    jal read_net_item.2749
    subi r29 r29 44
    lw r31 r29 40
    lw r2 r29 36
    sw r2 r1 24
beq_cont.98179:
    lw r2 r29 32
    sw r2 r1 20
beq_cont.98177:
    lw r2 r29 28
    sw r2 r1 16
beq_cont.98175:
    lw r2 r29 24
    sw r2 r1 12
beq_cont.98173:
    lw r2 r29 20
    sw r2 r1 8
beq_cont.98171:
    lw r2 r29 16
    sw r2 r1 4
beq_cont.98169:
    lw r2 r29 12
    sw r2 r1 0
beq_cont.98167:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.98180
    jr r31
beq_else.98180:
    lw r2 r29 8
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 40
    addi r28 r0 -1
    bne r2 r28 beq_else.98182
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.98183
beq_else.98182:
    inint r3 r0
    #unknown instruction
    sw r2 r29 44
    addi r28 r0 -1
    bne r3 r28 beq_else.98184
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_array
    subi r29 r29 52
    lw r31 r29 48
    j beq_cont.98185
beq_else.98184:
    inint r5 r0
    #unknown instruction
    sw r3 r29 48
    addi r28 r0 -1
    bne r5 r28 beq_else.98186
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.98187
beq_else.98186:
    inint r6 r0
    #unknown instruction
    sw r5 r29 52
    addi r28 r0 -1
    bne r6 r28 beq_else.98188
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_array
    subi r29 r29 60
    lw r31 r29 56
    j beq_cont.98189
beq_else.98188:
    inint r7 r0
    #unknown instruction
    sw r6 r29 56
    addi r28 r0 -1
    bne r7 r28 beq_else.98190
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    j beq_cont.98191
beq_else.98190:
    inint r8 r0
    #unknown instruction
    sw r7 r29 60
    addi r28 r0 -1
    bne r8 r28 beq_else.98192
    addi r8 r0 6
    addi r9 r0 -1
    mv r2 r9
    mv r1 r8
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_array
    subi r29 r29 68
    lw r31 r29 64
    j beq_cont.98193
beq_else.98192:
    addi r9 r0 6
    sw r8 r29 64
    mv r1 r9
    sw r31 r29 68
    addi r29 r29 72
    jal read_net_item.2749
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r2 r1 20
beq_cont.98193:
    lw r2 r29 60
    sw r2 r1 16
beq_cont.98191:
    lw r2 r29 56
    sw r2 r1 12
beq_cont.98189:
    lw r2 r29 52
    sw r2 r1 8
beq_cont.98187:
    lw r2 r29 48
    sw r2 r1 4
beq_cont.98185:
    lw r2 r29 44
    sw r2 r1 0
beq_cont.98183:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.98194
    jr r31
beq_else.98194:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 68
    addi r28 r0 -1
    bne r2 r28 beq_else.98196
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_array
    subi r29 r29 76
    lw r31 r29 72
    j beq_cont.98197
beq_else.98196:
    inint r3 r0
    #unknown instruction
    sw r2 r29 72
    addi r28 r0 -1
    bne r3 r28 beq_else.98198
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.98199
beq_else.98198:
    inint r5 r0
    #unknown instruction
    sw r3 r29 76
    addi r28 r0 -1
    bne r5 r28 beq_else.98200
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 80
    addi r29 r29 84
    jal min_caml_create_array
    subi r29 r29 84
    lw r31 r29 80
    j beq_cont.98201
beq_else.98200:
    inint r6 r0
    #unknown instruction
    sw r5 r29 80
    addi r28 r0 -1
    bne r6 r28 beq_else.98202
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.98203
beq_else.98202:
    inint r7 r0
    #unknown instruction
    sw r6 r29 84
    addi r28 r0 -1
    bne r7 r28 beq_else.98204
    addi r7 r0 5
    addi r8 r0 -1
    mv r2 r8
    mv r1 r7
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_array
    subi r29 r29 92
    lw r31 r29 88
    j beq_cont.98205
beq_else.98204:
    addi r8 r0 5
    sw r7 r29 88
    mv r1 r8
    sw r31 r29 92
    addi r29 r29 96
    jal read_net_item.2749
    subi r29 r29 96
    lw r31 r29 92
    lw r2 r29 88
    sw r2 r1 16
beq_cont.98205:
    lw r2 r29 84
    sw r2 r1 12
beq_cont.98203:
    lw r2 r29 80
    sw r2 r1 8
beq_cont.98201:
    lw r2 r29 76
    sw r2 r1 4
beq_cont.98199:
    lw r2 r29 72
    sw r2 r1 0
beq_cont.98197:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.98206
    jr r31
beq_else.98206:
    lw r2 r29 68
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    inint r2 r0
    #unknown instruction
    sw r1 r29 92
    addi r28 r0 -1
    bne r2 r28 beq_else.98208
    addi r2 r0 1
    addi r3 r0 -1
    mv r1 r2
    mv r2 r3
    sw r31 r29 96
    addi r29 r29 100
    jal min_caml_create_array
    subi r29 r29 100
    lw r31 r29 96
    j beq_cont.98209
beq_else.98208:
    inint r3 r0
    #unknown instruction
    sw r2 r29 96
    addi r28 r0 -1
    bne r3 r28 beq_else.98210
    addi r3 r0 2
    addi r5 r0 -1
    mv r2 r5
    mv r1 r3
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.98211
beq_else.98210:
    inint r5 r0
    #unknown instruction
    sw r3 r29 100
    addi r28 r0 -1
    bne r5 r28 beq_else.98212
    addi r5 r0 3
    addi r6 r0 -1
    mv r2 r6
    mv r1 r5
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_array
    subi r29 r29 108
    lw r31 r29 104
    j beq_cont.98213
beq_else.98212:
    inint r6 r0
    #unknown instruction
    sw r5 r29 104
    addi r28 r0 -1
    bne r6 r28 beq_else.98214
    addi r6 r0 4
    addi r7 r0 -1
    mv r2 r7
    mv r1 r6
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.98215
beq_else.98214:
    addi r7 r0 4
    sw r6 r29 108
    mv r1 r7
    sw r31 r29 112
    addi r29 r29 116
    jal read_net_item.2749
    subi r29 r29 116
    lw r31 r29 112
    lw r2 r29 108
    sw r2 r1 12
beq_cont.98215:
    lw r2 r29 104
    sw r2 r1 8
beq_cont.98213:
    lw r2 r29 100
    sw r2 r1 4
beq_cont.98211:
    lw r2 r29 96
    sw r2 r1 0
beq_cont.98209:
    lw r2 r1 0
    addi r28 r0 -1
    bne r2 r28 beq_else.98216
    jr r31
beq_else.98216:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    addi r1 r2 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solver.2797:
    lw r4 r25 8
    lw r5 r25 4
    sll r1 r1 2
    add r27 r5 r1
    lw r1 r27 0
    lwcZ f0 r3 0
    lw r5 r1 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r5 r1 20
    lwcZ f2 r5 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.98218
    lwcZ f3 r2 0
    fcz f3
    bc1f float_eq0.98219
    or r3 r0 r0
    j float_eq0_cont.98220
float_eq0.98219:
    lw r3 r1 16
    lw r5 r1 24
    lwcZ f3 r2 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98221
    addi r6 r0 1
    j float_ble_cont.98222
float_ble_else.98221:
    or r6 r0 r0
float_ble_cont.98222:
    bne r5 r0 beq_else.98223
    or r5 r6 r0
    j beq_cont.98224
beq_else.98223:
    bne r6 r0 beq_else.98225
    addi r5 r0 1
    j beq_cont.98226
beq_else.98225:
    or r5 r0 r0
beq_cont.98226:
beq_cont.98224:
    lwcZ f3 r3 0
    bne r5 r0 beq_else.98227
    fneg f3 f3
    j beq_cont.98228
beq_else.98227:
beq_cont.98228:
    fsub f3 f3 f0
    lwcZ f4 r2 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98229
    fneg f4 f4
    j float_ble_cont.98230
float_ble_else.98229:
float_ble_cont.98230:
    lwcZ f5 r3 4
    fclt f4 f5
    bc1f float_ble_else.98231
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98233
    fneg f4 f4
    j float_ble_cont.98234
float_ble_else.98233:
float_ble_cont.98234:
    lwcZ f5 r3 8
    fclt f4 f5
    bc1f float_ble_else.98235
    swcZ f3 r4 0
    addi r3 r0 1
    j float_ble_cont.98236
float_ble_else.98235:
    or r3 r0 r0
float_ble_cont.98236:
    j float_ble_cont.98232
float_ble_else.98231:
    or r3 r0 r0
float_ble_cont.98232:
float_eq0_cont.98220:
    bne r3 r0 beq_else.98237
    lwcZ f3 r2 4
    fcz f3
    bc1f float_eq0.98238
    or r3 r0 r0
    j float_eq0_cont.98239
float_eq0.98238:
    lw r3 r1 16
    lw r5 r1 24
    lwcZ f3 r2 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98240
    addi r6 r0 1
    j float_ble_cont.98241
float_ble_else.98240:
    or r6 r0 r0
float_ble_cont.98241:
    bne r5 r0 beq_else.98242
    or r5 r6 r0
    j beq_cont.98243
beq_else.98242:
    bne r6 r0 beq_else.98244
    addi r5 r0 1
    j beq_cont.98245
beq_else.98244:
    or r5 r0 r0
beq_cont.98245:
beq_cont.98243:
    lwcZ f3 r3 4
    bne r5 r0 beq_else.98246
    fneg f3 f3
    j beq_cont.98247
beq_else.98246:
beq_cont.98247:
    fsub f3 f3 f1
    lwcZ f4 r2 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98248
    fneg f4 f4
    j float_ble_cont.98249
float_ble_else.98248:
float_ble_cont.98249:
    lwcZ f5 r3 8
    fclt f4 f5
    bc1f float_ble_else.98250
    lwcZ f4 r2 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98252
    fneg f4 f4
    j float_ble_cont.98253
float_ble_else.98252:
float_ble_cont.98253:
    lwcZ f5 r3 0
    fclt f4 f5
    bc1f float_ble_else.98254
    swcZ f3 r4 0
    addi r3 r0 1
    j float_ble_cont.98255
float_ble_else.98254:
    or r3 r0 r0
float_ble_cont.98255:
    j float_ble_cont.98251
float_ble_else.98250:
    or r3 r0 r0
float_ble_cont.98251:
float_eq0_cont.98239:
    bne r3 r0 beq_else.98256
    lwcZ f3 r2 8
    fcz f3
    bc1f float_eq0.98257
    or r1 r0 r0
    j float_eq0_cont.98258
float_eq0.98257:
    lw r3 r1 16
    lw r1 r1 24
    lwcZ f3 r2 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98259
    addi r5 r0 1
    j float_ble_cont.98260
float_ble_else.98259:
    or r5 r0 r0
float_ble_cont.98260:
    bne r1 r0 beq_else.98261
    or r1 r5 r0
    j beq_cont.98262
beq_else.98261:
    bne r5 r0 beq_else.98263
    addi r1 r0 1
    j beq_cont.98264
beq_else.98263:
    or r1 r0 r0
beq_cont.98264:
beq_cont.98262:
    lwcZ f3 r3 8
    bne r1 r0 beq_else.98265
    fneg f3 f3
    j beq_cont.98266
beq_else.98265:
beq_cont.98266:
    fsub f2 f3 f2
    lwcZ f3 r2 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.98267
    fneg f0 f0
    j float_ble_cont.98268
float_ble_else.98267:
float_ble_cont.98268:
    lwcZ f3 r3 0
    fclt f0 f3
    bc1f float_ble_else.98269
    lwcZ f0 r2 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98271
    fneg f0 f0
    j float_ble_cont.98272
float_ble_else.98271:
float_ble_cont.98272:
    lwcZ f1 r3 4
    fclt f0 f1
    bc1f float_ble_else.98273
    swcZ f2 r4 0
    addi r1 r0 1
    j float_ble_cont.98274
float_ble_else.98273:
    or r1 r0 r0
float_ble_cont.98274:
    j float_ble_cont.98270
float_ble_else.98269:
    or r1 r0 r0
float_ble_cont.98270:
float_eq0_cont.98258:
    bne r1 r0 beq_else.98275
    or r1 r0 r0
    jr r31
beq_else.98275:
    addi r1 r0 3
    jr r31
beq_else.98256:
    addi r1 r0 2
    jr r31
beq_else.98237:
    addi r1 r0 1
    jr r31
beq_else.98218:
    addi r28 r0 2
    bne r3 r28 beq_else.98276
    lw r1 r1 16
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98277
    addi r2 r0 1
    j float_ble_cont.98278
float_ble_else.98277:
    or r2 r0 r0
float_ble_cont.98278:
    bne r2 r0 beq_else.98279
    or r1 r0 r0
    jr r31
beq_else.98279:
    lwcZ f4 r1 0
    fmul f0 f4 f0
    lwcZ f4 r1 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r1 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r4 0
    addi r1 r0 1
    jr r31
beq_else.98276:
    lwcZ f3 r2 0
    lwcZ f4 r2 4
    lwcZ f5 r2 8
    fmul f6 f3 f3
    lw r3 r1 16
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r3 r1 16
    lwcZ f8 r3 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r3 r1 16
    lwcZ f8 r3 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r3 r1 12
    bne r3 r0 beq_else.98280
    fmv f3 f6
    j beq_cont.98281
beq_else.98280:
    fmul f7 f4 f5
    lw r3 r1 36
    lwcZ f8 r3 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r3 r1 36
    lwcZ f4 r3 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.98281:
    fcz f3
    bc1f float_neq_0.98282
    or r1 r0 r0
    jr r31
float_neq_0.98282:
    lwcZ f4 r2 0
    lwcZ f5 r2 4
    lwcZ f6 r2 8
    fmul f7 f4 f0
    lw r2 r1 16
    lwcZ f8 r2 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r2 r1 16
    lwcZ f9 r2 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r2 r1 16
    lwcZ f9 r2 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r2 r1 12
    bne r2 r0 beq_else.98283
    fmv f4 f7
    j beq_cont.98284
beq_else.98283:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r2 r1 36
    lwcZ f9 r2 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r2 r1 36
    lwcZ f9 r2 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r2 r1 36
    lwcZ f5 r2 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.98284:
    fmul f5 f0 f0
    lw r2 r1 16
    lwcZ f6 r2 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r2 r1 16
    lwcZ f7 r2 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r2 r1 16
    lwcZ f7 r2 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r2 r1 12
    bne r2 r0 beq_else.98285
    fmv f0 f5
    j beq_cont.98286
beq_else.98285:
    fmul f6 f1 f2
    lw r2 r1 36
    lwcZ f7 r2 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r2 r1 36
    lwcZ f6 r2 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r2 r1 36
    lwcZ f1 r2 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.98286:
    lw r2 r1 4
    addi r28 r0 3
    bne r2 r28 beq_else.98287
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.98288
beq_else.98287:
beq_cont.98288:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98289
    addi r2 r0 1
    j float_ble_cont.98290
float_ble_else.98289:
    or r2 r0 r0
float_ble_cont.98290:
    bne r2 r0 beq_else.98291
    or r1 r0 r0
    jr r31
beq_else.98291:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98292
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.98293
float_ble_else.98292:
    flui f0 0
    # 0.000000
float_ble_cont.98293:
    lw r1 r1 24
    bne r1 r0 beq_else.98294
    fneg f0 f0
    j beq_cont.98295
beq_else.98294:
beq_cont.98295:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r4 0
    addi r1 r0 1
    jr r31
solver_fast.2820:
    lw r4 r25 8
    lw r5 r25 4
    sll r6 r1 2
    add r27 r5 r6
    lw r5 r27 0
    lwcZ f0 r3 0
    lw r6 r5 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r6 r5 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r3 r5 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r2 4
    sll r1 r1 2
    add r27 r3 r1
    lw r1 r27 0
    lw r3 r5 4
    addi r28 r0 1
    bne r3 r28 beq_else.98296
    lw r2 r2 0
    lwcZ f3 r1 0
    fsub f3 f3 f0
    lwcZ f4 r1 4
    fmul f3 f3 f4
    lwcZ f4 r2 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98297
    fneg f4 f4
    j float_ble_cont.98298
float_ble_else.98297:
float_ble_cont.98298:
    lw r3 r5 16
    lwcZ f5 r3 4
    fclt f4 f5
    bc1f float_ble_else.98299
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98301
    fneg f4 f4
    j float_ble_cont.98302
float_ble_else.98301:
float_ble_cont.98302:
    lw r3 r5 16
    lwcZ f5 r3 8
    fclt f4 f5
    bc1f float_ble_else.98303
    lwcZ f4 r1 4
    fcz f4
    bc1f float_eq0.98305
    or r3 r0 r0
    j float_eq0_cont.98306
float_eq0.98305:
    addi r3 r0 1
float_eq0_cont.98306:
    j float_ble_cont.98304
float_ble_else.98303:
    or r3 r0 r0
float_ble_cont.98304:
    j float_ble_cont.98300
float_ble_else.98299:
    or r3 r0 r0
float_ble_cont.98300:
    bne r3 r0 beq_else.98307
    lwcZ f3 r1 8
    fsub f3 f3 f1
    lwcZ f4 r1 12
    fmul f3 f3 f4
    lwcZ f4 r2 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98308
    fneg f4 f4
    j float_ble_cont.98309
float_ble_else.98308:
float_ble_cont.98309:
    lw r3 r5 16
    lwcZ f5 r3 0
    fclt f4 f5
    bc1f float_ble_else.98310
    lwcZ f4 r2 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98312
    fneg f4 f4
    j float_ble_cont.98313
float_ble_else.98312:
float_ble_cont.98313:
    lw r3 r5 16
    lwcZ f5 r3 8
    fclt f4 f5
    bc1f float_ble_else.98314
    lwcZ f4 r1 12
    fcz f4
    bc1f float_eq0.98316
    or r3 r0 r0
    j float_eq0_cont.98317
float_eq0.98316:
    addi r3 r0 1
float_eq0_cont.98317:
    j float_ble_cont.98315
float_ble_else.98314:
    or r3 r0 r0
float_ble_cont.98315:
    j float_ble_cont.98311
float_ble_else.98310:
    or r3 r0 r0
float_ble_cont.98311:
    bne r3 r0 beq_else.98318
    lwcZ f3 r1 16
    fsub f2 f3 f2
    lwcZ f3 r1 20
    fmul f2 f2 f3
    lwcZ f3 r2 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.98319
    fneg f0 f0
    j float_ble_cont.98320
float_ble_else.98319:
float_ble_cont.98320:
    lw r3 r5 16
    lwcZ f3 r3 0
    fclt f0 f3
    bc1f float_ble_else.98321
    lwcZ f0 r2 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98323
    fneg f0 f0
    j float_ble_cont.98324
float_ble_else.98323:
float_ble_cont.98324:
    lw r2 r5 16
    lwcZ f1 r2 4
    fclt f0 f1
    bc1f float_ble_else.98325
    lwcZ f0 r1 20
    fcz f0
    bc1f float_eq0.98327
    or r1 r0 r0
    j float_eq0_cont.98328
float_eq0.98327:
    addi r1 r0 1
float_eq0_cont.98328:
    j float_ble_cont.98326
float_ble_else.98325:
    or r1 r0 r0
float_ble_cont.98326:
    j float_ble_cont.98322
float_ble_else.98321:
    or r1 r0 r0
float_ble_cont.98322:
    bne r1 r0 beq_else.98329
    or r1 r0 r0
    jr r31
beq_else.98329:
    swcZ f2 r4 0
    addi r1 r0 3
    jr r31
beq_else.98318:
    swcZ f3 r4 0
    addi r1 r0 2
    jr r31
beq_else.98307:
    swcZ f3 r4 0
    addi r1 r0 1
    jr r31
beq_else.98296:
    addi r28 r0 2
    bne r3 r28 beq_else.98330
    lwcZ f3 r1 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98331
    addi r2 r0 1
    j float_ble_cont.98332
float_ble_else.98331:
    or r2 r0 r0
float_ble_cont.98332:
    bne r2 r0 beq_else.98333
    or r1 r0 r0
    jr r31
beq_else.98333:
    lwcZ f3 r1 4
    fmul f0 f3 f0
    lwcZ f3 r1 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r1 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 0
    addi r1 r0 1
    jr r31
beq_else.98330:
    lwcZ f3 r1 0
    fcz f3
    bc1f float_neq_0.98334
    or r1 r0 r0
    jr r31
float_neq_0.98334:
    lwcZ f4 r1 4
    fmul f4 f4 f0
    lwcZ f5 r1 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r1 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r2 r5 16
    lwcZ f6 r2 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r2 r5 16
    lwcZ f7 r2 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r2 r5 16
    lwcZ f7 r2 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r2 r5 12
    bne r2 r0 beq_else.98335
    fmv f0 f5
    j beq_cont.98336
beq_else.98335:
    fmul f6 f1 f2
    lw r2 r5 36
    lwcZ f7 r2 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r2 r5 36
    lwcZ f6 r2 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r2 r5 36
    lwcZ f1 r2 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.98336:
    lw r2 r5 4
    addi r28 r0 3
    bne r2 r28 beq_else.98337
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.98338
beq_else.98337:
beq_cont.98338:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98339
    addi r2 r0 1
    j float_ble_cont.98340
float_ble_else.98339:
    or r2 r0 r0
float_ble_cont.98340:
    bne r2 r0 beq_else.98341
    or r1 r0 r0
    jr r31
beq_else.98341:
    lw r2 r5 24
    bne r2 r0 beq_else.98342
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98344
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.98345
float_ble_else.98344:
    flui f0 0
    # 0.000000
float_ble_cont.98345:
    fsub f0 f4 f0
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r4 0
    j beq_cont.98343
beq_else.98342:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98346
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.98347
float_ble_else.98346:
    flui f0 0
    # 0.000000
float_ble_cont.98347:
    fadd f0 f4 f0
    lwcZ f1 r1 16
    fmul f0 f0 f1
    swcZ f0 r4 0
beq_cont.98343:
    addi r1 r0 1
    jr r31
iter_setup_dirvec_constants.2850:
    lw r3 r25 4
    slt r28 r2 r0
    bne r0 r28 ble_else.98348
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r1 4
    lw r6 r1 0
    lw r7 r4 4
    sw r25 r29 0
    sw r1 r29 4
    sw r3 r29 8
    addi r28 r0 1
    bne r7 r28 beq_else.98349
    addi r7 r0 6
    flui f0 0
    # 0.000000
    sw r5 r29 12
    sw r2 r29 16
    sw r4 r29 20
    sw r6 r29 24
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.98351
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.98352
float_eq0.98351:
    lw r3 r29 20
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98353
    addi r5 r0 1
    j float_ble_cont.98354
float_ble_else.98353:
    or r5 r0 r0
float_ble_cont.98354:
    bne r4 r0 beq_else.98355
    or r4 r5 r0
    j beq_cont.98356
beq_else.98355:
    bne r5 r0 beq_else.98357
    addi r4 r0 1
    j beq_cont.98358
beq_else.98357:
    or r4 r0 r0
beq_cont.98358:
beq_cont.98356:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.98359
    fneg f0 f0
    j beq_cont.98360
beq_else.98359:
beq_cont.98360:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.98352:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.98361
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.98362
float_eq0.98361:
    lw r3 r29 20
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98363
    addi r5 r0 1
    j float_ble_cont.98364
float_ble_else.98363:
    or r5 r0 r0
float_ble_cont.98364:
    bne r4 r0 beq_else.98365
    or r4 r5 r0
    j beq_cont.98366
beq_else.98365:
    bne r5 r0 beq_else.98367
    addi r4 r0 1
    j beq_cont.98368
beq_else.98367:
    or r4 r0 r0
beq_cont.98368:
beq_cont.98366:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.98369
    fneg f0 f0
    j beq_cont.98370
beq_else.98369:
beq_cont.98370:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.98362:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.98371
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.98372
float_eq0.98371:
    lw r3 r29 20
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98373
    addi r5 r0 1
    j float_ble_cont.98374
float_ble_else.98373:
    or r5 r0 r0
float_ble_cont.98374:
    bne r4 r0 beq_else.98375
    or r4 r5 r0
    j beq_cont.98376
beq_else.98375:
    bne r5 r0 beq_else.98377
    addi r4 r0 1
    j beq_cont.98378
beq_else.98377:
    or r4 r0 r0
beq_cont.98378:
beq_cont.98376:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.98379
    fneg f0 f0
    j beq_cont.98380
beq_else.98379:
beq_cont.98380:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.98372:
    lw r2 r29 16
    sll r3 r2 2
    lw r4 r29 12
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.98350
beq_else.98349:
    addi r28 r0 2
    bne r7 r28 beq_else.98381
    addi r7 r0 4
    flui f0 0
    # 0.000000
    sw r5 r29 12
    sw r2 r29 16
    sw r4 r29 20
    sw r6 r29 24
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    lwcZ f0 r2 0
    lw r3 r29 20
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98383
    addi r2 r0 1
    j float_ble_cont.98384
float_ble_else.98383:
    or r2 r0 r0
float_ble_cont.98384:
    bne r2 r0 beq_else.98385
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.98386
beq_else.98385:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.98386:
    lw r2 r29 16
    sll r3 r2 2
    lw r4 r29 12
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.98382
beq_else.98381:
    addi r7 r0 5
    flui f0 0
    # 0.000000
    sw r5 r29 12
    sw r2 r29 16
    sw r4 r29 20
    sw r6 r29 24
    mv r1 r7
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 20
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.98387
    fmv f0 f3
    j beq_cont.98388
beq_else.98387:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.98388:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.98389
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.98390
beq_else.98389:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.98390:
    fcz f0
    bc1f float_eq0.98391
    j float_eq0_cont.98392
float_eq0.98391:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.98392:
    lw r2 r29 16
    sll r3 r2 2
    lw r4 r29 12
    add r27 r4 r3
    sw r1 r27 0
beq_cont.98382:
beq_cont.98350:
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.98393
    sll r2 r1 2
    lw r3 r29 8
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 4
    lw r4 r3 4
    lw r5 r3 0
    lw r6 r2 4
    addi r28 r0 1
    bne r6 r28 beq_else.98394
    addi r6 r0 6
    flui f0 0
    # 0.000000
    sw r4 r29 28
    sw r1 r29 32
    sw r2 r29 36
    sw r5 r29 40
    mv r1 r6
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 40
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.98396
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.98397
float_eq0.98396:
    lw r3 r29 36
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98398
    addi r5 r0 1
    j float_ble_cont.98399
float_ble_else.98398:
    or r5 r0 r0
float_ble_cont.98399:
    bne r4 r0 beq_else.98400
    or r4 r5 r0
    j beq_cont.98401
beq_else.98400:
    bne r5 r0 beq_else.98402
    addi r4 r0 1
    j beq_cont.98403
beq_else.98402:
    or r4 r0 r0
beq_cont.98403:
beq_cont.98401:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.98404
    fneg f0 f0
    j beq_cont.98405
beq_else.98404:
beq_cont.98405:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.98397:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.98406
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.98407
float_eq0.98406:
    lw r3 r29 36
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98408
    addi r5 r0 1
    j float_ble_cont.98409
float_ble_else.98408:
    or r5 r0 r0
float_ble_cont.98409:
    bne r4 r0 beq_else.98410
    or r4 r5 r0
    j beq_cont.98411
beq_else.98410:
    bne r5 r0 beq_else.98412
    addi r4 r0 1
    j beq_cont.98413
beq_else.98412:
    or r4 r0 r0
beq_cont.98413:
beq_cont.98411:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.98414
    fneg f0 f0
    j beq_cont.98415
beq_else.98414:
beq_cont.98415:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.98407:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.98416
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.98417
float_eq0.98416:
    lw r3 r29 36
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98418
    addi r5 r0 1
    j float_ble_cont.98419
float_ble_else.98418:
    or r5 r0 r0
float_ble_cont.98419:
    bne r4 r0 beq_else.98420
    or r4 r5 r0
    j beq_cont.98421
beq_else.98420:
    bne r5 r0 beq_else.98422
    addi r4 r0 1
    j beq_cont.98423
beq_else.98422:
    or r4 r0 r0
beq_cont.98423:
beq_cont.98421:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.98424
    fneg f0 f0
    j beq_cont.98425
beq_else.98424:
beq_cont.98425:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.98417:
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.98395
beq_else.98394:
    addi r28 r0 2
    bne r6 r28 beq_else.98426
    addi r6 r0 4
    flui f0 0
    # 0.000000
    sw r4 r29 28
    sw r1 r29 32
    sw r2 r29 36
    sw r5 r29 40
    mv r1 r6
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 40
    lwcZ f0 r2 0
    lw r3 r29 36
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98428
    addi r2 r0 1
    j float_ble_cont.98429
float_ble_else.98428:
    or r2 r0 r0
float_ble_cont.98429:
    bne r2 r0 beq_else.98430
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.98431
beq_else.98430:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.98431:
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.98427
beq_else.98426:
    addi r6 r0 5
    flui f0 0
    # 0.000000
    sw r4 r29 28
    sw r1 r29 32
    sw r2 r29 36
    sw r5 r29 40
    mv r1 r6
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    lw r2 r29 40
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 36
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.98432
    fmv f0 f3
    j beq_cont.98433
beq_else.98432:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.98433:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.98434
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.98435
beq_else.98434:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.98435:
    fcz f0
    bc1f float_eq0.98436
    j float_eq0_cont.98437
float_eq0.98436:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.98437:
    lw r2 r29 32
    sll r3 r2 2
    lw r4 r29 28
    add r27 r4 r3
    sw r1 r27 0
beq_cont.98427:
beq_cont.98395:
    subi r2 r2 1
    lw r1 r29 4
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.98393:
    jr r31
ble_else.98348:
    jr r31
setup_dirvec_constants.2853:
    lw r2 r25 12
    lw r3 r25 8
    lw r4 r25 4
    lw r3 r3 0
    subi r3 r3 1
    slt r28 r3 r0
    bne r0 r28 ble_else.98440
    sll r5 r3 2
    add r27 r2 r5
    lw r2 r27 0
    lw r5 r1 4
    lw r6 r1 0
    lw r7 r2 4
    sw r1 r29 0
    sw r4 r29 4
    addi r28 r0 1
    bne r7 r28 beq_else.98441
    addi r7 r0 6
    flui f0 0
    # 0.000000
    sw r5 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_float_array
    subi r29 r29 28
    lw r31 r29 24
    lw r2 r29 20
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.98443
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.98444
float_eq0.98443:
    lw r3 r29 16
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98445
    addi r5 r0 1
    j float_ble_cont.98446
float_ble_else.98445:
    or r5 r0 r0
float_ble_cont.98446:
    bne r4 r0 beq_else.98447
    or r4 r5 r0
    j beq_cont.98448
beq_else.98447:
    bne r5 r0 beq_else.98449
    addi r4 r0 1
    j beq_cont.98450
beq_else.98449:
    or r4 r0 r0
beq_cont.98450:
beq_cont.98448:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.98451
    fneg f0 f0
    j beq_cont.98452
beq_else.98451:
beq_cont.98452:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.98444:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.98453
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.98454
float_eq0.98453:
    lw r3 r29 16
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98455
    addi r5 r0 1
    j float_ble_cont.98456
float_ble_else.98455:
    or r5 r0 r0
float_ble_cont.98456:
    bne r4 r0 beq_else.98457
    or r4 r5 r0
    j beq_cont.98458
beq_else.98457:
    bne r5 r0 beq_else.98459
    addi r4 r0 1
    j beq_cont.98460
beq_else.98459:
    or r4 r0 r0
beq_cont.98460:
beq_cont.98458:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.98461
    fneg f0 f0
    j beq_cont.98462
beq_else.98461:
beq_cont.98462:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.98454:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.98463
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.98464
float_eq0.98463:
    lw r3 r29 16
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98465
    addi r5 r0 1
    j float_ble_cont.98466
float_ble_else.98465:
    or r5 r0 r0
float_ble_cont.98466:
    bne r4 r0 beq_else.98467
    or r4 r5 r0
    j beq_cont.98468
beq_else.98467:
    bne r5 r0 beq_else.98469
    addi r4 r0 1
    j beq_cont.98470
beq_else.98469:
    or r4 r0 r0
beq_cont.98470:
beq_cont.98468:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.98471
    fneg f0 f0
    j beq_cont.98472
beq_else.98471:
beq_cont.98472:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.98464:
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.98442
beq_else.98441:
    addi r28 r0 2
    bne r7 r28 beq_else.98473
    addi r7 r0 4
    flui f0 0
    # 0.000000
    sw r5 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_float_array
    subi r29 r29 28
    lw r31 r29 24
    lw r2 r29 20
    lwcZ f0 r2 0
    lw r3 r29 16
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98475
    addi r2 r0 1
    j float_ble_cont.98476
float_ble_else.98475:
    or r2 r0 r0
float_ble_cont.98476:
    bne r2 r0 beq_else.98477
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.98478
beq_else.98477:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.98478:
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.98474
beq_else.98473:
    addi r7 r0 5
    flui f0 0
    # 0.000000
    sw r5 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r6 r29 20
    mv r1 r7
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_float_array
    subi r29 r29 28
    lw r31 r29 24
    lw r2 r29 20
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 16
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.98479
    fmv f0 f3
    j beq_cont.98480
beq_else.98479:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.98480:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.98481
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.98482
beq_else.98481:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.98482:
    fcz f0
    bc1f float_eq0.98483
    j float_eq0_cont.98484
float_eq0.98483:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.98484:
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
beq_cont.98474:
beq_cont.98442:
    subi r2 r2 1
    lw r1 r29 0
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.98440:
    jr r31
setup_startp_constants.2855:
    lw r3 r25 4
    slt r28 r2 r0
    bne r0 r28 ble_else.98486
    sll r4 r2 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r1 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r1 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r1 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.98487
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.98488
beq_else.98487:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.98489
    j ble_cont.98490
ble_else.98489:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    bne r7 r0 beq_else.98491
    fmv f0 f3
    j beq_cont.98492
beq_else.98491:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.98492:
    addi r28 r0 3
    bne r6 r28 beq_else.98493
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.98494
beq_else.98493:
beq_cont.98494:
    swcZ f0 r5 12
ble_cont.98490:
beq_cont.98488:
    subi r2 r2 1
    slt r28 r2 r0
    bne r0 r28 ble_else.98495
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    lw r4 r3 40
    lw r5 r3 4
    lwcZ f0 r1 0
    lw r6 r3 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    swcZ f0 r4 0
    lwcZ f0 r1 4
    lw r6 r3 20
    lwcZ f1 r6 4
    fsub f0 f0 f1
    swcZ f0 r4 4
    lwcZ f0 r1 8
    lw r6 r3 20
    lwcZ f1 r6 8
    fsub f0 f0 f1
    swcZ f0 r4 8
    addi r28 r0 2
    bne r5 r28 beq_else.98496
    lw r3 r3 16
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    lwcZ f3 r3 0
    fmul f0 f3 f0
    lwcZ f3 r3 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 12
    j beq_cont.98497
beq_else.98496:
    addi r28 r0 2
    slt r28 r28 r5
    bne r0 r28 ble_else.98498
    j ble_cont.98499
ble_else.98498:
    lwcZ f0 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r4 8
    fmul f3 f0 f0
    lw r6 r3 16
    lwcZ f4 r6 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r6 r3 16
    lwcZ f5 r6 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r6 r3 16
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r6 r3 12
    bne r6 r0 beq_else.98500
    fmv f0 f3
    j beq_cont.98501
beq_else.98500:
    fmul f4 f1 f2
    lw r6 r3 36
    lwcZ f5 r6 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r6 r3 36
    lwcZ f4 r6 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r3 r3 36
    lwcZ f1 r3 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.98501:
    addi r28 r0 3
    bne r5 r28 beq_else.98502
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.98503
beq_else.98502:
beq_cont.98503:
    swcZ f0 r4 12
ble_cont.98499:
beq_cont.98497:
    subi r2 r2 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.98495:
    jr r31
ble_else.98486:
    jr r31
check_all_inside.2880:
    lw r3 r25 4
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.98506
    addi r1 r0 1
    jr r31
beq_else.98506:
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 20
    lwcZ f3 r5 0
    fsub f3 f0 f3
    lw r5 r4 20
    lwcZ f4 r5 4
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 8
    fsub f5 f2 f5
    lw r5 r4 4
    addi r28 r0 1
    bne r5 r28 beq_else.98507
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.98509
    fneg f3 f3
    j float_ble_cont.98510
float_ble_else.98509:
float_ble_cont.98510:
    lw r5 r4 16
    lwcZ f6 r5 0
    fclt f3 f6
    bc1f float_ble_else.98511
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98513
    fneg f3 f4
    j float_ble_cont.98514
float_ble_else.98513:
    fmv f3 f4
float_ble_cont.98514:
    lw r5 r4 16
    lwcZ f4 r5 4
    fclt f3 f4
    bc1f float_ble_else.98515
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.98517
    fneg f3 f5
    j float_ble_cont.98518
float_ble_else.98517:
    fmv f3 f5
float_ble_cont.98518:
    lw r5 r4 16
    lwcZ f4 r5 8
    fclt f3 f4
    bc1f float_ble_else.98519
    addi r5 r0 1
    j float_ble_cont.98520
float_ble_else.98519:
    or r5 r0 r0
float_ble_cont.98520:
    j float_ble_cont.98516
float_ble_else.98515:
    or r5 r0 r0
float_ble_cont.98516:
    j float_ble_cont.98512
float_ble_else.98511:
    or r5 r0 r0
float_ble_cont.98512:
    bne r5 r0 beq_else.98521
    lw r4 r4 24
    bne r4 r0 beq_else.98523
    addi r4 r0 1
    j beq_cont.98524
beq_else.98523:
    or r4 r0 r0
beq_cont.98524:
    j beq_cont.98522
beq_else.98521:
    lw r4 r4 24
beq_cont.98522:
    j beq_cont.98508
beq_else.98507:
    addi r28 r0 2
    bne r5 r28 beq_else.98525
    lw r5 r4 16
    lwcZ f6 r5 0
    fmul f3 f6 f3
    lwcZ f6 r5 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98527
    addi r5 r0 1
    j float_ble_cont.98528
float_ble_else.98527:
    or r5 r0 r0
float_ble_cont.98528:
    bne r4 r0 beq_else.98529
    or r4 r5 r0
    j beq_cont.98530
beq_else.98529:
    bne r5 r0 beq_else.98531
    addi r4 r0 1
    j beq_cont.98532
beq_else.98531:
    or r4 r0 r0
beq_cont.98532:
beq_cont.98530:
    bne r4 r0 beq_else.98533
    addi r4 r0 1
    j beq_cont.98534
beq_else.98533:
    or r4 r0 r0
beq_cont.98534:
    j beq_cont.98526
beq_else.98525:
    fmul f6 f3 f3
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r5 r4 16
    lwcZ f8 r5 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r5 r4 12
    bne r5 r0 beq_else.98535
    fmv f3 f6
    j beq_cont.98536
beq_else.98535:
    fmul f7 f4 f5
    lw r5 r4 36
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r5 r4 36
    lwcZ f7 r5 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r5 r4 36
    lwcZ f4 r5 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.98536:
    lw r5 r4 4
    addi r28 r0 3
    bne r5 r28 beq_else.98537
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.98538
beq_else.98537:
beq_cont.98538:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98539
    addi r5 r0 1
    j float_ble_cont.98540
float_ble_else.98539:
    or r5 r0 r0
float_ble_cont.98540:
    bne r4 r0 beq_else.98541
    or r4 r5 r0
    j beq_cont.98542
beq_else.98541:
    bne r5 r0 beq_else.98543
    addi r4 r0 1
    j beq_cont.98544
beq_else.98543:
    or r4 r0 r0
beq_cont.98544:
beq_cont.98542:
    bne r4 r0 beq_else.98545
    addi r4 r0 1
    j beq_cont.98546
beq_else.98545:
    or r4 r0 r0
beq_cont.98546:
beq_cont.98526:
beq_cont.98508:
    bne r4 r0 beq_else.98547
    addi r1 r1 1
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.98548
    addi r1 r0 1
    jr r31
beq_else.98548:
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 20
    lwcZ f3 r5 0
    fsub f3 f0 f3
    lw r5 r4 20
    lwcZ f4 r5 4
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 8
    fsub f5 f2 f5
    lw r5 r4 4
    addi r28 r0 1
    bne r5 r28 beq_else.98549
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.98551
    fneg f3 f3
    j float_ble_cont.98552
float_ble_else.98551:
float_ble_cont.98552:
    lw r5 r4 16
    lwcZ f6 r5 0
    fclt f3 f6
    bc1f float_ble_else.98553
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98555
    fneg f3 f4
    j float_ble_cont.98556
float_ble_else.98555:
    fmv f3 f4
float_ble_cont.98556:
    lw r5 r4 16
    lwcZ f4 r5 4
    fclt f3 f4
    bc1f float_ble_else.98557
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.98559
    fneg f3 f5
    j float_ble_cont.98560
float_ble_else.98559:
    fmv f3 f5
float_ble_cont.98560:
    lw r5 r4 16
    lwcZ f4 r5 8
    fclt f3 f4
    bc1f float_ble_else.98561
    addi r5 r0 1
    j float_ble_cont.98562
float_ble_else.98561:
    or r5 r0 r0
float_ble_cont.98562:
    j float_ble_cont.98558
float_ble_else.98557:
    or r5 r0 r0
float_ble_cont.98558:
    j float_ble_cont.98554
float_ble_else.98553:
    or r5 r0 r0
float_ble_cont.98554:
    bne r5 r0 beq_else.98563
    lw r4 r4 24
    bne r4 r0 beq_else.98565
    addi r4 r0 1
    j beq_cont.98566
beq_else.98565:
    or r4 r0 r0
beq_cont.98566:
    j beq_cont.98564
beq_else.98563:
    lw r4 r4 24
beq_cont.98564:
    j beq_cont.98550
beq_else.98549:
    addi r28 r0 2
    bne r5 r28 beq_else.98567
    lw r5 r4 16
    lwcZ f6 r5 0
    fmul f3 f6 f3
    lwcZ f6 r5 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98569
    addi r5 r0 1
    j float_ble_cont.98570
float_ble_else.98569:
    or r5 r0 r0
float_ble_cont.98570:
    bne r4 r0 beq_else.98571
    or r4 r5 r0
    j beq_cont.98572
beq_else.98571:
    bne r5 r0 beq_else.98573
    addi r4 r0 1
    j beq_cont.98574
beq_else.98573:
    or r4 r0 r0
beq_cont.98574:
beq_cont.98572:
    bne r4 r0 beq_else.98575
    addi r4 r0 1
    j beq_cont.98576
beq_else.98575:
    or r4 r0 r0
beq_cont.98576:
    j beq_cont.98568
beq_else.98567:
    fmul f6 f3 f3
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r5 r4 16
    lwcZ f8 r5 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r5 r4 12
    bne r5 r0 beq_else.98577
    fmv f3 f6
    j beq_cont.98578
beq_else.98577:
    fmul f7 f4 f5
    lw r5 r4 36
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r5 r4 36
    lwcZ f7 r5 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r5 r4 36
    lwcZ f4 r5 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.98578:
    lw r5 r4 4
    addi r28 r0 3
    bne r5 r28 beq_else.98579
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.98580
beq_else.98579:
beq_cont.98580:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98581
    addi r5 r0 1
    j float_ble_cont.98582
float_ble_else.98581:
    or r5 r0 r0
float_ble_cont.98582:
    bne r4 r0 beq_else.98583
    or r4 r5 r0
    j beq_cont.98584
beq_else.98583:
    bne r5 r0 beq_else.98585
    addi r4 r0 1
    j beq_cont.98586
beq_else.98585:
    or r4 r0 r0
beq_cont.98586:
beq_cont.98584:
    bne r4 r0 beq_else.98587
    addi r4 r0 1
    j beq_cont.98588
beq_else.98587:
    or r4 r0 r0
beq_cont.98588:
beq_cont.98568:
beq_cont.98550:
    bne r4 r0 beq_else.98589
    addi r1 r1 1
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.98590
    addi r1 r0 1
    jr r31
beq_else.98590:
    sll r4 r4 2
    add r27 r3 r4
    lw r4 r27 0
    lw r5 r4 20
    lwcZ f3 r5 0
    fsub f3 f0 f3
    lw r5 r4 20
    lwcZ f4 r5 4
    fsub f4 f1 f4
    lw r5 r4 20
    lwcZ f5 r5 8
    fsub f5 f2 f5
    lw r5 r4 4
    addi r28 r0 1
    bne r5 r28 beq_else.98591
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.98593
    fneg f3 f3
    j float_ble_cont.98594
float_ble_else.98593:
float_ble_cont.98594:
    lw r5 r4 16
    lwcZ f6 r5 0
    fclt f3 f6
    bc1f float_ble_else.98595
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98597
    fneg f3 f4
    j float_ble_cont.98598
float_ble_else.98597:
    fmv f3 f4
float_ble_cont.98598:
    lw r5 r4 16
    lwcZ f4 r5 4
    fclt f3 f4
    bc1f float_ble_else.98599
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.98601
    fneg f3 f5
    j float_ble_cont.98602
float_ble_else.98601:
    fmv f3 f5
float_ble_cont.98602:
    lw r5 r4 16
    lwcZ f4 r5 8
    fclt f3 f4
    bc1f float_ble_else.98603
    addi r5 r0 1
    j float_ble_cont.98604
float_ble_else.98603:
    or r5 r0 r0
float_ble_cont.98604:
    j float_ble_cont.98600
float_ble_else.98599:
    or r5 r0 r0
float_ble_cont.98600:
    j float_ble_cont.98596
float_ble_else.98595:
    or r5 r0 r0
float_ble_cont.98596:
    bne r5 r0 beq_else.98605
    lw r4 r4 24
    bne r4 r0 beq_else.98607
    addi r4 r0 1
    j beq_cont.98608
beq_else.98607:
    or r4 r0 r0
beq_cont.98608:
    j beq_cont.98606
beq_else.98605:
    lw r4 r4 24
beq_cont.98606:
    j beq_cont.98592
beq_else.98591:
    addi r28 r0 2
    bne r5 r28 beq_else.98609
    lw r5 r4 16
    lwcZ f6 r5 0
    fmul f3 f6 f3
    lwcZ f6 r5 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98611
    addi r5 r0 1
    j float_ble_cont.98612
float_ble_else.98611:
    or r5 r0 r0
float_ble_cont.98612:
    bne r4 r0 beq_else.98613
    or r4 r5 r0
    j beq_cont.98614
beq_else.98613:
    bne r5 r0 beq_else.98615
    addi r4 r0 1
    j beq_cont.98616
beq_else.98615:
    or r4 r0 r0
beq_cont.98616:
beq_cont.98614:
    bne r4 r0 beq_else.98617
    addi r4 r0 1
    j beq_cont.98618
beq_else.98617:
    or r4 r0 r0
beq_cont.98618:
    j beq_cont.98610
beq_else.98609:
    fmul f6 f3 f3
    lw r5 r4 16
    lwcZ f7 r5 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r5 r4 16
    lwcZ f8 r5 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r5 r4 16
    lwcZ f8 r5 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r5 r4 12
    bne r5 r0 beq_else.98619
    fmv f3 f6
    j beq_cont.98620
beq_else.98619:
    fmul f7 f4 f5
    lw r5 r4 36
    lwcZ f8 r5 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r5 r4 36
    lwcZ f7 r5 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r5 r4 36
    lwcZ f4 r5 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.98620:
    lw r5 r4 4
    addi r28 r0 3
    bne r5 r28 beq_else.98621
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.98622
beq_else.98621:
beq_cont.98622:
    lw r4 r4 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98623
    addi r5 r0 1
    j float_ble_cont.98624
float_ble_else.98623:
    or r5 r0 r0
float_ble_cont.98624:
    bne r4 r0 beq_else.98625
    or r4 r5 r0
    j beq_cont.98626
beq_else.98625:
    bne r5 r0 beq_else.98627
    addi r4 r0 1
    j beq_cont.98628
beq_else.98627:
    or r4 r0 r0
beq_cont.98628:
beq_cont.98626:
    bne r4 r0 beq_else.98629
    addi r4 r0 1
    j beq_cont.98630
beq_else.98629:
    or r4 r0 r0
beq_cont.98630:
beq_cont.98610:
beq_cont.98592:
    bne r4 r0 beq_else.98631
    addi r1 r1 1
    sll r4 r1 2
    add r27 r2 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.98632
    addi r1 r0 1
    jr r31
beq_else.98632:
    sll r4 r4 2
    add r27 r3 r4
    lw r3 r27 0
    lw r4 r3 20
    lwcZ f3 r4 0
    fsub f3 f0 f3
    lw r4 r3 20
    lwcZ f4 r4 4
    fsub f4 f1 f4
    lw r4 r3 20
    lwcZ f5 r4 8
    fsub f5 f2 f5
    lw r4 r3 4
    addi r28 r0 1
    bne r4 r28 beq_else.98633
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.98635
    fneg f3 f3
    j float_ble_cont.98636
float_ble_else.98635:
float_ble_cont.98636:
    lw r4 r3 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f float_ble_else.98637
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98639
    fneg f3 f4
    j float_ble_cont.98640
float_ble_else.98639:
    fmv f3 f4
float_ble_cont.98640:
    lw r4 r3 16
    lwcZ f4 r4 4
    fclt f3 f4
    bc1f float_ble_else.98641
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.98643
    fneg f3 f5
    j float_ble_cont.98644
float_ble_else.98643:
    fmv f3 f5
float_ble_cont.98644:
    lw r4 r3 16
    lwcZ f4 r4 8
    fclt f3 f4
    bc1f float_ble_else.98645
    addi r4 r0 1
    j float_ble_cont.98646
float_ble_else.98645:
    or r4 r0 r0
float_ble_cont.98646:
    j float_ble_cont.98642
float_ble_else.98641:
    or r4 r0 r0
float_ble_cont.98642:
    j float_ble_cont.98638
float_ble_else.98637:
    or r4 r0 r0
float_ble_cont.98638:
    bne r4 r0 beq_else.98647
    lw r3 r3 24
    bne r3 r0 beq_else.98649
    addi r3 r0 1
    j beq_cont.98650
beq_else.98649:
    or r3 r0 r0
beq_cont.98650:
    j beq_cont.98648
beq_else.98647:
    lw r3 r3 24
beq_cont.98648:
    j beq_cont.98634
beq_else.98633:
    addi r28 r0 2
    bne r4 r28 beq_else.98651
    lw r4 r3 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98653
    addi r4 r0 1
    j float_ble_cont.98654
float_ble_else.98653:
    or r4 r0 r0
float_ble_cont.98654:
    bne r3 r0 beq_else.98655
    or r3 r4 r0
    j beq_cont.98656
beq_else.98655:
    bne r4 r0 beq_else.98657
    addi r3 r0 1
    j beq_cont.98658
beq_else.98657:
    or r3 r0 r0
beq_cont.98658:
beq_cont.98656:
    bne r3 r0 beq_else.98659
    addi r3 r0 1
    j beq_cont.98660
beq_else.98659:
    or r3 r0 r0
beq_cont.98660:
    j beq_cont.98652
beq_else.98651:
    fmul f6 f3 f3
    lw r4 r3 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r3 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r3 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r3 12
    bne r4 r0 beq_else.98661
    fmv f3 f6
    j beq_cont.98662
beq_else.98661:
    fmul f7 f4 f5
    lw r4 r3 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r3 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r3 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.98662:
    lw r4 r3 4
    addi r28 r0 3
    bne r4 r28 beq_else.98663
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.98664
beq_else.98663:
beq_cont.98664:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98665
    addi r4 r0 1
    j float_ble_cont.98666
float_ble_else.98665:
    or r4 r0 r0
float_ble_cont.98666:
    bne r3 r0 beq_else.98667
    or r3 r4 r0
    j beq_cont.98668
beq_else.98667:
    bne r4 r0 beq_else.98669
    addi r3 r0 1
    j beq_cont.98670
beq_else.98669:
    or r3 r0 r0
beq_cont.98670:
beq_cont.98668:
    bne r3 r0 beq_else.98671
    addi r3 r0 1
    j beq_cont.98672
beq_else.98671:
    or r3 r0 r0
beq_cont.98672:
beq_cont.98652:
beq_cont.98634:
    bne r3 r0 beq_else.98673
    addi r1 r1 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.98673:
    or r1 r0 r0
    jr r31
beq_else.98631:
    or r1 r0 r0
    jr r31
beq_else.98589:
    or r1 r0 r0
    jr r31
beq_else.98547:
    or r1 r0 r0
    jr r31
shadow_check_and_group.2886:
    lw r3 r25 28
    lw r4 r25 24
    lw r5 r25 20
    lw r6 r25 16
    lw r7 r25 12
    lw r8 r25 8
    lw r9 r25 4
    sll r10 r1 2
    add r27 r2 r10
    lw r10 r27 0
    addi r28 r0 -1
    bne r10 r28 beq_else.98674
    or r1 r0 r0
    jr r31
beq_else.98674:
    sll r10 r1 2
    add r27 r2 r10
    lw r10 r27 0
    sll r11 r10 2
    add r27 r5 r11
    lw r11 r27 0
    lwcZ f0 r7 0
    lw r12 r11 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r12 r11 20
    lwcZ f2 r12 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r12 r11 20
    lwcZ f3 r12 8
    fsub f2 f2 f3
    sll r12 r10 2
    add r27 r8 r12
    lw r12 r27 0
    lw r13 r11 4
    addi r28 r0 1
    bne r13 r28 beq_else.98675
    lwcZ f3 r12 0
    fsub f3 f3 f0
    lwcZ f4 r12 4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98677
    fneg f4 f4
    j float_ble_cont.98678
float_ble_else.98677:
float_ble_cont.98678:
    lw r13 r11 16
    lwcZ f5 r13 4
    fclt f4 f5
    bc1f float_ble_else.98679
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98681
    fneg f4 f4
    j float_ble_cont.98682
float_ble_else.98681:
float_ble_cont.98682:
    lw r13 r11 16
    lwcZ f5 r13 8
    fclt f4 f5
    bc1f float_ble_else.98683
    lwcZ f4 r12 4
    fcz f4
    bc1f float_eq0.98685
    or r13 r0 r0
    j float_eq0_cont.98686
float_eq0.98685:
    addi r13 r0 1
float_eq0_cont.98686:
    j float_ble_cont.98684
float_ble_else.98683:
    or r13 r0 r0
float_ble_cont.98684:
    j float_ble_cont.98680
float_ble_else.98679:
    or r13 r0 r0
float_ble_cont.98680:
    bne r13 r0 beq_else.98687
    lwcZ f3 r12 8
    fsub f3 f3 f1
    lwcZ f4 r12 12
    fmul f3 f3 f4
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98689
    fneg f4 f4
    j float_ble_cont.98690
float_ble_else.98689:
float_ble_cont.98690:
    lw r13 r11 16
    lwcZ f5 r13 0
    fclt f4 f5
    bc1f float_ble_else.98691
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98693
    fneg f4 f4
    j float_ble_cont.98694
float_ble_else.98693:
float_ble_cont.98694:
    lw r13 r11 16
    lwcZ f5 r13 8
    fclt f4 f5
    bc1f float_ble_else.98695
    lwcZ f4 r12 12
    fcz f4
    bc1f float_eq0.98697
    or r13 r0 r0
    j float_eq0_cont.98698
float_eq0.98697:
    addi r13 r0 1
float_eq0_cont.98698:
    j float_ble_cont.98696
float_ble_else.98695:
    or r13 r0 r0
float_ble_cont.98696:
    j float_ble_cont.98692
float_ble_else.98691:
    or r13 r0 r0
float_ble_cont.98692:
    bne r13 r0 beq_else.98699
    lwcZ f3 r12 16
    fsub f2 f3 f2
    lwcZ f3 r12 20
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.98701
    fneg f0 f0
    j float_ble_cont.98702
float_ble_else.98701:
float_ble_cont.98702:
    lw r13 r11 16
    lwcZ f3 r13 0
    fclt f0 f3
    bc1f float_ble_else.98703
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98705
    fneg f0 f0
    j float_ble_cont.98706
float_ble_else.98705:
float_ble_cont.98706:
    lw r11 r11 16
    lwcZ f1 r11 4
    fclt f0 f1
    bc1f float_ble_else.98707
    lwcZ f0 r12 20
    fcz f0
    bc1f float_eq0.98709
    or r11 r0 r0
    j float_eq0_cont.98710
float_eq0.98709:
    addi r11 r0 1
float_eq0_cont.98710:
    j float_ble_cont.98708
float_ble_else.98707:
    or r11 r0 r0
float_ble_cont.98708:
    j float_ble_cont.98704
float_ble_else.98703:
    or r11 r0 r0
float_ble_cont.98704:
    bne r11 r0 beq_else.98711
    or r11 r0 r0
    j beq_cont.98712
beq_else.98711:
    swcZ f2 r4 0
    addi r11 r0 3
beq_cont.98712:
    j beq_cont.98700
beq_else.98699:
    swcZ f3 r4 0
    addi r11 r0 2
beq_cont.98700:
    j beq_cont.98688
beq_else.98687:
    swcZ f3 r4 0
    addi r11 r0 1
beq_cont.98688:
    j beq_cont.98676
beq_else.98675:
    addi r28 r0 2
    bne r13 r28 beq_else.98713
    lwcZ f3 r12 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98715
    addi r11 r0 1
    j float_ble_cont.98716
float_ble_else.98715:
    or r11 r0 r0
float_ble_cont.98716:
    bne r11 r0 beq_else.98717
    or r11 r0 r0
    j beq_cont.98718
beq_else.98717:
    lwcZ f3 r12 4
    fmul f0 f3 f0
    lwcZ f3 r12 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r12 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 0
    addi r11 r0 1
beq_cont.98718:
    j beq_cont.98714
beq_else.98713:
    lwcZ f3 r12 0
    fcz f3
    bc1f float_eq0.98719
    or r11 r0 r0
    j float_eq0_cont.98720
float_eq0.98719:
    lwcZ f4 r12 4
    fmul f4 f4 f0
    lwcZ f5 r12 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r12 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r13 r11 16
    lwcZ f6 r13 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r13 r11 16
    lwcZ f7 r13 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r13 r11 16
    lwcZ f7 r13 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r13 r11 12
    bne r13 r0 beq_else.98721
    fmv f0 f5
    j beq_cont.98722
beq_else.98721:
    fmul f6 f1 f2
    lw r13 r11 36
    lwcZ f7 r13 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r13 r11 36
    lwcZ f6 r13 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r13 r11 36
    lwcZ f1 r13 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.98722:
    lw r13 r11 4
    addi r28 r0 3
    bne r13 r28 beq_else.98723
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.98724
beq_else.98723:
beq_cont.98724:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98725
    addi r13 r0 1
    j float_ble_cont.98726
float_ble_else.98725:
    or r13 r0 r0
float_ble_cont.98726:
    bne r13 r0 beq_else.98727
    or r11 r0 r0
    j beq_cont.98728
beq_else.98727:
    lw r11 r11 24
    bne r11 r0 beq_else.98729
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98731
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.98732
float_ble_else.98731:
    flui f0 0
    # 0.000000
float_ble_cont.98732:
    fsub f0 f4 f0
    lwcZ f1 r12 16
    fmul f0 f0 f1
    swcZ f0 r4 0
    j beq_cont.98730
beq_else.98729:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98733
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.98734
float_ble_else.98733:
    flui f0 0
    # 0.000000
float_ble_cont.98734:
    fadd f0 f4 f0
    lwcZ f1 r12 16
    fmul f0 f0 f1
    swcZ f0 r4 0
beq_cont.98730:
    addi r11 r0 1
beq_cont.98728:
float_eq0_cont.98720:
beq_cont.98714:
beq_cont.98676:
    lwcZ f0 r4 0
    bne r11 r0 beq_else.98735
    or r11 r0 r0
    j beq_cont.98736
beq_else.98735:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.98737
    addi r11 r0 1
    j float_ble_cont.98738
float_ble_else.98737:
    or r11 r0 r0
float_ble_cont.98738:
beq_cont.98736:
    bne r11 r0 beq_else.98739
    sll r10 r10 2
    add r27 r5 r10
    lw r10 r27 0
    lw r10 r10 24
    bne r10 r0 beq_else.98740
    or r1 r0 r0
    jr r31
beq_else.98740:
    addi r1 r1 1
    sll r10 r1 2
    add r27 r2 r10
    lw r10 r27 0
    addi r28 r0 -1
    bne r10 r28 beq_else.98741
    or r1 r0 r0
    jr r31
beq_else.98741:
    sll r10 r1 2
    add r27 r2 r10
    lw r10 r27 0
    sll r11 r10 2
    add r27 r5 r11
    lw r11 r27 0
    lwcZ f0 r7 0
    lw r12 r11 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r12 r11 20
    lwcZ f2 r12 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r12 r11 20
    lwcZ f3 r12 8
    fsub f2 f2 f3
    sll r12 r10 2
    add r27 r8 r12
    lw r8 r27 0
    lw r12 r11 4
    addi r28 r0 1
    bne r12 r28 beq_else.98742
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98744
    fneg f4 f4
    j float_ble_cont.98745
float_ble_else.98744:
float_ble_cont.98745:
    lw r12 r11 16
    lwcZ f5 r12 4
    fclt f4 f5
    bc1f float_ble_else.98746
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98748
    fneg f4 f4
    j float_ble_cont.98749
float_ble_else.98748:
float_ble_cont.98749:
    lw r12 r11 16
    lwcZ f5 r12 8
    fclt f4 f5
    bc1f float_ble_else.98750
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.98752
    or r12 r0 r0
    j float_eq0_cont.98753
float_eq0.98752:
    addi r12 r0 1
float_eq0_cont.98753:
    j float_ble_cont.98751
float_ble_else.98750:
    or r12 r0 r0
float_ble_cont.98751:
    j float_ble_cont.98747
float_ble_else.98746:
    or r12 r0 r0
float_ble_cont.98747:
    bne r12 r0 beq_else.98754
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98756
    fneg f4 f4
    j float_ble_cont.98757
float_ble_else.98756:
float_ble_cont.98757:
    lw r12 r11 16
    lwcZ f5 r12 0
    fclt f4 f5
    bc1f float_ble_else.98758
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.98760
    fneg f4 f4
    j float_ble_cont.98761
float_ble_else.98760:
float_ble_cont.98761:
    lw r12 r11 16
    lwcZ f5 r12 8
    fclt f4 f5
    bc1f float_ble_else.98762
    lwcZ f4 r8 12
    fcz f4
    bc1f float_eq0.98764
    or r12 r0 r0
    j float_eq0_cont.98765
float_eq0.98764:
    addi r12 r0 1
float_eq0_cont.98765:
    j float_ble_cont.98763
float_ble_else.98762:
    or r12 r0 r0
float_ble_cont.98763:
    j float_ble_cont.98759
float_ble_else.98758:
    or r12 r0 r0
float_ble_cont.98759:
    bne r12 r0 beq_else.98766
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.98768
    fneg f0 f0
    j float_ble_cont.98769
float_ble_else.98768:
float_ble_cont.98769:
    lw r12 r11 16
    lwcZ f3 r12 0
    fclt f0 f3
    bc1f float_ble_else.98770
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.98772
    fneg f0 f0
    j float_ble_cont.98773
float_ble_else.98772:
float_ble_cont.98773:
    lw r3 r11 16
    lwcZ f1 r3 4
    fclt f0 f1
    bc1f float_ble_else.98774
    lwcZ f0 r8 20
    fcz f0
    bc1f float_eq0.98776
    or r3 r0 r0
    j float_eq0_cont.98777
float_eq0.98776:
    addi r3 r0 1
float_eq0_cont.98777:
    j float_ble_cont.98775
float_ble_else.98774:
    or r3 r0 r0
float_ble_cont.98775:
    j float_ble_cont.98771
float_ble_else.98770:
    or r3 r0 r0
float_ble_cont.98771:
    bne r3 r0 beq_else.98778
    or r3 r0 r0
    j beq_cont.98779
beq_else.98778:
    swcZ f2 r4 0
    addi r3 r0 3
beq_cont.98779:
    j beq_cont.98767
beq_else.98766:
    swcZ f3 r4 0
    addi r3 r0 2
beq_cont.98767:
    j beq_cont.98755
beq_else.98754:
    swcZ f3 r4 0
    addi r3 r0 1
beq_cont.98755:
    j beq_cont.98743
beq_else.98742:
    addi r28 r0 2
    bne r12 r28 beq_else.98780
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98782
    addi r3 r0 1
    j float_ble_cont.98783
float_ble_else.98782:
    or r3 r0 r0
float_ble_cont.98783:
    bne r3 r0 beq_else.98784
    or r3 r0 r0
    j beq_cont.98785
beq_else.98784:
    lwcZ f3 r8 4
    fmul f0 f3 f0
    lwcZ f3 r8 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r4 0
    addi r3 r0 1
beq_cont.98785:
    j beq_cont.98781
beq_else.98780:
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.98786
    or r3 r0 r0
    j float_eq0_cont.98787
float_eq0.98786:
    lwcZ f4 r8 4
    fmul f4 f4 f0
    lwcZ f5 r8 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r8 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r3 r11 16
    lwcZ f6 r3 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r3 r11 16
    lwcZ f7 r3 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r3 r11 16
    lwcZ f7 r3 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r3 r11 12
    bne r3 r0 beq_else.98788
    fmv f0 f5
    j beq_cont.98789
beq_else.98788:
    fmul f6 f1 f2
    lw r3 r11 36
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r3 r11 36
    lwcZ f6 r3 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r3 r11 36
    lwcZ f1 r3 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.98789:
    lw r3 r11 4
    addi r28 r0 3
    bne r3 r28 beq_else.98790
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.98791
beq_else.98790:
beq_cont.98791:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98792
    addi r3 r0 1
    j float_ble_cont.98793
float_ble_else.98792:
    or r3 r0 r0
float_ble_cont.98793:
    bne r3 r0 beq_else.98794
    or r3 r0 r0
    j beq_cont.98795
beq_else.98794:
    lw r3 r11 24
    bne r3 r0 beq_else.98796
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98798
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.98799
float_ble_else.98798:
    flui f0 0
    # 0.000000
float_ble_cont.98799:
    fsub f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    swcZ f0 r4 0
    j beq_cont.98797
beq_else.98796:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.98800
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.98801
float_ble_else.98800:
    flui f0 0
    # 0.000000
float_ble_cont.98801:
    fadd f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    swcZ f0 r4 0
beq_cont.98797:
    addi r3 r0 1
beq_cont.98795:
float_eq0_cont.98787:
beq_cont.98781:
beq_cont.98743:
    lwcZ f0 r4 0
    bne r3 r0 beq_else.98802
    or r3 r0 r0
    j beq_cont.98803
beq_else.98802:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.98804
    addi r3 r0 1
    j float_ble_cont.98805
float_ble_else.98804:
    or r3 r0 r0
float_ble_cont.98805:
beq_cont.98803:
    bne r3 r0 beq_else.98806
    sll r3 r10 2
    add r27 r5 r3
    lw r3 r27 0
    lw r3 r3 24
    bne r3 r0 beq_else.98807
    or r1 r0 r0
    jr r31
beq_else.98807:
    addi r1 r1 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.98806:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r6 0
    fmul f1 f1 f0
    lwcZ f2 r7 0
    fadd f1 f1 f2
    lwcZ f2 r6 4
    fmul f2 f2 f0
    lwcZ f3 r7 4
    fadd f2 f2 f3
    lwcZ f3 r6 8
    fmul f0 f3 f0
    lwcZ f3 r7 8
    fadd f0 f0 f3
    lw r3 r2 0
    sw r2 r29 0
    sw r25 r29 4
    sw r1 r29 8
    addi r28 r0 -1
    bne r3 r28 beq_else.98808
    addi r1 r0 1
    j beq_cont.98809
beq_else.98808:
    sll r3 r3 2
    add r27 r5 r3
    lw r3 r27 0
    lw r4 r3 20
    lwcZ f3 r4 0
    fsub f3 f1 f3
    lw r4 r3 20
    lwcZ f4 r4 4
    fsub f4 f2 f4
    lw r4 r3 20
    lwcZ f5 r4 8
    fsub f5 f0 f5
    lw r4 r3 4
    addi r28 r0 1
    bne r4 r28 beq_else.98810
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.98812
    fneg f3 f3
    j float_ble_cont.98813
float_ble_else.98812:
float_ble_cont.98813:
    lw r4 r3 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f float_ble_else.98814
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98816
    fneg f3 f4
    j float_ble_cont.98817
float_ble_else.98816:
    fmv f3 f4
float_ble_cont.98817:
    lw r4 r3 16
    lwcZ f4 r4 4
    fclt f3 f4
    bc1f float_ble_else.98818
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.98820
    fneg f3 f5
    j float_ble_cont.98821
float_ble_else.98820:
    fmv f3 f5
float_ble_cont.98821:
    lw r4 r3 16
    lwcZ f4 r4 8
    fclt f3 f4
    bc1f float_ble_else.98822
    addi r4 r0 1
    j float_ble_cont.98823
float_ble_else.98822:
    or r4 r0 r0
float_ble_cont.98823:
    j float_ble_cont.98819
float_ble_else.98818:
    or r4 r0 r0
float_ble_cont.98819:
    j float_ble_cont.98815
float_ble_else.98814:
    or r4 r0 r0
float_ble_cont.98815:
    bne r4 r0 beq_else.98824
    lw r3 r3 24
    bne r3 r0 beq_else.98826
    addi r3 r0 1
    j beq_cont.98827
beq_else.98826:
    or r3 r0 r0
beq_cont.98827:
    j beq_cont.98825
beq_else.98824:
    lw r3 r3 24
beq_cont.98825:
    j beq_cont.98811
beq_else.98810:
    addi r28 r0 2
    bne r4 r28 beq_else.98828
    lw r4 r3 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98830
    addi r4 r0 1
    j float_ble_cont.98831
float_ble_else.98830:
    or r4 r0 r0
float_ble_cont.98831:
    bne r3 r0 beq_else.98832
    or r3 r4 r0
    j beq_cont.98833
beq_else.98832:
    bne r4 r0 beq_else.98834
    addi r3 r0 1
    j beq_cont.98835
beq_else.98834:
    or r3 r0 r0
beq_cont.98835:
beq_cont.98833:
    bne r3 r0 beq_else.98836
    addi r3 r0 1
    j beq_cont.98837
beq_else.98836:
    or r3 r0 r0
beq_cont.98837:
    j beq_cont.98829
beq_else.98828:
    fmul f6 f3 f3
    lw r4 r3 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r3 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r3 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r3 12
    bne r4 r0 beq_else.98838
    fmv f3 f6
    j beq_cont.98839
beq_else.98838:
    fmul f7 f4 f5
    lw r4 r3 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r3 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r3 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.98839:
    lw r4 r3 4
    addi r28 r0 3
    bne r4 r28 beq_else.98840
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.98841
beq_else.98840:
beq_cont.98841:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98842
    addi r4 r0 1
    j float_ble_cont.98843
float_ble_else.98842:
    or r4 r0 r0
float_ble_cont.98843:
    bne r3 r0 beq_else.98844
    or r3 r4 r0
    j beq_cont.98845
beq_else.98844:
    bne r4 r0 beq_else.98846
    addi r3 r0 1
    j beq_cont.98847
beq_else.98846:
    or r3 r0 r0
beq_cont.98847:
beq_cont.98845:
    bne r3 r0 beq_else.98848
    addi r3 r0 1
    j beq_cont.98849
beq_else.98848:
    or r3 r0 r0
beq_cont.98849:
beq_cont.98829:
beq_cont.98811:
    bne r3 r0 beq_else.98850
    lw r3 r2 4
    addi r28 r0 -1
    bne r3 r28 beq_else.98852
    addi r1 r0 1
    j beq_cont.98853
beq_else.98852:
    sll r3 r3 2
    add r27 r5 r3
    lw r3 r27 0
    lw r4 r3 20
    lwcZ f3 r4 0
    fsub f3 f1 f3
    lw r4 r3 20
    lwcZ f4 r4 4
    fsub f4 f2 f4
    lw r4 r3 20
    lwcZ f5 r4 8
    fsub f5 f0 f5
    lw r4 r3 4
    addi r28 r0 1
    bne r4 r28 beq_else.98854
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.98856
    fneg f3 f3
    j float_ble_cont.98857
float_ble_else.98856:
float_ble_cont.98857:
    lw r4 r3 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f float_ble_else.98858
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98860
    fneg f3 f4
    j float_ble_cont.98861
float_ble_else.98860:
    fmv f3 f4
float_ble_cont.98861:
    lw r4 r3 16
    lwcZ f4 r4 4
    fclt f3 f4
    bc1f float_ble_else.98862
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.98864
    fneg f3 f5
    j float_ble_cont.98865
float_ble_else.98864:
    fmv f3 f5
float_ble_cont.98865:
    lw r4 r3 16
    lwcZ f4 r4 8
    fclt f3 f4
    bc1f float_ble_else.98866
    addi r4 r0 1
    j float_ble_cont.98867
float_ble_else.98866:
    or r4 r0 r0
float_ble_cont.98867:
    j float_ble_cont.98863
float_ble_else.98862:
    or r4 r0 r0
float_ble_cont.98863:
    j float_ble_cont.98859
float_ble_else.98858:
    or r4 r0 r0
float_ble_cont.98859:
    bne r4 r0 beq_else.98868
    lw r3 r3 24
    bne r3 r0 beq_else.98870
    addi r3 r0 1
    j beq_cont.98871
beq_else.98870:
    or r3 r0 r0
beq_cont.98871:
    j beq_cont.98869
beq_else.98868:
    lw r3 r3 24
beq_cont.98869:
    j beq_cont.98855
beq_else.98854:
    addi r28 r0 2
    bne r4 r28 beq_else.98872
    lw r4 r3 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98874
    addi r4 r0 1
    j float_ble_cont.98875
float_ble_else.98874:
    or r4 r0 r0
float_ble_cont.98875:
    bne r3 r0 beq_else.98876
    or r3 r4 r0
    j beq_cont.98877
beq_else.98876:
    bne r4 r0 beq_else.98878
    addi r3 r0 1
    j beq_cont.98879
beq_else.98878:
    or r3 r0 r0
beq_cont.98879:
beq_cont.98877:
    bne r3 r0 beq_else.98880
    addi r3 r0 1
    j beq_cont.98881
beq_else.98880:
    or r3 r0 r0
beq_cont.98881:
    j beq_cont.98873
beq_else.98872:
    fmul f6 f3 f3
    lw r4 r3 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r3 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r3 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r3 12
    bne r4 r0 beq_else.98882
    fmv f3 f6
    j beq_cont.98883
beq_else.98882:
    fmul f7 f4 f5
    lw r4 r3 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r3 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r3 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.98883:
    lw r4 r3 4
    addi r28 r0 3
    bne r4 r28 beq_else.98884
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.98885
beq_else.98884:
beq_cont.98885:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98886
    addi r4 r0 1
    j float_ble_cont.98887
float_ble_else.98886:
    or r4 r0 r0
float_ble_cont.98887:
    bne r3 r0 beq_else.98888
    or r3 r4 r0
    j beq_cont.98889
beq_else.98888:
    bne r4 r0 beq_else.98890
    addi r3 r0 1
    j beq_cont.98891
beq_else.98890:
    or r3 r0 r0
beq_cont.98891:
beq_cont.98889:
    bne r3 r0 beq_else.98892
    addi r3 r0 1
    j beq_cont.98893
beq_else.98892:
    or r3 r0 r0
beq_cont.98893:
beq_cont.98873:
beq_cont.98855:
    bne r3 r0 beq_else.98894
    addi r3 r0 2
    mv r1 r3
    mv r25 r9
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 12
    addi r29 r29 16
    lw r26 r25 0
    jalr r26
    subi r29 r29 16
    lw r31 r29 12
    j beq_cont.98895
beq_else.98894:
    or r1 r0 r0
beq_cont.98895:
beq_cont.98853:
    j beq_cont.98851
beq_else.98850:
    or r1 r0 r0
beq_cont.98851:
beq_cont.98809:
    bne r1 r0 beq_else.98896
    lw r1 r29 8
    addi r1 r1 1
    lw r2 r29 0
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.98896:
    addi r1 r0 1
    jr r31
beq_else.98739:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r6 0
    fmul f1 f1 f0
    lwcZ f2 r7 0
    fadd f1 f1 f2
    lwcZ f2 r6 4
    fmul f2 f2 f0
    lwcZ f3 r7 4
    fadd f2 f2 f3
    lwcZ f3 r6 8
    fmul f0 f3 f0
    lwcZ f3 r7 8
    fadd f0 f0 f3
    lw r10 r2 0
    sw r9 r29 12
    sw r6 r29 16
    sw r25 r29 4
    sw r4 r29 20
    sw r3 r29 24
    sw r8 r29 28
    sw r7 r29 32
    sw r5 r29 36
    sw r2 r29 0
    sw r1 r29 40
    addi r28 r0 -1
    bne r10 r28 beq_else.98897
    addi r1 r0 1
    j beq_cont.98898
beq_else.98897:
    sll r10 r10 2
    add r27 r5 r10
    lw r10 r27 0
    lw r11 r10 20
    lwcZ f3 r11 0
    fsub f3 f1 f3
    lw r11 r10 20
    lwcZ f4 r11 4
    fsub f4 f2 f4
    lw r11 r10 20
    lwcZ f5 r11 8
    fsub f5 f0 f5
    lw r11 r10 4
    addi r28 r0 1
    bne r11 r28 beq_else.98899
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.98901
    fneg f3 f3
    j float_ble_cont.98902
float_ble_else.98901:
float_ble_cont.98902:
    lw r11 r10 16
    lwcZ f6 r11 0
    fclt f3 f6
    bc1f float_ble_else.98903
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98905
    fneg f3 f4
    j float_ble_cont.98906
float_ble_else.98905:
    fmv f3 f4
float_ble_cont.98906:
    lw r11 r10 16
    lwcZ f4 r11 4
    fclt f3 f4
    bc1f float_ble_else.98907
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.98909
    fneg f3 f5
    j float_ble_cont.98910
float_ble_else.98909:
    fmv f3 f5
float_ble_cont.98910:
    lw r11 r10 16
    lwcZ f4 r11 8
    fclt f3 f4
    bc1f float_ble_else.98911
    addi r11 r0 1
    j float_ble_cont.98912
float_ble_else.98911:
    or r11 r0 r0
float_ble_cont.98912:
    j float_ble_cont.98908
float_ble_else.98907:
    or r11 r0 r0
float_ble_cont.98908:
    j float_ble_cont.98904
float_ble_else.98903:
    or r11 r0 r0
float_ble_cont.98904:
    bne r11 r0 beq_else.98913
    lw r10 r10 24
    bne r10 r0 beq_else.98915
    addi r10 r0 1
    j beq_cont.98916
beq_else.98915:
    or r10 r0 r0
beq_cont.98916:
    j beq_cont.98914
beq_else.98913:
    lw r10 r10 24
beq_cont.98914:
    j beq_cont.98900
beq_else.98899:
    addi r28 r0 2
    bne r11 r28 beq_else.98917
    lw r11 r10 16
    lwcZ f6 r11 0
    fmul f3 f6 f3
    lwcZ f6 r11 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r11 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r10 r10 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98919
    addi r11 r0 1
    j float_ble_cont.98920
float_ble_else.98919:
    or r11 r0 r0
float_ble_cont.98920:
    bne r10 r0 beq_else.98921
    or r10 r11 r0
    j beq_cont.98922
beq_else.98921:
    bne r11 r0 beq_else.98923
    addi r10 r0 1
    j beq_cont.98924
beq_else.98923:
    or r10 r0 r0
beq_cont.98924:
beq_cont.98922:
    bne r10 r0 beq_else.98925
    addi r10 r0 1
    j beq_cont.98926
beq_else.98925:
    or r10 r0 r0
beq_cont.98926:
    j beq_cont.98918
beq_else.98917:
    fmul f6 f3 f3
    lw r11 r10 16
    lwcZ f7 r11 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r11 r10 16
    lwcZ f8 r11 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r11 r10 16
    lwcZ f8 r11 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r11 r10 12
    bne r11 r0 beq_else.98927
    fmv f3 f6
    j beq_cont.98928
beq_else.98927:
    fmul f7 f4 f5
    lw r11 r10 36
    lwcZ f8 r11 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r11 r10 36
    lwcZ f7 r11 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r11 r10 36
    lwcZ f4 r11 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.98928:
    lw r11 r10 4
    addi r28 r0 3
    bne r11 r28 beq_else.98929
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.98930
beq_else.98929:
beq_cont.98930:
    lw r10 r10 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98931
    addi r11 r0 1
    j float_ble_cont.98932
float_ble_else.98931:
    or r11 r0 r0
float_ble_cont.98932:
    bne r10 r0 beq_else.98933
    or r10 r11 r0
    j beq_cont.98934
beq_else.98933:
    bne r11 r0 beq_else.98935
    addi r10 r0 1
    j beq_cont.98936
beq_else.98935:
    or r10 r0 r0
beq_cont.98936:
beq_cont.98934:
    bne r10 r0 beq_else.98937
    addi r10 r0 1
    j beq_cont.98938
beq_else.98937:
    or r10 r0 r0
beq_cont.98938:
beq_cont.98918:
beq_cont.98900:
    bne r10 r0 beq_else.98939
    lw r10 r2 4
    addi r28 r0 -1
    bne r10 r28 beq_else.98941
    addi r1 r0 1
    j beq_cont.98942
beq_else.98941:
    sll r10 r10 2
    add r27 r5 r10
    lw r10 r27 0
    lw r11 r10 20
    lwcZ f3 r11 0
    fsub f3 f1 f3
    lw r11 r10 20
    lwcZ f4 r11 4
    fsub f4 f2 f4
    lw r11 r10 20
    lwcZ f5 r11 8
    fsub f5 f0 f5
    lw r11 r10 4
    addi r28 r0 1
    bne r11 r28 beq_else.98943
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.98945
    fneg f3 f3
    j float_ble_cont.98946
float_ble_else.98945:
float_ble_cont.98946:
    lw r11 r10 16
    lwcZ f6 r11 0
    fclt f3 f6
    bc1f float_ble_else.98947
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98949
    fneg f3 f4
    j float_ble_cont.98950
float_ble_else.98949:
    fmv f3 f4
float_ble_cont.98950:
    lw r11 r10 16
    lwcZ f4 r11 4
    fclt f3 f4
    bc1f float_ble_else.98951
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.98953
    fneg f3 f5
    j float_ble_cont.98954
float_ble_else.98953:
    fmv f3 f5
float_ble_cont.98954:
    lw r11 r10 16
    lwcZ f4 r11 8
    fclt f3 f4
    bc1f float_ble_else.98955
    addi r11 r0 1
    j float_ble_cont.98956
float_ble_else.98955:
    or r11 r0 r0
float_ble_cont.98956:
    j float_ble_cont.98952
float_ble_else.98951:
    or r11 r0 r0
float_ble_cont.98952:
    j float_ble_cont.98948
float_ble_else.98947:
    or r11 r0 r0
float_ble_cont.98948:
    bne r11 r0 beq_else.98957
    lw r10 r10 24
    bne r10 r0 beq_else.98959
    addi r10 r0 1
    j beq_cont.98960
beq_else.98959:
    or r10 r0 r0
beq_cont.98960:
    j beq_cont.98958
beq_else.98957:
    lw r10 r10 24
beq_cont.98958:
    j beq_cont.98944
beq_else.98943:
    addi r28 r0 2
    bne r11 r28 beq_else.98961
    lw r11 r10 16
    lwcZ f6 r11 0
    fmul f3 f6 f3
    lwcZ f6 r11 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r11 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r10 r10 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98963
    addi r11 r0 1
    j float_ble_cont.98964
float_ble_else.98963:
    or r11 r0 r0
float_ble_cont.98964:
    bne r10 r0 beq_else.98965
    or r10 r11 r0
    j beq_cont.98966
beq_else.98965:
    bne r11 r0 beq_else.98967
    addi r10 r0 1
    j beq_cont.98968
beq_else.98967:
    or r10 r0 r0
beq_cont.98968:
beq_cont.98966:
    bne r10 r0 beq_else.98969
    addi r10 r0 1
    j beq_cont.98970
beq_else.98969:
    or r10 r0 r0
beq_cont.98970:
    j beq_cont.98962
beq_else.98961:
    fmul f6 f3 f3
    lw r11 r10 16
    lwcZ f7 r11 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r11 r10 16
    lwcZ f8 r11 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r11 r10 16
    lwcZ f8 r11 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r11 r10 12
    bne r11 r0 beq_else.98971
    fmv f3 f6
    j beq_cont.98972
beq_else.98971:
    fmul f7 f4 f5
    lw r11 r10 36
    lwcZ f8 r11 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r11 r10 36
    lwcZ f7 r11 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r11 r10 36
    lwcZ f4 r11 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.98972:
    lw r11 r10 4
    addi r28 r0 3
    bne r11 r28 beq_else.98973
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.98974
beq_else.98973:
beq_cont.98974:
    lw r10 r10 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.98975
    addi r11 r0 1
    j float_ble_cont.98976
float_ble_else.98975:
    or r11 r0 r0
float_ble_cont.98976:
    bne r10 r0 beq_else.98977
    or r10 r11 r0
    j beq_cont.98978
beq_else.98977:
    bne r11 r0 beq_else.98979
    addi r10 r0 1
    j beq_cont.98980
beq_else.98979:
    or r10 r0 r0
beq_cont.98980:
beq_cont.98978:
    bne r10 r0 beq_else.98981
    addi r10 r0 1
    j beq_cont.98982
beq_else.98981:
    or r10 r0 r0
beq_cont.98982:
beq_cont.98962:
beq_cont.98944:
    bne r10 r0 beq_else.98983
    lw r10 r2 8
    addi r28 r0 -1
    bne r10 r28 beq_else.98985
    addi r1 r0 1
    j beq_cont.98986
beq_else.98985:
    sll r10 r10 2
    add r27 r5 r10
    lw r10 r27 0
    lw r11 r10 20
    lwcZ f3 r11 0
    fsub f3 f1 f3
    lw r11 r10 20
    lwcZ f4 r11 4
    fsub f4 f2 f4
    lw r11 r10 20
    lwcZ f5 r11 8
    fsub f5 f0 f5
    lw r11 r10 4
    addi r28 r0 1
    bne r11 r28 beq_else.98987
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.98989
    fneg f3 f3
    j float_ble_cont.98990
float_ble_else.98989:
float_ble_cont.98990:
    lw r11 r10 16
    lwcZ f6 r11 0
    fclt f3 f6
    bc1f float_ble_else.98991
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.98993
    fneg f3 f4
    j float_ble_cont.98994
float_ble_else.98993:
    fmv f3 f4
float_ble_cont.98994:
    lw r11 r10 16
    lwcZ f4 r11 4
    fclt f3 f4
    bc1f float_ble_else.98995
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.98997
    fneg f3 f5
    j float_ble_cont.98998
float_ble_else.98997:
    fmv f3 f5
float_ble_cont.98998:
    lw r11 r10 16
    lwcZ f4 r11 8
    fclt f3 f4
    bc1f float_ble_else.98999
    addi r11 r0 1
    j float_ble_cont.99000
float_ble_else.98999:
    or r11 r0 r0
float_ble_cont.99000:
    j float_ble_cont.98996
float_ble_else.98995:
    or r11 r0 r0
float_ble_cont.98996:
    j float_ble_cont.98992
float_ble_else.98991:
    or r11 r0 r0
float_ble_cont.98992:
    bne r11 r0 beq_else.99001
    lw r10 r10 24
    bne r10 r0 beq_else.99003
    addi r10 r0 1
    j beq_cont.99004
beq_else.99003:
    or r10 r0 r0
beq_cont.99004:
    j beq_cont.99002
beq_else.99001:
    lw r10 r10 24
beq_cont.99002:
    j beq_cont.98988
beq_else.98987:
    addi r28 r0 2
    bne r11 r28 beq_else.99005
    lw r11 r10 16
    lwcZ f6 r11 0
    fmul f3 f6 f3
    lwcZ f6 r11 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r11 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r10 r10 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99007
    addi r11 r0 1
    j float_ble_cont.99008
float_ble_else.99007:
    or r11 r0 r0
float_ble_cont.99008:
    bne r10 r0 beq_else.99009
    or r10 r11 r0
    j beq_cont.99010
beq_else.99009:
    bne r11 r0 beq_else.99011
    addi r10 r0 1
    j beq_cont.99012
beq_else.99011:
    or r10 r0 r0
beq_cont.99012:
beq_cont.99010:
    bne r10 r0 beq_else.99013
    addi r10 r0 1
    j beq_cont.99014
beq_else.99013:
    or r10 r0 r0
beq_cont.99014:
    j beq_cont.99006
beq_else.99005:
    fmul f6 f3 f3
    lw r11 r10 16
    lwcZ f7 r11 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r11 r10 16
    lwcZ f8 r11 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r11 r10 16
    lwcZ f8 r11 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r11 r10 12
    bne r11 r0 beq_else.99015
    fmv f3 f6
    j beq_cont.99016
beq_else.99015:
    fmul f7 f4 f5
    lw r11 r10 36
    lwcZ f8 r11 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r11 r10 36
    lwcZ f7 r11 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r11 r10 36
    lwcZ f4 r11 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.99016:
    lw r11 r10 4
    addi r28 r0 3
    bne r11 r28 beq_else.99017
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.99018
beq_else.99017:
beq_cont.99018:
    lw r10 r10 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99019
    addi r11 r0 1
    j float_ble_cont.99020
float_ble_else.99019:
    or r11 r0 r0
float_ble_cont.99020:
    bne r10 r0 beq_else.99021
    or r10 r11 r0
    j beq_cont.99022
beq_else.99021:
    bne r11 r0 beq_else.99023
    addi r10 r0 1
    j beq_cont.99024
beq_else.99023:
    or r10 r0 r0
beq_cont.99024:
beq_cont.99022:
    bne r10 r0 beq_else.99025
    addi r10 r0 1
    j beq_cont.99026
beq_else.99025:
    or r10 r0 r0
beq_cont.99026:
beq_cont.99006:
beq_cont.98988:
    bne r10 r0 beq_else.99027
    addi r10 r0 3
    mv r1 r10
    mv r25 r9
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 44
    addi r29 r29 48
    lw r26 r25 0
    jalr r26
    subi r29 r29 48
    lw r31 r29 44
    j beq_cont.99028
beq_else.99027:
    or r1 r0 r0
beq_cont.99028:
beq_cont.98986:
    j beq_cont.98984
beq_else.98983:
    or r1 r0 r0
beq_cont.98984:
beq_cont.98942:
    j beq_cont.98940
beq_else.98939:
    or r1 r0 r0
beq_cont.98940:
beq_cont.98898:
    bne r1 r0 beq_else.99029
    lw r1 r29 40
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 0
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.99030
    or r1 r0 r0
    jr r31
beq_else.99030:
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    sll r4 r2 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 32
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r7 r2 2
    lw r8 r29 28
    add r27 r8 r7
    lw r7 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.99031
    lwcZ f3 r7 0
    fsub f3 f3 f0
    lwcZ f4 r7 4
    fmul f3 f3 f4
    lw r8 r29 24
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99033
    fneg f4 f4
    j float_ble_cont.99034
float_ble_else.99033:
float_ble_cont.99034:
    lw r9 r4 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.99035
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99037
    fneg f4 f4
    j float_ble_cont.99038
float_ble_else.99037:
float_ble_cont.99038:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.99039
    lwcZ f4 r7 4
    fcz f4
    bc1f float_eq0.99041
    or r9 r0 r0
    j float_eq0_cont.99042
float_eq0.99041:
    addi r9 r0 1
float_eq0_cont.99042:
    j float_ble_cont.99040
float_ble_else.99039:
    or r9 r0 r0
float_ble_cont.99040:
    j float_ble_cont.99036
float_ble_else.99035:
    or r9 r0 r0
float_ble_cont.99036:
    bne r9 r0 beq_else.99043
    lwcZ f3 r7 8
    fsub f3 f3 f1
    lwcZ f4 r7 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99045
    fneg f4 f4
    j float_ble_cont.99046
float_ble_else.99045:
float_ble_cont.99046:
    lw r9 r4 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.99047
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99049
    fneg f4 f4
    j float_ble_cont.99050
float_ble_else.99049:
float_ble_cont.99050:
    lw r9 r4 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.99051
    lwcZ f4 r7 12
    fcz f4
    bc1f float_eq0.99053
    or r9 r0 r0
    j float_eq0_cont.99054
float_eq0.99053:
    addi r9 r0 1
float_eq0_cont.99054:
    j float_ble_cont.99052
float_ble_else.99051:
    or r9 r0 r0
float_ble_cont.99052:
    j float_ble_cont.99048
float_ble_else.99047:
    or r9 r0 r0
float_ble_cont.99048:
    bne r9 r0 beq_else.99055
    lwcZ f3 r7 16
    fsub f2 f3 f2
    lwcZ f3 r7 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.99057
    fneg f0 f0
    j float_ble_cont.99058
float_ble_else.99057:
float_ble_cont.99058:
    lw r9 r4 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.99059
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.99061
    fneg f0 f0
    j float_ble_cont.99062
float_ble_else.99061:
float_ble_cont.99062:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.99063
    lwcZ f0 r7 20
    fcz f0
    bc1f float_eq0.99065
    or r4 r0 r0
    j float_eq0_cont.99066
float_eq0.99065:
    addi r4 r0 1
float_eq0_cont.99066:
    j float_ble_cont.99064
float_ble_else.99063:
    or r4 r0 r0
float_ble_cont.99064:
    j float_ble_cont.99060
float_ble_else.99059:
    or r4 r0 r0
float_ble_cont.99060:
    bne r4 r0 beq_else.99067
    or r4 r0 r0
    j beq_cont.99068
beq_else.99067:
    lw r4 r29 20
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.99068:
    j beq_cont.99056
beq_else.99055:
    lw r4 r29 20
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.99056:
    j beq_cont.99044
beq_else.99043:
    lw r4 r29 20
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.99044:
    j beq_cont.99032
beq_else.99031:
    addi r28 r0 2
    bne r8 r28 beq_else.99069
    lwcZ f3 r7 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99071
    addi r4 r0 1
    j float_ble_cont.99072
float_ble_else.99071:
    or r4 r0 r0
float_ble_cont.99072:
    bne r4 r0 beq_else.99073
    or r4 r0 r0
    j beq_cont.99074
beq_else.99073:
    lwcZ f3 r7 4
    fmul f0 f3 f0
    lwcZ f3 r7 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r7 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 20
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.99074:
    j beq_cont.99070
beq_else.99069:
    lwcZ f3 r7 0
    fcz f3
    bc1f float_eq0.99075
    or r4 r0 r0
    j float_eq0_cont.99076
float_eq0.99075:
    lwcZ f4 r7 4
    fmul f4 f4 f0
    lwcZ f5 r7 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r7 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.99077
    fmv f0 f5
    j beq_cont.99078
beq_else.99077:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.99078:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.99079
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.99080
beq_else.99079:
beq_cont.99080:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99081
    addi r8 r0 1
    j float_ble_cont.99082
float_ble_else.99081:
    or r8 r0 r0
float_ble_cont.99082:
    bne r8 r0 beq_else.99083
    or r4 r0 r0
    j beq_cont.99084
beq_else.99083:
    lw r4 r4 24
    bne r4 r0 beq_else.99085
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99087
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99088
float_ble_else.99087:
    flui f0 0
    # 0.000000
float_ble_cont.99088:
    fsub f0 f4 f0
    lwcZ f1 r7 16
    fmul f0 f0 f1
    lw r4 r29 20
    swcZ f0 r4 0
    j beq_cont.99086
beq_else.99085:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99089
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99090
float_ble_else.99089:
    flui f0 0
    # 0.000000
float_ble_cont.99090:
    fadd f0 f4 f0
    lwcZ f1 r7 16
    fmul f0 f0 f1
    lw r4 r29 20
    swcZ f0 r4 0
beq_cont.99086:
    addi r4 r0 1
beq_cont.99084:
float_eq0_cont.99076:
beq_cont.99070:
beq_cont.99032:
    lw r7 r29 20
    lwcZ f0 r7 0
    bne r4 r0 beq_else.99091
    or r4 r0 r0
    j beq_cont.99092
beq_else.99091:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99093
    addi r4 r0 1
    j float_ble_cont.99094
float_ble_else.99093:
    or r4 r0 r0
float_ble_cont.99094:
beq_cont.99092:
    bne r4 r0 beq_else.99095
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r2 r2 24
    bne r2 r0 beq_else.99096
    or r1 r0 r0
    jr r31
beq_else.99096:
    addi r1 r1 1
    lw r25 r29 4
    mv r2 r3
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.99095:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r2 r29 16
    lwcZ f1 r2 0
    fmul f1 f1 f0
    lwcZ f2 r6 0
    fadd f1 f1 f2
    lwcZ f2 r2 4
    fmul f2 f2 f0
    lwcZ f3 r6 4
    fadd f2 f2 f3
    lwcZ f3 r2 8
    fmul f0 f3 f0
    lwcZ f3 r6 8
    fadd f0 f0 f3
    lw r2 r3 0
    sw r1 r29 44
    addi r28 r0 -1
    bne r2 r28 beq_else.99097
    addi r1 r0 1
    j beq_cont.99098
beq_else.99097:
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r4 r2 20
    lwcZ f3 r4 0
    fsub f3 f1 f3
    lw r4 r2 20
    lwcZ f4 r4 4
    fsub f4 f2 f4
    lw r4 r2 20
    lwcZ f5 r4 8
    fsub f5 f0 f5
    lw r4 r2 4
    addi r28 r0 1
    bne r4 r28 beq_else.99099
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.99101
    fneg f3 f3
    j float_ble_cont.99102
float_ble_else.99101:
float_ble_cont.99102:
    lw r4 r2 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f float_ble_else.99103
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.99105
    fneg f3 f4
    j float_ble_cont.99106
float_ble_else.99105:
    fmv f3 f4
float_ble_cont.99106:
    lw r4 r2 16
    lwcZ f4 r4 4
    fclt f3 f4
    bc1f float_ble_else.99107
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.99109
    fneg f3 f5
    j float_ble_cont.99110
float_ble_else.99109:
    fmv f3 f5
float_ble_cont.99110:
    lw r4 r2 16
    lwcZ f4 r4 8
    fclt f3 f4
    bc1f float_ble_else.99111
    addi r4 r0 1
    j float_ble_cont.99112
float_ble_else.99111:
    or r4 r0 r0
float_ble_cont.99112:
    j float_ble_cont.99108
float_ble_else.99107:
    or r4 r0 r0
float_ble_cont.99108:
    j float_ble_cont.99104
float_ble_else.99103:
    or r4 r0 r0
float_ble_cont.99104:
    bne r4 r0 beq_else.99113
    lw r2 r2 24
    bne r2 r0 beq_else.99115
    addi r2 r0 1
    j beq_cont.99116
beq_else.99115:
    or r2 r0 r0
beq_cont.99116:
    j beq_cont.99114
beq_else.99113:
    lw r2 r2 24
beq_cont.99114:
    j beq_cont.99100
beq_else.99099:
    addi r28 r0 2
    bne r4 r28 beq_else.99117
    lw r4 r2 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r2 r2 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99119
    addi r4 r0 1
    j float_ble_cont.99120
float_ble_else.99119:
    or r4 r0 r0
float_ble_cont.99120:
    bne r2 r0 beq_else.99121
    or r2 r4 r0
    j beq_cont.99122
beq_else.99121:
    bne r4 r0 beq_else.99123
    addi r2 r0 1
    j beq_cont.99124
beq_else.99123:
    or r2 r0 r0
beq_cont.99124:
beq_cont.99122:
    bne r2 r0 beq_else.99125
    addi r2 r0 1
    j beq_cont.99126
beq_else.99125:
    or r2 r0 r0
beq_cont.99126:
    j beq_cont.99118
beq_else.99117:
    fmul f6 f3 f3
    lw r4 r2 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r2 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r2 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r2 12
    bne r4 r0 beq_else.99127
    fmv f3 f6
    j beq_cont.99128
beq_else.99127:
    fmul f7 f4 f5
    lw r4 r2 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r2 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r2 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.99128:
    lw r4 r2 4
    addi r28 r0 3
    bne r4 r28 beq_else.99129
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.99130
beq_else.99129:
beq_cont.99130:
    lw r2 r2 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99131
    addi r4 r0 1
    j float_ble_cont.99132
float_ble_else.99131:
    or r4 r0 r0
float_ble_cont.99132:
    bne r2 r0 beq_else.99133
    or r2 r4 r0
    j beq_cont.99134
beq_else.99133:
    bne r4 r0 beq_else.99135
    addi r2 r0 1
    j beq_cont.99136
beq_else.99135:
    or r2 r0 r0
beq_cont.99136:
beq_cont.99134:
    bne r2 r0 beq_else.99137
    addi r2 r0 1
    j beq_cont.99138
beq_else.99137:
    or r2 r0 r0
beq_cont.99138:
beq_cont.99118:
beq_cont.99100:
    bne r2 r0 beq_else.99139
    lw r2 r3 4
    addi r28 r0 -1
    bne r2 r28 beq_else.99141
    addi r1 r0 1
    j beq_cont.99142
beq_else.99141:
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r4 r2 20
    lwcZ f3 r4 0
    fsub f3 f1 f3
    lw r4 r2 20
    lwcZ f4 r4 4
    fsub f4 f2 f4
    lw r4 r2 20
    lwcZ f5 r4 8
    fsub f5 f0 f5
    lw r4 r2 4
    addi r28 r0 1
    bne r4 r28 beq_else.99143
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.99145
    fneg f3 f3
    j float_ble_cont.99146
float_ble_else.99145:
float_ble_cont.99146:
    lw r4 r2 16
    lwcZ f6 r4 0
    fclt f3 f6
    bc1f float_ble_else.99147
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.99149
    fneg f3 f4
    j float_ble_cont.99150
float_ble_else.99149:
    fmv f3 f4
float_ble_cont.99150:
    lw r4 r2 16
    lwcZ f4 r4 4
    fclt f3 f4
    bc1f float_ble_else.99151
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.99153
    fneg f3 f5
    j float_ble_cont.99154
float_ble_else.99153:
    fmv f3 f5
float_ble_cont.99154:
    lw r4 r2 16
    lwcZ f4 r4 8
    fclt f3 f4
    bc1f float_ble_else.99155
    addi r4 r0 1
    j float_ble_cont.99156
float_ble_else.99155:
    or r4 r0 r0
float_ble_cont.99156:
    j float_ble_cont.99152
float_ble_else.99151:
    or r4 r0 r0
float_ble_cont.99152:
    j float_ble_cont.99148
float_ble_else.99147:
    or r4 r0 r0
float_ble_cont.99148:
    bne r4 r0 beq_else.99157
    lw r2 r2 24
    bne r2 r0 beq_else.99159
    addi r2 r0 1
    j beq_cont.99160
beq_else.99159:
    or r2 r0 r0
beq_cont.99160:
    j beq_cont.99158
beq_else.99157:
    lw r2 r2 24
beq_cont.99158:
    j beq_cont.99144
beq_else.99143:
    addi r28 r0 2
    bne r4 r28 beq_else.99161
    lw r4 r2 16
    lwcZ f6 r4 0
    fmul f3 f6 f3
    lwcZ f6 r4 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r2 r2 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99163
    addi r4 r0 1
    j float_ble_cont.99164
float_ble_else.99163:
    or r4 r0 r0
float_ble_cont.99164:
    bne r2 r0 beq_else.99165
    or r2 r4 r0
    j beq_cont.99166
beq_else.99165:
    bne r4 r0 beq_else.99167
    addi r2 r0 1
    j beq_cont.99168
beq_else.99167:
    or r2 r0 r0
beq_cont.99168:
beq_cont.99166:
    bne r2 r0 beq_else.99169
    addi r2 r0 1
    j beq_cont.99170
beq_else.99169:
    or r2 r0 r0
beq_cont.99170:
    j beq_cont.99162
beq_else.99161:
    fmul f6 f3 f3
    lw r4 r2 16
    lwcZ f7 r4 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r4 r2 16
    lwcZ f8 r4 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r4 r2 16
    lwcZ f8 r4 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r4 r2 12
    bne r4 r0 beq_else.99171
    fmv f3 f6
    j beq_cont.99172
beq_else.99171:
    fmul f7 f4 f5
    lw r4 r2 36
    lwcZ f8 r4 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r4 r2 36
    lwcZ f7 r4 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r4 r2 36
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.99172:
    lw r4 r2 4
    addi r28 r0 3
    bne r4 r28 beq_else.99173
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.99174
beq_else.99173:
beq_cont.99174:
    lw r2 r2 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99175
    addi r4 r0 1
    j float_ble_cont.99176
float_ble_else.99175:
    or r4 r0 r0
float_ble_cont.99176:
    bne r2 r0 beq_else.99177
    or r2 r4 r0
    j beq_cont.99178
beq_else.99177:
    bne r4 r0 beq_else.99179
    addi r2 r0 1
    j beq_cont.99180
beq_else.99179:
    or r2 r0 r0
beq_cont.99180:
beq_cont.99178:
    bne r2 r0 beq_else.99181
    addi r2 r0 1
    j beq_cont.99182
beq_else.99181:
    or r2 r0 r0
beq_cont.99182:
beq_cont.99162:
beq_cont.99144:
    bne r2 r0 beq_else.99183
    addi r2 r0 2
    lw r25 r29 12
    mv r1 r2
    mv r2 r3
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 48
    addi r29 r29 52
    lw r26 r25 0
    jalr r26
    subi r29 r29 52
    lw r31 r29 48
    j beq_cont.99184
beq_else.99183:
    or r1 r0 r0
beq_cont.99184:
beq_cont.99142:
    j beq_cont.99140
beq_else.99139:
    or r1 r0 r0
beq_cont.99140:
beq_cont.99098:
    bne r1 r0 beq_else.99185
    lw r1 r29 44
    addi r1 r1 1
    lw r2 r29 0
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.99185:
    addi r1 r0 1
    jr r31
beq_else.99029:
    addi r1 r0 1
    jr r31
shadow_check_one_or_group.2889:
    lw r3 r25 44
    lw r4 r25 40
    lw r5 r25 36
    lw r6 r25 32
    lw r7 r25 28
    lw r8 r25 24
    lw r9 r25 20
    lw r10 r25 16
    lw r11 r25 12
    lw r12 r25 8
    lw r13 r25 4
    sll r14 r1 2
    add r27 r2 r14
    lw r14 r27 0
    addi r28 r0 -1
    bne r14 r28 beq_else.99186
    or r1 r0 r0
    jr r31
beq_else.99186:
    sll r14 r14 2
    add r27 r13 r14
    lw r14 r27 0
    lw r15 r14 0
    sw r25 r29 0
    sw r12 r29 4
    sw r9 r29 8
    sw r7 r29 12
    sw r5 r29 16
    sw r10 r29 20
    sw r8 r29 24
    sw r4 r29 28
    sw r6 r29 32
    sw r13 r29 36
    sw r2 r29 40
    sw r1 r29 44
    addi r28 r0 -1
    bne r15 r28 beq_else.99187
    or r1 r0 r0
    j beq_cont.99188
beq_else.99187:
    lw r15 r14 0
    sll r16 r15 2
    add r27 r7 r16
    lw r16 r27 0
    lwcZ f0 r10 0
    lw r17 r16 20
    lwcZ f1 r17 0
    fsub f0 f0 f1
    lwcZ f1 r10 4
    lw r17 r16 20
    lwcZ f2 r17 4
    fsub f1 f1 f2
    lwcZ f2 r10 8
    lw r17 r16 20
    lwcZ f3 r17 8
    fsub f2 f2 f3
    sll r17 r15 2
    add r27 r11 r17
    lw r11 r27 0
    lw r17 r16 4
    addi r28 r0 1
    bne r17 r28 beq_else.99189
    lwcZ f3 r11 0
    fsub f3 f3 f0
    lwcZ f4 r11 4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99191
    fneg f4 f4
    j float_ble_cont.99192
float_ble_else.99191:
float_ble_cont.99192:
    lw r17 r16 16
    lwcZ f5 r17 4
    fclt f4 f5
    bc1f float_ble_else.99193
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99195
    fneg f4 f4
    j float_ble_cont.99196
float_ble_else.99195:
float_ble_cont.99196:
    lw r17 r16 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.99197
    lwcZ f4 r11 4
    fcz f4
    bc1f float_eq0.99199
    or r17 r0 r0
    j float_eq0_cont.99200
float_eq0.99199:
    addi r17 r0 1
float_eq0_cont.99200:
    j float_ble_cont.99198
float_ble_else.99197:
    or r17 r0 r0
float_ble_cont.99198:
    j float_ble_cont.99194
float_ble_else.99193:
    or r17 r0 r0
float_ble_cont.99194:
    bne r17 r0 beq_else.99201
    lwcZ f3 r11 8
    fsub f3 f3 f1
    lwcZ f4 r11 12
    fmul f3 f3 f4
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99203
    fneg f4 f4
    j float_ble_cont.99204
float_ble_else.99203:
float_ble_cont.99204:
    lw r17 r16 16
    lwcZ f5 r17 0
    fclt f4 f5
    bc1f float_ble_else.99205
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99207
    fneg f4 f4
    j float_ble_cont.99208
float_ble_else.99207:
float_ble_cont.99208:
    lw r17 r16 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.99209
    lwcZ f4 r11 12
    fcz f4
    bc1f float_eq0.99211
    or r17 r0 r0
    j float_eq0_cont.99212
float_eq0.99211:
    addi r17 r0 1
float_eq0_cont.99212:
    j float_ble_cont.99210
float_ble_else.99209:
    or r17 r0 r0
float_ble_cont.99210:
    j float_ble_cont.99206
float_ble_else.99205:
    or r17 r0 r0
float_ble_cont.99206:
    bne r17 r0 beq_else.99213
    lwcZ f3 r11 16
    fsub f2 f3 f2
    lwcZ f3 r11 20
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.99215
    fneg f0 f0
    j float_ble_cont.99216
float_ble_else.99215:
float_ble_cont.99216:
    lw r17 r16 16
    lwcZ f3 r17 0
    fclt f0 f3
    bc1f float_ble_else.99217
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.99219
    fneg f0 f0
    j float_ble_cont.99220
float_ble_else.99219:
float_ble_cont.99220:
    lw r3 r16 16
    lwcZ f1 r3 4
    fclt f0 f1
    bc1f float_ble_else.99221
    lwcZ f0 r11 20
    fcz f0
    bc1f float_eq0.99223
    or r3 r0 r0
    j float_eq0_cont.99224
float_eq0.99223:
    addi r3 r0 1
float_eq0_cont.99224:
    j float_ble_cont.99222
float_ble_else.99221:
    or r3 r0 r0
float_ble_cont.99222:
    j float_ble_cont.99218
float_ble_else.99217:
    or r3 r0 r0
float_ble_cont.99218:
    bne r3 r0 beq_else.99225
    or r3 r0 r0
    j beq_cont.99226
beq_else.99225:
    swcZ f2 r5 0
    addi r3 r0 3
beq_cont.99226:
    j beq_cont.99214
beq_else.99213:
    swcZ f3 r5 0
    addi r3 r0 2
beq_cont.99214:
    j beq_cont.99202
beq_else.99201:
    swcZ f3 r5 0
    addi r3 r0 1
beq_cont.99202:
    j beq_cont.99190
beq_else.99189:
    addi r28 r0 2
    bne r17 r28 beq_else.99227
    lwcZ f3 r11 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99229
    addi r3 r0 1
    j float_ble_cont.99230
float_ble_else.99229:
    or r3 r0 r0
float_ble_cont.99230:
    bne r3 r0 beq_else.99231
    or r3 r0 r0
    j beq_cont.99232
beq_else.99231:
    lwcZ f3 r11 4
    fmul f0 f3 f0
    lwcZ f3 r11 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r11 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 0
    addi r3 r0 1
beq_cont.99232:
    j beq_cont.99228
beq_else.99227:
    lwcZ f3 r11 0
    fcz f3
    bc1f float_eq0.99233
    or r3 r0 r0
    j float_eq0_cont.99234
float_eq0.99233:
    lwcZ f4 r11 4
    fmul f4 f4 f0
    lwcZ f5 r11 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r11 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r3 r16 16
    lwcZ f6 r3 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r3 r16 16
    lwcZ f7 r3 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r3 r16 16
    lwcZ f7 r3 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r3 r16 12
    bne r3 r0 beq_else.99235
    fmv f0 f5
    j beq_cont.99236
beq_else.99235:
    fmul f6 f1 f2
    lw r3 r16 36
    lwcZ f7 r3 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r3 r16 36
    lwcZ f6 r3 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r3 r16 36
    lwcZ f1 r3 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.99236:
    lw r3 r16 4
    addi r28 r0 3
    bne r3 r28 beq_else.99237
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.99238
beq_else.99237:
beq_cont.99238:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99239
    addi r3 r0 1
    j float_ble_cont.99240
float_ble_else.99239:
    or r3 r0 r0
float_ble_cont.99240:
    bne r3 r0 beq_else.99241
    or r3 r0 r0
    j beq_cont.99242
beq_else.99241:
    lw r3 r16 24
    bne r3 r0 beq_else.99243
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99245
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99246
float_ble_else.99245:
    flui f0 0
    # 0.000000
float_ble_cont.99246:
    fsub f0 f4 f0
    lwcZ f1 r11 16
    fmul f0 f0 f1
    swcZ f0 r5 0
    j beq_cont.99244
beq_else.99243:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99247
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99248
float_ble_else.99247:
    flui f0 0
    # 0.000000
float_ble_cont.99248:
    fadd f0 f4 f0
    lwcZ f1 r11 16
    fmul f0 f0 f1
    swcZ f0 r5 0
beq_cont.99244:
    addi r3 r0 1
beq_cont.99242:
float_eq0_cont.99234:
beq_cont.99228:
beq_cont.99190:
    lwcZ f0 r5 0
    bne r3 r0 beq_else.99249
    or r3 r0 r0
    j beq_cont.99250
beq_else.99249:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99251
    addi r3 r0 1
    j float_ble_cont.99252
float_ble_else.99251:
    or r3 r0 r0
float_ble_cont.99252:
beq_cont.99250:
    bne r3 r0 beq_else.99253
    sll r3 r15 2
    add r27 r7 r3
    lw r3 r27 0
    lw r3 r3 24
    bne r3 r0 beq_else.99255
    or r1 r0 r0
    j beq_cont.99256
beq_else.99255:
    addi r3 r0 1
    mv r2 r14
    mv r1 r3
    mv r25 r6
    sw r31 r29 48
    addi r29 r29 52
    lw r26 r25 0
    jalr r26
    subi r29 r29 52
    lw r31 r29 48
beq_cont.99256:
    j beq_cont.99254
beq_else.99253:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r9 0
    fmul f1 f1 f0
    lwcZ f2 r10 0
    fadd f1 f1 f2
    lwcZ f2 r9 4
    fmul f2 f2 f0
    lwcZ f3 r10 4
    fadd f2 f2 f3
    lwcZ f3 r9 8
    fmul f0 f3 f0
    lwcZ f3 r10 8
    fadd f0 f0 f3
    lw r3 r14 0
    sw r14 r29 48
    addi r28 r0 -1
    bne r3 r28 beq_else.99257
    addi r1 r0 1
    j beq_cont.99258
beq_else.99257:
    sll r3 r3 2
    add r27 r7 r3
    lw r3 r27 0
    lw r11 r3 20
    lwcZ f3 r11 0
    fsub f3 f1 f3
    lw r11 r3 20
    lwcZ f4 r11 4
    fsub f4 f2 f4
    lw r11 r3 20
    lwcZ f5 r11 8
    fsub f5 f0 f5
    lw r11 r3 4
    addi r28 r0 1
    bne r11 r28 beq_else.99259
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.99261
    fneg f3 f3
    j float_ble_cont.99262
float_ble_else.99261:
float_ble_cont.99262:
    lw r11 r3 16
    lwcZ f6 r11 0
    fclt f3 f6
    bc1f float_ble_else.99263
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.99265
    fneg f3 f4
    j float_ble_cont.99266
float_ble_else.99265:
    fmv f3 f4
float_ble_cont.99266:
    lw r11 r3 16
    lwcZ f4 r11 4
    fclt f3 f4
    bc1f float_ble_else.99267
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.99269
    fneg f3 f5
    j float_ble_cont.99270
float_ble_else.99269:
    fmv f3 f5
float_ble_cont.99270:
    lw r11 r3 16
    lwcZ f4 r11 8
    fclt f3 f4
    bc1f float_ble_else.99271
    addi r11 r0 1
    j float_ble_cont.99272
float_ble_else.99271:
    or r11 r0 r0
float_ble_cont.99272:
    j float_ble_cont.99268
float_ble_else.99267:
    or r11 r0 r0
float_ble_cont.99268:
    j float_ble_cont.99264
float_ble_else.99263:
    or r11 r0 r0
float_ble_cont.99264:
    bne r11 r0 beq_else.99273
    lw r3 r3 24
    bne r3 r0 beq_else.99275
    addi r3 r0 1
    j beq_cont.99276
beq_else.99275:
    or r3 r0 r0
beq_cont.99276:
    j beq_cont.99274
beq_else.99273:
    lw r3 r3 24
beq_cont.99274:
    j beq_cont.99260
beq_else.99259:
    addi r28 r0 2
    bne r11 r28 beq_else.99277
    lw r11 r3 16
    lwcZ f6 r11 0
    fmul f3 f6 f3
    lwcZ f6 r11 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r11 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99279
    addi r11 r0 1
    j float_ble_cont.99280
float_ble_else.99279:
    or r11 r0 r0
float_ble_cont.99280:
    bne r3 r0 beq_else.99281
    or r3 r11 r0
    j beq_cont.99282
beq_else.99281:
    bne r11 r0 beq_else.99283
    addi r3 r0 1
    j beq_cont.99284
beq_else.99283:
    or r3 r0 r0
beq_cont.99284:
beq_cont.99282:
    bne r3 r0 beq_else.99285
    addi r3 r0 1
    j beq_cont.99286
beq_else.99285:
    or r3 r0 r0
beq_cont.99286:
    j beq_cont.99278
beq_else.99277:
    fmul f6 f3 f3
    lw r11 r3 16
    lwcZ f7 r11 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r11 r3 16
    lwcZ f8 r11 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r11 r3 16
    lwcZ f8 r11 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r11 r3 12
    bne r11 r0 beq_else.99287
    fmv f3 f6
    j beq_cont.99288
beq_else.99287:
    fmul f7 f4 f5
    lw r11 r3 36
    lwcZ f8 r11 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r11 r3 36
    lwcZ f7 r11 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r11 r3 36
    lwcZ f4 r11 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.99288:
    lw r11 r3 4
    addi r28 r0 3
    bne r11 r28 beq_else.99289
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.99290
beq_else.99289:
beq_cont.99290:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99291
    addi r11 r0 1
    j float_ble_cont.99292
float_ble_else.99291:
    or r11 r0 r0
float_ble_cont.99292:
    bne r3 r0 beq_else.99293
    or r3 r11 r0
    j beq_cont.99294
beq_else.99293:
    bne r11 r0 beq_else.99295
    addi r3 r0 1
    j beq_cont.99296
beq_else.99295:
    or r3 r0 r0
beq_cont.99296:
beq_cont.99294:
    bne r3 r0 beq_else.99297
    addi r3 r0 1
    j beq_cont.99298
beq_else.99297:
    or r3 r0 r0
beq_cont.99298:
beq_cont.99278:
beq_cont.99260:
    bne r3 r0 beq_else.99299
    lw r3 r14 4
    addi r28 r0 -1
    bne r3 r28 beq_else.99301
    addi r1 r0 1
    j beq_cont.99302
beq_else.99301:
    sll r3 r3 2
    add r27 r7 r3
    lw r3 r27 0
    lw r11 r3 20
    lwcZ f3 r11 0
    fsub f3 f1 f3
    lw r11 r3 20
    lwcZ f4 r11 4
    fsub f4 f2 f4
    lw r11 r3 20
    lwcZ f5 r11 8
    fsub f5 f0 f5
    lw r11 r3 4
    addi r28 r0 1
    bne r11 r28 beq_else.99303
    flui f6 0
    # 0.000000
    fclt f3 f6
    bc1f float_ble_else.99305
    fneg f3 f3
    j float_ble_cont.99306
float_ble_else.99305:
float_ble_cont.99306:
    lw r11 r3 16
    lwcZ f6 r11 0
    fclt f3 f6
    bc1f float_ble_else.99307
    flui f3 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.99309
    fneg f3 f4
    j float_ble_cont.99310
float_ble_else.99309:
    fmv f3 f4
float_ble_cont.99310:
    lw r11 r3 16
    lwcZ f4 r11 4
    fclt f3 f4
    bc1f float_ble_else.99311
    flui f3 0
    # 0.000000
    fclt f5 f3
    bc1f float_ble_else.99313
    fneg f3 f5
    j float_ble_cont.99314
float_ble_else.99313:
    fmv f3 f5
float_ble_cont.99314:
    lw r11 r3 16
    lwcZ f4 r11 8
    fclt f3 f4
    bc1f float_ble_else.99315
    addi r11 r0 1
    j float_ble_cont.99316
float_ble_else.99315:
    or r11 r0 r0
float_ble_cont.99316:
    j float_ble_cont.99312
float_ble_else.99311:
    or r11 r0 r0
float_ble_cont.99312:
    j float_ble_cont.99308
float_ble_else.99307:
    or r11 r0 r0
float_ble_cont.99308:
    bne r11 r0 beq_else.99317
    lw r3 r3 24
    bne r3 r0 beq_else.99319
    addi r3 r0 1
    j beq_cont.99320
beq_else.99319:
    or r3 r0 r0
beq_cont.99320:
    j beq_cont.99318
beq_else.99317:
    lw r3 r3 24
beq_cont.99318:
    j beq_cont.99304
beq_else.99303:
    addi r28 r0 2
    bne r11 r28 beq_else.99321
    lw r11 r3 16
    lwcZ f6 r11 0
    fmul f3 f6 f3
    lwcZ f6 r11 4
    fmul f4 f6 f4
    fadd f3 f3 f4
    lwcZ f4 r11 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99323
    addi r11 r0 1
    j float_ble_cont.99324
float_ble_else.99323:
    or r11 r0 r0
float_ble_cont.99324:
    bne r3 r0 beq_else.99325
    or r3 r11 r0
    j beq_cont.99326
beq_else.99325:
    bne r11 r0 beq_else.99327
    addi r3 r0 1
    j beq_cont.99328
beq_else.99327:
    or r3 r0 r0
beq_cont.99328:
beq_cont.99326:
    bne r3 r0 beq_else.99329
    addi r3 r0 1
    j beq_cont.99330
beq_else.99329:
    or r3 r0 r0
beq_cont.99330:
    j beq_cont.99322
beq_else.99321:
    fmul f6 f3 f3
    lw r11 r3 16
    lwcZ f7 r11 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r11 r3 16
    lwcZ f8 r11 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r11 r3 16
    lwcZ f8 r11 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r11 r3 12
    bne r11 r0 beq_else.99331
    fmv f3 f6
    j beq_cont.99332
beq_else.99331:
    fmul f7 f4 f5
    lw r11 r3 36
    lwcZ f8 r11 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r11 r3 36
    lwcZ f7 r11 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r11 r3 36
    lwcZ f4 r11 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.99332:
    lw r11 r3 4
    addi r28 r0 3
    bne r11 r28 beq_else.99333
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j beq_cont.99334
beq_else.99333:
beq_cont.99334:
    lw r3 r3 24
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99335
    addi r11 r0 1
    j float_ble_cont.99336
float_ble_else.99335:
    or r11 r0 r0
float_ble_cont.99336:
    bne r3 r0 beq_else.99337
    or r3 r11 r0
    j beq_cont.99338
beq_else.99337:
    bne r11 r0 beq_else.99339
    addi r3 r0 1
    j beq_cont.99340
beq_else.99339:
    or r3 r0 r0
beq_cont.99340:
beq_cont.99338:
    bne r3 r0 beq_else.99341
    addi r3 r0 1
    j beq_cont.99342
beq_else.99341:
    or r3 r0 r0
beq_cont.99342:
beq_cont.99322:
beq_cont.99304:
    bne r3 r0 beq_else.99343
    addi r3 r0 2
    mv r2 r14
    mv r1 r3
    mv r25 r12
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.99344
beq_else.99343:
    or r1 r0 r0
beq_cont.99344:
beq_cont.99302:
    j beq_cont.99300
beq_else.99299:
    or r1 r0 r0
beq_cont.99300:
beq_cont.99258:
    bne r1 r0 beq_else.99345
    addi r1 r0 1
    lw r2 r29 48
    lw r25 r29 32
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
    j beq_cont.99346
beq_else.99345:
    addi r1 r0 1
beq_cont.99346:
beq_cont.99254:
beq_cont.99188:
    bne r1 r0 beq_else.99347
    lw r1 r29 44
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.99348
    or r1 r0 r0
    jr r31
beq_else.99348:
    sll r2 r2 2
    lw r4 r29 36
    add r27 r4 r2
    lw r2 r27 0
    lw r25 r29 32
    sw r1 r29 52
    mv r1 r0
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    bne r1 r0 beq_else.99349
    lw r1 r29 52
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.99350
    or r1 r0 r0
    jr r31
beq_else.99350:
    sll r2 r2 2
    lw r4 r29 36
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r2 0
    sw r1 r29 56
    addi r28 r0 -1
    bne r5 r28 beq_else.99351
    or r1 r0 r0
    j beq_cont.99352
beq_else.99351:
    lw r5 r2 0
    lw r6 r29 24
    lw r7 r29 20
    lw r25 r29 28
    sw r2 r29 60
    sw r5 r29 64
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 16
    lwcZ f0 r2 0
    bne r1 r0 beq_else.99353
    or r1 r0 r0
    j beq_cont.99354
beq_else.99353:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99355
    addi r1 r0 1
    j float_ble_cont.99356
float_ble_else.99355:
    or r1 r0 r0
float_ble_cont.99356:
beq_cont.99354:
    bne r1 r0 beq_else.99357
    lw r1 r29 64
    sll r1 r1 2
    lw r2 r29 12
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.99359
    or r1 r0 r0
    j beq_cont.99360
beq_else.99359:
    addi r1 r0 1
    lw r2 r29 60
    lw r25 r29 32
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.99360:
    j beq_cont.99358
beq_else.99357:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 8
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 20
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 60
    lw r25 r29 4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    bne r1 r0 beq_else.99361
    addi r1 r0 1
    lw r2 r29 60
    lw r25 r29 32
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.99362
beq_else.99361:
    addi r1 r0 1
beq_cont.99362:
beq_cont.99358:
beq_cont.99352:
    bne r1 r0 beq_else.99363
    lw r1 r29 56
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 40
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.99364
    or r1 r0 r0
    jr r31
beq_else.99364:
    sll r2 r2 2
    lw r4 r29 36
    add r27 r4 r2
    lw r2 r27 0
    lw r25 r29 32
    sw r1 r29 68
    mv r1 r0
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    bne r1 r0 beq_else.99365
    lw r1 r29 68
    addi r1 r1 1
    lw r2 r29 40
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.99365:
    addi r1 r0 1
    jr r31
beq_else.99363:
    addi r1 r0 1
    jr r31
beq_else.99349:
    addi r1 r0 1
    jr r31
beq_else.99347:
    addi r1 r0 1
    jr r31
shadow_check_one_or_matrix.2892:
    lw r3 r25 48
    lw r4 r25 44
    lw r5 r25 40
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    sll r15 r1 2
    add r27 r2 r15
    lw r15 r27 0
    lw r16 r15 0
    addi r28 r0 -1
    bne r16 r28 beq_else.99366
    or r1 r0 r0
    jr r31
beq_else.99366:
    sw r15 r29 0
    sw r25 r29 4
    sw r6 r29 8
    sw r13 r29 12
    sw r10 r29 16
    sw r7 r29 20
    sw r9 r29 24
    sw r4 r29 28
    sw r14 r29 32
    sw r5 r29 36
    sw r3 r29 40
    sw r12 r29 44
    sw r11 r29 48
    sw r8 r29 52
    sw r2 r29 56
    sw r1 r29 60
    addi r28 r0 99
    bne r16 r28 beq_else.99367
    addi r1 r0 1
    j beq_cont.99368
beq_else.99367:
    sll r17 r16 2
    add r27 r8 r17
    lw r17 r27 0
    lwcZ f0 r11 0
    lw r18 r17 20
    lwcZ f1 r18 0
    fsub f0 f0 f1
    lwcZ f1 r11 4
    lw r18 r17 20
    lwcZ f2 r18 4
    fsub f1 f1 f2
    lwcZ f2 r11 8
    lw r18 r17 20
    lwcZ f3 r18 8
    fsub f2 f2 f3
    sll r16 r16 2
    add r27 r12 r16
    lw r16 r27 0
    lw r18 r17 4
    addi r28 r0 1
    bne r18 r28 beq_else.99369
    lwcZ f3 r16 0
    fsub f3 f3 f0
    lwcZ f4 r16 4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99371
    fneg f4 f4
    j float_ble_cont.99372
float_ble_else.99371:
float_ble_cont.99372:
    lw r18 r17 16
    lwcZ f5 r18 4
    fclt f4 f5
    bc1f float_ble_else.99373
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99375
    fneg f4 f4
    j float_ble_cont.99376
float_ble_else.99375:
float_ble_cont.99376:
    lw r18 r17 16
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.99377
    lwcZ f4 r16 4
    fcz f4
    bc1f float_eq0.99379
    or r18 r0 r0
    j float_eq0_cont.99380
float_eq0.99379:
    addi r18 r0 1
float_eq0_cont.99380:
    j float_ble_cont.99378
float_ble_else.99377:
    or r18 r0 r0
float_ble_cont.99378:
    j float_ble_cont.99374
float_ble_else.99373:
    or r18 r0 r0
float_ble_cont.99374:
    bne r18 r0 beq_else.99381
    lwcZ f3 r16 8
    fsub f3 f3 f1
    lwcZ f4 r16 12
    fmul f3 f3 f4
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99383
    fneg f4 f4
    j float_ble_cont.99384
float_ble_else.99383:
float_ble_cont.99384:
    lw r18 r17 16
    lwcZ f5 r18 0
    fclt f4 f5
    bc1f float_ble_else.99385
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99387
    fneg f4 f4
    j float_ble_cont.99388
float_ble_else.99387:
float_ble_cont.99388:
    lw r18 r17 16
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.99389
    lwcZ f4 r16 12
    fcz f4
    bc1f float_eq0.99391
    or r18 r0 r0
    j float_eq0_cont.99392
float_eq0.99391:
    addi r18 r0 1
float_eq0_cont.99392:
    j float_ble_cont.99390
float_ble_else.99389:
    or r18 r0 r0
float_ble_cont.99390:
    j float_ble_cont.99386
float_ble_else.99385:
    or r18 r0 r0
float_ble_cont.99386:
    bne r18 r0 beq_else.99393
    lwcZ f3 r16 16
    fsub f2 f3 f2
    lwcZ f3 r16 20
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.99395
    fneg f0 f0
    j float_ble_cont.99396
float_ble_else.99395:
float_ble_cont.99396:
    lw r18 r17 16
    lwcZ f3 r18 0
    fclt f0 f3
    bc1f float_ble_else.99397
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.99399
    fneg f0 f0
    j float_ble_cont.99400
float_ble_else.99399:
float_ble_cont.99400:
    lw r17 r17 16
    lwcZ f1 r17 4
    fclt f0 f1
    bc1f float_ble_else.99401
    lwcZ f0 r16 20
    fcz f0
    bc1f float_eq0.99403
    or r16 r0 r0
    j float_eq0_cont.99404
float_eq0.99403:
    addi r16 r0 1
float_eq0_cont.99404:
    j float_ble_cont.99402
float_ble_else.99401:
    or r16 r0 r0
float_ble_cont.99402:
    j float_ble_cont.99398
float_ble_else.99397:
    or r16 r0 r0
float_ble_cont.99398:
    bne r16 r0 beq_else.99405
    or r16 r0 r0
    j beq_cont.99406
beq_else.99405:
    swcZ f2 r5 0
    addi r16 r0 3
beq_cont.99406:
    j beq_cont.99394
beq_else.99393:
    swcZ f3 r5 0
    addi r16 r0 2
beq_cont.99394:
    j beq_cont.99382
beq_else.99381:
    swcZ f3 r5 0
    addi r16 r0 1
beq_cont.99382:
    j beq_cont.99370
beq_else.99369:
    addi r28 r0 2
    bne r18 r28 beq_else.99407
    lwcZ f3 r16 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99409
    addi r17 r0 1
    j float_ble_cont.99410
float_ble_else.99409:
    or r17 r0 r0
float_ble_cont.99410:
    bne r17 r0 beq_else.99411
    or r16 r0 r0
    j beq_cont.99412
beq_else.99411:
    lwcZ f3 r16 4
    fmul f0 f3 f0
    lwcZ f3 r16 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r16 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 0
    addi r16 r0 1
beq_cont.99412:
    j beq_cont.99408
beq_else.99407:
    lwcZ f3 r16 0
    fcz f3
    bc1f float_eq0.99413
    or r16 r0 r0
    j float_eq0_cont.99414
float_eq0.99413:
    lwcZ f4 r16 4
    fmul f4 f4 f0
    lwcZ f5 r16 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r16 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r18 r17 16
    lwcZ f6 r18 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r18 r17 16
    lwcZ f7 r18 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r18 r17 16
    lwcZ f7 r18 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r18 r17 12
    bne r18 r0 beq_else.99415
    fmv f0 f5
    j beq_cont.99416
beq_else.99415:
    fmul f6 f1 f2
    lw r18 r17 36
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r18 r17 36
    lwcZ f6 r18 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r18 r17 36
    lwcZ f1 r18 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.99416:
    lw r18 r17 4
    addi r28 r0 3
    bne r18 r28 beq_else.99417
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.99418
beq_else.99417:
beq_cont.99418:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99419
    addi r18 r0 1
    j float_ble_cont.99420
float_ble_else.99419:
    or r18 r0 r0
float_ble_cont.99420:
    bne r18 r0 beq_else.99421
    or r16 r0 r0
    j beq_cont.99422
beq_else.99421:
    lw r17 r17 24
    bne r17 r0 beq_else.99423
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99425
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99426
float_ble_else.99425:
    flui f0 0
    # 0.000000
float_ble_cont.99426:
    fsub f0 f4 f0
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r5 0
    j beq_cont.99424
beq_else.99423:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99427
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99428
float_ble_else.99427:
    flui f0 0
    # 0.000000
float_ble_cont.99428:
    fadd f0 f4 f0
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r5 0
beq_cont.99424:
    addi r16 r0 1
beq_cont.99422:
float_eq0_cont.99414:
beq_cont.99408:
beq_cont.99370:
    bne r16 r0 beq_else.99429
    or r1 r0 r0
    j beq_cont.99430
beq_else.99429:
    lwcZ f0 r5 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99431
    lw r16 r15 4
    addi r28 r0 -1
    bne r16 r28 beq_else.99433
    or r1 r0 r0
    j beq_cont.99434
beq_else.99433:
    sll r16 r16 2
    add r27 r14 r16
    lw r16 r27 0
    mv r2 r16
    mv r1 r0
    mv r25 r7
    sw r31 r29 64
    addi r29 r29 68
    lw r26 r25 0
    jalr r26
    subi r29 r29 68
    lw r31 r29 64
    bne r1 r0 beq_else.99435
    lw r1 r29 0
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.99437
    or r1 r0 r0
    j beq_cont.99438
beq_else.99437:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.99439
    or r1 r0 r0
    j beq_cont.99440
beq_else.99439:
    lw r4 r2 0
    lw r5 r29 24
    lw r6 r29 48
    lw r25 r29 28
    sw r2 r29 64
    sw r4 r29 68
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    lw r2 r29 36
    lwcZ f0 r2 0
    bne r1 r0 beq_else.99441
    or r1 r0 r0
    j beq_cont.99442
beq_else.99441:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99443
    addi r1 r0 1
    j float_ble_cont.99444
float_ble_else.99443:
    or r1 r0 r0
float_ble_cont.99444:
beq_cont.99442:
    bne r1 r0 beq_else.99445
    lw r1 r29 68
    sll r1 r1 2
    lw r3 r29 52
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.99447
    or r1 r0 r0
    j beq_cont.99448
beq_else.99447:
    addi r1 r0 1
    lw r4 r29 64
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
beq_cont.99448:
    j beq_cont.99446
beq_else.99445:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 16
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 48
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 64
    lw r25 r29 12
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    bne r1 r0 beq_else.99449
    addi r1 r0 1
    lw r2 r29 64
    lw r25 r29 20
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    j beq_cont.99450
beq_else.99449:
    addi r1 r0 1
beq_cont.99450:
beq_cont.99446:
beq_cont.99440:
    bne r1 r0 beq_else.99451
    lw r1 r29 0
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.99453
    or r1 r0 r0
    j beq_cont.99454
beq_else.99453:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    bne r1 r0 beq_else.99455
    addi r1 r0 4
    lw r2 r29 0
    lw r25 r29 8
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    j beq_cont.99456
beq_else.99455:
    addi r1 r0 1
beq_cont.99456:
beq_cont.99454:
    j beq_cont.99452
beq_else.99451:
    addi r1 r0 1
beq_cont.99452:
beq_cont.99438:
    j beq_cont.99436
beq_else.99435:
    addi r1 r0 1
beq_cont.99436:
beq_cont.99434:
    bne r1 r0 beq_else.99457
    or r1 r0 r0
    j beq_cont.99458
beq_else.99457:
    addi r1 r0 1
beq_cont.99458:
    j float_ble_cont.99432
float_ble_else.99431:
    or r1 r0 r0
float_ble_cont.99432:
beq_cont.99430:
beq_cont.99368:
    bne r1 r0 beq_else.99459
    lw r1 r29 60
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.99460
    or r1 r0 r0
    jr r31
beq_else.99460:
    sw r2 r29 72
    sw r1 r29 76
    addi r28 r0 99
    bne r4 r28 beq_else.99461
    addi r1 r0 1
    j beq_cont.99462
beq_else.99461:
    sll r5 r4 2
    lw r6 r29 52
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r29 48
    lwcZ f0 r7 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r8 r5 20
    lwcZ f2 r8 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r8 r5 20
    lwcZ f3 r8 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r8 r29 44
    add r27 r8 r4
    lw r4 r27 0
    lw r8 r5 4
    addi r28 r0 1
    bne r8 r28 beq_else.99463
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r8 r29 40
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99465
    fneg f4 f4
    j float_ble_cont.99466
float_ble_else.99465:
float_ble_cont.99466:
    lw r9 r5 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.99467
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99469
    fneg f4 f4
    j float_ble_cont.99470
float_ble_else.99469:
float_ble_cont.99470:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.99471
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.99473
    or r9 r0 r0
    j float_eq0_cont.99474
float_eq0.99473:
    addi r9 r0 1
float_eq0_cont.99474:
    j float_ble_cont.99472
float_ble_else.99471:
    or r9 r0 r0
float_ble_cont.99472:
    j float_ble_cont.99468
float_ble_else.99467:
    or r9 r0 r0
float_ble_cont.99468:
    bne r9 r0 beq_else.99475
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99477
    fneg f4 f4
    j float_ble_cont.99478
float_ble_else.99477:
float_ble_cont.99478:
    lw r9 r5 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.99479
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99481
    fneg f4 f4
    j float_ble_cont.99482
float_ble_else.99481:
float_ble_cont.99482:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.99483
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.99485
    or r9 r0 r0
    j float_eq0_cont.99486
float_eq0.99485:
    addi r9 r0 1
float_eq0_cont.99486:
    j float_ble_cont.99484
float_ble_else.99483:
    or r9 r0 r0
float_ble_cont.99484:
    j float_ble_cont.99480
float_ble_else.99479:
    or r9 r0 r0
float_ble_cont.99480:
    bne r9 r0 beq_else.99487
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.99489
    fneg f0 f0
    j float_ble_cont.99490
float_ble_else.99489:
float_ble_cont.99490:
    lw r9 r5 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.99491
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.99493
    fneg f0 f0
    j float_ble_cont.99494
float_ble_else.99493:
float_ble_cont.99494:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.99495
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.99497
    or r4 r0 r0
    j float_eq0_cont.99498
float_eq0.99497:
    addi r4 r0 1
float_eq0_cont.99498:
    j float_ble_cont.99496
float_ble_else.99495:
    or r4 r0 r0
float_ble_cont.99496:
    j float_ble_cont.99492
float_ble_else.99491:
    or r4 r0 r0
float_ble_cont.99492:
    bne r4 r0 beq_else.99499
    or r4 r0 r0
    j beq_cont.99500
beq_else.99499:
    lw r4 r29 36
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.99500:
    j beq_cont.99488
beq_else.99487:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.99488:
    j beq_cont.99476
beq_else.99475:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.99476:
    j beq_cont.99464
beq_else.99463:
    addi r28 r0 2
    bne r8 r28 beq_else.99501
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99503
    addi r5 r0 1
    j float_ble_cont.99504
float_ble_else.99503:
    or r5 r0 r0
float_ble_cont.99504:
    bne r5 r0 beq_else.99505
    or r4 r0 r0
    j beq_cont.99506
beq_else.99505:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.99506:
    j beq_cont.99502
beq_else.99501:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.99507
    or r4 r0 r0
    j float_eq0_cont.99508
float_eq0.99507:
    lwcZ f4 r4 4
    fmul f4 f4 f0
    lwcZ f5 r4 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r4 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r5 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r5 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r5 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r5 12
    bne r8 r0 beq_else.99509
    fmv f0 f5
    j beq_cont.99510
beq_else.99509:
    fmul f6 f1 f2
    lw r8 r5 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r5 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.99510:
    lw r8 r5 4
    addi r28 r0 3
    bne r8 r28 beq_else.99511
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.99512
beq_else.99511:
beq_cont.99512:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99513
    addi r8 r0 1
    j float_ble_cont.99514
float_ble_else.99513:
    or r8 r0 r0
float_ble_cont.99514:
    bne r8 r0 beq_else.99515
    or r4 r0 r0
    j beq_cont.99516
beq_else.99515:
    lw r5 r5 24
    bne r5 r0 beq_else.99517
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99519
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99520
float_ble_else.99519:
    flui f0 0
    # 0.000000
float_ble_cont.99520:
    fsub f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    j beq_cont.99518
beq_else.99517:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99521
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99522
float_ble_else.99521:
    flui f0 0
    # 0.000000
float_ble_cont.99522:
    fadd f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
beq_cont.99518:
    addi r4 r0 1
beq_cont.99516:
float_eq0_cont.99508:
beq_cont.99502:
beq_cont.99464:
    bne r4 r0 beq_else.99523
    or r1 r0 r0
    j beq_cont.99524
beq_else.99523:
    lw r4 r29 36
    lwcZ f0 r4 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99525
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.99527
    or r1 r0 r0
    j beq_cont.99528
beq_else.99527:
    sll r5 r5 2
    lw r8 r29 32
    add r27 r8 r5
    lw r5 r27 0
    lw r9 r5 0
    addi r28 r0 -1
    bne r9 r28 beq_else.99529
    or r1 r0 r0
    j beq_cont.99530
beq_else.99529:
    lw r9 r5 0
    lw r10 r29 24
    lw r25 r29 28
    sw r5 r29 80
    sw r9 r29 84
    mv r3 r7
    mv r2 r10
    mv r1 r9
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    lw r2 r29 36
    lwcZ f0 r2 0
    bne r1 r0 beq_else.99531
    or r1 r0 r0
    j beq_cont.99532
beq_else.99531:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99533
    addi r1 r0 1
    j float_ble_cont.99534
float_ble_else.99533:
    or r1 r0 r0
float_ble_cont.99534:
beq_cont.99532:
    bne r1 r0 beq_else.99535
    lw r1 r29 84
    sll r1 r1 2
    lw r3 r29 52
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.99537
    or r1 r0 r0
    j beq_cont.99538
beq_else.99537:
    addi r1 r0 1
    lw r4 r29 80
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
beq_cont.99538:
    j beq_cont.99536
beq_else.99535:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 16
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 48
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 80
    lw r25 r29 12
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    bne r1 r0 beq_else.99539
    addi r1 r0 1
    lw r2 r29 80
    lw r25 r29 20
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    j beq_cont.99540
beq_else.99539:
    addi r1 r0 1
beq_cont.99540:
beq_cont.99536:
beq_cont.99530:
    bne r1 r0 beq_else.99541
    lw r1 r29 72
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.99543
    or r1 r0 r0
    j beq_cont.99544
beq_else.99543:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    bne r1 r0 beq_else.99545
    addi r1 r0 3
    lw r2 r29 72
    lw r25 r29 8
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    j beq_cont.99546
beq_else.99545:
    addi r1 r0 1
beq_cont.99546:
beq_cont.99544:
    j beq_cont.99542
beq_else.99541:
    addi r1 r0 1
beq_cont.99542:
beq_cont.99528:
    bne r1 r0 beq_else.99547
    or r1 r0 r0
    j beq_cont.99548
beq_else.99547:
    addi r1 r0 1
beq_cont.99548:
    j float_ble_cont.99526
float_ble_else.99525:
    or r1 r0 r0
float_ble_cont.99526:
beq_cont.99524:
beq_cont.99462:
    bne r1 r0 beq_else.99549
    lw r1 r29 76
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.99549:
    lw r1 r29 72
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.99550
    or r1 r0 r0
    j beq_cont.99551
beq_else.99550:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.99552
    or r1 r0 r0
    j beq_cont.99553
beq_else.99552:
    lw r4 r2 0
    lw r5 r29 24
    lw r6 r29 48
    lw r25 r29 28
    sw r2 r29 88
    sw r4 r29 92
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    lw r2 r29 36
    lwcZ f0 r2 0
    bne r1 r0 beq_else.99554
    or r1 r0 r0
    j beq_cont.99555
beq_else.99554:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99556
    addi r1 r0 1
    j float_ble_cont.99557
float_ble_else.99556:
    or r1 r0 r0
float_ble_cont.99557:
beq_cont.99555:
    bne r1 r0 beq_else.99558
    lw r1 r29 92
    sll r1 r1 2
    lw r2 r29 52
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.99560
    or r1 r0 r0
    j beq_cont.99561
beq_else.99560:
    addi r1 r0 1
    lw r2 r29 88
    lw r25 r29 20
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
beq_cont.99561:
    j beq_cont.99559
beq_else.99558:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 16
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 48
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 88
    lw r25 r29 12
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    bne r1 r0 beq_else.99562
    addi r1 r0 1
    lw r2 r29 88
    lw r25 r29 20
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    j beq_cont.99563
beq_else.99562:
    addi r1 r0 1
beq_cont.99563:
beq_cont.99559:
beq_cont.99553:
    bne r1 r0 beq_else.99564
    lw r1 r29 72
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.99566
    or r1 r0 r0
    j beq_cont.99567
beq_else.99566:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    bne r1 r0 beq_else.99568
    addi r1 r0 3
    lw r2 r29 72
    lw r25 r29 8
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    j beq_cont.99569
beq_else.99568:
    addi r1 r0 1
beq_cont.99569:
beq_cont.99567:
    j beq_cont.99565
beq_else.99564:
    addi r1 r0 1
beq_cont.99565:
beq_cont.99551:
    bne r1 r0 beq_else.99570
    lw r1 r29 76
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.99570:
    addi r1 r0 1
    jr r31
beq_else.99459:
    lw r1 r29 0
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.99571
    or r1 r0 r0
    j beq_cont.99572
beq_else.99571:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    bne r1 r0 beq_else.99573
    lw r1 r29 0
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.99575
    or r1 r0 r0
    j beq_cont.99576
beq_else.99575:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.99577
    or r1 r0 r0
    j beq_cont.99578
beq_else.99577:
    lw r4 r2 0
    lw r5 r29 24
    lw r6 r29 48
    lw r25 r29 28
    sw r2 r29 96
    sw r4 r29 100
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    lw r2 r29 36
    lwcZ f0 r2 0
    bne r1 r0 beq_else.99579
    or r1 r0 r0
    j beq_cont.99580
beq_else.99579:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99581
    addi r1 r0 1
    j float_ble_cont.99582
float_ble_else.99581:
    or r1 r0 r0
float_ble_cont.99582:
beq_cont.99580:
    bne r1 r0 beq_else.99583
    lw r1 r29 100
    sll r1 r1 2
    lw r3 r29 52
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.99585
    or r1 r0 r0
    j beq_cont.99586
beq_else.99585:
    addi r1 r0 1
    lw r4 r29 96
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.99586:
    j beq_cont.99584
beq_else.99583:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 16
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 48
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 96
    lw r25 r29 12
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    bne r1 r0 beq_else.99587
    addi r1 r0 1
    lw r2 r29 96
    lw r25 r29 20
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    j beq_cont.99588
beq_else.99587:
    addi r1 r0 1
beq_cont.99588:
beq_cont.99584:
beq_cont.99578:
    bne r1 r0 beq_else.99589
    lw r1 r29 0
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.99591
    or r1 r0 r0
    j beq_cont.99592
beq_else.99591:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    bne r1 r0 beq_else.99593
    addi r1 r0 4
    lw r2 r29 0
    lw r25 r29 8
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    j beq_cont.99594
beq_else.99593:
    addi r1 r0 1
beq_cont.99594:
beq_cont.99592:
    j beq_cont.99590
beq_else.99589:
    addi r1 r0 1
beq_cont.99590:
beq_cont.99576:
    j beq_cont.99574
beq_else.99573:
    addi r1 r0 1
beq_cont.99574:
beq_cont.99572:
    bne r1 r0 beq_else.99595
    lw r1 r29 60
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.99596
    or r1 r0 r0
    jr r31
beq_else.99596:
    sw r2 r29 104
    sw r1 r29 108
    addi r28 r0 99
    bne r4 r28 beq_else.99597
    addi r1 r0 1
    j beq_cont.99598
beq_else.99597:
    sll r5 r4 2
    lw r6 r29 52
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r29 48
    lwcZ f0 r7 0
    lw r8 r5 20
    lwcZ f1 r8 0
    fsub f0 f0 f1
    lwcZ f1 r7 4
    lw r8 r5 20
    lwcZ f2 r8 4
    fsub f1 f1 f2
    lwcZ f2 r7 8
    lw r8 r5 20
    lwcZ f3 r8 8
    fsub f2 f2 f3
    sll r4 r4 2
    lw r8 r29 44
    add r27 r8 r4
    lw r4 r27 0
    lw r8 r5 4
    addi r28 r0 1
    bne r8 r28 beq_else.99599
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lw r8 r29 40
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99601
    fneg f4 f4
    j float_ble_cont.99602
float_ble_else.99601:
float_ble_cont.99602:
    lw r9 r5 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.99603
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99605
    fneg f4 f4
    j float_ble_cont.99606
float_ble_else.99605:
float_ble_cont.99606:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.99607
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.99609
    or r9 r0 r0
    j float_eq0_cont.99610
float_eq0.99609:
    addi r9 r0 1
float_eq0_cont.99610:
    j float_ble_cont.99608
float_ble_else.99607:
    or r9 r0 r0
float_ble_cont.99608:
    j float_ble_cont.99604
float_ble_else.99603:
    or r9 r0 r0
float_ble_cont.99604:
    bne r9 r0 beq_else.99611
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99613
    fneg f4 f4
    j float_ble_cont.99614
float_ble_else.99613:
float_ble_cont.99614:
    lw r9 r5 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.99615
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99617
    fneg f4 f4
    j float_ble_cont.99618
float_ble_else.99617:
float_ble_cont.99618:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.99619
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.99621
    or r9 r0 r0
    j float_eq0_cont.99622
float_eq0.99621:
    addi r9 r0 1
float_eq0_cont.99622:
    j float_ble_cont.99620
float_ble_else.99619:
    or r9 r0 r0
float_ble_cont.99620:
    j float_ble_cont.99616
float_ble_else.99615:
    or r9 r0 r0
float_ble_cont.99616:
    bne r9 r0 beq_else.99623
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.99625
    fneg f0 f0
    j float_ble_cont.99626
float_ble_else.99625:
float_ble_cont.99626:
    lw r9 r5 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.99627
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.99629
    fneg f0 f0
    j float_ble_cont.99630
float_ble_else.99629:
float_ble_cont.99630:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.99631
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.99633
    or r4 r0 r0
    j float_eq0_cont.99634
float_eq0.99633:
    addi r4 r0 1
float_eq0_cont.99634:
    j float_ble_cont.99632
float_ble_else.99631:
    or r4 r0 r0
float_ble_cont.99632:
    j float_ble_cont.99628
float_ble_else.99627:
    or r4 r0 r0
float_ble_cont.99628:
    bne r4 r0 beq_else.99635
    or r4 r0 r0
    j beq_cont.99636
beq_else.99635:
    lw r4 r29 36
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.99636:
    j beq_cont.99624
beq_else.99623:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.99624:
    j beq_cont.99612
beq_else.99611:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.99612:
    j beq_cont.99600
beq_else.99599:
    addi r28 r0 2
    bne r8 r28 beq_else.99637
    lwcZ f3 r4 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99639
    addi r5 r0 1
    j float_ble_cont.99640
float_ble_else.99639:
    or r5 r0 r0
float_ble_cont.99640:
    bne r5 r0 beq_else.99641
    or r4 r0 r0
    j beq_cont.99642
beq_else.99641:
    lwcZ f3 r4 4
    fmul f0 f3 f0
    lwcZ f3 r4 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.99642:
    j beq_cont.99638
beq_else.99637:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.99643
    or r4 r0 r0
    j float_eq0_cont.99644
float_eq0.99643:
    lwcZ f4 r4 4
    fmul f4 f4 f0
    lwcZ f5 r4 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r4 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r8 r5 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r5 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r5 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r5 12
    bne r8 r0 beq_else.99645
    fmv f0 f5
    j beq_cont.99646
beq_else.99645:
    fmul f6 f1 f2
    lw r8 r5 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r5 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r5 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.99646:
    lw r8 r5 4
    addi r28 r0 3
    bne r8 r28 beq_else.99647
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.99648
beq_else.99647:
beq_cont.99648:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99649
    addi r8 r0 1
    j float_ble_cont.99650
float_ble_else.99649:
    or r8 r0 r0
float_ble_cont.99650:
    bne r8 r0 beq_else.99651
    or r4 r0 r0
    j beq_cont.99652
beq_else.99651:
    lw r5 r5 24
    bne r5 r0 beq_else.99653
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99655
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99656
float_ble_else.99655:
    flui f0 0
    # 0.000000
float_ble_cont.99656:
    fsub f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    j beq_cont.99654
beq_else.99653:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99657
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99658
float_ble_else.99657:
    flui f0 0
    # 0.000000
float_ble_cont.99658:
    fadd f0 f4 f0
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
beq_cont.99654:
    addi r4 r0 1
beq_cont.99652:
float_eq0_cont.99644:
beq_cont.99638:
beq_cont.99600:
    bne r4 r0 beq_else.99659
    or r1 r0 r0
    j beq_cont.99660
beq_else.99659:
    lw r4 r29 36
    lwcZ f0 r4 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99661
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.99663
    or r1 r0 r0
    j beq_cont.99664
beq_else.99663:
    sll r5 r5 2
    lw r8 r29 32
    add r27 r8 r5
    lw r5 r27 0
    lw r9 r5 0
    addi r28 r0 -1
    bne r9 r28 beq_else.99665
    or r1 r0 r0
    j beq_cont.99666
beq_else.99665:
    lw r9 r5 0
    lw r10 r29 24
    lw r25 r29 28
    sw r5 r29 112
    sw r9 r29 116
    mv r3 r7
    mv r2 r10
    mv r1 r9
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    lw r2 r29 36
    lwcZ f0 r2 0
    bne r1 r0 beq_else.99667
    or r1 r0 r0
    j beq_cont.99668
beq_else.99667:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99669
    addi r1 r0 1
    j float_ble_cont.99670
float_ble_else.99669:
    or r1 r0 r0
float_ble_cont.99670:
beq_cont.99668:
    bne r1 r0 beq_else.99671
    lw r1 r29 116
    sll r1 r1 2
    lw r3 r29 52
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.99673
    or r1 r0 r0
    j beq_cont.99674
beq_else.99673:
    addi r1 r0 1
    lw r4 r29 112
    lw r25 r29 20
    mv r2 r4
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
beq_cont.99674:
    j beq_cont.99672
beq_else.99671:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 16
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 48
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 112
    lw r25 r29 12
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    bne r1 r0 beq_else.99675
    addi r1 r0 1
    lw r2 r29 112
    lw r25 r29 20
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    j beq_cont.99676
beq_else.99675:
    addi r1 r0 1
beq_cont.99676:
beq_cont.99672:
beq_cont.99666:
    bne r1 r0 beq_else.99677
    lw r1 r29 104
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.99679
    or r1 r0 r0
    j beq_cont.99680
beq_else.99679:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    bne r1 r0 beq_else.99681
    addi r1 r0 3
    lw r2 r29 104
    lw r25 r29 8
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    j beq_cont.99682
beq_else.99681:
    addi r1 r0 1
beq_cont.99682:
beq_cont.99680:
    j beq_cont.99678
beq_else.99677:
    addi r1 r0 1
beq_cont.99678:
beq_cont.99664:
    bne r1 r0 beq_else.99683
    or r1 r0 r0
    j beq_cont.99684
beq_else.99683:
    addi r1 r0 1
beq_cont.99684:
    j float_ble_cont.99662
float_ble_else.99661:
    or r1 r0 r0
float_ble_cont.99662:
beq_cont.99660:
beq_cont.99598:
    bne r1 r0 beq_else.99685
    lw r1 r29 108
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.99685:
    lw r1 r29 104
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.99686
    or r1 r0 r0
    j beq_cont.99687
beq_else.99686:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.99688
    or r1 r0 r0
    j beq_cont.99689
beq_else.99688:
    lw r4 r2 0
    lw r5 r29 24
    lw r6 r29 48
    lw r25 r29 28
    sw r2 r29 120
    sw r4 r29 124
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    lw r2 r29 36
    lwcZ f0 r2 0
    bne r1 r0 beq_else.99690
    or r1 r0 r0
    j beq_cont.99691
beq_else.99690:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.99692
    addi r1 r0 1
    j float_ble_cont.99693
float_ble_else.99692:
    or r1 r0 r0
float_ble_cont.99693:
beq_cont.99691:
    bne r1 r0 beq_else.99694
    lw r1 r29 124
    sll r1 r1 2
    lw r2 r29 52
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.99696
    or r1 r0 r0
    j beq_cont.99697
beq_else.99696:
    addi r1 r0 1
    lw r2 r29 120
    lw r25 r29 20
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
beq_cont.99697:
    j beq_cont.99695
beq_else.99694:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 16
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 48
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 120
    lw r25 r29 12
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    bne r1 r0 beq_else.99698
    addi r1 r0 1
    lw r2 r29 120
    lw r25 r29 20
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    j beq_cont.99699
beq_else.99698:
    addi r1 r0 1
beq_cont.99699:
beq_cont.99695:
beq_cont.99689:
    bne r1 r0 beq_else.99700
    lw r1 r29 104
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.99702
    or r1 r0 r0
    j beq_cont.99703
beq_else.99702:
    sll r2 r2 2
    lw r3 r29 32
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    bne r1 r0 beq_else.99704
    addi r1 r0 3
    lw r2 r29 104
    lw r25 r29 8
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    j beq_cont.99705
beq_else.99704:
    addi r1 r0 1
beq_cont.99705:
beq_cont.99703:
    j beq_cont.99701
beq_else.99700:
    addi r1 r0 1
beq_cont.99701:
beq_cont.99687:
    bne r1 r0 beq_else.99706
    lw r1 r29 108
    addi r1 r1 1
    lw r2 r29 56
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.99706:
    addi r1 r0 1
    jr r31
beq_else.99595:
    addi r1 r0 1
    jr r31
solve_each_element.2895:
    lw r4 r25 32
    lw r5 r25 28
    lw r6 r25 24
    lw r7 r25 20
    lw r8 r25 16
    lw r9 r25 12
    lw r10 r25 8
    lw r11 r25 4
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.99707
    jr r31
beq_else.99707:
    sll r13 r12 2
    add r27 r7 r13
    lw r13 r27 0
    lwcZ f0 r5 0
    lw r14 r13 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r14 r13 20
    lwcZ f2 r14 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r14 r13 20
    lwcZ f3 r14 8
    fsub f2 f2 f3
    lw r14 r13 4
    addi r28 r0 1
    bne r14 r28 beq_else.99709
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.99711
    or r14 r0 r0
    j float_eq0_cont.99712
float_eq0.99711:
    lw r14 r13 16
    lw r15 r13 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99713
    addi r16 r0 1
    j float_ble_cont.99714
float_ble_else.99713:
    or r16 r0 r0
float_ble_cont.99714:
    bne r15 r0 beq_else.99715
    or r15 r16 r0
    j beq_cont.99716
beq_else.99715:
    bne r16 r0 beq_else.99717
    addi r15 r0 1
    j beq_cont.99718
beq_else.99717:
    or r15 r0 r0
beq_cont.99718:
beq_cont.99716:
    lwcZ f3 r14 0
    bne r15 r0 beq_else.99719
    fneg f3 f3
    j beq_cont.99720
beq_else.99719:
beq_cont.99720:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99721
    fneg f4 f4
    j float_ble_cont.99722
float_ble_else.99721:
float_ble_cont.99722:
    lwcZ f5 r14 4
    fclt f4 f5
    bc1f float_ble_else.99723
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99725
    fneg f4 f4
    j float_ble_cont.99726
float_ble_else.99725:
float_ble_cont.99726:
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.99727
    swcZ f3 r6 0
    addi r14 r0 1
    j float_ble_cont.99728
float_ble_else.99727:
    or r14 r0 r0
float_ble_cont.99728:
    j float_ble_cont.99724
float_ble_else.99723:
    or r14 r0 r0
float_ble_cont.99724:
float_eq0_cont.99712:
    bne r14 r0 beq_else.99729
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.99731
    or r14 r0 r0
    j float_eq0_cont.99732
float_eq0.99731:
    lw r14 r13 16
    lw r15 r13 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99733
    addi r16 r0 1
    j float_ble_cont.99734
float_ble_else.99733:
    or r16 r0 r0
float_ble_cont.99734:
    bne r15 r0 beq_else.99735
    or r15 r16 r0
    j beq_cont.99736
beq_else.99735:
    bne r16 r0 beq_else.99737
    addi r15 r0 1
    j beq_cont.99738
beq_else.99737:
    or r15 r0 r0
beq_cont.99738:
beq_cont.99736:
    lwcZ f3 r14 4
    bne r15 r0 beq_else.99739
    fneg f3 f3
    j beq_cont.99740
beq_else.99739:
beq_cont.99740:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99741
    fneg f4 f4
    j float_ble_cont.99742
float_ble_else.99741:
float_ble_cont.99742:
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.99743
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99745
    fneg f4 f4
    j float_ble_cont.99746
float_ble_else.99745:
float_ble_cont.99746:
    lwcZ f5 r14 0
    fclt f4 f5
    bc1f float_ble_else.99747
    swcZ f3 r6 0
    addi r14 r0 1
    j float_ble_cont.99748
float_ble_else.99747:
    or r14 r0 r0
float_ble_cont.99748:
    j float_ble_cont.99744
float_ble_else.99743:
    or r14 r0 r0
float_ble_cont.99744:
float_eq0_cont.99732:
    bne r14 r0 beq_else.99749
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.99751
    or r13 r0 r0
    j float_eq0_cont.99752
float_eq0.99751:
    lw r14 r13 16
    lw r13 r13 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99753
    addi r15 r0 1
    j float_ble_cont.99754
float_ble_else.99753:
    or r15 r0 r0
float_ble_cont.99754:
    bne r13 r0 beq_else.99755
    or r13 r15 r0
    j beq_cont.99756
beq_else.99755:
    bne r15 r0 beq_else.99757
    addi r13 r0 1
    j beq_cont.99758
beq_else.99757:
    or r13 r0 r0
beq_cont.99758:
beq_cont.99756:
    lwcZ f3 r14 8
    bne r13 r0 beq_else.99759
    fneg f3 f3
    j beq_cont.99760
beq_else.99759:
beq_cont.99760:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.99761
    fneg f0 f0
    j float_ble_cont.99762
float_ble_else.99761:
float_ble_cont.99762:
    lwcZ f3 r14 0
    fclt f0 f3
    bc1f float_ble_else.99763
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.99765
    fneg f0 f0
    j float_ble_cont.99766
float_ble_else.99765:
float_ble_cont.99766:
    lwcZ f1 r14 4
    fclt f0 f1
    bc1f float_ble_else.99767
    swcZ f2 r6 0
    addi r13 r0 1
    j float_ble_cont.99768
float_ble_else.99767:
    or r13 r0 r0
float_ble_cont.99768:
    j float_ble_cont.99764
float_ble_else.99763:
    or r13 r0 r0
float_ble_cont.99764:
float_eq0_cont.99752:
    bne r13 r0 beq_else.99769
    or r13 r0 r0
    j beq_cont.99770
beq_else.99769:
    addi r13 r0 3
beq_cont.99770:
    j beq_cont.99750
beq_else.99749:
    addi r13 r0 2
beq_cont.99750:
    j beq_cont.99730
beq_else.99729:
    addi r13 r0 1
beq_cont.99730:
    j beq_cont.99710
beq_else.99709:
    addi r28 r0 2
    bne r14 r28 beq_else.99771
    lw r13 r13 16
    lwcZ f3 r3 0
    lwcZ f4 r13 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r13 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r13 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.99773
    addi r14 r0 1
    j float_ble_cont.99774
float_ble_else.99773:
    or r14 r0 r0
float_ble_cont.99774:
    bne r14 r0 beq_else.99775
    or r13 r0 r0
    j beq_cont.99776
beq_else.99775:
    lwcZ f4 r13 0
    fmul f0 f4 f0
    lwcZ f4 r13 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.99776:
    j beq_cont.99772
beq_else.99771:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r14 r13 16
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r14 r13 16
    lwcZ f8 r14 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r14 r13 16
    lwcZ f8 r14 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r14 r13 12
    bne r14 r0 beq_else.99777
    fmv f3 f6
    j beq_cont.99778
beq_else.99777:
    fmul f7 f4 f5
    lw r14 r13 36
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r14 r13 36
    lwcZ f7 r14 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r14 r13 36
    lwcZ f4 r14 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.99778:
    fcz f3
    bc1f float_eq0.99779
    or r13 r0 r0
    j float_eq0_cont.99780
float_eq0.99779:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r14 r13 16
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r14 r13 16
    lwcZ f9 r14 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r14 r13 16
    lwcZ f9 r14 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r14 r13 12
    bne r14 r0 beq_else.99781
    fmv f4 f7
    j beq_cont.99782
beq_else.99781:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r14 r13 36
    lwcZ f9 r14 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r14 r13 36
    lwcZ f9 r14 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r14 r13 36
    lwcZ f5 r14 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.99782:
    fmul f5 f0 f0
    lw r14 r13 16
    lwcZ f6 r14 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r14 r13 16
    lwcZ f7 r14 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r14 r13 16
    lwcZ f7 r14 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r14 r13 12
    bne r14 r0 beq_else.99783
    fmv f0 f5
    j beq_cont.99784
beq_else.99783:
    fmul f6 f1 f2
    lw r14 r13 36
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r14 r13 36
    lwcZ f6 r14 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r14 r13 36
    lwcZ f1 r14 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.99784:
    lw r14 r13 4
    addi r28 r0 3
    bne r14 r28 beq_else.99785
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.99786
beq_else.99785:
beq_cont.99786:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99787
    addi r14 r0 1
    j float_ble_cont.99788
float_ble_else.99787:
    or r14 r0 r0
float_ble_cont.99788:
    bne r14 r0 beq_else.99789
    or r13 r0 r0
    j beq_cont.99790
beq_else.99789:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99791
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99792
float_ble_else.99791:
    flui f0 0
    # 0.000000
float_ble_cont.99792:
    lw r13 r13 24
    bne r13 r0 beq_else.99793
    fneg f0 f0
    j beq_cont.99794
beq_else.99793:
beq_cont.99794:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.99790:
float_eq0_cont.99780:
beq_cont.99772:
beq_cont.99710:
    bne r13 r0 beq_else.99795
    sll r12 r12 2
    add r27 r7 r12
    lw r12 r27 0
    lw r12 r12 24
    bne r12 r0 beq_else.99796
    jr r31
beq_else.99796:
    addi r1 r1 1
    sll r12 r1 2
    add r27 r2 r12
    lw r12 r27 0
    addi r28 r0 -1
    bne r12 r28 beq_else.99798
    jr r31
beq_else.99798:
    sll r13 r12 2
    add r27 r7 r13
    lw r13 r27 0
    lwcZ f0 r5 0
    lw r14 r13 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r14 r13 20
    lwcZ f2 r14 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r14 r13 20
    lwcZ f3 r14 8
    fsub f2 f2 f3
    lw r14 r13 4
    addi r28 r0 1
    bne r14 r28 beq_else.99800
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.99802
    or r14 r0 r0
    j float_eq0_cont.99803
float_eq0.99802:
    lw r14 r13 16
    lw r15 r13 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99804
    addi r16 r0 1
    j float_ble_cont.99805
float_ble_else.99804:
    or r16 r0 r0
float_ble_cont.99805:
    bne r15 r0 beq_else.99806
    or r15 r16 r0
    j beq_cont.99807
beq_else.99806:
    bne r16 r0 beq_else.99808
    addi r15 r0 1
    j beq_cont.99809
beq_else.99808:
    or r15 r0 r0
beq_cont.99809:
beq_cont.99807:
    lwcZ f3 r14 0
    bne r15 r0 beq_else.99810
    fneg f3 f3
    j beq_cont.99811
beq_else.99810:
beq_cont.99811:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99812
    fneg f4 f4
    j float_ble_cont.99813
float_ble_else.99812:
float_ble_cont.99813:
    lwcZ f5 r14 4
    fclt f4 f5
    bc1f float_ble_else.99814
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99816
    fneg f4 f4
    j float_ble_cont.99817
float_ble_else.99816:
float_ble_cont.99817:
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.99818
    swcZ f3 r6 0
    addi r14 r0 1
    j float_ble_cont.99819
float_ble_else.99818:
    or r14 r0 r0
float_ble_cont.99819:
    j float_ble_cont.99815
float_ble_else.99814:
    or r14 r0 r0
float_ble_cont.99815:
float_eq0_cont.99803:
    bne r14 r0 beq_else.99820
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.99822
    or r14 r0 r0
    j float_eq0_cont.99823
float_eq0.99822:
    lw r14 r13 16
    lw r15 r13 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99824
    addi r16 r0 1
    j float_ble_cont.99825
float_ble_else.99824:
    or r16 r0 r0
float_ble_cont.99825:
    bne r15 r0 beq_else.99826
    or r15 r16 r0
    j beq_cont.99827
beq_else.99826:
    bne r16 r0 beq_else.99828
    addi r15 r0 1
    j beq_cont.99829
beq_else.99828:
    or r15 r0 r0
beq_cont.99829:
beq_cont.99827:
    lwcZ f3 r14 4
    bne r15 r0 beq_else.99830
    fneg f3 f3
    j beq_cont.99831
beq_else.99830:
beq_cont.99831:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99832
    fneg f4 f4
    j float_ble_cont.99833
float_ble_else.99832:
float_ble_cont.99833:
    lwcZ f5 r14 8
    fclt f4 f5
    bc1f float_ble_else.99834
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99836
    fneg f4 f4
    j float_ble_cont.99837
float_ble_else.99836:
float_ble_cont.99837:
    lwcZ f5 r14 0
    fclt f4 f5
    bc1f float_ble_else.99838
    swcZ f3 r6 0
    addi r14 r0 1
    j float_ble_cont.99839
float_ble_else.99838:
    or r14 r0 r0
float_ble_cont.99839:
    j float_ble_cont.99835
float_ble_else.99834:
    or r14 r0 r0
float_ble_cont.99835:
float_eq0_cont.99823:
    bne r14 r0 beq_else.99840
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.99842
    or r13 r0 r0
    j float_eq0_cont.99843
float_eq0.99842:
    lw r14 r13 16
    lw r13 r13 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.99844
    addi r15 r0 1
    j float_ble_cont.99845
float_ble_else.99844:
    or r15 r0 r0
float_ble_cont.99845:
    bne r13 r0 beq_else.99846
    or r13 r15 r0
    j beq_cont.99847
beq_else.99846:
    bne r15 r0 beq_else.99848
    addi r13 r0 1
    j beq_cont.99849
beq_else.99848:
    or r13 r0 r0
beq_cont.99849:
beq_cont.99847:
    lwcZ f3 r14 8
    bne r13 r0 beq_else.99850
    fneg f3 f3
    j beq_cont.99851
beq_else.99850:
beq_cont.99851:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.99852
    fneg f0 f0
    j float_ble_cont.99853
float_ble_else.99852:
float_ble_cont.99853:
    lwcZ f3 r14 0
    fclt f0 f3
    bc1f float_ble_else.99854
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.99856
    fneg f0 f0
    j float_ble_cont.99857
float_ble_else.99856:
float_ble_cont.99857:
    lwcZ f1 r14 4
    fclt f0 f1
    bc1f float_ble_else.99858
    swcZ f2 r6 0
    addi r13 r0 1
    j float_ble_cont.99859
float_ble_else.99858:
    or r13 r0 r0
float_ble_cont.99859:
    j float_ble_cont.99855
float_ble_else.99854:
    or r13 r0 r0
float_ble_cont.99855:
float_eq0_cont.99843:
    bne r13 r0 beq_else.99860
    or r13 r0 r0
    j beq_cont.99861
beq_else.99860:
    addi r13 r0 3
beq_cont.99861:
    j beq_cont.99841
beq_else.99840:
    addi r13 r0 2
beq_cont.99841:
    j beq_cont.99821
beq_else.99820:
    addi r13 r0 1
beq_cont.99821:
    j beq_cont.99801
beq_else.99800:
    addi r28 r0 2
    bne r14 r28 beq_else.99862
    lw r13 r13 16
    lwcZ f3 r3 0
    lwcZ f4 r13 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r13 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r13 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.99864
    addi r14 r0 1
    j float_ble_cont.99865
float_ble_else.99864:
    or r14 r0 r0
float_ble_cont.99865:
    bne r14 r0 beq_else.99866
    or r13 r0 r0
    j beq_cont.99867
beq_else.99866:
    lwcZ f4 r13 0
    fmul f0 f4 f0
    lwcZ f4 r13 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.99867:
    j beq_cont.99863
beq_else.99862:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r14 r13 16
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r14 r13 16
    lwcZ f8 r14 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r14 r13 16
    lwcZ f8 r14 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r14 r13 12
    bne r14 r0 beq_else.99868
    fmv f3 f6
    j beq_cont.99869
beq_else.99868:
    fmul f7 f4 f5
    lw r14 r13 36
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r14 r13 36
    lwcZ f7 r14 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r14 r13 36
    lwcZ f4 r14 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.99869:
    fcz f3
    bc1f float_eq0.99870
    or r13 r0 r0
    j float_eq0_cont.99871
float_eq0.99870:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r14 r13 16
    lwcZ f8 r14 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r14 r13 16
    lwcZ f9 r14 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r14 r13 16
    lwcZ f9 r14 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r14 r13 12
    bne r14 r0 beq_else.99872
    fmv f4 f7
    j beq_cont.99873
beq_else.99872:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r14 r13 36
    lwcZ f9 r14 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r14 r13 36
    lwcZ f9 r14 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r14 r13 36
    lwcZ f5 r14 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.99873:
    fmul f5 f0 f0
    lw r14 r13 16
    lwcZ f6 r14 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r14 r13 16
    lwcZ f7 r14 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r14 r13 16
    lwcZ f7 r14 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r14 r13 12
    bne r14 r0 beq_else.99874
    fmv f0 f5
    j beq_cont.99875
beq_else.99874:
    fmul f6 f1 f2
    lw r14 r13 36
    lwcZ f7 r14 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r14 r13 36
    lwcZ f6 r14 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r14 r13 36
    lwcZ f1 r14 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.99875:
    lw r14 r13 4
    addi r28 r0 3
    bne r14 r28 beq_else.99876
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.99877
beq_else.99876:
beq_cont.99877:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99878
    addi r14 r0 1
    j float_ble_cont.99879
float_ble_else.99878:
    or r14 r0 r0
float_ble_cont.99879:
    bne r14 r0 beq_else.99880
    or r13 r0 r0
    j beq_cont.99881
beq_else.99880:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.99882
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.99883
float_ble_else.99882:
    flui f0 0
    # 0.000000
float_ble_cont.99883:
    lw r13 r13 24
    bne r13 r0 beq_else.99884
    fneg f0 f0
    j beq_cont.99885
beq_else.99884:
beq_cont.99885:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r13 r0 1
beq_cont.99881:
float_eq0_cont.99871:
beq_cont.99863:
beq_cont.99801:
    bne r13 r0 beq_else.99886
    sll r4 r12 2
    add r27 r7 r4
    lw r4 r27 0
    lw r4 r4 24
    bne r4 r0 beq_else.99887
    jr r31
beq_else.99887:
    addi r1 r1 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.99886:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r3 r29 0
    sw r2 r29 4
    sw r25 r29 8
    sw r1 r29 12
    fclt f1 f0
    bc1f float_ble_else.99889
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.99891
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r5 r2 0
    sw r8 r29 16
    sw r13 r29 20
    sw r10 r29 24
    sw r12 r29 28
    swcZ f3 r29 32
    swcZ f2 r29 36
    sw r9 r29 40
    swcZ f1 r29 44
    sw r4 r29 48
    swcZ f0 r29 52
    addi r28 r0 -1
    bne r5 r28 beq_else.99893
    addi r1 r0 1
    j beq_cont.99894
beq_else.99893:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.99895
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.99897
    fneg f4 f4
    j float_ble_cont.99898
float_ble_else.99897:
float_ble_cont.99898:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.99899
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.99901
    fneg f4 f5
    j float_ble_cont.99902
float_ble_else.99901:
    fmv f4 f5
float_ble_cont.99902:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.99903
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.99905
    fneg f4 f6
    j float_ble_cont.99906
float_ble_else.99905:
    fmv f4 f6
float_ble_cont.99906:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.99907
    addi r6 r0 1
    j float_ble_cont.99908
float_ble_else.99907:
    or r6 r0 r0
float_ble_cont.99908:
    j float_ble_cont.99904
float_ble_else.99903:
    or r6 r0 r0
float_ble_cont.99904:
    j float_ble_cont.99900
float_ble_else.99899:
    or r6 r0 r0
float_ble_cont.99900:
    bne r6 r0 beq_else.99909
    lw r5 r5 24
    bne r5 r0 beq_else.99911
    addi r5 r0 1
    j beq_cont.99912
beq_else.99911:
    or r5 r0 r0
beq_cont.99912:
    j beq_cont.99910
beq_else.99909:
    lw r5 r5 24
beq_cont.99910:
    j beq_cont.99896
beq_else.99895:
    addi r28 r0 2
    bne r6 r28 beq_else.99913
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99915
    addi r6 r0 1
    j float_ble_cont.99916
float_ble_else.99915:
    or r6 r0 r0
float_ble_cont.99916:
    bne r5 r0 beq_else.99917
    or r5 r6 r0
    j beq_cont.99918
beq_else.99917:
    bne r6 r0 beq_else.99919
    addi r5 r0 1
    j beq_cont.99920
beq_else.99919:
    or r5 r0 r0
beq_cont.99920:
beq_cont.99918:
    bne r5 r0 beq_else.99921
    addi r5 r0 1
    j beq_cont.99922
beq_else.99921:
    or r5 r0 r0
beq_cont.99922:
    j beq_cont.99914
beq_else.99913:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.99923
    fmv f4 f7
    j beq_cont.99924
beq_else.99923:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.99924:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.99925
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.99926
beq_else.99925:
beq_cont.99926:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99927
    addi r6 r0 1
    j float_ble_cont.99928
float_ble_else.99927:
    or r6 r0 r0
float_ble_cont.99928:
    bne r5 r0 beq_else.99929
    or r5 r6 r0
    j beq_cont.99930
beq_else.99929:
    bne r6 r0 beq_else.99931
    addi r5 r0 1
    j beq_cont.99932
beq_else.99931:
    or r5 r0 r0
beq_cont.99932:
beq_cont.99930:
    bne r5 r0 beq_else.99933
    addi r5 r0 1
    j beq_cont.99934
beq_else.99933:
    or r5 r0 r0
beq_cont.99934:
beq_cont.99914:
beq_cont.99896:
    bne r5 r0 beq_else.99935
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.99937
    addi r1 r0 1
    j beq_cont.99938
beq_else.99937:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.99939
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.99941
    fneg f4 f4
    j float_ble_cont.99942
float_ble_else.99941:
float_ble_cont.99942:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.99943
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.99945
    fneg f4 f5
    j float_ble_cont.99946
float_ble_else.99945:
    fmv f4 f5
float_ble_cont.99946:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.99947
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.99949
    fneg f4 f6
    j float_ble_cont.99950
float_ble_else.99949:
    fmv f4 f6
float_ble_cont.99950:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.99951
    addi r6 r0 1
    j float_ble_cont.99952
float_ble_else.99951:
    or r6 r0 r0
float_ble_cont.99952:
    j float_ble_cont.99948
float_ble_else.99947:
    or r6 r0 r0
float_ble_cont.99948:
    j float_ble_cont.99944
float_ble_else.99943:
    or r6 r0 r0
float_ble_cont.99944:
    bne r6 r0 beq_else.99953
    lw r5 r5 24
    bne r5 r0 beq_else.99955
    addi r5 r0 1
    j beq_cont.99956
beq_else.99955:
    or r5 r0 r0
beq_cont.99956:
    j beq_cont.99954
beq_else.99953:
    lw r5 r5 24
beq_cont.99954:
    j beq_cont.99940
beq_else.99939:
    addi r28 r0 2
    bne r6 r28 beq_else.99957
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99959
    addi r6 r0 1
    j float_ble_cont.99960
float_ble_else.99959:
    or r6 r0 r0
float_ble_cont.99960:
    bne r5 r0 beq_else.99961
    or r5 r6 r0
    j beq_cont.99962
beq_else.99961:
    bne r6 r0 beq_else.99963
    addi r5 r0 1
    j beq_cont.99964
beq_else.99963:
    or r5 r0 r0
beq_cont.99964:
beq_cont.99962:
    bne r5 r0 beq_else.99965
    addi r5 r0 1
    j beq_cont.99966
beq_else.99965:
    or r5 r0 r0
beq_cont.99966:
    j beq_cont.99958
beq_else.99957:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.99967
    fmv f4 f7
    j beq_cont.99968
beq_else.99967:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.99968:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.99969
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.99970
beq_else.99969:
beq_cont.99970:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.99971
    addi r6 r0 1
    j float_ble_cont.99972
float_ble_else.99971:
    or r6 r0 r0
float_ble_cont.99972:
    bne r5 r0 beq_else.99973
    or r5 r6 r0
    j beq_cont.99974
beq_else.99973:
    bne r6 r0 beq_else.99975
    addi r5 r0 1
    j beq_cont.99976
beq_else.99975:
    or r5 r0 r0
beq_cont.99976:
beq_cont.99974:
    bne r5 r0 beq_else.99977
    addi r5 r0 1
    j beq_cont.99978
beq_else.99977:
    or r5 r0 r0
beq_cont.99978:
beq_cont.99958:
beq_cont.99940:
    bne r5 r0 beq_else.99979
    addi r5 r0 2
    mv r1 r5
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    j beq_cont.99980
beq_else.99979:
    or r1 r0 r0
beq_cont.99980:
beq_cont.99938:
    j beq_cont.99936
beq_else.99935:
    or r1 r0 r0
beq_cont.99936:
beq_cont.99894:
    bne r1 r0 beq_else.99981
    j beq_cont.99982
beq_else.99981:
    lw r1 r29 48
    lwcZ f0 r29 52
    swcZ f0 r1 0
    lw r1 r29 40
    lwcZ f0 r29 44
    swcZ f0 r1 0
    lwcZ f0 r29 36
    swcZ f0 r1 4
    lwcZ f0 r29 32
    swcZ f0 r1 8
    lw r1 r29 24
    lw r2 r29 28
    sw r2 r1 0
    lw r1 r29 16
    lw r2 r29 20
    sw r2 r1 0
beq_cont.99982:
    j float_ble_cont.99892
float_ble_else.99891:
float_ble_cont.99892:
    j float_ble_cont.99890
float_ble_else.99889:
float_ble_cont.99890:
    lw r1 r29 12
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.99795:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r8 r29 16
    sw r10 r29 24
    sw r9 r29 40
    sw r11 r29 56
    sw r4 r29 48
    sw r25 r29 8
    sw r6 r29 60
    sw r3 r29 0
    sw r5 r29 64
    sw r7 r29 68
    sw r2 r29 4
    sw r1 r29 72
    fclt f1 f0
    bc1f float_ble_else.99983
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.99985
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r14 r2 0
    sw r13 r29 76
    sw r12 r29 80
    swcZ f3 r29 84
    swcZ f2 r29 88
    swcZ f1 r29 92
    swcZ f0 r29 96
    addi r28 r0 -1
    bne r14 r28 beq_else.99987
    addi r1 r0 1
    j beq_cont.99988
beq_else.99987:
    sll r14 r14 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r14 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r14 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r14 4
    addi r28 r0 1
    bne r15 r28 beq_else.99989
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.99991
    fneg f4 f4
    j float_ble_cont.99992
float_ble_else.99991:
float_ble_cont.99992:
    lw r15 r14 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.99993
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.99995
    fneg f4 f5
    j float_ble_cont.99996
float_ble_else.99995:
    fmv f4 f5
float_ble_cont.99996:
    lw r15 r14 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.99997
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.99999
    fneg f4 f6
    j float_ble_cont.100000
float_ble_else.99999:
    fmv f4 f6
float_ble_cont.100000:
    lw r15 r14 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.100001
    addi r15 r0 1
    j float_ble_cont.100002
float_ble_else.100001:
    or r15 r0 r0
float_ble_cont.100002:
    j float_ble_cont.99998
float_ble_else.99997:
    or r15 r0 r0
float_ble_cont.99998:
    j float_ble_cont.99994
float_ble_else.99993:
    or r15 r0 r0
float_ble_cont.99994:
    bne r15 r0 beq_else.100003
    lw r14 r14 24
    bne r14 r0 beq_else.100005
    addi r14 r0 1
    j beq_cont.100006
beq_else.100005:
    or r14 r0 r0
beq_cont.100006:
    j beq_cont.100004
beq_else.100003:
    lw r14 r14 24
beq_cont.100004:
    j beq_cont.99990
beq_else.99989:
    addi r28 r0 2
    bne r15 r28 beq_else.100007
    lw r15 r14 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100009
    addi r15 r0 1
    j float_ble_cont.100010
float_ble_else.100009:
    or r15 r0 r0
float_ble_cont.100010:
    bne r14 r0 beq_else.100011
    or r14 r15 r0
    j beq_cont.100012
beq_else.100011:
    bne r15 r0 beq_else.100013
    addi r14 r0 1
    j beq_cont.100014
beq_else.100013:
    or r14 r0 r0
beq_cont.100014:
beq_cont.100012:
    bne r14 r0 beq_else.100015
    addi r14 r0 1
    j beq_cont.100016
beq_else.100015:
    or r14 r0 r0
beq_cont.100016:
    j beq_cont.100008
beq_else.100007:
    fmul f7 f4 f4
    lw r15 r14 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r14 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r14 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r14 12
    bne r15 r0 beq_else.100017
    fmv f4 f7
    j beq_cont.100018
beq_else.100017:
    fmul f8 f5 f6
    lw r15 r14 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r14 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r14 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.100018:
    lw r15 r14 4
    addi r28 r0 3
    bne r15 r28 beq_else.100019
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.100020
beq_else.100019:
beq_cont.100020:
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100021
    addi r15 r0 1
    j float_ble_cont.100022
float_ble_else.100021:
    or r15 r0 r0
float_ble_cont.100022:
    bne r14 r0 beq_else.100023
    or r14 r15 r0
    j beq_cont.100024
beq_else.100023:
    bne r15 r0 beq_else.100025
    addi r14 r0 1
    j beq_cont.100026
beq_else.100025:
    or r14 r0 r0
beq_cont.100026:
beq_cont.100024:
    bne r14 r0 beq_else.100027
    addi r14 r0 1
    j beq_cont.100028
beq_else.100027:
    or r14 r0 r0
beq_cont.100028:
beq_cont.100008:
beq_cont.99990:
    bne r14 r0 beq_else.100029
    lw r14 r2 4
    addi r28 r0 -1
    bne r14 r28 beq_else.100031
    addi r1 r0 1
    j beq_cont.100032
beq_else.100031:
    sll r14 r14 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r14 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r14 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r14 4
    addi r28 r0 1
    bne r15 r28 beq_else.100033
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.100035
    fneg f4 f4
    j float_ble_cont.100036
float_ble_else.100035:
float_ble_cont.100036:
    lw r15 r14 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.100037
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.100039
    fneg f4 f5
    j float_ble_cont.100040
float_ble_else.100039:
    fmv f4 f5
float_ble_cont.100040:
    lw r15 r14 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.100041
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.100043
    fneg f4 f6
    j float_ble_cont.100044
float_ble_else.100043:
    fmv f4 f6
float_ble_cont.100044:
    lw r15 r14 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.100045
    addi r15 r0 1
    j float_ble_cont.100046
float_ble_else.100045:
    or r15 r0 r0
float_ble_cont.100046:
    j float_ble_cont.100042
float_ble_else.100041:
    or r15 r0 r0
float_ble_cont.100042:
    j float_ble_cont.100038
float_ble_else.100037:
    or r15 r0 r0
float_ble_cont.100038:
    bne r15 r0 beq_else.100047
    lw r14 r14 24
    bne r14 r0 beq_else.100049
    addi r14 r0 1
    j beq_cont.100050
beq_else.100049:
    or r14 r0 r0
beq_cont.100050:
    j beq_cont.100048
beq_else.100047:
    lw r14 r14 24
beq_cont.100048:
    j beq_cont.100034
beq_else.100033:
    addi r28 r0 2
    bne r15 r28 beq_else.100051
    lw r15 r14 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100053
    addi r15 r0 1
    j float_ble_cont.100054
float_ble_else.100053:
    or r15 r0 r0
float_ble_cont.100054:
    bne r14 r0 beq_else.100055
    or r14 r15 r0
    j beq_cont.100056
beq_else.100055:
    bne r15 r0 beq_else.100057
    addi r14 r0 1
    j beq_cont.100058
beq_else.100057:
    or r14 r0 r0
beq_cont.100058:
beq_cont.100056:
    bne r14 r0 beq_else.100059
    addi r14 r0 1
    j beq_cont.100060
beq_else.100059:
    or r14 r0 r0
beq_cont.100060:
    j beq_cont.100052
beq_else.100051:
    fmul f7 f4 f4
    lw r15 r14 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r14 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r14 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r14 12
    bne r15 r0 beq_else.100061
    fmv f4 f7
    j beq_cont.100062
beq_else.100061:
    fmul f8 f5 f6
    lw r15 r14 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r14 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r14 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.100062:
    lw r15 r14 4
    addi r28 r0 3
    bne r15 r28 beq_else.100063
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.100064
beq_else.100063:
beq_cont.100064:
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100065
    addi r15 r0 1
    j float_ble_cont.100066
float_ble_else.100065:
    or r15 r0 r0
float_ble_cont.100066:
    bne r14 r0 beq_else.100067
    or r14 r15 r0
    j beq_cont.100068
beq_else.100067:
    bne r15 r0 beq_else.100069
    addi r14 r0 1
    j beq_cont.100070
beq_else.100069:
    or r14 r0 r0
beq_cont.100070:
beq_cont.100068:
    bne r14 r0 beq_else.100071
    addi r14 r0 1
    j beq_cont.100072
beq_else.100071:
    or r14 r0 r0
beq_cont.100072:
beq_cont.100052:
beq_cont.100034:
    bne r14 r0 beq_else.100073
    lw r14 r2 8
    addi r28 r0 -1
    bne r14 r28 beq_else.100075
    addi r1 r0 1
    j beq_cont.100076
beq_else.100075:
    sll r14 r14 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r14 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r14 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r14 4
    addi r28 r0 1
    bne r15 r28 beq_else.100077
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.100079
    fneg f4 f4
    j float_ble_cont.100080
float_ble_else.100079:
float_ble_cont.100080:
    lw r15 r14 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.100081
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.100083
    fneg f4 f5
    j float_ble_cont.100084
float_ble_else.100083:
    fmv f4 f5
float_ble_cont.100084:
    lw r15 r14 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.100085
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.100087
    fneg f4 f6
    j float_ble_cont.100088
float_ble_else.100087:
    fmv f4 f6
float_ble_cont.100088:
    lw r15 r14 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.100089
    addi r15 r0 1
    j float_ble_cont.100090
float_ble_else.100089:
    or r15 r0 r0
float_ble_cont.100090:
    j float_ble_cont.100086
float_ble_else.100085:
    or r15 r0 r0
float_ble_cont.100086:
    j float_ble_cont.100082
float_ble_else.100081:
    or r15 r0 r0
float_ble_cont.100082:
    bne r15 r0 beq_else.100091
    lw r14 r14 24
    bne r14 r0 beq_else.100093
    addi r14 r0 1
    j beq_cont.100094
beq_else.100093:
    or r14 r0 r0
beq_cont.100094:
    j beq_cont.100092
beq_else.100091:
    lw r14 r14 24
beq_cont.100092:
    j beq_cont.100078
beq_else.100077:
    addi r28 r0 2
    bne r15 r28 beq_else.100095
    lw r15 r14 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100097
    addi r15 r0 1
    j float_ble_cont.100098
float_ble_else.100097:
    or r15 r0 r0
float_ble_cont.100098:
    bne r14 r0 beq_else.100099
    or r14 r15 r0
    j beq_cont.100100
beq_else.100099:
    bne r15 r0 beq_else.100101
    addi r14 r0 1
    j beq_cont.100102
beq_else.100101:
    or r14 r0 r0
beq_cont.100102:
beq_cont.100100:
    bne r14 r0 beq_else.100103
    addi r14 r0 1
    j beq_cont.100104
beq_else.100103:
    or r14 r0 r0
beq_cont.100104:
    j beq_cont.100096
beq_else.100095:
    fmul f7 f4 f4
    lw r15 r14 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r14 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r14 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r14 12
    bne r15 r0 beq_else.100105
    fmv f4 f7
    j beq_cont.100106
beq_else.100105:
    fmul f8 f5 f6
    lw r15 r14 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r14 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r14 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.100106:
    lw r15 r14 4
    addi r28 r0 3
    bne r15 r28 beq_else.100107
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.100108
beq_else.100107:
beq_cont.100108:
    lw r14 r14 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100109
    addi r15 r0 1
    j float_ble_cont.100110
float_ble_else.100109:
    or r15 r0 r0
float_ble_cont.100110:
    bne r14 r0 beq_else.100111
    or r14 r15 r0
    j beq_cont.100112
beq_else.100111:
    bne r15 r0 beq_else.100113
    addi r14 r0 1
    j beq_cont.100114
beq_else.100113:
    or r14 r0 r0
beq_cont.100114:
beq_cont.100112:
    bne r14 r0 beq_else.100115
    addi r14 r0 1
    j beq_cont.100116
beq_else.100115:
    or r14 r0 r0
beq_cont.100116:
beq_cont.100096:
beq_cont.100078:
    bne r14 r0 beq_else.100117
    addi r14 r0 3
    mv r1 r14
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.100118
beq_else.100117:
    or r1 r0 r0
beq_cont.100118:
beq_cont.100076:
    j beq_cont.100074
beq_else.100073:
    or r1 r0 r0
beq_cont.100074:
beq_cont.100032:
    j beq_cont.100030
beq_else.100029:
    or r1 r0 r0
beq_cont.100030:
beq_cont.99988:
    bne r1 r0 beq_else.100119
    j beq_cont.100120
beq_else.100119:
    lw r1 r29 48
    lwcZ f0 r29 96
    swcZ f0 r1 0
    lw r2 r29 40
    lwcZ f0 r29 92
    swcZ f0 r2 0
    lwcZ f0 r29 88
    swcZ f0 r2 4
    lwcZ f0 r29 84
    swcZ f0 r2 8
    lw r3 r29 24
    lw r4 r29 80
    sw r4 r3 0
    lw r4 r29 16
    lw r5 r29 76
    sw r5 r4 0
beq_cont.100120:
    j float_ble_cont.99986
float_ble_else.99985:
float_ble_cont.99986:
    j float_ble_cont.99984
float_ble_else.99983:
float_ble_cont.99984:
    lw r1 r29 72
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.100121
    jr r31
beq_else.100121:
    sll r4 r2 2
    lw r5 r29 68
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 64
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.100123
    lw r7 r29 0
    lwcZ f3 r7 0
    fcz f3
    bc1f float_eq0.100125
    or r8 r0 r0
    j float_eq0_cont.100126
float_eq0.100125:
    lw r8 r4 16
    lw r9 r4 24
    lwcZ f3 r7 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100127
    addi r10 r0 1
    j float_ble_cont.100128
float_ble_else.100127:
    or r10 r0 r0
float_ble_cont.100128:
    bne r9 r0 beq_else.100129
    or r9 r10 r0
    j beq_cont.100130
beq_else.100129:
    bne r10 r0 beq_else.100131
    addi r9 r0 1
    j beq_cont.100132
beq_else.100131:
    or r9 r0 r0
beq_cont.100132:
beq_cont.100130:
    lwcZ f3 r8 0
    bne r9 r0 beq_else.100133
    fneg f3 f3
    j beq_cont.100134
beq_else.100133:
beq_cont.100134:
    fsub f3 f3 f0
    lwcZ f4 r7 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100135
    fneg f4 f4
    j float_ble_cont.100136
float_ble_else.100135:
float_ble_cont.100136:
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.100137
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100139
    fneg f4 f4
    j float_ble_cont.100140
float_ble_else.100139:
float_ble_cont.100140:
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.100141
    lw r8 r29 60
    swcZ f3 r8 0
    addi r8 r0 1
    j float_ble_cont.100142
float_ble_else.100141:
    or r8 r0 r0
float_ble_cont.100142:
    j float_ble_cont.100138
float_ble_else.100137:
    or r8 r0 r0
float_ble_cont.100138:
float_eq0_cont.100126:
    bne r8 r0 beq_else.100143
    lwcZ f3 r7 4
    fcz f3
    bc1f float_eq0.100145
    or r8 r0 r0
    j float_eq0_cont.100146
float_eq0.100145:
    lw r8 r4 16
    lw r9 r4 24
    lwcZ f3 r7 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100147
    addi r10 r0 1
    j float_ble_cont.100148
float_ble_else.100147:
    or r10 r0 r0
float_ble_cont.100148:
    bne r9 r0 beq_else.100149
    or r9 r10 r0
    j beq_cont.100150
beq_else.100149:
    bne r10 r0 beq_else.100151
    addi r9 r0 1
    j beq_cont.100152
beq_else.100151:
    or r9 r0 r0
beq_cont.100152:
beq_cont.100150:
    lwcZ f3 r8 4
    bne r9 r0 beq_else.100153
    fneg f3 f3
    j beq_cont.100154
beq_else.100153:
beq_cont.100154:
    fsub f3 f3 f1
    lwcZ f4 r7 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100155
    fneg f4 f4
    j float_ble_cont.100156
float_ble_else.100155:
float_ble_cont.100156:
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.100157
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100159
    fneg f4 f4
    j float_ble_cont.100160
float_ble_else.100159:
float_ble_cont.100160:
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.100161
    lw r8 r29 60
    swcZ f3 r8 0
    addi r8 r0 1
    j float_ble_cont.100162
float_ble_else.100161:
    or r8 r0 r0
float_ble_cont.100162:
    j float_ble_cont.100158
float_ble_else.100157:
    or r8 r0 r0
float_ble_cont.100158:
float_eq0_cont.100146:
    bne r8 r0 beq_else.100163
    lwcZ f3 r7 8
    fcz f3
    bc1f float_eq0.100165
    or r4 r0 r0
    j float_eq0_cont.100166
float_eq0.100165:
    lw r8 r4 16
    lw r4 r4 24
    lwcZ f3 r7 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100167
    addi r9 r0 1
    j float_ble_cont.100168
float_ble_else.100167:
    or r9 r0 r0
float_ble_cont.100168:
    bne r4 r0 beq_else.100169
    or r4 r9 r0
    j beq_cont.100170
beq_else.100169:
    bne r9 r0 beq_else.100171
    addi r4 r0 1
    j beq_cont.100172
beq_else.100171:
    or r4 r0 r0
beq_cont.100172:
beq_cont.100170:
    lwcZ f3 r8 8
    bne r4 r0 beq_else.100173
    fneg f3 f3
    j beq_cont.100174
beq_else.100173:
beq_cont.100174:
    fsub f2 f3 f2
    lwcZ f3 r7 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.100175
    fneg f0 f0
    j float_ble_cont.100176
float_ble_else.100175:
float_ble_cont.100176:
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.100177
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.100179
    fneg f0 f0
    j float_ble_cont.100180
float_ble_else.100179:
float_ble_cont.100180:
    lwcZ f1 r8 4
    fclt f0 f1
    bc1f float_ble_else.100181
    lw r4 r29 60
    swcZ f2 r4 0
    addi r4 r0 1
    j float_ble_cont.100182
float_ble_else.100181:
    or r4 r0 r0
float_ble_cont.100182:
    j float_ble_cont.100178
float_ble_else.100177:
    or r4 r0 r0
float_ble_cont.100178:
float_eq0_cont.100166:
    bne r4 r0 beq_else.100183
    or r4 r0 r0
    j beq_cont.100184
beq_else.100183:
    addi r4 r0 3
beq_cont.100184:
    j beq_cont.100164
beq_else.100163:
    addi r4 r0 2
beq_cont.100164:
    j beq_cont.100144
beq_else.100143:
    addi r4 r0 1
beq_cont.100144:
    j beq_cont.100124
beq_else.100123:
    addi r28 r0 2
    bne r7 r28 beq_else.100185
    lw r4 r4 16
    lw r7 r29 0
    lwcZ f3 r7 0
    lwcZ f4 r4 0
    fmul f3 f3 f4
    lwcZ f4 r7 4
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r7 8
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.100187
    addi r8 r0 1
    j float_ble_cont.100188
float_ble_else.100187:
    or r8 r0 r0
float_ble_cont.100188:
    bne r8 r0 beq_else.100189
    or r4 r0 r0
    j beq_cont.100190
beq_else.100189:
    lwcZ f4 r4 0
    fmul f0 f4 f0
    lwcZ f4 r4 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 60
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.100190:
    j beq_cont.100186
beq_else.100185:
    lw r7 r29 0
    lwcZ f3 r7 0
    lwcZ f4 r7 4
    lwcZ f5 r7 8
    fmul f6 f3 f3
    lw r8 r4 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r4 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r4 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r4 12
    bne r8 r0 beq_else.100191
    fmv f3 f6
    j beq_cont.100192
beq_else.100191:
    fmul f7 f4 f5
    lw r8 r4 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r4 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r4 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.100192:
    fcz f3
    bc1f float_eq0.100193
    or r4 r0 r0
    j float_eq0_cont.100194
float_eq0.100193:
    lwcZ f4 r7 0
    lwcZ f5 r7 4
    lwcZ f6 r7 8
    fmul f7 f4 f0
    lw r8 r4 16
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r8 r4 16
    lwcZ f9 r8 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r8 r4 16
    lwcZ f9 r8 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r8 r4 12
    bne r8 r0 beq_else.100195
    fmv f4 f7
    j beq_cont.100196
beq_else.100195:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r8 r4 36
    lwcZ f9 r8 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r8 r4 36
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.100196:
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.100197
    fmv f0 f5
    j beq_cont.100198
beq_else.100197:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.100198:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.100199
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.100200
beq_else.100199:
beq_cont.100200:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100201
    addi r8 r0 1
    j float_ble_cont.100202
float_ble_else.100201:
    or r8 r0 r0
float_ble_cont.100202:
    bne r8 r0 beq_else.100203
    or r4 r0 r0
    j beq_cont.100204
beq_else.100203:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100205
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.100206
float_ble_else.100205:
    flui f0 0
    # 0.000000
float_ble_cont.100206:
    lw r4 r4 24
    bne r4 r0 beq_else.100207
    fneg f0 f0
    j beq_cont.100208
beq_else.100207:
beq_cont.100208:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 60
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.100204:
float_eq0_cont.100194:
beq_cont.100186:
beq_cont.100124:
    bne r4 r0 beq_else.100209
    sll r2 r2 2
    add r27 r5 r2
    lw r2 r27 0
    lw r2 r2 24
    bne r2 r0 beq_else.100210
    jr r31
beq_else.100210:
    addi r1 r1 1
    lw r25 r29 8
    mv r2 r3
    mv r3 r7
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.100209:
    lw r8 r29 60
    lwcZ f0 r8 0
    flui f1 0
    # 0.000000
    sw r1 r29 100
    fclt f1 f0
    bc1f float_ble_else.100212
    lw r8 r29 48
    lwcZ f1 r8 0
    fclt f0 f1
    bc1f float_ble_else.100214
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r7 0
    fmul f1 f1 f0
    lwcZ f2 r6 0
    fadd f1 f1 f2
    lwcZ f2 r7 4
    fmul f2 f2 f0
    lwcZ f3 r6 4
    fadd f2 f2 f3
    lwcZ f3 r7 8
    fmul f3 f3 f0
    lwcZ f4 r6 8
    fadd f3 f3 f4
    lw r6 r3 0
    sw r4 r29 104
    sw r2 r29 108
    swcZ f3 r29 112
    swcZ f2 r29 116
    swcZ f1 r29 120
    swcZ f0 r29 124
    addi r28 r0 -1
    bne r6 r28 beq_else.100216
    addi r1 r0 1
    j beq_cont.100217
beq_else.100216:
    sll r6 r6 2
    add r27 r5 r6
    lw r6 r27 0
    lw r9 r6 20
    lwcZ f4 r9 0
    fsub f4 f1 f4
    lw r9 r6 20
    lwcZ f5 r9 4
    fsub f5 f2 f5
    lw r9 r6 20
    lwcZ f6 r9 8
    fsub f6 f3 f6
    lw r9 r6 4
    addi r28 r0 1
    bne r9 r28 beq_else.100218
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.100220
    fneg f4 f4
    j float_ble_cont.100221
float_ble_else.100220:
float_ble_cont.100221:
    lw r9 r6 16
    lwcZ f7 r9 0
    fclt f4 f7
    bc1f float_ble_else.100222
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.100224
    fneg f4 f5
    j float_ble_cont.100225
float_ble_else.100224:
    fmv f4 f5
float_ble_cont.100225:
    lw r9 r6 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.100226
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.100228
    fneg f4 f6
    j float_ble_cont.100229
float_ble_else.100228:
    fmv f4 f6
float_ble_cont.100229:
    lw r9 r6 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.100230
    addi r9 r0 1
    j float_ble_cont.100231
float_ble_else.100230:
    or r9 r0 r0
float_ble_cont.100231:
    j float_ble_cont.100227
float_ble_else.100226:
    or r9 r0 r0
float_ble_cont.100227:
    j float_ble_cont.100223
float_ble_else.100222:
    or r9 r0 r0
float_ble_cont.100223:
    bne r9 r0 beq_else.100232
    lw r6 r6 24
    bne r6 r0 beq_else.100234
    addi r6 r0 1
    j beq_cont.100235
beq_else.100234:
    or r6 r0 r0
beq_cont.100235:
    j beq_cont.100233
beq_else.100232:
    lw r6 r6 24
beq_cont.100233:
    j beq_cont.100219
beq_else.100218:
    addi r28 r0 2
    bne r9 r28 beq_else.100236
    lw r9 r6 16
    lwcZ f7 r9 0
    fmul f4 f7 f4
    lwcZ f7 r9 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r9 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r6 r6 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100238
    addi r9 r0 1
    j float_ble_cont.100239
float_ble_else.100238:
    or r9 r0 r0
float_ble_cont.100239:
    bne r6 r0 beq_else.100240
    or r6 r9 r0
    j beq_cont.100241
beq_else.100240:
    bne r9 r0 beq_else.100242
    addi r6 r0 1
    j beq_cont.100243
beq_else.100242:
    or r6 r0 r0
beq_cont.100243:
beq_cont.100241:
    bne r6 r0 beq_else.100244
    addi r6 r0 1
    j beq_cont.100245
beq_else.100244:
    or r6 r0 r0
beq_cont.100245:
    j beq_cont.100237
beq_else.100236:
    fmul f7 f4 f4
    lw r9 r6 16
    lwcZ f8 r9 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r9 r6 16
    lwcZ f9 r9 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r9 r6 16
    lwcZ f9 r9 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r9 r6 12
    bne r9 r0 beq_else.100246
    fmv f4 f7
    j beq_cont.100247
beq_else.100246:
    fmul f8 f5 f6
    lw r9 r6 36
    lwcZ f9 r9 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r9 r6 36
    lwcZ f8 r9 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r9 r6 36
    lwcZ f5 r9 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.100247:
    lw r9 r6 4
    addi r28 r0 3
    bne r9 r28 beq_else.100248
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.100249
beq_else.100248:
beq_cont.100249:
    lw r6 r6 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100250
    addi r9 r0 1
    j float_ble_cont.100251
float_ble_else.100250:
    or r9 r0 r0
float_ble_cont.100251:
    bne r6 r0 beq_else.100252
    or r6 r9 r0
    j beq_cont.100253
beq_else.100252:
    bne r9 r0 beq_else.100254
    addi r6 r0 1
    j beq_cont.100255
beq_else.100254:
    or r6 r0 r0
beq_cont.100255:
beq_cont.100253:
    bne r6 r0 beq_else.100256
    addi r6 r0 1
    j beq_cont.100257
beq_else.100256:
    or r6 r0 r0
beq_cont.100257:
beq_cont.100237:
beq_cont.100219:
    bne r6 r0 beq_else.100258
    lw r6 r3 4
    addi r28 r0 -1
    bne r6 r28 beq_else.100260
    addi r1 r0 1
    j beq_cont.100261
beq_else.100260:
    sll r6 r6 2
    add r27 r5 r6
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.100262
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.100264
    fneg f4 f4
    j float_ble_cont.100265
float_ble_else.100264:
float_ble_cont.100265:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.100266
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.100268
    fneg f4 f5
    j float_ble_cont.100269
float_ble_else.100268:
    fmv f4 f5
float_ble_cont.100269:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.100270
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.100272
    fneg f4 f6
    j float_ble_cont.100273
float_ble_else.100272:
    fmv f4 f6
float_ble_cont.100273:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.100274
    addi r6 r0 1
    j float_ble_cont.100275
float_ble_else.100274:
    or r6 r0 r0
float_ble_cont.100275:
    j float_ble_cont.100271
float_ble_else.100270:
    or r6 r0 r0
float_ble_cont.100271:
    j float_ble_cont.100267
float_ble_else.100266:
    or r6 r0 r0
float_ble_cont.100267:
    bne r6 r0 beq_else.100276
    lw r5 r5 24
    bne r5 r0 beq_else.100278
    addi r5 r0 1
    j beq_cont.100279
beq_else.100278:
    or r5 r0 r0
beq_cont.100279:
    j beq_cont.100277
beq_else.100276:
    lw r5 r5 24
beq_cont.100277:
    j beq_cont.100263
beq_else.100262:
    addi r28 r0 2
    bne r6 r28 beq_else.100280
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100282
    addi r6 r0 1
    j float_ble_cont.100283
float_ble_else.100282:
    or r6 r0 r0
float_ble_cont.100283:
    bne r5 r0 beq_else.100284
    or r5 r6 r0
    j beq_cont.100285
beq_else.100284:
    bne r6 r0 beq_else.100286
    addi r5 r0 1
    j beq_cont.100287
beq_else.100286:
    or r5 r0 r0
beq_cont.100287:
beq_cont.100285:
    bne r5 r0 beq_else.100288
    addi r5 r0 1
    j beq_cont.100289
beq_else.100288:
    or r5 r0 r0
beq_cont.100289:
    j beq_cont.100281
beq_else.100280:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.100290
    fmv f4 f7
    j beq_cont.100291
beq_else.100290:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.100291:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.100292
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.100293
beq_else.100292:
beq_cont.100293:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100294
    addi r6 r0 1
    j float_ble_cont.100295
float_ble_else.100294:
    or r6 r0 r0
float_ble_cont.100295:
    bne r5 r0 beq_else.100296
    or r5 r6 r0
    j beq_cont.100297
beq_else.100296:
    bne r6 r0 beq_else.100298
    addi r5 r0 1
    j beq_cont.100299
beq_else.100298:
    or r5 r0 r0
beq_cont.100299:
beq_cont.100297:
    bne r5 r0 beq_else.100300
    addi r5 r0 1
    j beq_cont.100301
beq_else.100300:
    or r5 r0 r0
beq_cont.100301:
beq_cont.100281:
beq_cont.100263:
    bne r5 r0 beq_else.100302
    addi r5 r0 2
    lw r25 r29 56
    mv r2 r3
    mv r1 r5
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    j beq_cont.100303
beq_else.100302:
    or r1 r0 r0
beq_cont.100303:
beq_cont.100261:
    j beq_cont.100259
beq_else.100258:
    or r1 r0 r0
beq_cont.100259:
beq_cont.100217:
    bne r1 r0 beq_else.100304
    j beq_cont.100305
beq_else.100304:
    lw r1 r29 48
    lwcZ f0 r29 124
    swcZ f0 r1 0
    lw r1 r29 40
    lwcZ f0 r29 120
    swcZ f0 r1 0
    lwcZ f0 r29 116
    swcZ f0 r1 4
    lwcZ f0 r29 112
    swcZ f0 r1 8
    lw r1 r29 24
    lw r2 r29 108
    sw r2 r1 0
    lw r1 r29 16
    lw r2 r29 104
    sw r2 r1 0
beq_cont.100305:
    j float_ble_cont.100215
float_ble_else.100214:
float_ble_cont.100215:
    j float_ble_cont.100213
float_ble_else.100212:
float_ble_cont.100213:
    lw r1 r29 100
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solve_one_or_network.2899:
    lw r4 r25 44
    lw r5 r25 40
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    sll r15 r1 2
    add r27 r2 r15
    lw r15 r27 0
    addi r28 r0 -1
    bne r15 r28 beq_else.100306
    jr r31
beq_else.100306:
    sll r15 r15 2
    add r27 r14 r15
    lw r15 r27 0
    lw r16 r15 0
    sw r25 r29 0
    sw r10 r29 4
    sw r12 r29 8
    sw r11 r29 12
    sw r13 r29 16
    sw r4 r29 20
    sw r6 r29 24
    sw r9 r29 28
    sw r5 r29 32
    sw r7 r29 36
    sw r3 r29 40
    sw r8 r29 44
    sw r14 r29 48
    sw r2 r29 52
    sw r1 r29 56
    addi r28 r0 -1
    bne r16 r28 beq_else.100308
    j beq_cont.100309
beq_else.100308:
    sll r17 r16 2
    add r27 r9 r17
    lw r17 r27 0
    lwcZ f0 r5 0
    lw r18 r17 20
    lwcZ f1 r18 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r18 r17 20
    lwcZ f2 r18 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r18 r17 20
    lwcZ f3 r18 8
    fsub f2 f2 f3
    lw r18 r17 4
    addi r28 r0 1
    bne r18 r28 beq_else.100310
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.100312
    or r18 r0 r0
    j float_eq0_cont.100313
float_eq0.100312:
    lw r18 r17 16
    lw r19 r17 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100314
    addi r20 r0 1
    j float_ble_cont.100315
float_ble_else.100314:
    or r20 r0 r0
float_ble_cont.100315:
    bne r19 r0 beq_else.100316
    or r19 r20 r0
    j beq_cont.100317
beq_else.100316:
    bne r20 r0 beq_else.100318
    addi r19 r0 1
    j beq_cont.100319
beq_else.100318:
    or r19 r0 r0
beq_cont.100319:
beq_cont.100317:
    lwcZ f3 r18 0
    bne r19 r0 beq_else.100320
    fneg f3 f3
    j beq_cont.100321
beq_else.100320:
beq_cont.100321:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100322
    fneg f4 f4
    j float_ble_cont.100323
float_ble_else.100322:
float_ble_cont.100323:
    lwcZ f5 r18 4
    fclt f4 f5
    bc1f float_ble_else.100324
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100326
    fneg f4 f4
    j float_ble_cont.100327
float_ble_else.100326:
float_ble_cont.100327:
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.100328
    swcZ f3 r6 0
    addi r18 r0 1
    j float_ble_cont.100329
float_ble_else.100328:
    or r18 r0 r0
float_ble_cont.100329:
    j float_ble_cont.100325
float_ble_else.100324:
    or r18 r0 r0
float_ble_cont.100325:
float_eq0_cont.100313:
    bne r18 r0 beq_else.100330
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.100332
    or r18 r0 r0
    j float_eq0_cont.100333
float_eq0.100332:
    lw r18 r17 16
    lw r19 r17 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100334
    addi r20 r0 1
    j float_ble_cont.100335
float_ble_else.100334:
    or r20 r0 r0
float_ble_cont.100335:
    bne r19 r0 beq_else.100336
    or r19 r20 r0
    j beq_cont.100337
beq_else.100336:
    bne r20 r0 beq_else.100338
    addi r19 r0 1
    j beq_cont.100339
beq_else.100338:
    or r19 r0 r0
beq_cont.100339:
beq_cont.100337:
    lwcZ f3 r18 4
    bne r19 r0 beq_else.100340
    fneg f3 f3
    j beq_cont.100341
beq_else.100340:
beq_cont.100341:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100342
    fneg f4 f4
    j float_ble_cont.100343
float_ble_else.100342:
float_ble_cont.100343:
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.100344
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100346
    fneg f4 f4
    j float_ble_cont.100347
float_ble_else.100346:
float_ble_cont.100347:
    lwcZ f5 r18 0
    fclt f4 f5
    bc1f float_ble_else.100348
    swcZ f3 r6 0
    addi r18 r0 1
    j float_ble_cont.100349
float_ble_else.100348:
    or r18 r0 r0
float_ble_cont.100349:
    j float_ble_cont.100345
float_ble_else.100344:
    or r18 r0 r0
float_ble_cont.100345:
float_eq0_cont.100333:
    bne r18 r0 beq_else.100350
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.100352
    or r17 r0 r0
    j float_eq0_cont.100353
float_eq0.100352:
    lw r18 r17 16
    lw r17 r17 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100354
    addi r19 r0 1
    j float_ble_cont.100355
float_ble_else.100354:
    or r19 r0 r0
float_ble_cont.100355:
    bne r17 r0 beq_else.100356
    or r17 r19 r0
    j beq_cont.100357
beq_else.100356:
    bne r19 r0 beq_else.100358
    addi r17 r0 1
    j beq_cont.100359
beq_else.100358:
    or r17 r0 r0
beq_cont.100359:
beq_cont.100357:
    lwcZ f3 r18 8
    bne r17 r0 beq_else.100360
    fneg f3 f3
    j beq_cont.100361
beq_else.100360:
beq_cont.100361:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.100362
    fneg f0 f0
    j float_ble_cont.100363
float_ble_else.100362:
float_ble_cont.100363:
    lwcZ f3 r18 0
    fclt f0 f3
    bc1f float_ble_else.100364
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.100366
    fneg f0 f0
    j float_ble_cont.100367
float_ble_else.100366:
float_ble_cont.100367:
    lwcZ f1 r18 4
    fclt f0 f1
    bc1f float_ble_else.100368
    swcZ f2 r6 0
    addi r17 r0 1
    j float_ble_cont.100369
float_ble_else.100368:
    or r17 r0 r0
float_ble_cont.100369:
    j float_ble_cont.100365
float_ble_else.100364:
    or r17 r0 r0
float_ble_cont.100365:
float_eq0_cont.100353:
    bne r17 r0 beq_else.100370
    or r17 r0 r0
    j beq_cont.100371
beq_else.100370:
    addi r17 r0 3
beq_cont.100371:
    j beq_cont.100351
beq_else.100350:
    addi r17 r0 2
beq_cont.100351:
    j beq_cont.100331
beq_else.100330:
    addi r17 r0 1
beq_cont.100331:
    j beq_cont.100311
beq_else.100310:
    addi r28 r0 2
    bne r18 r28 beq_else.100372
    lw r17 r17 16
    lwcZ f3 r3 0
    lwcZ f4 r17 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r17 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r17 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.100374
    addi r18 r0 1
    j float_ble_cont.100375
float_ble_else.100374:
    or r18 r0 r0
float_ble_cont.100375:
    bne r18 r0 beq_else.100376
    or r17 r0 r0
    j beq_cont.100377
beq_else.100376:
    lwcZ f4 r17 0
    fmul f0 f4 f0
    lwcZ f4 r17 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r17 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.100377:
    j beq_cont.100373
beq_else.100372:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r18 r17 16
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r18 r17 16
    lwcZ f8 r18 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r18 r17 16
    lwcZ f8 r18 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r18 r17 12
    bne r18 r0 beq_else.100378
    fmv f3 f6
    j beq_cont.100379
beq_else.100378:
    fmul f7 f4 f5
    lw r18 r17 36
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r18 r17 36
    lwcZ f7 r18 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r18 r17 36
    lwcZ f4 r18 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.100379:
    fcz f3
    bc1f float_eq0.100380
    or r17 r0 r0
    j float_eq0_cont.100381
float_eq0.100380:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r18 r17 16
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r18 r17 16
    lwcZ f9 r18 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r18 r17 16
    lwcZ f9 r18 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r18 r17 12
    bne r18 r0 beq_else.100382
    fmv f4 f7
    j beq_cont.100383
beq_else.100382:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r18 r17 36
    lwcZ f9 r18 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r18 r17 36
    lwcZ f9 r18 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r18 r17 36
    lwcZ f5 r18 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.100383:
    fmul f5 f0 f0
    lw r18 r17 16
    lwcZ f6 r18 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r18 r17 16
    lwcZ f7 r18 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r18 r17 16
    lwcZ f7 r18 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r18 r17 12
    bne r18 r0 beq_else.100384
    fmv f0 f5
    j beq_cont.100385
beq_else.100384:
    fmul f6 f1 f2
    lw r18 r17 36
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r18 r17 36
    lwcZ f6 r18 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r18 r17 36
    lwcZ f1 r18 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.100385:
    lw r18 r17 4
    addi r28 r0 3
    bne r18 r28 beq_else.100386
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.100387
beq_else.100386:
beq_cont.100387:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100388
    addi r18 r0 1
    j float_ble_cont.100389
float_ble_else.100388:
    or r18 r0 r0
float_ble_cont.100389:
    bne r18 r0 beq_else.100390
    or r17 r0 r0
    j beq_cont.100391
beq_else.100390:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100392
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.100393
float_ble_else.100392:
    flui f0 0
    # 0.000000
float_ble_cont.100393:
    lw r17 r17 24
    bne r17 r0 beq_else.100394
    fneg f0 f0
    j beq_cont.100395
beq_else.100394:
beq_cont.100395:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.100391:
float_eq0_cont.100381:
beq_cont.100373:
beq_cont.100311:
    bne r17 r0 beq_else.100396
    sll r16 r16 2
    add r27 r9 r16
    lw r16 r27 0
    lw r16 r16 24
    bne r16 r0 beq_else.100398
    j beq_cont.100399
beq_else.100398:
    addi r16 r0 1
    mv r2 r15
    mv r1 r16
    mv r25 r8
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
beq_cont.100399:
    j beq_cont.100397
beq_else.100396:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r15 r29 60
    fclt f1 f0
    bc1f float_ble_else.100400
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.100402
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r18 r15 0
    sw r17 r29 64
    sw r16 r29 68
    swcZ f3 r29 72
    swcZ f2 r29 76
    swcZ f1 r29 80
    swcZ f0 r29 84
    addi r28 r0 -1
    bne r18 r28 beq_else.100404
    addi r1 r0 1
    j beq_cont.100405
beq_else.100404:
    sll r18 r18 2
    add r27 r9 r18
    lw r18 r27 0
    lw r19 r18 20
    lwcZ f4 r19 0
    fsub f4 f1 f4
    lw r19 r18 20
    lwcZ f5 r19 4
    fsub f5 f2 f5
    lw r19 r18 20
    lwcZ f6 r19 8
    fsub f6 f3 f6
    lw r19 r18 4
    addi r28 r0 1
    bne r19 r28 beq_else.100406
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.100408
    fneg f4 f4
    j float_ble_cont.100409
float_ble_else.100408:
float_ble_cont.100409:
    lw r19 r18 16
    lwcZ f7 r19 0
    fclt f4 f7
    bc1f float_ble_else.100410
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.100412
    fneg f4 f5
    j float_ble_cont.100413
float_ble_else.100412:
    fmv f4 f5
float_ble_cont.100413:
    lw r19 r18 16
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.100414
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.100416
    fneg f4 f6
    j float_ble_cont.100417
float_ble_else.100416:
    fmv f4 f6
float_ble_cont.100417:
    lw r19 r18 16
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.100418
    addi r19 r0 1
    j float_ble_cont.100419
float_ble_else.100418:
    or r19 r0 r0
float_ble_cont.100419:
    j float_ble_cont.100415
float_ble_else.100414:
    or r19 r0 r0
float_ble_cont.100415:
    j float_ble_cont.100411
float_ble_else.100410:
    or r19 r0 r0
float_ble_cont.100411:
    bne r19 r0 beq_else.100420
    lw r18 r18 24
    bne r18 r0 beq_else.100422
    addi r18 r0 1
    j beq_cont.100423
beq_else.100422:
    or r18 r0 r0
beq_cont.100423:
    j beq_cont.100421
beq_else.100420:
    lw r18 r18 24
beq_cont.100421:
    j beq_cont.100407
beq_else.100406:
    addi r28 r0 2
    bne r19 r28 beq_else.100424
    lw r19 r18 16
    lwcZ f7 r19 0
    fmul f4 f7 f4
    lwcZ f7 r19 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r19 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100426
    addi r19 r0 1
    j float_ble_cont.100427
float_ble_else.100426:
    or r19 r0 r0
float_ble_cont.100427:
    bne r18 r0 beq_else.100428
    or r18 r19 r0
    j beq_cont.100429
beq_else.100428:
    bne r19 r0 beq_else.100430
    addi r18 r0 1
    j beq_cont.100431
beq_else.100430:
    or r18 r0 r0
beq_cont.100431:
beq_cont.100429:
    bne r18 r0 beq_else.100432
    addi r18 r0 1
    j beq_cont.100433
beq_else.100432:
    or r18 r0 r0
beq_cont.100433:
    j beq_cont.100425
beq_else.100424:
    fmul f7 f4 f4
    lw r19 r18 16
    lwcZ f8 r19 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r19 r18 16
    lwcZ f9 r19 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r19 r18 16
    lwcZ f9 r19 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r19 r18 12
    bne r19 r0 beq_else.100434
    fmv f4 f7
    j beq_cont.100435
beq_else.100434:
    fmul f8 f5 f6
    lw r19 r18 36
    lwcZ f9 r19 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r19 r18 36
    lwcZ f8 r19 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r19 r18 36
    lwcZ f5 r19 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.100435:
    lw r19 r18 4
    addi r28 r0 3
    bne r19 r28 beq_else.100436
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.100437
beq_else.100436:
beq_cont.100437:
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100438
    addi r19 r0 1
    j float_ble_cont.100439
float_ble_else.100438:
    or r19 r0 r0
float_ble_cont.100439:
    bne r18 r0 beq_else.100440
    or r18 r19 r0
    j beq_cont.100441
beq_else.100440:
    bne r19 r0 beq_else.100442
    addi r18 r0 1
    j beq_cont.100443
beq_else.100442:
    or r18 r0 r0
beq_cont.100443:
beq_cont.100441:
    bne r18 r0 beq_else.100444
    addi r18 r0 1
    j beq_cont.100445
beq_else.100444:
    or r18 r0 r0
beq_cont.100445:
beq_cont.100425:
beq_cont.100407:
    bne r18 r0 beq_else.100446
    lw r18 r15 4
    addi r28 r0 -1
    bne r18 r28 beq_else.100448
    addi r1 r0 1
    j beq_cont.100449
beq_else.100448:
    sll r18 r18 2
    add r27 r9 r18
    lw r18 r27 0
    lw r19 r18 20
    lwcZ f4 r19 0
    fsub f4 f1 f4
    lw r19 r18 20
    lwcZ f5 r19 4
    fsub f5 f2 f5
    lw r19 r18 20
    lwcZ f6 r19 8
    fsub f6 f3 f6
    lw r19 r18 4
    addi r28 r0 1
    bne r19 r28 beq_else.100450
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.100452
    fneg f4 f4
    j float_ble_cont.100453
float_ble_else.100452:
float_ble_cont.100453:
    lw r19 r18 16
    lwcZ f7 r19 0
    fclt f4 f7
    bc1f float_ble_else.100454
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.100456
    fneg f4 f5
    j float_ble_cont.100457
float_ble_else.100456:
    fmv f4 f5
float_ble_cont.100457:
    lw r19 r18 16
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.100458
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.100460
    fneg f4 f6
    j float_ble_cont.100461
float_ble_else.100460:
    fmv f4 f6
float_ble_cont.100461:
    lw r19 r18 16
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.100462
    addi r19 r0 1
    j float_ble_cont.100463
float_ble_else.100462:
    or r19 r0 r0
float_ble_cont.100463:
    j float_ble_cont.100459
float_ble_else.100458:
    or r19 r0 r0
float_ble_cont.100459:
    j float_ble_cont.100455
float_ble_else.100454:
    or r19 r0 r0
float_ble_cont.100455:
    bne r19 r0 beq_else.100464
    lw r18 r18 24
    bne r18 r0 beq_else.100466
    addi r18 r0 1
    j beq_cont.100467
beq_else.100466:
    or r18 r0 r0
beq_cont.100467:
    j beq_cont.100465
beq_else.100464:
    lw r18 r18 24
beq_cont.100465:
    j beq_cont.100451
beq_else.100450:
    addi r28 r0 2
    bne r19 r28 beq_else.100468
    lw r19 r18 16
    lwcZ f7 r19 0
    fmul f4 f7 f4
    lwcZ f7 r19 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r19 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100470
    addi r19 r0 1
    j float_ble_cont.100471
float_ble_else.100470:
    or r19 r0 r0
float_ble_cont.100471:
    bne r18 r0 beq_else.100472
    or r18 r19 r0
    j beq_cont.100473
beq_else.100472:
    bne r19 r0 beq_else.100474
    addi r18 r0 1
    j beq_cont.100475
beq_else.100474:
    or r18 r0 r0
beq_cont.100475:
beq_cont.100473:
    bne r18 r0 beq_else.100476
    addi r18 r0 1
    j beq_cont.100477
beq_else.100476:
    or r18 r0 r0
beq_cont.100477:
    j beq_cont.100469
beq_else.100468:
    fmul f7 f4 f4
    lw r19 r18 16
    lwcZ f8 r19 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r19 r18 16
    lwcZ f9 r19 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r19 r18 16
    lwcZ f9 r19 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r19 r18 12
    bne r19 r0 beq_else.100478
    fmv f4 f7
    j beq_cont.100479
beq_else.100478:
    fmul f8 f5 f6
    lw r19 r18 36
    lwcZ f9 r19 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r19 r18 36
    lwcZ f8 r19 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r19 r18 36
    lwcZ f5 r19 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.100479:
    lw r19 r18 4
    addi r28 r0 3
    bne r19 r28 beq_else.100480
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.100481
beq_else.100480:
beq_cont.100481:
    lw r18 r18 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100482
    addi r19 r0 1
    j float_ble_cont.100483
float_ble_else.100482:
    or r19 r0 r0
float_ble_cont.100483:
    bne r18 r0 beq_else.100484
    or r18 r19 r0
    j beq_cont.100485
beq_else.100484:
    bne r19 r0 beq_else.100486
    addi r18 r0 1
    j beq_cont.100487
beq_else.100486:
    or r18 r0 r0
beq_cont.100487:
beq_cont.100485:
    bne r18 r0 beq_else.100488
    addi r18 r0 1
    j beq_cont.100489
beq_else.100488:
    or r18 r0 r0
beq_cont.100489:
beq_cont.100469:
beq_cont.100451:
    bne r18 r0 beq_else.100490
    addi r18 r0 2
    mv r2 r15
    mv r1 r18
    mv r25 r13
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    j beq_cont.100491
beq_else.100490:
    or r1 r0 r0
beq_cont.100491:
beq_cont.100449:
    j beq_cont.100447
beq_else.100446:
    or r1 r0 r0
beq_cont.100447:
beq_cont.100405:
    bne r1 r0 beq_else.100492
    j beq_cont.100493
beq_else.100492:
    lw r1 r29 20
    lwcZ f0 r29 84
    swcZ f0 r1 0
    lw r2 r29 12
    lwcZ f0 r29 80
    swcZ f0 r2 0
    lwcZ f0 r29 76
    swcZ f0 r2 4
    lwcZ f0 r29 72
    swcZ f0 r2 8
    lw r3 r29 8
    lw r4 r29 68
    sw r4 r3 0
    lw r4 r29 4
    lw r5 r29 64
    sw r5 r4 0
beq_cont.100493:
    j float_ble_cont.100403
float_ble_else.100402:
float_ble_cont.100403:
    j float_ble_cont.100401
float_ble_else.100400:
float_ble_cont.100401:
    addi r1 r0 1
    lw r2 r29 60
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
beq_cont.100397:
beq_cont.100309:
    lw r1 r29 56
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.100494
    jr r31
beq_else.100494:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r29 40
    lw r25 r29 44
    sw r1 r29 88
    mv r3 r5
    mv r1 r0
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.100496
    jr r31
beq_else.100496:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r2 0
    sw r1 r29 92
    addi r28 r0 -1
    bne r5 r28 beq_else.100498
    j beq_cont.100499
beq_else.100498:
    lw r6 r29 40
    lw r7 r29 32
    lw r25 r29 36
    sw r2 r29 96
    sw r5 r29 100
    mv r3 r7
    mv r2 r6
    mv r1 r5
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    bne r1 r0 beq_else.100500
    lw r1 r29 100
    sll r1 r1 2
    lw r2 r29 28
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.100502
    j beq_cont.100503
beq_else.100502:
    addi r1 r0 1
    lw r2 r29 96
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.100503:
    j beq_cont.100501
beq_else.100500:
    lw r2 r29 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100504
    lw r2 r29 20
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.100506
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r3 r29 40
    lwcZ f1 r3 0
    fmul f1 f1 f0
    lw r4 r29 32
    lwcZ f2 r4 0
    fadd f1 f1 f2
    lwcZ f2 r3 4
    fmul f2 f2 f0
    lwcZ f3 r4 4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    fmul f3 f3 f0
    lwcZ f4 r4 8
    fadd f3 f3 f4
    lw r4 r29 96
    lw r25 r29 16
    sw r1 r29 104
    swcZ f3 r29 108
    swcZ f2 r29 112
    swcZ f1 r29 116
    swcZ f0 r29 120
    mv r2 r4
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.100508
    j beq_cont.100509
beq_else.100508:
    lw r1 r29 20
    lwcZ f0 r29 120
    swcZ f0 r1 0
    lw r1 r29 12
    lwcZ f0 r29 116
    swcZ f0 r1 0
    lwcZ f0 r29 112
    swcZ f0 r1 4
    lwcZ f0 r29 108
    swcZ f0 r1 8
    lw r1 r29 8
    lw r2 r29 100
    sw r2 r1 0
    lw r1 r29 4
    lw r2 r29 104
    sw r2 r1 0
beq_cont.100509:
    j float_ble_cont.100507
float_ble_else.100506:
float_ble_cont.100507:
    j float_ble_cont.100505
float_ble_else.100504:
float_ble_cont.100505:
    addi r1 r0 1
    lw r2 r29 96
    lw r3 r29 40
    lw r25 r29 44
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.100501:
beq_cont.100499:
    lw r1 r29 92
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.100510
    jr r31
beq_else.100510:
    sll r2 r2 2
    lw r4 r29 48
    add r27 r4 r2
    lw r2 r27 0
    lw r4 r29 40
    lw r25 r29 44
    sw r1 r29 124
    mv r3 r4
    mv r1 r0
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    lw r1 r29 124
    addi r1 r1 1
    lw r2 r29 52
    lw r3 r29 40
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
trace_or_matrix.2903:
    lw r4 r25 48
    lw r5 r25 44
    lw r6 r25 40
    lw r7 r25 36
    lw r8 r25 32
    lw r9 r25 28
    lw r10 r25 24
    lw r11 r25 20
    lw r12 r25 16
    lw r13 r25 12
    lw r14 r25 8
    lw r15 r25 4
    sll r16 r1 2
    add r27 r2 r16
    lw r16 r27 0
    lw r17 r16 0
    addi r28 r0 -1
    bne r17 r28 beq_else.100512
    jr r31
beq_else.100512:
    sw r25 r29 0
    sw r8 r29 4
    sw r11 r29 8
    sw r13 r29 12
    sw r12 r29 16
    sw r14 r29 20
    sw r4 r29 24
    sw r6 r29 28
    sw r9 r29 32
    sw r10 r29 36
    sw r5 r29 40
    sw r3 r29 44
    sw r7 r29 48
    sw r15 r29 52
    sw r2 r29 56
    sw r1 r29 60
    addi r28 r0 99
    bne r17 r28 beq_else.100514
    lw r17 r16 4
    addi r28 r0 -1
    bne r17 r28 beq_else.100516
    j beq_cont.100517
beq_else.100516:
    sll r17 r17 2
    add r27 r15 r17
    lw r17 r27 0
    sw r16 r29 64
    mv r2 r17
    mv r1 r0
    mv r25 r9
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 64
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.100518
    j beq_cont.100519
beq_else.100518:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.100520
    j beq_cont.100521
beq_else.100520:
    lw r5 r29 44
    lw r6 r29 40
    lw r25 r29 48
    sw r2 r29 68
    sw r4 r29 72
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    bne r1 r0 beq_else.100522
    lw r1 r29 72
    sll r1 r1 2
    lw r2 r29 36
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.100524
    j beq_cont.100525
beq_else.100524:
    addi r1 r0 1
    lw r3 r29 68
    lw r4 r29 44
    lw r25 r29 32
    mv r2 r3
    mv r3 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.100525:
    j beq_cont.100523
beq_else.100522:
    lw r2 r29 28
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100526
    lw r3 r29 24
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.100528
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 44
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 40
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r6 r29 68
    lw r25 r29 20
    sw r1 r29 76
    swcZ f3 r29 80
    swcZ f2 r29 84
    swcZ f1 r29 88
    swcZ f0 r29 92
    mv r2 r6
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    bne r1 r0 beq_else.100530
    j beq_cont.100531
beq_else.100530:
    lw r1 r29 24
    lwcZ f0 r29 92
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 88
    swcZ f0 r2 0
    lwcZ f0 r29 84
    swcZ f0 r2 4
    lwcZ f0 r29 80
    swcZ f0 r2 8
    lw r3 r29 12
    lw r4 r29 72
    sw r4 r3 0
    lw r4 r29 8
    lw r5 r29 76
    sw r5 r4 0
beq_cont.100531:
    j float_ble_cont.100529
float_ble_else.100528:
float_ble_cont.100529:
    j float_ble_cont.100527
float_ble_else.100526:
float_ble_cont.100527:
    addi r1 r0 1
    lw r2 r29 68
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
beq_cont.100523:
beq_cont.100521:
    lw r1 r29 64
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.100532
    j beq_cont.100533
beq_else.100532:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r25 r29 32
    mv r3 r4
    mv r1 r0
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    addi r1 r0 4
    lw r2 r29 64
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
beq_cont.100533:
beq_cont.100519:
beq_cont.100517:
    j beq_cont.100515
beq_else.100514:
    sll r17 r17 2
    add r27 r10 r17
    lw r17 r27 0
    lwcZ f0 r5 0
    lw r18 r17 20
    lwcZ f1 r18 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r18 r17 20
    lwcZ f2 r18 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r18 r17 20
    lwcZ f3 r18 8
    fsub f2 f2 f3
    lw r18 r17 4
    addi r28 r0 1
    bne r18 r28 beq_else.100534
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.100536
    or r18 r0 r0
    j float_eq0_cont.100537
float_eq0.100536:
    lw r18 r17 16
    lw r19 r17 24
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100538
    addi r20 r0 1
    j float_ble_cont.100539
float_ble_else.100538:
    or r20 r0 r0
float_ble_cont.100539:
    bne r19 r0 beq_else.100540
    or r19 r20 r0
    j beq_cont.100541
beq_else.100540:
    bne r20 r0 beq_else.100542
    addi r19 r0 1
    j beq_cont.100543
beq_else.100542:
    or r19 r0 r0
beq_cont.100543:
beq_cont.100541:
    lwcZ f3 r18 0
    bne r19 r0 beq_else.100544
    fneg f3 f3
    j beq_cont.100545
beq_else.100544:
beq_cont.100545:
    fsub f3 f3 f0
    lwcZ f4 r3 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100546
    fneg f4 f4
    j float_ble_cont.100547
float_ble_else.100546:
float_ble_cont.100547:
    lwcZ f5 r18 4
    fclt f4 f5
    bc1f float_ble_else.100548
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100550
    fneg f4 f4
    j float_ble_cont.100551
float_ble_else.100550:
float_ble_cont.100551:
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.100552
    swcZ f3 r6 0
    addi r18 r0 1
    j float_ble_cont.100553
float_ble_else.100552:
    or r18 r0 r0
float_ble_cont.100553:
    j float_ble_cont.100549
float_ble_else.100548:
    or r18 r0 r0
float_ble_cont.100549:
float_eq0_cont.100537:
    bne r18 r0 beq_else.100554
    lwcZ f3 r3 4
    fcz f3
    bc1f float_eq0.100556
    or r18 r0 r0
    j float_eq0_cont.100557
float_eq0.100556:
    lw r18 r17 16
    lw r19 r17 24
    lwcZ f3 r3 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100558
    addi r20 r0 1
    j float_ble_cont.100559
float_ble_else.100558:
    or r20 r0 r0
float_ble_cont.100559:
    bne r19 r0 beq_else.100560
    or r19 r20 r0
    j beq_cont.100561
beq_else.100560:
    bne r20 r0 beq_else.100562
    addi r19 r0 1
    j beq_cont.100563
beq_else.100562:
    or r19 r0 r0
beq_cont.100563:
beq_cont.100561:
    lwcZ f3 r18 4
    bne r19 r0 beq_else.100564
    fneg f3 f3
    j beq_cont.100565
beq_else.100564:
beq_cont.100565:
    fsub f3 f3 f1
    lwcZ f4 r3 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r3 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100566
    fneg f4 f4
    j float_ble_cont.100567
float_ble_else.100566:
float_ble_cont.100567:
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.100568
    lwcZ f4 r3 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100570
    fneg f4 f4
    j float_ble_cont.100571
float_ble_else.100570:
float_ble_cont.100571:
    lwcZ f5 r18 0
    fclt f4 f5
    bc1f float_ble_else.100572
    swcZ f3 r6 0
    addi r18 r0 1
    j float_ble_cont.100573
float_ble_else.100572:
    or r18 r0 r0
float_ble_cont.100573:
    j float_ble_cont.100569
float_ble_else.100568:
    or r18 r0 r0
float_ble_cont.100569:
float_eq0_cont.100557:
    bne r18 r0 beq_else.100574
    lwcZ f3 r3 8
    fcz f3
    bc1f float_eq0.100576
    or r17 r0 r0
    j float_eq0_cont.100577
float_eq0.100576:
    lw r18 r17 16
    lw r17 r17 24
    lwcZ f3 r3 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100578
    addi r19 r0 1
    j float_ble_cont.100579
float_ble_else.100578:
    or r19 r0 r0
float_ble_cont.100579:
    bne r17 r0 beq_else.100580
    or r17 r19 r0
    j beq_cont.100581
beq_else.100580:
    bne r19 r0 beq_else.100582
    addi r17 r0 1
    j beq_cont.100583
beq_else.100582:
    or r17 r0 r0
beq_cont.100583:
beq_cont.100581:
    lwcZ f3 r18 8
    bne r17 r0 beq_else.100584
    fneg f3 f3
    j beq_cont.100585
beq_else.100584:
beq_cont.100585:
    fsub f2 f3 f2
    lwcZ f3 r3 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r3 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.100586
    fneg f0 f0
    j float_ble_cont.100587
float_ble_else.100586:
float_ble_cont.100587:
    lwcZ f3 r18 0
    fclt f0 f3
    bc1f float_ble_else.100588
    lwcZ f0 r3 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.100590
    fneg f0 f0
    j float_ble_cont.100591
float_ble_else.100590:
float_ble_cont.100591:
    lwcZ f1 r18 4
    fclt f0 f1
    bc1f float_ble_else.100592
    swcZ f2 r6 0
    addi r17 r0 1
    j float_ble_cont.100593
float_ble_else.100592:
    or r17 r0 r0
float_ble_cont.100593:
    j float_ble_cont.100589
float_ble_else.100588:
    or r17 r0 r0
float_ble_cont.100589:
float_eq0_cont.100577:
    bne r17 r0 beq_else.100594
    or r17 r0 r0
    j beq_cont.100595
beq_else.100594:
    addi r17 r0 3
beq_cont.100595:
    j beq_cont.100575
beq_else.100574:
    addi r17 r0 2
beq_cont.100575:
    j beq_cont.100555
beq_else.100554:
    addi r17 r0 1
beq_cont.100555:
    j beq_cont.100535
beq_else.100534:
    addi r28 r0 2
    bne r18 r28 beq_else.100596
    lw r17 r17 16
    lwcZ f3 r3 0
    lwcZ f4 r17 0
    fmul f3 f3 f4
    lwcZ f4 r3 4
    lwcZ f5 r17 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r3 8
    lwcZ f5 r17 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.100598
    addi r18 r0 1
    j float_ble_cont.100599
float_ble_else.100598:
    or r18 r0 r0
float_ble_cont.100599:
    bne r18 r0 beq_else.100600
    or r17 r0 r0
    j beq_cont.100601
beq_else.100600:
    lwcZ f4 r17 0
    fmul f0 f4 f0
    lwcZ f4 r17 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r17 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.100601:
    j beq_cont.100597
beq_else.100596:
    lwcZ f3 r3 0
    lwcZ f4 r3 4
    lwcZ f5 r3 8
    fmul f6 f3 f3
    lw r18 r17 16
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r18 r17 16
    lwcZ f8 r18 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r18 r17 16
    lwcZ f8 r18 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r18 r17 12
    bne r18 r0 beq_else.100602
    fmv f3 f6
    j beq_cont.100603
beq_else.100602:
    fmul f7 f4 f5
    lw r18 r17 36
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r18 r17 36
    lwcZ f7 r18 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r18 r17 36
    lwcZ f4 r18 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.100603:
    fcz f3
    bc1f float_eq0.100604
    or r17 r0 r0
    j float_eq0_cont.100605
float_eq0.100604:
    lwcZ f4 r3 0
    lwcZ f5 r3 4
    lwcZ f6 r3 8
    fmul f7 f4 f0
    lw r18 r17 16
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r18 r17 16
    lwcZ f9 r18 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r18 r17 16
    lwcZ f9 r18 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r18 r17 12
    bne r18 r0 beq_else.100606
    fmv f4 f7
    j beq_cont.100607
beq_else.100606:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r18 r17 36
    lwcZ f9 r18 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r18 r17 36
    lwcZ f9 r18 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r18 r17 36
    lwcZ f5 r18 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.100607:
    fmul f5 f0 f0
    lw r18 r17 16
    lwcZ f6 r18 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r18 r17 16
    lwcZ f7 r18 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r18 r17 16
    lwcZ f7 r18 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r18 r17 12
    bne r18 r0 beq_else.100608
    fmv f0 f5
    j beq_cont.100609
beq_else.100608:
    fmul f6 f1 f2
    lw r18 r17 36
    lwcZ f7 r18 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r18 r17 36
    lwcZ f6 r18 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r18 r17 36
    lwcZ f1 r18 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.100609:
    lw r18 r17 4
    addi r28 r0 3
    bne r18 r28 beq_else.100610
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.100611
beq_else.100610:
beq_cont.100611:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100612
    addi r18 r0 1
    j float_ble_cont.100613
float_ble_else.100612:
    or r18 r0 r0
float_ble_cont.100613:
    bne r18 r0 beq_else.100614
    or r17 r0 r0
    j beq_cont.100615
beq_else.100614:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100616
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.100617
float_ble_else.100616:
    flui f0 0
    # 0.000000
float_ble_cont.100617:
    lw r17 r17 24
    bne r17 r0 beq_else.100618
    fneg f0 f0
    j beq_cont.100619
beq_else.100618:
beq_cont.100619:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.100615:
float_eq0_cont.100605:
beq_cont.100597:
beq_cont.100535:
    bne r17 r0 beq_else.100620
    j beq_cont.100621
beq_else.100620:
    lwcZ f0 r6 0
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.100622
    lw r17 r16 4
    addi r28 r0 -1
    bne r17 r28 beq_else.100624
    j beq_cont.100625
beq_else.100624:
    sll r17 r17 2
    add r27 r15 r17
    lw r17 r27 0
    sw r16 r29 64
    mv r2 r17
    mv r1 r0
    mv r25 r9
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    lw r1 r29 64
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.100626
    j beq_cont.100627
beq_else.100626:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.100628
    j beq_cont.100629
beq_else.100628:
    lw r5 r29 44
    lw r6 r29 40
    lw r25 r29 48
    sw r2 r29 96
    sw r4 r29 100
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    bne r1 r0 beq_else.100630
    lw r1 r29 100
    sll r1 r1 2
    lw r2 r29 36
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.100632
    j beq_cont.100633
beq_else.100632:
    addi r1 r0 1
    lw r3 r29 96
    lw r4 r29 44
    lw r25 r29 32
    mv r2 r3
    mv r3 r4
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.100633:
    j beq_cont.100631
beq_else.100630:
    lw r2 r29 28
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100634
    lw r3 r29 24
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.100636
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 44
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 40
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r6 r29 96
    lw r25 r29 20
    sw r1 r29 104
    swcZ f3 r29 108
    swcZ f2 r29 112
    swcZ f1 r29 116
    swcZ f0 r29 120
    mv r2 r6
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    bne r1 r0 beq_else.100638
    j beq_cont.100639
beq_else.100638:
    lw r1 r29 24
    lwcZ f0 r29 120
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 116
    swcZ f0 r2 0
    lwcZ f0 r29 112
    swcZ f0 r2 4
    lwcZ f0 r29 108
    swcZ f0 r2 8
    lw r3 r29 12
    lw r4 r29 100
    sw r4 r3 0
    lw r4 r29 8
    lw r5 r29 104
    sw r5 r4 0
beq_cont.100639:
    j float_ble_cont.100637
float_ble_else.100636:
float_ble_cont.100637:
    j float_ble_cont.100635
float_ble_else.100634:
float_ble_cont.100635:
    addi r1 r0 1
    lw r2 r29 96
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.100631:
beq_cont.100629:
    lw r1 r29 64
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.100640
    j beq_cont.100641
beq_else.100640:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r25 r29 32
    mv r3 r4
    mv r1 r0
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    addi r1 r0 4
    lw r2 r29 64
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.100641:
beq_cont.100627:
beq_cont.100625:
    j float_ble_cont.100623
float_ble_else.100622:
float_ble_cont.100623:
beq_cont.100621:
beq_cont.100515:
    lw r1 r29 60
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.100642
    jr r31
beq_else.100642:
    sw r1 r29 124
    addi r28 r0 99
    bne r4 r28 beq_else.100644
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.100646
    j beq_cont.100647
beq_else.100646:
    sll r4 r4 2
    lw r5 r29 52
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 0
    sw r2 r29 128
    addi r28 r0 -1
    bne r6 r28 beq_else.100648
    j beq_cont.100649
beq_else.100648:
    lw r7 r29 44
    lw r8 r29 40
    lw r25 r29 48
    sw r4 r29 132
    sw r6 r29 136
    mv r3 r8
    mv r2 r7
    mv r1 r6
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    bne r1 r0 beq_else.100650
    lw r1 r29 136
    sll r1 r1 2
    lw r2 r29 36
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.100652
    j beq_cont.100653
beq_else.100652:
    addi r1 r0 1
    lw r3 r29 132
    lw r4 r29 44
    lw r25 r29 32
    mv r2 r3
    mv r3 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.100653:
    j beq_cont.100651
beq_else.100650:
    lw r2 r29 28
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100654
    lw r3 r29 24
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.100656
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 44
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 40
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r6 r29 132
    lw r25 r29 20
    sw r1 r29 140
    swcZ f3 r29 144
    swcZ f2 r29 148
    swcZ f1 r29 152
    swcZ f0 r29 156
    mv r2 r6
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    bne r1 r0 beq_else.100658
    j beq_cont.100659
beq_else.100658:
    lw r1 r29 24
    lwcZ f0 r29 156
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 152
    swcZ f0 r2 0
    lwcZ f0 r29 148
    swcZ f0 r2 4
    lwcZ f0 r29 144
    swcZ f0 r2 8
    lw r2 r29 12
    lw r3 r29 136
    sw r3 r2 0
    lw r2 r29 8
    lw r3 r29 140
    sw r3 r2 0
beq_cont.100659:
    j float_ble_cont.100657
float_ble_else.100656:
float_ble_cont.100657:
    j float_ble_cont.100655
float_ble_else.100654:
float_ble_cont.100655:
    addi r1 r0 1
    lw r2 r29 132
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
beq_cont.100651:
beq_cont.100649:
    lw r1 r29 128
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.100660
    j beq_cont.100661
beq_else.100660:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r25 r29 32
    mv r3 r4
    mv r1 r0
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    addi r1 r0 3
    lw r2 r29 128
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
beq_cont.100661:
beq_cont.100647:
    j beq_cont.100645
beq_else.100644:
    sll r4 r4 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 40
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.100662
    lw r7 r29 44
    lwcZ f3 r7 0
    fcz f3
    bc1f float_eq0.100664
    or r8 r0 r0
    j float_eq0_cont.100665
float_eq0.100664:
    lw r8 r4 16
    lw r9 r4 24
    lwcZ f3 r7 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100666
    addi r10 r0 1
    j float_ble_cont.100667
float_ble_else.100666:
    or r10 r0 r0
float_ble_cont.100667:
    bne r9 r0 beq_else.100668
    or r9 r10 r0
    j beq_cont.100669
beq_else.100668:
    bne r10 r0 beq_else.100670
    addi r9 r0 1
    j beq_cont.100671
beq_else.100670:
    or r9 r0 r0
beq_cont.100671:
beq_cont.100669:
    lwcZ f3 r8 0
    bne r9 r0 beq_else.100672
    fneg f3 f3
    j beq_cont.100673
beq_else.100672:
beq_cont.100673:
    fsub f3 f3 f0
    lwcZ f4 r7 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100674
    fneg f4 f4
    j float_ble_cont.100675
float_ble_else.100674:
float_ble_cont.100675:
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.100676
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100678
    fneg f4 f4
    j float_ble_cont.100679
float_ble_else.100678:
float_ble_cont.100679:
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.100680
    lw r8 r29 28
    swcZ f3 r8 0
    addi r8 r0 1
    j float_ble_cont.100681
float_ble_else.100680:
    or r8 r0 r0
float_ble_cont.100681:
    j float_ble_cont.100677
float_ble_else.100676:
    or r8 r0 r0
float_ble_cont.100677:
float_eq0_cont.100665:
    bne r8 r0 beq_else.100682
    lwcZ f3 r7 4
    fcz f3
    bc1f float_eq0.100684
    or r8 r0 r0
    j float_eq0_cont.100685
float_eq0.100684:
    lw r8 r4 16
    lw r9 r4 24
    lwcZ f3 r7 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100686
    addi r10 r0 1
    j float_ble_cont.100687
float_ble_else.100686:
    or r10 r0 r0
float_ble_cont.100687:
    bne r9 r0 beq_else.100688
    or r9 r10 r0
    j beq_cont.100689
beq_else.100688:
    bne r10 r0 beq_else.100690
    addi r9 r0 1
    j beq_cont.100691
beq_else.100690:
    or r9 r0 r0
beq_cont.100691:
beq_cont.100689:
    lwcZ f3 r8 4
    bne r9 r0 beq_else.100692
    fneg f3 f3
    j beq_cont.100693
beq_else.100692:
beq_cont.100693:
    fsub f3 f3 f1
    lwcZ f4 r7 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100694
    fneg f4 f4
    j float_ble_cont.100695
float_ble_else.100694:
float_ble_cont.100695:
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.100696
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100698
    fneg f4 f4
    j float_ble_cont.100699
float_ble_else.100698:
float_ble_cont.100699:
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.100700
    lw r8 r29 28
    swcZ f3 r8 0
    addi r8 r0 1
    j float_ble_cont.100701
float_ble_else.100700:
    or r8 r0 r0
float_ble_cont.100701:
    j float_ble_cont.100697
float_ble_else.100696:
    or r8 r0 r0
float_ble_cont.100697:
float_eq0_cont.100685:
    bne r8 r0 beq_else.100702
    lwcZ f3 r7 8
    fcz f3
    bc1f float_eq0.100704
    or r4 r0 r0
    j float_eq0_cont.100705
float_eq0.100704:
    lw r8 r4 16
    lw r4 r4 24
    lwcZ f3 r7 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100706
    addi r9 r0 1
    j float_ble_cont.100707
float_ble_else.100706:
    or r9 r0 r0
float_ble_cont.100707:
    bne r4 r0 beq_else.100708
    or r4 r9 r0
    j beq_cont.100709
beq_else.100708:
    bne r9 r0 beq_else.100710
    addi r4 r0 1
    j beq_cont.100711
beq_else.100710:
    or r4 r0 r0
beq_cont.100711:
beq_cont.100709:
    lwcZ f3 r8 8
    bne r4 r0 beq_else.100712
    fneg f3 f3
    j beq_cont.100713
beq_else.100712:
beq_cont.100713:
    fsub f2 f3 f2
    lwcZ f3 r7 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.100714
    fneg f0 f0
    j float_ble_cont.100715
float_ble_else.100714:
float_ble_cont.100715:
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.100716
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.100718
    fneg f0 f0
    j float_ble_cont.100719
float_ble_else.100718:
float_ble_cont.100719:
    lwcZ f1 r8 4
    fclt f0 f1
    bc1f float_ble_else.100720
    lw r4 r29 28
    swcZ f2 r4 0
    addi r4 r0 1
    j float_ble_cont.100721
float_ble_else.100720:
    or r4 r0 r0
float_ble_cont.100721:
    j float_ble_cont.100717
float_ble_else.100716:
    or r4 r0 r0
float_ble_cont.100717:
float_eq0_cont.100705:
    bne r4 r0 beq_else.100722
    or r4 r0 r0
    j beq_cont.100723
beq_else.100722:
    addi r4 r0 3
beq_cont.100723:
    j beq_cont.100703
beq_else.100702:
    addi r4 r0 2
beq_cont.100703:
    j beq_cont.100683
beq_else.100682:
    addi r4 r0 1
beq_cont.100683:
    j beq_cont.100663
beq_else.100662:
    addi r28 r0 2
    bne r7 r28 beq_else.100724
    lw r4 r4 16
    lw r7 r29 44
    lwcZ f3 r7 0
    lwcZ f4 r4 0
    fmul f3 f3 f4
    lwcZ f4 r7 4
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r7 8
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.100726
    addi r8 r0 1
    j float_ble_cont.100727
float_ble_else.100726:
    or r8 r0 r0
float_ble_cont.100727:
    bne r8 r0 beq_else.100728
    or r4 r0 r0
    j beq_cont.100729
beq_else.100728:
    lwcZ f4 r4 0
    fmul f0 f4 f0
    lwcZ f4 r4 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 28
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.100729:
    j beq_cont.100725
beq_else.100724:
    lw r7 r29 44
    lwcZ f3 r7 0
    lwcZ f4 r7 4
    lwcZ f5 r7 8
    fmul f6 f3 f3
    lw r8 r4 16
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r8 r4 16
    lwcZ f8 r8 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r8 r4 16
    lwcZ f8 r8 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r8 r4 12
    bne r8 r0 beq_else.100730
    fmv f3 f6
    j beq_cont.100731
beq_else.100730:
    fmul f7 f4 f5
    lw r8 r4 36
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r8 r4 36
    lwcZ f7 r8 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r8 r4 36
    lwcZ f4 r8 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.100731:
    fcz f3
    bc1f float_eq0.100732
    or r4 r0 r0
    j float_eq0_cont.100733
float_eq0.100732:
    lwcZ f4 r7 0
    lwcZ f5 r7 4
    lwcZ f6 r7 8
    fmul f7 f4 f0
    lw r8 r4 16
    lwcZ f8 r8 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r8 r4 16
    lwcZ f9 r8 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r8 r4 16
    lwcZ f9 r8 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r8 r4 12
    bne r8 r0 beq_else.100734
    fmv f4 f7
    j beq_cont.100735
beq_else.100734:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r8 r4 36
    lwcZ f9 r8 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r8 r4 36
    lwcZ f5 r8 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.100735:
    fmul f5 f0 f0
    lw r8 r4 16
    lwcZ f6 r8 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r8 r4 16
    lwcZ f7 r8 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r8 r4 12
    bne r8 r0 beq_else.100736
    fmv f0 f5
    j beq_cont.100737
beq_else.100736:
    fmul f6 f1 f2
    lw r8 r4 36
    lwcZ f7 r8 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r8 r4 36
    lwcZ f6 r8 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r8 r4 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.100737:
    lw r8 r4 4
    addi r28 r0 3
    bne r8 r28 beq_else.100738
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.100739
beq_else.100738:
beq_cont.100739:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100740
    addi r8 r0 1
    j float_ble_cont.100741
float_ble_else.100740:
    or r8 r0 r0
float_ble_cont.100741:
    bne r8 r0 beq_else.100742
    or r4 r0 r0
    j beq_cont.100743
beq_else.100742:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100744
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.100745
float_ble_else.100744:
    flui f0 0
    # 0.000000
float_ble_cont.100745:
    lw r4 r4 24
    bne r4 r0 beq_else.100746
    fneg f0 f0
    j beq_cont.100747
beq_else.100746:
beq_cont.100747:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 28
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.100743:
float_eq0_cont.100733:
beq_cont.100725:
beq_cont.100663:
    bne r4 r0 beq_else.100748
    j beq_cont.100749
beq_else.100748:
    lw r4 r29 28
    lwcZ f0 r4 0
    lw r8 r29 24
    lwcZ f1 r8 0
    fclt f0 f1
    bc1f float_ble_else.100750
    lw r9 r2 4
    addi r28 r0 -1
    bne r9 r28 beq_else.100752
    j beq_cont.100753
beq_else.100752:
    sll r9 r9 2
    lw r10 r29 52
    add r27 r10 r9
    lw r9 r27 0
    lw r11 r9 0
    sw r2 r29 128
    addi r28 r0 -1
    bne r11 r28 beq_else.100754
    j beq_cont.100755
beq_else.100754:
    lw r25 r29 48
    sw r9 r29 160
    sw r11 r29 164
    mv r3 r6
    mv r2 r7
    mv r1 r11
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    bne r1 r0 beq_else.100756
    lw r1 r29 164
    sll r1 r1 2
    lw r2 r29 36
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.100758
    j beq_cont.100759
beq_else.100758:
    addi r1 r0 1
    lw r3 r29 160
    lw r4 r29 44
    lw r25 r29 32
    mv r2 r3
    mv r3 r4
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
beq_cont.100759:
    j beq_cont.100757
beq_else.100756:
    lw r2 r29 28
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100760
    lw r3 r29 24
    lwcZ f1 r3 0
    fclt f0 f1
    bc1f float_ble_else.100762
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r4 r29 44
    lwcZ f1 r4 0
    fmul f1 f1 f0
    lw r5 r29 40
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r6 r29 160
    lw r25 r29 20
    sw r1 r29 168
    swcZ f3 r29 172
    swcZ f2 r29 176
    swcZ f1 r29 180
    swcZ f0 r29 184
    mv r2 r6
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    bne r1 r0 beq_else.100764
    j beq_cont.100765
beq_else.100764:
    lw r1 r29 24
    lwcZ f0 r29 184
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 180
    swcZ f0 r2 0
    lwcZ f0 r29 176
    swcZ f0 r2 4
    lwcZ f0 r29 172
    swcZ f0 r2 8
    lw r2 r29 12
    lw r3 r29 164
    sw r3 r2 0
    lw r2 r29 8
    lw r3 r29 168
    sw r3 r2 0
beq_cont.100765:
    j float_ble_cont.100763
float_ble_else.100762:
float_ble_cont.100763:
    j float_ble_cont.100761
float_ble_else.100760:
float_ble_cont.100761:
    addi r1 r0 1
    lw r2 r29 160
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.100757:
beq_cont.100755:
    lw r1 r29 128
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.100766
    j beq_cont.100767
beq_else.100766:
    sll r2 r2 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r25 r29 32
    mv r3 r4
    mv r1 r0
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r1 r0 3
    lw r2 r29 128
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.100767:
beq_cont.100753:
    j float_ble_cont.100751
float_ble_else.100750:
float_ble_cont.100751:
beq_cont.100749:
beq_cont.100645:
    lw r1 r29 124
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.100768
    jr r31
beq_else.100768:
    sw r1 r29 188
    addi r28 r0 99
    bne r4 r28 beq_else.100770
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.100772
    j beq_cont.100773
beq_else.100772:
    sll r4 r4 2
    lw r5 r29 52
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 44
    lw r25 r29 32
    sw r2 r29 192
    mv r3 r5
    mv r2 r4
    mv r1 r0
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r1 r0 2
    lw r2 r29 192
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.100773:
    j beq_cont.100771
beq_else.100770:
    sll r4 r4 2
    lw r5 r29 36
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 40
    lwcZ f0 r5 0
    lw r6 r4 20
    lwcZ f1 r6 0
    fsub f0 f0 f1
    lwcZ f1 r5 4
    lw r6 r4 20
    lwcZ f2 r6 4
    fsub f1 f1 f2
    lwcZ f2 r5 8
    lw r6 r4 20
    lwcZ f3 r6 8
    fsub f2 f2 f3
    lw r6 r4 4
    addi r28 r0 1
    bne r6 r28 beq_else.100774
    lw r6 r29 44
    lwcZ f3 r6 0
    fcz f3
    bc1f float_eq0.100776
    or r7 r0 r0
    j float_eq0_cont.100777
float_eq0.100776:
    lw r7 r4 16
    lw r8 r4 24
    lwcZ f3 r6 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100778
    addi r9 r0 1
    j float_ble_cont.100779
float_ble_else.100778:
    or r9 r0 r0
float_ble_cont.100779:
    bne r8 r0 beq_else.100780
    or r8 r9 r0
    j beq_cont.100781
beq_else.100780:
    bne r9 r0 beq_else.100782
    addi r8 r0 1
    j beq_cont.100783
beq_else.100782:
    or r8 r0 r0
beq_cont.100783:
beq_cont.100781:
    lwcZ f3 r7 0
    bne r8 r0 beq_else.100784
    fneg f3 f3
    j beq_cont.100785
beq_else.100784:
beq_cont.100785:
    fsub f3 f3 f0
    lwcZ f4 r6 0
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100786
    fneg f4 f4
    j float_ble_cont.100787
float_ble_else.100786:
float_ble_cont.100787:
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.100788
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100790
    fneg f4 f4
    j float_ble_cont.100791
float_ble_else.100790:
float_ble_cont.100791:
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.100792
    lw r7 r29 28
    swcZ f3 r7 0
    addi r7 r0 1
    j float_ble_cont.100793
float_ble_else.100792:
    or r7 r0 r0
float_ble_cont.100793:
    j float_ble_cont.100789
float_ble_else.100788:
    or r7 r0 r0
float_ble_cont.100789:
float_eq0_cont.100777:
    bne r7 r0 beq_else.100794
    lwcZ f3 r6 4
    fcz f3
    bc1f float_eq0.100796
    or r7 r0 r0
    j float_eq0_cont.100797
float_eq0.100796:
    lw r7 r4 16
    lw r8 r4 24
    lwcZ f3 r6 4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100798
    addi r9 r0 1
    j float_ble_cont.100799
float_ble_else.100798:
    or r9 r0 r0
float_ble_cont.100799:
    bne r8 r0 beq_else.100800
    or r8 r9 r0
    j beq_cont.100801
beq_else.100800:
    bne r9 r0 beq_else.100802
    addi r8 r0 1
    j beq_cont.100803
beq_else.100802:
    or r8 r0 r0
beq_cont.100803:
beq_cont.100801:
    lwcZ f3 r7 4
    bne r8 r0 beq_else.100804
    fneg f3 f3
    j beq_cont.100805
beq_else.100804:
beq_cont.100805:
    fsub f3 f3 f1
    lwcZ f4 r6 4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100806
    fneg f4 f4
    j float_ble_cont.100807
float_ble_else.100806:
float_ble_cont.100807:
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.100808
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100810
    fneg f4 f4
    j float_ble_cont.100811
float_ble_else.100810:
float_ble_cont.100811:
    lwcZ f5 r7 0
    fclt f4 f5
    bc1f float_ble_else.100812
    lw r7 r29 28
    swcZ f3 r7 0
    addi r7 r0 1
    j float_ble_cont.100813
float_ble_else.100812:
    or r7 r0 r0
float_ble_cont.100813:
    j float_ble_cont.100809
float_ble_else.100808:
    or r7 r0 r0
float_ble_cont.100809:
float_eq0_cont.100797:
    bne r7 r0 beq_else.100814
    lwcZ f3 r6 8
    fcz f3
    bc1f float_eq0.100816
    or r4 r0 r0
    j float_eq0_cont.100817
float_eq0.100816:
    lw r7 r4 16
    lw r4 r4 24
    lwcZ f3 r6 8
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.100818
    addi r8 r0 1
    j float_ble_cont.100819
float_ble_else.100818:
    or r8 r0 r0
float_ble_cont.100819:
    bne r4 r0 beq_else.100820
    or r4 r8 r0
    j beq_cont.100821
beq_else.100820:
    bne r8 r0 beq_else.100822
    addi r4 r0 1
    j beq_cont.100823
beq_else.100822:
    or r4 r0 r0
beq_cont.100823:
beq_cont.100821:
    lwcZ f3 r7 8
    bne r4 r0 beq_else.100824
    fneg f3 f3
    j beq_cont.100825
beq_else.100824:
beq_cont.100825:
    fsub f2 f3 f2
    lwcZ f3 r6 8
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.100826
    fneg f0 f0
    j float_ble_cont.100827
float_ble_else.100826:
float_ble_cont.100827:
    lwcZ f3 r7 0
    fclt f0 f3
    bc1f float_ble_else.100828
    lwcZ f0 r6 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.100830
    fneg f0 f0
    j float_ble_cont.100831
float_ble_else.100830:
float_ble_cont.100831:
    lwcZ f1 r7 4
    fclt f0 f1
    bc1f float_ble_else.100832
    lw r4 r29 28
    swcZ f2 r4 0
    addi r4 r0 1
    j float_ble_cont.100833
float_ble_else.100832:
    or r4 r0 r0
float_ble_cont.100833:
    j float_ble_cont.100829
float_ble_else.100828:
    or r4 r0 r0
float_ble_cont.100829:
float_eq0_cont.100817:
    bne r4 r0 beq_else.100834
    or r4 r0 r0
    j beq_cont.100835
beq_else.100834:
    addi r4 r0 3
beq_cont.100835:
    j beq_cont.100815
beq_else.100814:
    addi r4 r0 2
beq_cont.100815:
    j beq_cont.100795
beq_else.100794:
    addi r4 r0 1
beq_cont.100795:
    j beq_cont.100775
beq_else.100774:
    addi r28 r0 2
    bne r6 r28 beq_else.100836
    lw r4 r4 16
    lw r6 r29 44
    lwcZ f3 r6 0
    lwcZ f4 r4 0
    fmul f3 f3 f4
    lwcZ f4 r6 4
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r6 8
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.100838
    addi r7 r0 1
    j float_ble_cont.100839
float_ble_else.100838:
    or r7 r0 r0
float_ble_cont.100839:
    bne r7 r0 beq_else.100840
    or r4 r0 r0
    j beq_cont.100841
beq_else.100840:
    lwcZ f4 r4 0
    fmul f0 f4 f0
    lwcZ f4 r4 4
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 28
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.100841:
    j beq_cont.100837
beq_else.100836:
    lw r6 r29 44
    lwcZ f3 r6 0
    lwcZ f4 r6 4
    lwcZ f5 r6 8
    fmul f6 f3 f3
    lw r7 r4 16
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fmul f7 f4 f4
    lw r7 r4 16
    lwcZ f8 r7 4
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f7 f5 f5
    lw r7 r4 16
    lwcZ f8 r7 8
    fmul f7 f7 f8
    fadd f6 f6 f7
    lw r7 r4 12
    bne r7 r0 beq_else.100842
    fmv f3 f6
    j beq_cont.100843
beq_else.100842:
    fmul f7 f4 f5
    lw r7 r4 36
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fadd f6 f6 f7
    fmul f5 f5 f3
    lw r7 r4 36
    lwcZ f7 r7 4
    fmul f5 f5 f7
    fadd f5 f6 f5
    fmul f3 f3 f4
    lw r7 r4 36
    lwcZ f4 r7 8
    fmul f3 f3 f4
    fadd f3 f5 f3
beq_cont.100843:
    fcz f3
    bc1f float_eq0.100844
    or r4 r0 r0
    j float_eq0_cont.100845
float_eq0.100844:
    lwcZ f4 r6 0
    lwcZ f5 r6 4
    lwcZ f6 r6 8
    fmul f7 f4 f0
    lw r7 r4 16
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fmul f8 f5 f1
    lw r7 r4 16
    lwcZ f9 r7 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f2
    lw r7 r4 16
    lwcZ f9 r7 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r7 r4 12
    bne r7 r0 beq_else.100846
    fmv f4 f7
    j beq_cont.100847
beq_else.100846:
    fmul f8 f6 f1
    fmul f9 f5 f2
    fadd f8 f8 f9
    lw r7 r4 36
    lwcZ f9 r7 0
    fmul f8 f8 f9
    fmul f9 f4 f2
    fmul f6 f6 f0
    fadd f6 f9 f6
    lw r7 r4 36
    lwcZ f9 r7 4
    fmul f6 f6 f9
    fadd f6 f8 f6
    fmul f4 f4 f1
    fmul f5 f5 f0
    fadd f4 f4 f5
    lw r7 r4 36
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f4 f6 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f7 f4
beq_cont.100847:
    fmul f5 f0 f0
    lw r7 r4 16
    lwcZ f6 r7 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r7 r4 16
    lwcZ f7 r7 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r7 r4 16
    lwcZ f7 r7 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r7 r4 12
    bne r7 r0 beq_else.100848
    fmv f0 f5
    j beq_cont.100849
beq_else.100848:
    fmul f6 f1 f2
    lw r7 r4 36
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f6 r7 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r7 r4 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.100849:
    lw r7 r4 4
    addi r28 r0 3
    bne r7 r28 beq_else.100850
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.100851
beq_else.100850:
beq_cont.100851:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100852
    addi r7 r0 1
    j float_ble_cont.100853
float_ble_else.100852:
    or r7 r0 r0
float_ble_cont.100853:
    bne r7 r0 beq_else.100854
    or r4 r0 r0
    j beq_cont.100855
beq_else.100854:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.100856
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f2
    fsub f6 f5 f6
    fmul f2 f2 f6
    fmul f1 f1 f2
    fsub f1 f5 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.100857
float_ble_else.100856:
    flui f0 0
    # 0.000000
float_ble_cont.100857:
    lw r4 r4 24
    bne r4 r0 beq_else.100858
    fneg f0 f0
    j beq_cont.100859
beq_else.100858:
beq_cont.100859:
    fsub f0 f0 f4
    finv_init f1 f3
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f4 f3 f1
    fsub f4 f2 f4
    fmul f1 f1 f4
    fmul f3 f3 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    fmul f0 f0 f1
    lw r4 r29 28
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.100855:
float_eq0_cont.100845:
beq_cont.100837:
beq_cont.100775:
    bne r4 r0 beq_else.100860
    j beq_cont.100861
beq_else.100860:
    lw r4 r29 28
    lwcZ f0 r4 0
    lw r7 r29 24
    lwcZ f1 r7 0
    fclt f0 f1
    bc1f float_ble_else.100862
    lw r8 r2 4
    addi r28 r0 -1
    bne r8 r28 beq_else.100864
    j beq_cont.100865
beq_else.100864:
    sll r8 r8 2
    lw r9 r29 52
    add r27 r9 r8
    lw r8 r27 0
    lw r25 r29 32
    sw r2 r29 192
    mv r3 r6
    mv r2 r8
    mv r1 r0
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r1 r0 2
    lw r2 r29 192
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.100865:
    j float_ble_cont.100863
float_ble_else.100862:
float_ble_cont.100863:
beq_cont.100861:
beq_cont.100771:
    lw r1 r29 188
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 56
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.100866
    jr r31
beq_else.100866:
    sw r1 r29 196
    addi r28 r0 99
    bne r4 r28 beq_else.100868
    addi r4 r0 1
    lw r5 r29 44
    lw r25 r29 4
    mv r3 r5
    mv r1 r4
    sw r31 r29 200
    addi r29 r29 204
    lw r26 r25 0
    jalr r26
    subi r29 r29 204
    lw r31 r29 200
    j beq_cont.100869
beq_else.100868:
    lw r5 r29 44
    lw r6 r29 40
    lw r25 r29 48
    sw r2 r29 200
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    bne r1 r0 beq_else.100870
    j beq_cont.100871
beq_else.100870:
    lw r1 r29 28
    lwcZ f0 r1 0
    lw r1 r29 24
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.100872
    addi r1 r0 1
    lw r2 r29 200
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    j float_ble_cont.100873
float_ble_else.100872:
float_ble_cont.100873:
beq_cont.100871:
beq_cont.100869:
    lw r1 r29 196
    addi r1 r1 1
    lw r2 r29 56
    lw r3 r29 44
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solve_each_element_fast.2909:
    lw r4 r25 32
    lw r5 r25 28
    lw r6 r25 24
    lw r7 r25 20
    lw r8 r25 16
    lw r9 r25 12
    lw r10 r25 8
    lw r11 r25 4
    lw r12 r3 0
    sll r13 r1 2
    add r27 r2 r13
    lw r13 r27 0
    addi r28 r0 -1
    bne r13 r28 beq_else.100874
    jr r31
beq_else.100874:
    sll r14 r13 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 40
    lwcZ f0 r15 0
    lwcZ f1 r15 4
    lwcZ f2 r15 8
    lw r16 r3 4
    sll r17 r13 2
    add r27 r16 r17
    lw r16 r27 0
    lw r17 r14 4
    addi r28 r0 1
    bne r17 r28 beq_else.100876
    lw r15 r3 0
    lwcZ f3 r16 0
    fsub f3 f3 f0
    lwcZ f4 r16 4
    fmul f3 f3 f4
    lwcZ f4 r15 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100878
    fneg f4 f4
    j float_ble_cont.100879
float_ble_else.100878:
float_ble_cont.100879:
    lw r17 r14 16
    lwcZ f5 r17 4
    fclt f4 f5
    bc1f float_ble_else.100880
    lwcZ f4 r15 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100882
    fneg f4 f4
    j float_ble_cont.100883
float_ble_else.100882:
float_ble_cont.100883:
    lw r17 r14 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.100884
    lwcZ f4 r16 4
    fcz f4
    bc1f float_eq0.100886
    or r17 r0 r0
    j float_eq0_cont.100887
float_eq0.100886:
    addi r17 r0 1
float_eq0_cont.100887:
    j float_ble_cont.100885
float_ble_else.100884:
    or r17 r0 r0
float_ble_cont.100885:
    j float_ble_cont.100881
float_ble_else.100880:
    or r17 r0 r0
float_ble_cont.100881:
    bne r17 r0 beq_else.100888
    lwcZ f3 r16 8
    fsub f3 f3 f1
    lwcZ f4 r16 12
    fmul f3 f3 f4
    lwcZ f4 r15 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100890
    fneg f4 f4
    j float_ble_cont.100891
float_ble_else.100890:
float_ble_cont.100891:
    lw r17 r14 16
    lwcZ f5 r17 0
    fclt f4 f5
    bc1f float_ble_else.100892
    lwcZ f4 r15 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100894
    fneg f4 f4
    j float_ble_cont.100895
float_ble_else.100894:
float_ble_cont.100895:
    lw r17 r14 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.100896
    lwcZ f4 r16 12
    fcz f4
    bc1f float_eq0.100898
    or r17 r0 r0
    j float_eq0_cont.100899
float_eq0.100898:
    addi r17 r0 1
float_eq0_cont.100899:
    j float_ble_cont.100897
float_ble_else.100896:
    or r17 r0 r0
float_ble_cont.100897:
    j float_ble_cont.100893
float_ble_else.100892:
    or r17 r0 r0
float_ble_cont.100893:
    bne r17 r0 beq_else.100900
    lwcZ f3 r16 16
    fsub f2 f3 f2
    lwcZ f3 r16 20
    fmul f2 f2 f3
    lwcZ f3 r15 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.100902
    fneg f0 f0
    j float_ble_cont.100903
float_ble_else.100902:
float_ble_cont.100903:
    lw r17 r14 16
    lwcZ f3 r17 0
    fclt f0 f3
    bc1f float_ble_else.100904
    lwcZ f0 r15 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.100906
    fneg f0 f0
    j float_ble_cont.100907
float_ble_else.100906:
float_ble_cont.100907:
    lw r14 r14 16
    lwcZ f1 r14 4
    fclt f0 f1
    bc1f float_ble_else.100908
    lwcZ f0 r16 20
    fcz f0
    bc1f float_eq0.100910
    or r14 r0 r0
    j float_eq0_cont.100911
float_eq0.100910:
    addi r14 r0 1
float_eq0_cont.100911:
    j float_ble_cont.100909
float_ble_else.100908:
    or r14 r0 r0
float_ble_cont.100909:
    j float_ble_cont.100905
float_ble_else.100904:
    or r14 r0 r0
float_ble_cont.100905:
    bne r14 r0 beq_else.100912
    or r14 r0 r0
    j beq_cont.100913
beq_else.100912:
    swcZ f2 r6 0
    addi r14 r0 3
beq_cont.100913:
    j beq_cont.100901
beq_else.100900:
    swcZ f3 r6 0
    addi r14 r0 2
beq_cont.100901:
    j beq_cont.100889
beq_else.100888:
    swcZ f3 r6 0
    addi r14 r0 1
beq_cont.100889:
    j beq_cont.100877
beq_else.100876:
    addi r28 r0 2
    bne r17 r28 beq_else.100914
    lwcZ f0 r16 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.100916
    addi r14 r0 1
    j float_ble_cont.100917
float_ble_else.100916:
    or r14 r0 r0
float_ble_cont.100917:
    bne r14 r0 beq_else.100918
    or r14 r0 r0
    j beq_cont.100919
beq_else.100918:
    lwcZ f0 r16 0
    lwcZ f1 r15 12
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r14 r0 1
beq_cont.100919:
    j beq_cont.100915
beq_else.100914:
    lwcZ f3 r16 0
    fcz f3
    bc1f float_eq0.100920
    or r14 r0 r0
    j float_eq0_cont.100921
float_eq0.100920:
    lwcZ f4 r16 4
    fmul f0 f4 f0
    lwcZ f4 r16 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r16 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r15 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.100922
    addi r15 r0 1
    j float_ble_cont.100923
float_ble_else.100922:
    or r15 r0 r0
float_ble_cont.100923:
    bne r15 r0 beq_else.100924
    or r14 r0 r0
    j beq_cont.100925
beq_else.100924:
    lw r14 r14 24
    bne r14 r0 beq_else.100926
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.100928
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.100929
float_ble_else.100928:
    flui f1 0
    # 0.000000
float_ble_cont.100929:
    fsub f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
    j beq_cont.100927
beq_else.100926:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.100930
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.100931
float_ble_else.100930:
    flui f1 0
    # 0.000000
float_ble_cont.100931:
    fadd f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
beq_cont.100927:
    addi r14 r0 1
beq_cont.100925:
float_eq0_cont.100921:
beq_cont.100915:
beq_cont.100877:
    bne r14 r0 beq_else.100932
    sll r12 r13 2
    add r27 r7 r12
    lw r12 r27 0
    lw r12 r12 24
    bne r12 r0 beq_else.100933
    jr r31
beq_else.100933:
    addi r1 r1 1
    lw r12 r3 0
    sll r13 r1 2
    add r27 r2 r13
    lw r13 r27 0
    addi r28 r0 -1
    bne r13 r28 beq_else.100935
    jr r31
beq_else.100935:
    sll r14 r13 2
    add r27 r7 r14
    lw r14 r27 0
    lw r15 r14 40
    lwcZ f0 r15 0
    lwcZ f1 r15 4
    lwcZ f2 r15 8
    lw r16 r3 4
    sll r17 r13 2
    add r27 r16 r17
    lw r16 r27 0
    lw r17 r14 4
    addi r28 r0 1
    bne r17 r28 beq_else.100937
    lw r15 r3 0
    lwcZ f3 r16 0
    fsub f3 f3 f0
    lwcZ f4 r16 4
    fmul f3 f3 f4
    lwcZ f4 r15 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100939
    fneg f4 f4
    j float_ble_cont.100940
float_ble_else.100939:
float_ble_cont.100940:
    lw r17 r14 16
    lwcZ f5 r17 4
    fclt f4 f5
    bc1f float_ble_else.100941
    lwcZ f4 r15 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100943
    fneg f4 f4
    j float_ble_cont.100944
float_ble_else.100943:
float_ble_cont.100944:
    lw r17 r14 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.100945
    lwcZ f4 r16 4
    fcz f4
    bc1f float_eq0.100947
    or r17 r0 r0
    j float_eq0_cont.100948
float_eq0.100947:
    addi r17 r0 1
float_eq0_cont.100948:
    j float_ble_cont.100946
float_ble_else.100945:
    or r17 r0 r0
float_ble_cont.100946:
    j float_ble_cont.100942
float_ble_else.100941:
    or r17 r0 r0
float_ble_cont.100942:
    bne r17 r0 beq_else.100949
    lwcZ f3 r16 8
    fsub f3 f3 f1
    lwcZ f4 r16 12
    fmul f3 f3 f4
    lwcZ f4 r15 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100951
    fneg f4 f4
    j float_ble_cont.100952
float_ble_else.100951:
float_ble_cont.100952:
    lw r17 r14 16
    lwcZ f5 r17 0
    fclt f4 f5
    bc1f float_ble_else.100953
    lwcZ f4 r15 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.100955
    fneg f4 f4
    j float_ble_cont.100956
float_ble_else.100955:
float_ble_cont.100956:
    lw r17 r14 16
    lwcZ f5 r17 8
    fclt f4 f5
    bc1f float_ble_else.100957
    lwcZ f4 r16 12
    fcz f4
    bc1f float_eq0.100959
    or r17 r0 r0
    j float_eq0_cont.100960
float_eq0.100959:
    addi r17 r0 1
float_eq0_cont.100960:
    j float_ble_cont.100958
float_ble_else.100957:
    or r17 r0 r0
float_ble_cont.100958:
    j float_ble_cont.100954
float_ble_else.100953:
    or r17 r0 r0
float_ble_cont.100954:
    bne r17 r0 beq_else.100961
    lwcZ f3 r16 16
    fsub f2 f3 f2
    lwcZ f3 r16 20
    fmul f2 f2 f3
    lwcZ f3 r15 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.100963
    fneg f0 f0
    j float_ble_cont.100964
float_ble_else.100963:
float_ble_cont.100964:
    lw r17 r14 16
    lwcZ f3 r17 0
    fclt f0 f3
    bc1f float_ble_else.100965
    lwcZ f0 r15 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.100967
    fneg f0 f0
    j float_ble_cont.100968
float_ble_else.100967:
float_ble_cont.100968:
    lw r14 r14 16
    lwcZ f1 r14 4
    fclt f0 f1
    bc1f float_ble_else.100969
    lwcZ f0 r16 20
    fcz f0
    bc1f float_eq0.100971
    or r14 r0 r0
    j float_eq0_cont.100972
float_eq0.100971:
    addi r14 r0 1
float_eq0_cont.100972:
    j float_ble_cont.100970
float_ble_else.100969:
    or r14 r0 r0
float_ble_cont.100970:
    j float_ble_cont.100966
float_ble_else.100965:
    or r14 r0 r0
float_ble_cont.100966:
    bne r14 r0 beq_else.100973
    or r14 r0 r0
    j beq_cont.100974
beq_else.100973:
    swcZ f2 r6 0
    addi r14 r0 3
beq_cont.100974:
    j beq_cont.100962
beq_else.100961:
    swcZ f3 r6 0
    addi r14 r0 2
beq_cont.100962:
    j beq_cont.100950
beq_else.100949:
    swcZ f3 r6 0
    addi r14 r0 1
beq_cont.100950:
    j beq_cont.100938
beq_else.100937:
    addi r28 r0 2
    bne r17 r28 beq_else.100975
    lwcZ f0 r16 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.100977
    addi r14 r0 1
    j float_ble_cont.100978
float_ble_else.100977:
    or r14 r0 r0
float_ble_cont.100978:
    bne r14 r0 beq_else.100979
    or r14 r0 r0
    j beq_cont.100980
beq_else.100979:
    lwcZ f0 r16 0
    lwcZ f1 r15 12
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r14 r0 1
beq_cont.100980:
    j beq_cont.100976
beq_else.100975:
    lwcZ f3 r16 0
    fcz f3
    bc1f float_eq0.100981
    or r14 r0 r0
    j float_eq0_cont.100982
float_eq0.100981:
    lwcZ f4 r16 4
    fmul f0 f4 f0
    lwcZ f4 r16 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r16 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r15 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.100983
    addi r15 r0 1
    j float_ble_cont.100984
float_ble_else.100983:
    or r15 r0 r0
float_ble_cont.100984:
    bne r15 r0 beq_else.100985
    or r14 r0 r0
    j beq_cont.100986
beq_else.100985:
    lw r14 r14 24
    bne r14 r0 beq_else.100987
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.100989
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.100990
float_ble_else.100989:
    flui f1 0
    # 0.000000
float_ble_cont.100990:
    fsub f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
    j beq_cont.100988
beq_else.100987:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.100991
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.100992
float_ble_else.100991:
    flui f1 0
    # 0.000000
float_ble_cont.100992:
    fadd f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
beq_cont.100988:
    addi r14 r0 1
beq_cont.100986:
float_eq0_cont.100982:
beq_cont.100976:
beq_cont.100938:
    bne r14 r0 beq_else.100993
    sll r4 r13 2
    add r27 r7 r4
    lw r4 r27 0
    lw r4 r4 24
    bne r4 r0 beq_else.100994
    jr r31
beq_else.100994:
    addi r1 r1 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.100993:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r3 r29 0
    sw r2 r29 4
    sw r25 r29 8
    sw r1 r29 12
    fclt f1 f0
    bc1f float_ble_else.100996
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.100998
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r12 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r12 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r12 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r5 r2 0
    sw r8 r29 16
    sw r14 r29 20
    sw r10 r29 24
    sw r13 r29 28
    swcZ f3 r29 32
    swcZ f2 r29 36
    sw r9 r29 40
    swcZ f1 r29 44
    sw r4 r29 48
    swcZ f0 r29 52
    addi r28 r0 -1
    bne r5 r28 beq_else.101000
    addi r1 r0 1
    j beq_cont.101001
beq_else.101000:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.101002
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.101004
    fneg f4 f4
    j float_ble_cont.101005
float_ble_else.101004:
float_ble_cont.101005:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.101006
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.101008
    fneg f4 f5
    j float_ble_cont.101009
float_ble_else.101008:
    fmv f4 f5
float_ble_cont.101009:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.101010
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.101012
    fneg f4 f6
    j float_ble_cont.101013
float_ble_else.101012:
    fmv f4 f6
float_ble_cont.101013:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.101014
    addi r6 r0 1
    j float_ble_cont.101015
float_ble_else.101014:
    or r6 r0 r0
float_ble_cont.101015:
    j float_ble_cont.101011
float_ble_else.101010:
    or r6 r0 r0
float_ble_cont.101011:
    j float_ble_cont.101007
float_ble_else.101006:
    or r6 r0 r0
float_ble_cont.101007:
    bne r6 r0 beq_else.101016
    lw r5 r5 24
    bne r5 r0 beq_else.101018
    addi r5 r0 1
    j beq_cont.101019
beq_else.101018:
    or r5 r0 r0
beq_cont.101019:
    j beq_cont.101017
beq_else.101016:
    lw r5 r5 24
beq_cont.101017:
    j beq_cont.101003
beq_else.101002:
    addi r28 r0 2
    bne r6 r28 beq_else.101020
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101022
    addi r6 r0 1
    j float_ble_cont.101023
float_ble_else.101022:
    or r6 r0 r0
float_ble_cont.101023:
    bne r5 r0 beq_else.101024
    or r5 r6 r0
    j beq_cont.101025
beq_else.101024:
    bne r6 r0 beq_else.101026
    addi r5 r0 1
    j beq_cont.101027
beq_else.101026:
    or r5 r0 r0
beq_cont.101027:
beq_cont.101025:
    bne r5 r0 beq_else.101028
    addi r5 r0 1
    j beq_cont.101029
beq_else.101028:
    or r5 r0 r0
beq_cont.101029:
    j beq_cont.101021
beq_else.101020:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.101030
    fmv f4 f7
    j beq_cont.101031
beq_else.101030:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.101031:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.101032
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.101033
beq_else.101032:
beq_cont.101033:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101034
    addi r6 r0 1
    j float_ble_cont.101035
float_ble_else.101034:
    or r6 r0 r0
float_ble_cont.101035:
    bne r5 r0 beq_else.101036
    or r5 r6 r0
    j beq_cont.101037
beq_else.101036:
    bne r6 r0 beq_else.101038
    addi r5 r0 1
    j beq_cont.101039
beq_else.101038:
    or r5 r0 r0
beq_cont.101039:
beq_cont.101037:
    bne r5 r0 beq_else.101040
    addi r5 r0 1
    j beq_cont.101041
beq_else.101040:
    or r5 r0 r0
beq_cont.101041:
beq_cont.101021:
beq_cont.101003:
    bne r5 r0 beq_else.101042
    lw r5 r2 4
    addi r28 r0 -1
    bne r5 r28 beq_else.101044
    addi r1 r0 1
    j beq_cont.101045
beq_else.101044:
    sll r5 r5 2
    add r27 r7 r5
    lw r5 r27 0
    lw r6 r5 20
    lwcZ f4 r6 0
    fsub f4 f1 f4
    lw r6 r5 20
    lwcZ f5 r6 4
    fsub f5 f2 f5
    lw r6 r5 20
    lwcZ f6 r6 8
    fsub f6 f3 f6
    lw r6 r5 4
    addi r28 r0 1
    bne r6 r28 beq_else.101046
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.101048
    fneg f4 f4
    j float_ble_cont.101049
float_ble_else.101048:
float_ble_cont.101049:
    lw r6 r5 16
    lwcZ f7 r6 0
    fclt f4 f7
    bc1f float_ble_else.101050
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.101052
    fneg f4 f5
    j float_ble_cont.101053
float_ble_else.101052:
    fmv f4 f5
float_ble_cont.101053:
    lw r6 r5 16
    lwcZ f5 r6 4
    fclt f4 f5
    bc1f float_ble_else.101054
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.101056
    fneg f4 f6
    j float_ble_cont.101057
float_ble_else.101056:
    fmv f4 f6
float_ble_cont.101057:
    lw r6 r5 16
    lwcZ f5 r6 8
    fclt f4 f5
    bc1f float_ble_else.101058
    addi r6 r0 1
    j float_ble_cont.101059
float_ble_else.101058:
    or r6 r0 r0
float_ble_cont.101059:
    j float_ble_cont.101055
float_ble_else.101054:
    or r6 r0 r0
float_ble_cont.101055:
    j float_ble_cont.101051
float_ble_else.101050:
    or r6 r0 r0
float_ble_cont.101051:
    bne r6 r0 beq_else.101060
    lw r5 r5 24
    bne r5 r0 beq_else.101062
    addi r5 r0 1
    j beq_cont.101063
beq_else.101062:
    or r5 r0 r0
beq_cont.101063:
    j beq_cont.101061
beq_else.101060:
    lw r5 r5 24
beq_cont.101061:
    j beq_cont.101047
beq_else.101046:
    addi r28 r0 2
    bne r6 r28 beq_else.101064
    lw r6 r5 16
    lwcZ f7 r6 0
    fmul f4 f7 f4
    lwcZ f7 r6 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r6 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101066
    addi r6 r0 1
    j float_ble_cont.101067
float_ble_else.101066:
    or r6 r0 r0
float_ble_cont.101067:
    bne r5 r0 beq_else.101068
    or r5 r6 r0
    j beq_cont.101069
beq_else.101068:
    bne r6 r0 beq_else.101070
    addi r5 r0 1
    j beq_cont.101071
beq_else.101070:
    or r5 r0 r0
beq_cont.101071:
beq_cont.101069:
    bne r5 r0 beq_else.101072
    addi r5 r0 1
    j beq_cont.101073
beq_else.101072:
    or r5 r0 r0
beq_cont.101073:
    j beq_cont.101065
beq_else.101064:
    fmul f7 f4 f4
    lw r6 r5 16
    lwcZ f8 r6 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r6 r5 16
    lwcZ f9 r6 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r6 r5 16
    lwcZ f9 r6 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r6 r5 12
    bne r6 r0 beq_else.101074
    fmv f4 f7
    j beq_cont.101075
beq_else.101074:
    fmul f8 f5 f6
    lw r6 r5 36
    lwcZ f9 r6 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r6 r5 36
    lwcZ f8 r6 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r6 r5 36
    lwcZ f5 r6 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.101075:
    lw r6 r5 4
    addi r28 r0 3
    bne r6 r28 beq_else.101076
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.101077
beq_else.101076:
beq_cont.101077:
    lw r5 r5 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101078
    addi r6 r0 1
    j float_ble_cont.101079
float_ble_else.101078:
    or r6 r0 r0
float_ble_cont.101079:
    bne r5 r0 beq_else.101080
    or r5 r6 r0
    j beq_cont.101081
beq_else.101080:
    bne r6 r0 beq_else.101082
    addi r5 r0 1
    j beq_cont.101083
beq_else.101082:
    or r5 r0 r0
beq_cont.101083:
beq_cont.101081:
    bne r5 r0 beq_else.101084
    addi r5 r0 1
    j beq_cont.101085
beq_else.101084:
    or r5 r0 r0
beq_cont.101085:
beq_cont.101065:
beq_cont.101047:
    bne r5 r0 beq_else.101086
    addi r5 r0 2
    mv r1 r5
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    j beq_cont.101087
beq_else.101086:
    or r1 r0 r0
beq_cont.101087:
beq_cont.101045:
    j beq_cont.101043
beq_else.101042:
    or r1 r0 r0
beq_cont.101043:
beq_cont.101001:
    bne r1 r0 beq_else.101088
    j beq_cont.101089
beq_else.101088:
    lw r1 r29 48
    lwcZ f0 r29 52
    swcZ f0 r1 0
    lw r1 r29 40
    lwcZ f0 r29 44
    swcZ f0 r1 0
    lwcZ f0 r29 36
    swcZ f0 r1 4
    lwcZ f0 r29 32
    swcZ f0 r1 8
    lw r1 r29 24
    lw r2 r29 28
    sw r2 r1 0
    lw r1 r29 16
    lw r2 r29 20
    sw r2 r1 0
beq_cont.101089:
    j float_ble_cont.100999
float_ble_else.100998:
float_ble_cont.100999:
    j float_ble_cont.100997
float_ble_else.100996:
float_ble_cont.100997:
    lw r1 r29 12
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.100932:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r8 r29 16
    sw r10 r29 24
    sw r9 r29 40
    sw r11 r29 56
    sw r5 r29 60
    sw r4 r29 48
    sw r25 r29 8
    sw r6 r29 64
    sw r7 r29 68
    sw r2 r29 4
    sw r3 r29 0
    sw r1 r29 72
    fclt f1 f0
    bc1f float_ble_else.101090
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.101092
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r12 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r12 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r12 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r12 r2 0
    sw r14 r29 76
    sw r13 r29 80
    swcZ f3 r29 84
    swcZ f2 r29 88
    swcZ f1 r29 92
    swcZ f0 r29 96
    addi r28 r0 -1
    bne r12 r28 beq_else.101094
    addi r1 r0 1
    j beq_cont.101095
beq_else.101094:
    sll r12 r12 2
    add r27 r7 r12
    lw r12 r27 0
    lw r15 r12 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r12 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r12 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r12 4
    addi r28 r0 1
    bne r15 r28 beq_else.101096
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.101098
    fneg f4 f4
    j float_ble_cont.101099
float_ble_else.101098:
float_ble_cont.101099:
    lw r15 r12 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.101100
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.101102
    fneg f4 f5
    j float_ble_cont.101103
float_ble_else.101102:
    fmv f4 f5
float_ble_cont.101103:
    lw r15 r12 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.101104
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.101106
    fneg f4 f6
    j float_ble_cont.101107
float_ble_else.101106:
    fmv f4 f6
float_ble_cont.101107:
    lw r15 r12 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.101108
    addi r15 r0 1
    j float_ble_cont.101109
float_ble_else.101108:
    or r15 r0 r0
float_ble_cont.101109:
    j float_ble_cont.101105
float_ble_else.101104:
    or r15 r0 r0
float_ble_cont.101105:
    j float_ble_cont.101101
float_ble_else.101100:
    or r15 r0 r0
float_ble_cont.101101:
    bne r15 r0 beq_else.101110
    lw r12 r12 24
    bne r12 r0 beq_else.101112
    addi r12 r0 1
    j beq_cont.101113
beq_else.101112:
    or r12 r0 r0
beq_cont.101113:
    j beq_cont.101111
beq_else.101110:
    lw r12 r12 24
beq_cont.101111:
    j beq_cont.101097
beq_else.101096:
    addi r28 r0 2
    bne r15 r28 beq_else.101114
    lw r15 r12 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101116
    addi r15 r0 1
    j float_ble_cont.101117
float_ble_else.101116:
    or r15 r0 r0
float_ble_cont.101117:
    bne r12 r0 beq_else.101118
    or r12 r15 r0
    j beq_cont.101119
beq_else.101118:
    bne r15 r0 beq_else.101120
    addi r12 r0 1
    j beq_cont.101121
beq_else.101120:
    or r12 r0 r0
beq_cont.101121:
beq_cont.101119:
    bne r12 r0 beq_else.101122
    addi r12 r0 1
    j beq_cont.101123
beq_else.101122:
    or r12 r0 r0
beq_cont.101123:
    j beq_cont.101115
beq_else.101114:
    fmul f7 f4 f4
    lw r15 r12 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r12 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r12 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r12 12
    bne r15 r0 beq_else.101124
    fmv f4 f7
    j beq_cont.101125
beq_else.101124:
    fmul f8 f5 f6
    lw r15 r12 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r12 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r12 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.101125:
    lw r15 r12 4
    addi r28 r0 3
    bne r15 r28 beq_else.101126
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.101127
beq_else.101126:
beq_cont.101127:
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101128
    addi r15 r0 1
    j float_ble_cont.101129
float_ble_else.101128:
    or r15 r0 r0
float_ble_cont.101129:
    bne r12 r0 beq_else.101130
    or r12 r15 r0
    j beq_cont.101131
beq_else.101130:
    bne r15 r0 beq_else.101132
    addi r12 r0 1
    j beq_cont.101133
beq_else.101132:
    or r12 r0 r0
beq_cont.101133:
beq_cont.101131:
    bne r12 r0 beq_else.101134
    addi r12 r0 1
    j beq_cont.101135
beq_else.101134:
    or r12 r0 r0
beq_cont.101135:
beq_cont.101115:
beq_cont.101097:
    bne r12 r0 beq_else.101136
    lw r12 r2 4
    addi r28 r0 -1
    bne r12 r28 beq_else.101138
    addi r1 r0 1
    j beq_cont.101139
beq_else.101138:
    sll r12 r12 2
    add r27 r7 r12
    lw r12 r27 0
    lw r15 r12 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r12 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r12 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r12 4
    addi r28 r0 1
    bne r15 r28 beq_else.101140
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.101142
    fneg f4 f4
    j float_ble_cont.101143
float_ble_else.101142:
float_ble_cont.101143:
    lw r15 r12 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.101144
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.101146
    fneg f4 f5
    j float_ble_cont.101147
float_ble_else.101146:
    fmv f4 f5
float_ble_cont.101147:
    lw r15 r12 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.101148
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.101150
    fneg f4 f6
    j float_ble_cont.101151
float_ble_else.101150:
    fmv f4 f6
float_ble_cont.101151:
    lw r15 r12 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.101152
    addi r15 r0 1
    j float_ble_cont.101153
float_ble_else.101152:
    or r15 r0 r0
float_ble_cont.101153:
    j float_ble_cont.101149
float_ble_else.101148:
    or r15 r0 r0
float_ble_cont.101149:
    j float_ble_cont.101145
float_ble_else.101144:
    or r15 r0 r0
float_ble_cont.101145:
    bne r15 r0 beq_else.101154
    lw r12 r12 24
    bne r12 r0 beq_else.101156
    addi r12 r0 1
    j beq_cont.101157
beq_else.101156:
    or r12 r0 r0
beq_cont.101157:
    j beq_cont.101155
beq_else.101154:
    lw r12 r12 24
beq_cont.101155:
    j beq_cont.101141
beq_else.101140:
    addi r28 r0 2
    bne r15 r28 beq_else.101158
    lw r15 r12 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101160
    addi r15 r0 1
    j float_ble_cont.101161
float_ble_else.101160:
    or r15 r0 r0
float_ble_cont.101161:
    bne r12 r0 beq_else.101162
    or r12 r15 r0
    j beq_cont.101163
beq_else.101162:
    bne r15 r0 beq_else.101164
    addi r12 r0 1
    j beq_cont.101165
beq_else.101164:
    or r12 r0 r0
beq_cont.101165:
beq_cont.101163:
    bne r12 r0 beq_else.101166
    addi r12 r0 1
    j beq_cont.101167
beq_else.101166:
    or r12 r0 r0
beq_cont.101167:
    j beq_cont.101159
beq_else.101158:
    fmul f7 f4 f4
    lw r15 r12 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r12 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r12 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r12 12
    bne r15 r0 beq_else.101168
    fmv f4 f7
    j beq_cont.101169
beq_else.101168:
    fmul f8 f5 f6
    lw r15 r12 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r12 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r12 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.101169:
    lw r15 r12 4
    addi r28 r0 3
    bne r15 r28 beq_else.101170
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.101171
beq_else.101170:
beq_cont.101171:
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101172
    addi r15 r0 1
    j float_ble_cont.101173
float_ble_else.101172:
    or r15 r0 r0
float_ble_cont.101173:
    bne r12 r0 beq_else.101174
    or r12 r15 r0
    j beq_cont.101175
beq_else.101174:
    bne r15 r0 beq_else.101176
    addi r12 r0 1
    j beq_cont.101177
beq_else.101176:
    or r12 r0 r0
beq_cont.101177:
beq_cont.101175:
    bne r12 r0 beq_else.101178
    addi r12 r0 1
    j beq_cont.101179
beq_else.101178:
    or r12 r0 r0
beq_cont.101179:
beq_cont.101159:
beq_cont.101141:
    bne r12 r0 beq_else.101180
    lw r12 r2 8
    addi r28 r0 -1
    bne r12 r28 beq_else.101182
    addi r1 r0 1
    j beq_cont.101183
beq_else.101182:
    sll r12 r12 2
    add r27 r7 r12
    lw r12 r27 0
    lw r15 r12 20
    lwcZ f4 r15 0
    fsub f4 f1 f4
    lw r15 r12 20
    lwcZ f5 r15 4
    fsub f5 f2 f5
    lw r15 r12 20
    lwcZ f6 r15 8
    fsub f6 f3 f6
    lw r15 r12 4
    addi r28 r0 1
    bne r15 r28 beq_else.101184
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.101186
    fneg f4 f4
    j float_ble_cont.101187
float_ble_else.101186:
float_ble_cont.101187:
    lw r15 r12 16
    lwcZ f7 r15 0
    fclt f4 f7
    bc1f float_ble_else.101188
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.101190
    fneg f4 f5
    j float_ble_cont.101191
float_ble_else.101190:
    fmv f4 f5
float_ble_cont.101191:
    lw r15 r12 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.101192
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.101194
    fneg f4 f6
    j float_ble_cont.101195
float_ble_else.101194:
    fmv f4 f6
float_ble_cont.101195:
    lw r15 r12 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.101196
    addi r15 r0 1
    j float_ble_cont.101197
float_ble_else.101196:
    or r15 r0 r0
float_ble_cont.101197:
    j float_ble_cont.101193
float_ble_else.101192:
    or r15 r0 r0
float_ble_cont.101193:
    j float_ble_cont.101189
float_ble_else.101188:
    or r15 r0 r0
float_ble_cont.101189:
    bne r15 r0 beq_else.101198
    lw r12 r12 24
    bne r12 r0 beq_else.101200
    addi r12 r0 1
    j beq_cont.101201
beq_else.101200:
    or r12 r0 r0
beq_cont.101201:
    j beq_cont.101199
beq_else.101198:
    lw r12 r12 24
beq_cont.101199:
    j beq_cont.101185
beq_else.101184:
    addi r28 r0 2
    bne r15 r28 beq_else.101202
    lw r15 r12 16
    lwcZ f7 r15 0
    fmul f4 f7 f4
    lwcZ f7 r15 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r15 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101204
    addi r15 r0 1
    j float_ble_cont.101205
float_ble_else.101204:
    or r15 r0 r0
float_ble_cont.101205:
    bne r12 r0 beq_else.101206
    or r12 r15 r0
    j beq_cont.101207
beq_else.101206:
    bne r15 r0 beq_else.101208
    addi r12 r0 1
    j beq_cont.101209
beq_else.101208:
    or r12 r0 r0
beq_cont.101209:
beq_cont.101207:
    bne r12 r0 beq_else.101210
    addi r12 r0 1
    j beq_cont.101211
beq_else.101210:
    or r12 r0 r0
beq_cont.101211:
    j beq_cont.101203
beq_else.101202:
    fmul f7 f4 f4
    lw r15 r12 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r15 r12 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r15 r12 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r12 12
    bne r15 r0 beq_else.101212
    fmv f4 f7
    j beq_cont.101213
beq_else.101212:
    fmul f8 f5 f6
    lw r15 r12 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r15 r12 36
    lwcZ f8 r15 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r15 r12 36
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.101213:
    lw r15 r12 4
    addi r28 r0 3
    bne r15 r28 beq_else.101214
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.101215
beq_else.101214:
beq_cont.101215:
    lw r12 r12 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101216
    addi r15 r0 1
    j float_ble_cont.101217
float_ble_else.101216:
    or r15 r0 r0
float_ble_cont.101217:
    bne r12 r0 beq_else.101218
    or r12 r15 r0
    j beq_cont.101219
beq_else.101218:
    bne r15 r0 beq_else.101220
    addi r12 r0 1
    j beq_cont.101221
beq_else.101220:
    or r12 r0 r0
beq_cont.101221:
beq_cont.101219:
    bne r12 r0 beq_else.101222
    addi r12 r0 1
    j beq_cont.101223
beq_else.101222:
    or r12 r0 r0
beq_cont.101223:
beq_cont.101203:
beq_cont.101185:
    bne r12 r0 beq_else.101224
    addi r12 r0 3
    mv r1 r12
    mv r25 r11
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.101225
beq_else.101224:
    or r1 r0 r0
beq_cont.101225:
beq_cont.101183:
    j beq_cont.101181
beq_else.101180:
    or r1 r0 r0
beq_cont.101181:
beq_cont.101139:
    j beq_cont.101137
beq_else.101136:
    or r1 r0 r0
beq_cont.101137:
beq_cont.101095:
    bne r1 r0 beq_else.101226
    j beq_cont.101227
beq_else.101226:
    lw r1 r29 48
    lwcZ f0 r29 96
    swcZ f0 r1 0
    lw r2 r29 40
    lwcZ f0 r29 92
    swcZ f0 r2 0
    lwcZ f0 r29 88
    swcZ f0 r2 4
    lwcZ f0 r29 84
    swcZ f0 r2 8
    lw r3 r29 24
    lw r4 r29 80
    sw r4 r3 0
    lw r4 r29 16
    lw r5 r29 76
    sw r5 r4 0
beq_cont.101227:
    j float_ble_cont.101093
float_ble_else.101092:
float_ble_cont.101093:
    j float_ble_cont.101091
float_ble_else.101090:
float_ble_cont.101091:
    lw r1 r29 72
    addi r1 r1 1
    lw r3 r29 0
    lw r2 r3 0
    sll r4 r1 2
    lw r5 r29 4
    add r27 r5 r4
    lw r4 r27 0
    addi r28 r0 -1
    bne r4 r28 beq_else.101228
    jr r31
beq_else.101228:
    sll r6 r4 2
    lw r7 r29 68
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r6 40
    lwcZ f0 r8 0
    lwcZ f1 r8 4
    lwcZ f2 r8 8
    lw r9 r3 4
    sll r10 r4 2
    add r27 r9 r10
    lw r9 r27 0
    lw r10 r6 4
    addi r28 r0 1
    bne r10 r28 beq_else.101230
    lw r8 r3 0
    lwcZ f3 r9 0
    fsub f3 f3 f0
    lwcZ f4 r9 4
    fmul f3 f3 f4
    lwcZ f4 r8 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101232
    fneg f4 f4
    j float_ble_cont.101233
float_ble_else.101232:
float_ble_cont.101233:
    lw r10 r6 16
    lwcZ f5 r10 4
    fclt f4 f5
    bc1f float_ble_else.101234
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101236
    fneg f4 f4
    j float_ble_cont.101237
float_ble_else.101236:
float_ble_cont.101237:
    lw r10 r6 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.101238
    lwcZ f4 r9 4
    fcz f4
    bc1f float_eq0.101240
    or r10 r0 r0
    j float_eq0_cont.101241
float_eq0.101240:
    addi r10 r0 1
float_eq0_cont.101241:
    j float_ble_cont.101239
float_ble_else.101238:
    or r10 r0 r0
float_ble_cont.101239:
    j float_ble_cont.101235
float_ble_else.101234:
    or r10 r0 r0
float_ble_cont.101235:
    bne r10 r0 beq_else.101242
    lwcZ f3 r9 8
    fsub f3 f3 f1
    lwcZ f4 r9 12
    fmul f3 f3 f4
    lwcZ f4 r8 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101244
    fneg f4 f4
    j float_ble_cont.101245
float_ble_else.101244:
float_ble_cont.101245:
    lw r10 r6 16
    lwcZ f5 r10 0
    fclt f4 f5
    bc1f float_ble_else.101246
    lwcZ f4 r8 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101248
    fneg f4 f4
    j float_ble_cont.101249
float_ble_else.101248:
float_ble_cont.101249:
    lw r10 r6 16
    lwcZ f5 r10 8
    fclt f4 f5
    bc1f float_ble_else.101250
    lwcZ f4 r9 12
    fcz f4
    bc1f float_eq0.101252
    or r10 r0 r0
    j float_eq0_cont.101253
float_eq0.101252:
    addi r10 r0 1
float_eq0_cont.101253:
    j float_ble_cont.101251
float_ble_else.101250:
    or r10 r0 r0
float_ble_cont.101251:
    j float_ble_cont.101247
float_ble_else.101246:
    or r10 r0 r0
float_ble_cont.101247:
    bne r10 r0 beq_else.101254
    lwcZ f3 r9 16
    fsub f2 f3 f2
    lwcZ f3 r9 20
    fmul f2 f2 f3
    lwcZ f3 r8 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.101256
    fneg f0 f0
    j float_ble_cont.101257
float_ble_else.101256:
float_ble_cont.101257:
    lw r10 r6 16
    lwcZ f3 r10 0
    fclt f0 f3
    bc1f float_ble_else.101258
    lwcZ f0 r8 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101260
    fneg f0 f0
    j float_ble_cont.101261
float_ble_else.101260:
float_ble_cont.101261:
    lw r6 r6 16
    lwcZ f1 r6 4
    fclt f0 f1
    bc1f float_ble_else.101262
    lwcZ f0 r9 20
    fcz f0
    bc1f float_eq0.101264
    or r6 r0 r0
    j float_eq0_cont.101265
float_eq0.101264:
    addi r6 r0 1
float_eq0_cont.101265:
    j float_ble_cont.101263
float_ble_else.101262:
    or r6 r0 r0
float_ble_cont.101263:
    j float_ble_cont.101259
float_ble_else.101258:
    or r6 r0 r0
float_ble_cont.101259:
    bne r6 r0 beq_else.101266
    or r6 r0 r0
    j beq_cont.101267
beq_else.101266:
    lw r6 r29 64
    swcZ f2 r6 0
    addi r6 r0 3
beq_cont.101267:
    j beq_cont.101255
beq_else.101254:
    lw r6 r29 64
    swcZ f3 r6 0
    addi r6 r0 2
beq_cont.101255:
    j beq_cont.101243
beq_else.101242:
    lw r6 r29 64
    swcZ f3 r6 0
    addi r6 r0 1
beq_cont.101243:
    j beq_cont.101231
beq_else.101230:
    addi r28 r0 2
    bne r10 r28 beq_else.101268
    lwcZ f0 r9 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101270
    addi r6 r0 1
    j float_ble_cont.101271
float_ble_else.101270:
    or r6 r0 r0
float_ble_cont.101271:
    bne r6 r0 beq_else.101272
    or r6 r0 r0
    j beq_cont.101273
beq_else.101272:
    lwcZ f0 r9 0
    lwcZ f1 r8 12
    fmul f0 f0 f1
    lw r6 r29 64
    swcZ f0 r6 0
    addi r6 r0 1
beq_cont.101273:
    j beq_cont.101269
beq_else.101268:
    lwcZ f3 r9 0
    fcz f3
    bc1f float_eq0.101274
    or r6 r0 r0
    j float_eq0_cont.101275
float_eq0.101274:
    lwcZ f4 r9 4
    fmul f0 f4 f0
    lwcZ f4 r9 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r9 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101276
    addi r8 r0 1
    j float_ble_cont.101277
float_ble_else.101276:
    or r8 r0 r0
float_ble_cont.101277:
    bne r8 r0 beq_else.101278
    or r6 r0 r0
    j beq_cont.101279
beq_else.101278:
    lw r6 r6 24
    bne r6 r0 beq_else.101280
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101282
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101283
float_ble_else.101282:
    flui f1 0
    # 0.000000
float_ble_cont.101283:
    fsub f0 f0 f1
    lwcZ f1 r9 16
    fmul f0 f0 f1
    lw r6 r29 64
    swcZ f0 r6 0
    j beq_cont.101281
beq_else.101280:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101284
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101285
float_ble_else.101284:
    flui f1 0
    # 0.000000
float_ble_cont.101285:
    fadd f0 f0 f1
    lwcZ f1 r9 16
    fmul f0 f0 f1
    lw r6 r29 64
    swcZ f0 r6 0
beq_cont.101281:
    addi r6 r0 1
beq_cont.101279:
float_eq0_cont.101275:
beq_cont.101269:
beq_cont.101231:
    bne r6 r0 beq_else.101286
    sll r2 r4 2
    add r27 r7 r2
    lw r2 r27 0
    lw r2 r2 24
    bne r2 r0 beq_else.101287
    jr r31
beq_else.101287:
    addi r1 r1 1
    lw r25 r29 8
    mv r2 r5
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.101286:
    lw r8 r29 64
    lwcZ f0 r8 0
    flui f1 0
    # 0.000000
    sw r1 r29 100
    fclt f1 f0
    bc1f float_ble_else.101289
    lw r8 r29 48
    lwcZ f1 r8 0
    fclt f0 f1
    bc1f float_ble_else.101291
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r2 0
    fmul f1 f1 f0
    lw r9 r29 60
    lwcZ f2 r9 0
    fadd f1 f1 f2
    lwcZ f2 r2 4
    fmul f2 f2 f0
    lwcZ f3 r9 4
    fadd f2 f2 f3
    lwcZ f3 r2 8
    fmul f3 f3 f0
    lwcZ f4 r9 8
    fadd f3 f3 f4
    lw r2 r5 0
    sw r6 r29 104
    sw r4 r29 108
    swcZ f3 r29 112
    swcZ f2 r29 116
    swcZ f1 r29 120
    swcZ f0 r29 124
    addi r28 r0 -1
    bne r2 r28 beq_else.101293
    addi r1 r0 1
    j beq_cont.101294
beq_else.101293:
    sll r2 r2 2
    add r27 r7 r2
    lw r2 r27 0
    lw r9 r2 20
    lwcZ f4 r9 0
    fsub f4 f1 f4
    lw r9 r2 20
    lwcZ f5 r9 4
    fsub f5 f2 f5
    lw r9 r2 20
    lwcZ f6 r9 8
    fsub f6 f3 f6
    lw r9 r2 4
    addi r28 r0 1
    bne r9 r28 beq_else.101295
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.101297
    fneg f4 f4
    j float_ble_cont.101298
float_ble_else.101297:
float_ble_cont.101298:
    lw r9 r2 16
    lwcZ f7 r9 0
    fclt f4 f7
    bc1f float_ble_else.101299
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.101301
    fneg f4 f5
    j float_ble_cont.101302
float_ble_else.101301:
    fmv f4 f5
float_ble_cont.101302:
    lw r9 r2 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.101303
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.101305
    fneg f4 f6
    j float_ble_cont.101306
float_ble_else.101305:
    fmv f4 f6
float_ble_cont.101306:
    lw r9 r2 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.101307
    addi r9 r0 1
    j float_ble_cont.101308
float_ble_else.101307:
    or r9 r0 r0
float_ble_cont.101308:
    j float_ble_cont.101304
float_ble_else.101303:
    or r9 r0 r0
float_ble_cont.101304:
    j float_ble_cont.101300
float_ble_else.101299:
    or r9 r0 r0
float_ble_cont.101300:
    bne r9 r0 beq_else.101309
    lw r2 r2 24
    bne r2 r0 beq_else.101311
    addi r2 r0 1
    j beq_cont.101312
beq_else.101311:
    or r2 r0 r0
beq_cont.101312:
    j beq_cont.101310
beq_else.101309:
    lw r2 r2 24
beq_cont.101310:
    j beq_cont.101296
beq_else.101295:
    addi r28 r0 2
    bne r9 r28 beq_else.101313
    lw r9 r2 16
    lwcZ f7 r9 0
    fmul f4 f7 f4
    lwcZ f7 r9 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r9 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101315
    addi r9 r0 1
    j float_ble_cont.101316
float_ble_else.101315:
    or r9 r0 r0
float_ble_cont.101316:
    bne r2 r0 beq_else.101317
    or r2 r9 r0
    j beq_cont.101318
beq_else.101317:
    bne r9 r0 beq_else.101319
    addi r2 r0 1
    j beq_cont.101320
beq_else.101319:
    or r2 r0 r0
beq_cont.101320:
beq_cont.101318:
    bne r2 r0 beq_else.101321
    addi r2 r0 1
    j beq_cont.101322
beq_else.101321:
    or r2 r0 r0
beq_cont.101322:
    j beq_cont.101314
beq_else.101313:
    fmul f7 f4 f4
    lw r9 r2 16
    lwcZ f8 r9 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r9 r2 16
    lwcZ f9 r9 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r9 r2 16
    lwcZ f9 r9 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r9 r2 12
    bne r9 r0 beq_else.101323
    fmv f4 f7
    j beq_cont.101324
beq_else.101323:
    fmul f8 f5 f6
    lw r9 r2 36
    lwcZ f9 r9 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r9 r2 36
    lwcZ f8 r9 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r9 r2 36
    lwcZ f5 r9 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.101324:
    lw r9 r2 4
    addi r28 r0 3
    bne r9 r28 beq_else.101325
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.101326
beq_else.101325:
beq_cont.101326:
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101327
    addi r9 r0 1
    j float_ble_cont.101328
float_ble_else.101327:
    or r9 r0 r0
float_ble_cont.101328:
    bne r2 r0 beq_else.101329
    or r2 r9 r0
    j beq_cont.101330
beq_else.101329:
    bne r9 r0 beq_else.101331
    addi r2 r0 1
    j beq_cont.101332
beq_else.101331:
    or r2 r0 r0
beq_cont.101332:
beq_cont.101330:
    bne r2 r0 beq_else.101333
    addi r2 r0 1
    j beq_cont.101334
beq_else.101333:
    or r2 r0 r0
beq_cont.101334:
beq_cont.101314:
beq_cont.101296:
    bne r2 r0 beq_else.101335
    lw r2 r5 4
    addi r28 r0 -1
    bne r2 r28 beq_else.101337
    addi r1 r0 1
    j beq_cont.101338
beq_else.101337:
    sll r2 r2 2
    add r27 r7 r2
    lw r2 r27 0
    lw r7 r2 20
    lwcZ f4 r7 0
    fsub f4 f1 f4
    lw r7 r2 20
    lwcZ f5 r7 4
    fsub f5 f2 f5
    lw r7 r2 20
    lwcZ f6 r7 8
    fsub f6 f3 f6
    lw r7 r2 4
    addi r28 r0 1
    bne r7 r28 beq_else.101339
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.101341
    fneg f4 f4
    j float_ble_cont.101342
float_ble_else.101341:
float_ble_cont.101342:
    lw r7 r2 16
    lwcZ f7 r7 0
    fclt f4 f7
    bc1f float_ble_else.101343
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.101345
    fneg f4 f5
    j float_ble_cont.101346
float_ble_else.101345:
    fmv f4 f5
float_ble_cont.101346:
    lw r7 r2 16
    lwcZ f5 r7 4
    fclt f4 f5
    bc1f float_ble_else.101347
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.101349
    fneg f4 f6
    j float_ble_cont.101350
float_ble_else.101349:
    fmv f4 f6
float_ble_cont.101350:
    lw r7 r2 16
    lwcZ f5 r7 8
    fclt f4 f5
    bc1f float_ble_else.101351
    addi r7 r0 1
    j float_ble_cont.101352
float_ble_else.101351:
    or r7 r0 r0
float_ble_cont.101352:
    j float_ble_cont.101348
float_ble_else.101347:
    or r7 r0 r0
float_ble_cont.101348:
    j float_ble_cont.101344
float_ble_else.101343:
    or r7 r0 r0
float_ble_cont.101344:
    bne r7 r0 beq_else.101353
    lw r2 r2 24
    bne r2 r0 beq_else.101355
    addi r2 r0 1
    j beq_cont.101356
beq_else.101355:
    or r2 r0 r0
beq_cont.101356:
    j beq_cont.101354
beq_else.101353:
    lw r2 r2 24
beq_cont.101354:
    j beq_cont.101340
beq_else.101339:
    addi r28 r0 2
    bne r7 r28 beq_else.101357
    lw r7 r2 16
    lwcZ f7 r7 0
    fmul f4 f7 f4
    lwcZ f7 r7 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r7 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101359
    addi r7 r0 1
    j float_ble_cont.101360
float_ble_else.101359:
    or r7 r0 r0
float_ble_cont.101360:
    bne r2 r0 beq_else.101361
    or r2 r7 r0
    j beq_cont.101362
beq_else.101361:
    bne r7 r0 beq_else.101363
    addi r2 r0 1
    j beq_cont.101364
beq_else.101363:
    or r2 r0 r0
beq_cont.101364:
beq_cont.101362:
    bne r2 r0 beq_else.101365
    addi r2 r0 1
    j beq_cont.101366
beq_else.101365:
    or r2 r0 r0
beq_cont.101366:
    j beq_cont.101358
beq_else.101357:
    fmul f7 f4 f4
    lw r7 r2 16
    lwcZ f8 r7 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r7 r2 16
    lwcZ f9 r7 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r7 r2 16
    lwcZ f9 r7 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r7 r2 12
    bne r7 r0 beq_else.101367
    fmv f4 f7
    j beq_cont.101368
beq_else.101367:
    fmul f8 f5 f6
    lw r7 r2 36
    lwcZ f9 r7 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r7 r2 36
    lwcZ f8 r7 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r7 r2 36
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.101368:
    lw r7 r2 4
    addi r28 r0 3
    bne r7 r28 beq_else.101369
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.101370
beq_else.101369:
beq_cont.101370:
    lw r2 r2 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101371
    addi r7 r0 1
    j float_ble_cont.101372
float_ble_else.101371:
    or r7 r0 r0
float_ble_cont.101372:
    bne r2 r0 beq_else.101373
    or r2 r7 r0
    j beq_cont.101374
beq_else.101373:
    bne r7 r0 beq_else.101375
    addi r2 r0 1
    j beq_cont.101376
beq_else.101375:
    or r2 r0 r0
beq_cont.101376:
beq_cont.101374:
    bne r2 r0 beq_else.101377
    addi r2 r0 1
    j beq_cont.101378
beq_else.101377:
    or r2 r0 r0
beq_cont.101378:
beq_cont.101358:
beq_cont.101340:
    bne r2 r0 beq_else.101379
    addi r2 r0 2
    lw r25 r29 56
    mv r1 r2
    mv r2 r5
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    j beq_cont.101380
beq_else.101379:
    or r1 r0 r0
beq_cont.101380:
beq_cont.101338:
    j beq_cont.101336
beq_else.101335:
    or r1 r0 r0
beq_cont.101336:
beq_cont.101294:
    bne r1 r0 beq_else.101381
    j beq_cont.101382
beq_else.101381:
    lw r1 r29 48
    lwcZ f0 r29 124
    swcZ f0 r1 0
    lw r1 r29 40
    lwcZ f0 r29 120
    swcZ f0 r1 0
    lwcZ f0 r29 116
    swcZ f0 r1 4
    lwcZ f0 r29 112
    swcZ f0 r1 8
    lw r1 r29 24
    lw r2 r29 108
    sw r2 r1 0
    lw r1 r29 16
    lw r2 r29 104
    sw r2 r1 0
beq_cont.101382:
    j float_ble_cont.101292
float_ble_else.101291:
float_ble_cont.101292:
    j float_ble_cont.101290
float_ble_else.101289:
float_ble_cont.101290:
    lw r1 r29 100
    addi r1 r1 1
    lw r2 r29 4
    lw r3 r29 0
    lw r25 r29 8
    lw r24 r25 0
    or r26 r0 r24
    jr r26
solve_one_or_network_fast.2913:
    lw r4 r25 40
    lw r5 r25 36
    lw r6 r25 32
    lw r7 r25 28
    lw r8 r25 24
    lw r9 r25 20
    lw r10 r25 16
    lw r11 r25 12
    lw r12 r25 8
    lw r13 r25 4
    sll r14 r1 2
    add r27 r2 r14
    lw r14 r27 0
    addi r28 r0 -1
    bne r14 r28 beq_else.101383
    jr r31
beq_else.101383:
    sll r14 r14 2
    add r27 r13 r14
    lw r14 r27 0
    lw r15 r3 0
    lw r16 r14 0
    sw r25 r29 0
    sw r9 r29 4
    sw r11 r29 8
    sw r10 r29 12
    sw r12 r29 16
    sw r5 r29 20
    sw r4 r29 24
    sw r6 r29 28
    sw r8 r29 32
    sw r3 r29 36
    sw r7 r29 40
    sw r13 r29 44
    sw r2 r29 48
    sw r1 r29 52
    addi r28 r0 -1
    bne r16 r28 beq_else.101385
    j beq_cont.101386
beq_else.101385:
    sll r17 r16 2
    add r27 r8 r17
    lw r17 r27 0
    lw r18 r17 40
    lwcZ f0 r18 0
    lwcZ f1 r18 4
    lwcZ f2 r18 8
    lw r19 r3 4
    sll r20 r16 2
    add r27 r19 r20
    lw r19 r27 0
    lw r20 r17 4
    addi r28 r0 1
    bne r20 r28 beq_else.101387
    lw r18 r3 0
    lwcZ f3 r19 0
    fsub f3 f3 f0
    lwcZ f4 r19 4
    fmul f3 f3 f4
    lwcZ f4 r18 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101389
    fneg f4 f4
    j float_ble_cont.101390
float_ble_else.101389:
float_ble_cont.101390:
    lw r20 r17 16
    lwcZ f5 r20 4
    fclt f4 f5
    bc1f float_ble_else.101391
    lwcZ f4 r18 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101393
    fneg f4 f4
    j float_ble_cont.101394
float_ble_else.101393:
float_ble_cont.101394:
    lw r20 r17 16
    lwcZ f5 r20 8
    fclt f4 f5
    bc1f float_ble_else.101395
    lwcZ f4 r19 4
    fcz f4
    bc1f float_eq0.101397
    or r20 r0 r0
    j float_eq0_cont.101398
float_eq0.101397:
    addi r20 r0 1
float_eq0_cont.101398:
    j float_ble_cont.101396
float_ble_else.101395:
    or r20 r0 r0
float_ble_cont.101396:
    j float_ble_cont.101392
float_ble_else.101391:
    or r20 r0 r0
float_ble_cont.101392:
    bne r20 r0 beq_else.101399
    lwcZ f3 r19 8
    fsub f3 f3 f1
    lwcZ f4 r19 12
    fmul f3 f3 f4
    lwcZ f4 r18 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101401
    fneg f4 f4
    j float_ble_cont.101402
float_ble_else.101401:
float_ble_cont.101402:
    lw r20 r17 16
    lwcZ f5 r20 0
    fclt f4 f5
    bc1f float_ble_else.101403
    lwcZ f4 r18 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101405
    fneg f4 f4
    j float_ble_cont.101406
float_ble_else.101405:
float_ble_cont.101406:
    lw r20 r17 16
    lwcZ f5 r20 8
    fclt f4 f5
    bc1f float_ble_else.101407
    lwcZ f4 r19 12
    fcz f4
    bc1f float_eq0.101409
    or r20 r0 r0
    j float_eq0_cont.101410
float_eq0.101409:
    addi r20 r0 1
float_eq0_cont.101410:
    j float_ble_cont.101408
float_ble_else.101407:
    or r20 r0 r0
float_ble_cont.101408:
    j float_ble_cont.101404
float_ble_else.101403:
    or r20 r0 r0
float_ble_cont.101404:
    bne r20 r0 beq_else.101411
    lwcZ f3 r19 16
    fsub f2 f3 f2
    lwcZ f3 r19 20
    fmul f2 f2 f3
    lwcZ f3 r18 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.101413
    fneg f0 f0
    j float_ble_cont.101414
float_ble_else.101413:
float_ble_cont.101414:
    lw r20 r17 16
    lwcZ f3 r20 0
    fclt f0 f3
    bc1f float_ble_else.101415
    lwcZ f0 r18 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101417
    fneg f0 f0
    j float_ble_cont.101418
float_ble_else.101417:
float_ble_cont.101418:
    lw r17 r17 16
    lwcZ f1 r17 4
    fclt f0 f1
    bc1f float_ble_else.101419
    lwcZ f0 r19 20
    fcz f0
    bc1f float_eq0.101421
    or r17 r0 r0
    j float_eq0_cont.101422
float_eq0.101421:
    addi r17 r0 1
float_eq0_cont.101422:
    j float_ble_cont.101420
float_ble_else.101419:
    or r17 r0 r0
float_ble_cont.101420:
    j float_ble_cont.101416
float_ble_else.101415:
    or r17 r0 r0
float_ble_cont.101416:
    bne r17 r0 beq_else.101423
    or r17 r0 r0
    j beq_cont.101424
beq_else.101423:
    swcZ f2 r6 0
    addi r17 r0 3
beq_cont.101424:
    j beq_cont.101412
beq_else.101411:
    swcZ f3 r6 0
    addi r17 r0 2
beq_cont.101412:
    j beq_cont.101400
beq_else.101399:
    swcZ f3 r6 0
    addi r17 r0 1
beq_cont.101400:
    j beq_cont.101388
beq_else.101387:
    addi r28 r0 2
    bne r20 r28 beq_else.101425
    lwcZ f0 r19 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101427
    addi r17 r0 1
    j float_ble_cont.101428
float_ble_else.101427:
    or r17 r0 r0
float_ble_cont.101428:
    bne r17 r0 beq_else.101429
    or r17 r0 r0
    j beq_cont.101430
beq_else.101429:
    lwcZ f0 r19 0
    lwcZ f1 r18 12
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r17 r0 1
beq_cont.101430:
    j beq_cont.101426
beq_else.101425:
    lwcZ f3 r19 0
    fcz f3
    bc1f float_eq0.101431
    or r17 r0 r0
    j float_eq0_cont.101432
float_eq0.101431:
    lwcZ f4 r19 4
    fmul f0 f4 f0
    lwcZ f4 r19 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r19 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r18 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101433
    addi r18 r0 1
    j float_ble_cont.101434
float_ble_else.101433:
    or r18 r0 r0
float_ble_cont.101434:
    bne r18 r0 beq_else.101435
    or r17 r0 r0
    j beq_cont.101436
beq_else.101435:
    lw r17 r17 24
    bne r17 r0 beq_else.101437
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101439
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101440
float_ble_else.101439:
    flui f1 0
    # 0.000000
float_ble_cont.101440:
    fsub f0 f0 f1
    lwcZ f1 r19 16
    fmul f0 f0 f1
    swcZ f0 r6 0
    j beq_cont.101438
beq_else.101437:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101441
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101442
float_ble_else.101441:
    flui f1 0
    # 0.000000
float_ble_cont.101442:
    fadd f0 f0 f1
    lwcZ f1 r19 16
    fmul f0 f0 f1
    swcZ f0 r6 0
beq_cont.101438:
    addi r17 r0 1
beq_cont.101436:
float_eq0_cont.101432:
beq_cont.101426:
beq_cont.101388:
    bne r17 r0 beq_else.101443
    sll r15 r16 2
    add r27 r8 r15
    lw r15 r27 0
    lw r15 r15 24
    bne r15 r0 beq_else.101445
    j beq_cont.101446
beq_else.101445:
    addi r15 r0 1
    mv r2 r14
    mv r1 r15
    mv r25 r7
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
beq_cont.101446:
    j beq_cont.101444
beq_else.101443:
    lwcZ f0 r6 0
    flui f1 0
    # 0.000000
    sw r14 r29 56
    fclt f1 f0
    bc1f float_ble_else.101447
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.101449
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r15 0
    fmul f1 f1 f0
    lwcZ f2 r5 0
    fadd f1 f1 f2
    lwcZ f2 r15 4
    fmul f2 f2 f0
    lwcZ f3 r5 4
    fadd f2 f2 f3
    lwcZ f3 r15 8
    fmul f3 f3 f0
    lwcZ f4 r5 8
    fadd f3 f3 f4
    lw r15 r14 0
    sw r17 r29 60
    sw r16 r29 64
    swcZ f3 r29 68
    swcZ f2 r29 72
    swcZ f1 r29 76
    swcZ f0 r29 80
    addi r28 r0 -1
    bne r15 r28 beq_else.101451
    addi r1 r0 1
    j beq_cont.101452
beq_else.101451:
    sll r15 r15 2
    add r27 r8 r15
    lw r15 r27 0
    lw r18 r15 20
    lwcZ f4 r18 0
    fsub f4 f1 f4
    lw r18 r15 20
    lwcZ f5 r18 4
    fsub f5 f2 f5
    lw r18 r15 20
    lwcZ f6 r18 8
    fsub f6 f3 f6
    lw r18 r15 4
    addi r28 r0 1
    bne r18 r28 beq_else.101453
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.101455
    fneg f4 f4
    j float_ble_cont.101456
float_ble_else.101455:
float_ble_cont.101456:
    lw r18 r15 16
    lwcZ f7 r18 0
    fclt f4 f7
    bc1f float_ble_else.101457
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.101459
    fneg f4 f5
    j float_ble_cont.101460
float_ble_else.101459:
    fmv f4 f5
float_ble_cont.101460:
    lw r18 r15 16
    lwcZ f5 r18 4
    fclt f4 f5
    bc1f float_ble_else.101461
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.101463
    fneg f4 f6
    j float_ble_cont.101464
float_ble_else.101463:
    fmv f4 f6
float_ble_cont.101464:
    lw r18 r15 16
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.101465
    addi r18 r0 1
    j float_ble_cont.101466
float_ble_else.101465:
    or r18 r0 r0
float_ble_cont.101466:
    j float_ble_cont.101462
float_ble_else.101461:
    or r18 r0 r0
float_ble_cont.101462:
    j float_ble_cont.101458
float_ble_else.101457:
    or r18 r0 r0
float_ble_cont.101458:
    bne r18 r0 beq_else.101467
    lw r15 r15 24
    bne r15 r0 beq_else.101469
    addi r15 r0 1
    j beq_cont.101470
beq_else.101469:
    or r15 r0 r0
beq_cont.101470:
    j beq_cont.101468
beq_else.101467:
    lw r15 r15 24
beq_cont.101468:
    j beq_cont.101454
beq_else.101453:
    addi r28 r0 2
    bne r18 r28 beq_else.101471
    lw r18 r15 16
    lwcZ f7 r18 0
    fmul f4 f7 f4
    lwcZ f7 r18 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r18 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r15 r15 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101473
    addi r18 r0 1
    j float_ble_cont.101474
float_ble_else.101473:
    or r18 r0 r0
float_ble_cont.101474:
    bne r15 r0 beq_else.101475
    or r15 r18 r0
    j beq_cont.101476
beq_else.101475:
    bne r18 r0 beq_else.101477
    addi r15 r0 1
    j beq_cont.101478
beq_else.101477:
    or r15 r0 r0
beq_cont.101478:
beq_cont.101476:
    bne r15 r0 beq_else.101479
    addi r15 r0 1
    j beq_cont.101480
beq_else.101479:
    or r15 r0 r0
beq_cont.101480:
    j beq_cont.101472
beq_else.101471:
    fmul f7 f4 f4
    lw r18 r15 16
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r18 r15 16
    lwcZ f9 r18 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r18 r15 16
    lwcZ f9 r18 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r18 r15 12
    bne r18 r0 beq_else.101481
    fmv f4 f7
    j beq_cont.101482
beq_else.101481:
    fmul f8 f5 f6
    lw r18 r15 36
    lwcZ f9 r18 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r18 r15 36
    lwcZ f8 r18 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r18 r15 36
    lwcZ f5 r18 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.101482:
    lw r18 r15 4
    addi r28 r0 3
    bne r18 r28 beq_else.101483
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.101484
beq_else.101483:
beq_cont.101484:
    lw r15 r15 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101485
    addi r18 r0 1
    j float_ble_cont.101486
float_ble_else.101485:
    or r18 r0 r0
float_ble_cont.101486:
    bne r15 r0 beq_else.101487
    or r15 r18 r0
    j beq_cont.101488
beq_else.101487:
    bne r18 r0 beq_else.101489
    addi r15 r0 1
    j beq_cont.101490
beq_else.101489:
    or r15 r0 r0
beq_cont.101490:
beq_cont.101488:
    bne r15 r0 beq_else.101491
    addi r15 r0 1
    j beq_cont.101492
beq_else.101491:
    or r15 r0 r0
beq_cont.101492:
beq_cont.101472:
beq_cont.101454:
    bne r15 r0 beq_else.101493
    lw r15 r14 4
    addi r28 r0 -1
    bne r15 r28 beq_else.101495
    addi r1 r0 1
    j beq_cont.101496
beq_else.101495:
    sll r15 r15 2
    add r27 r8 r15
    lw r15 r27 0
    lw r18 r15 20
    lwcZ f4 r18 0
    fsub f4 f1 f4
    lw r18 r15 20
    lwcZ f5 r18 4
    fsub f5 f2 f5
    lw r18 r15 20
    lwcZ f6 r18 8
    fsub f6 f3 f6
    lw r18 r15 4
    addi r28 r0 1
    bne r18 r28 beq_else.101497
    flui f7 0
    # 0.000000
    fclt f4 f7
    bc1f float_ble_else.101499
    fneg f4 f4
    j float_ble_cont.101500
float_ble_else.101499:
float_ble_cont.101500:
    lw r18 r15 16
    lwcZ f7 r18 0
    fclt f4 f7
    bc1f float_ble_else.101501
    flui f4 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.101503
    fneg f4 f5
    j float_ble_cont.101504
float_ble_else.101503:
    fmv f4 f5
float_ble_cont.101504:
    lw r18 r15 16
    lwcZ f5 r18 4
    fclt f4 f5
    bc1f float_ble_else.101505
    flui f4 0
    # 0.000000
    fclt f6 f4
    bc1f float_ble_else.101507
    fneg f4 f6
    j float_ble_cont.101508
float_ble_else.101507:
    fmv f4 f6
float_ble_cont.101508:
    lw r18 r15 16
    lwcZ f5 r18 8
    fclt f4 f5
    bc1f float_ble_else.101509
    addi r18 r0 1
    j float_ble_cont.101510
float_ble_else.101509:
    or r18 r0 r0
float_ble_cont.101510:
    j float_ble_cont.101506
float_ble_else.101505:
    or r18 r0 r0
float_ble_cont.101506:
    j float_ble_cont.101502
float_ble_else.101501:
    or r18 r0 r0
float_ble_cont.101502:
    bne r18 r0 beq_else.101511
    lw r15 r15 24
    bne r15 r0 beq_else.101513
    addi r15 r0 1
    j beq_cont.101514
beq_else.101513:
    or r15 r0 r0
beq_cont.101514:
    j beq_cont.101512
beq_else.101511:
    lw r15 r15 24
beq_cont.101512:
    j beq_cont.101498
beq_else.101497:
    addi r28 r0 2
    bne r18 r28 beq_else.101515
    lw r18 r15 16
    lwcZ f7 r18 0
    fmul f4 f7 f4
    lwcZ f7 r18 4
    fmul f5 f7 f5
    fadd f4 f4 f5
    lwcZ f5 r18 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    lw r15 r15 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101517
    addi r18 r0 1
    j float_ble_cont.101518
float_ble_else.101517:
    or r18 r0 r0
float_ble_cont.101518:
    bne r15 r0 beq_else.101519
    or r15 r18 r0
    j beq_cont.101520
beq_else.101519:
    bne r18 r0 beq_else.101521
    addi r15 r0 1
    j beq_cont.101522
beq_else.101521:
    or r15 r0 r0
beq_cont.101522:
beq_cont.101520:
    bne r15 r0 beq_else.101523
    addi r15 r0 1
    j beq_cont.101524
beq_else.101523:
    or r15 r0 r0
beq_cont.101524:
    j beq_cont.101516
beq_else.101515:
    fmul f7 f4 f4
    lw r18 r15 16
    lwcZ f8 r18 0
    fmul f7 f7 f8
    fmul f8 f5 f5
    lw r18 r15 16
    lwcZ f9 r18 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f6 f6
    lw r18 r15 16
    lwcZ f9 r18 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r18 r15 12
    bne r18 r0 beq_else.101525
    fmv f4 f7
    j beq_cont.101526
beq_else.101525:
    fmul f8 f5 f6
    lw r18 r15 36
    lwcZ f9 r18 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f6 f6 f4
    lw r18 r15 36
    lwcZ f8 r18 4
    fmul f6 f6 f8
    fadd f6 f7 f6
    fmul f4 f4 f5
    lw r18 r15 36
    lwcZ f5 r18 8
    fmul f4 f4 f5
    fadd f4 f6 f4
beq_cont.101526:
    lw r18 r15 4
    addi r28 r0 3
    bne r18 r28 beq_else.101527
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j beq_cont.101528
beq_else.101527:
beq_cont.101528:
    lw r15 r15 24
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101529
    addi r18 r0 1
    j float_ble_cont.101530
float_ble_else.101529:
    or r18 r0 r0
float_ble_cont.101530:
    bne r15 r0 beq_else.101531
    or r15 r18 r0
    j beq_cont.101532
beq_else.101531:
    bne r18 r0 beq_else.101533
    addi r15 r0 1
    j beq_cont.101534
beq_else.101533:
    or r15 r0 r0
beq_cont.101534:
beq_cont.101532:
    bne r15 r0 beq_else.101535
    addi r15 r0 1
    j beq_cont.101536
beq_else.101535:
    or r15 r0 r0
beq_cont.101536:
beq_cont.101516:
beq_cont.101498:
    bne r15 r0 beq_else.101537
    addi r15 r0 2
    mv r2 r14
    mv r1 r15
    mv r25 r12
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.101538
beq_else.101537:
    or r1 r0 r0
beq_cont.101538:
beq_cont.101496:
    j beq_cont.101494
beq_else.101493:
    or r1 r0 r0
beq_cont.101494:
beq_cont.101452:
    bne r1 r0 beq_else.101539
    j beq_cont.101540
beq_else.101539:
    lw r1 r29 24
    lwcZ f0 r29 80
    swcZ f0 r1 0
    lw r2 r29 12
    lwcZ f0 r29 76
    swcZ f0 r2 0
    lwcZ f0 r29 72
    swcZ f0 r2 4
    lwcZ f0 r29 68
    swcZ f0 r2 8
    lw r3 r29 8
    lw r4 r29 64
    sw r4 r3 0
    lw r4 r29 4
    lw r5 r29 60
    sw r5 r4 0
beq_cont.101540:
    j float_ble_cont.101450
float_ble_else.101449:
float_ble_cont.101450:
    j float_ble_cont.101448
float_ble_else.101447:
float_ble_cont.101448:
    addi r1 r0 1
    lw r2 r29 56
    lw r3 r29 36
    lw r25 r29 40
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.101444:
beq_cont.101386:
    lw r1 r29 52
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.101541
    jr r31
beq_else.101541:
    sll r2 r2 2
    lw r4 r29 44
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r29 36
    lw r25 r29 40
    sw r1 r29 84
    mv r3 r5
    mv r1 r0
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    lw r1 r29 84
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.101543
    jr r31
beq_else.101543:
    sll r2 r2 2
    lw r4 r29 44
    add r27 r4 r2
    lw r2 r27 0
    lw r5 r29 36
    lw r6 r5 0
    lw r7 r2 0
    sw r1 r29 88
    addi r28 r0 -1
    bne r7 r28 beq_else.101545
    j beq_cont.101546
beq_else.101545:
    sll r8 r7 2
    lw r9 r29 32
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lw r11 r5 4
    sll r12 r7 2
    add r27 r11 r12
    lw r11 r27 0
    lw r12 r8 4
    addi r28 r0 1
    bne r12 r28 beq_else.101547
    lw r10 r5 0
    lwcZ f3 r11 0
    fsub f3 f3 f0
    lwcZ f4 r11 4
    fmul f3 f3 f4
    lwcZ f4 r10 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101549
    fneg f4 f4
    j float_ble_cont.101550
float_ble_else.101549:
float_ble_cont.101550:
    lw r12 r8 16
    lwcZ f5 r12 4
    fclt f4 f5
    bc1f float_ble_else.101551
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101553
    fneg f4 f4
    j float_ble_cont.101554
float_ble_else.101553:
float_ble_cont.101554:
    lw r12 r8 16
    lwcZ f5 r12 8
    fclt f4 f5
    bc1f float_ble_else.101555
    lwcZ f4 r11 4
    fcz f4
    bc1f float_eq0.101557
    or r12 r0 r0
    j float_eq0_cont.101558
float_eq0.101557:
    addi r12 r0 1
float_eq0_cont.101558:
    j float_ble_cont.101556
float_ble_else.101555:
    or r12 r0 r0
float_ble_cont.101556:
    j float_ble_cont.101552
float_ble_else.101551:
    or r12 r0 r0
float_ble_cont.101552:
    bne r12 r0 beq_else.101559
    lwcZ f3 r11 8
    fsub f3 f3 f1
    lwcZ f4 r11 12
    fmul f3 f3 f4
    lwcZ f4 r10 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101561
    fneg f4 f4
    j float_ble_cont.101562
float_ble_else.101561:
float_ble_cont.101562:
    lw r12 r8 16
    lwcZ f5 r12 0
    fclt f4 f5
    bc1f float_ble_else.101563
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101565
    fneg f4 f4
    j float_ble_cont.101566
float_ble_else.101565:
float_ble_cont.101566:
    lw r12 r8 16
    lwcZ f5 r12 8
    fclt f4 f5
    bc1f float_ble_else.101567
    lwcZ f4 r11 12
    fcz f4
    bc1f float_eq0.101569
    or r12 r0 r0
    j float_eq0_cont.101570
float_eq0.101569:
    addi r12 r0 1
float_eq0_cont.101570:
    j float_ble_cont.101568
float_ble_else.101567:
    or r12 r0 r0
float_ble_cont.101568:
    j float_ble_cont.101564
float_ble_else.101563:
    or r12 r0 r0
float_ble_cont.101564:
    bne r12 r0 beq_else.101571
    lwcZ f3 r11 16
    fsub f2 f3 f2
    lwcZ f3 r11 20
    fmul f2 f2 f3
    lwcZ f3 r10 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.101573
    fneg f0 f0
    j float_ble_cont.101574
float_ble_else.101573:
float_ble_cont.101574:
    lw r12 r8 16
    lwcZ f3 r12 0
    fclt f0 f3
    bc1f float_ble_else.101575
    lwcZ f0 r10 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101577
    fneg f0 f0
    j float_ble_cont.101578
float_ble_else.101577:
float_ble_cont.101578:
    lw r8 r8 16
    lwcZ f1 r8 4
    fclt f0 f1
    bc1f float_ble_else.101579
    lwcZ f0 r11 20
    fcz f0
    bc1f float_eq0.101581
    or r8 r0 r0
    j float_eq0_cont.101582
float_eq0.101581:
    addi r8 r0 1
float_eq0_cont.101582:
    j float_ble_cont.101580
float_ble_else.101579:
    or r8 r0 r0
float_ble_cont.101580:
    j float_ble_cont.101576
float_ble_else.101575:
    or r8 r0 r0
float_ble_cont.101576:
    bne r8 r0 beq_else.101583
    or r8 r0 r0
    j beq_cont.101584
beq_else.101583:
    lw r8 r29 28
    swcZ f2 r8 0
    addi r8 r0 3
beq_cont.101584:
    j beq_cont.101572
beq_else.101571:
    lw r8 r29 28
    swcZ f3 r8 0
    addi r8 r0 2
beq_cont.101572:
    j beq_cont.101560
beq_else.101559:
    lw r8 r29 28
    swcZ f3 r8 0
    addi r8 r0 1
beq_cont.101560:
    j beq_cont.101548
beq_else.101547:
    addi r28 r0 2
    bne r12 r28 beq_else.101585
    lwcZ f0 r11 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101587
    addi r8 r0 1
    j float_ble_cont.101588
float_ble_else.101587:
    or r8 r0 r0
float_ble_cont.101588:
    bne r8 r0 beq_else.101589
    or r8 r0 r0
    j beq_cont.101590
beq_else.101589:
    lwcZ f0 r11 0
    lwcZ f1 r10 12
    fmul f0 f0 f1
    lw r8 r29 28
    swcZ f0 r8 0
    addi r8 r0 1
beq_cont.101590:
    j beq_cont.101586
beq_else.101585:
    lwcZ f3 r11 0
    fcz f3
    bc1f float_eq0.101591
    or r8 r0 r0
    j float_eq0_cont.101592
float_eq0.101591:
    lwcZ f4 r11 4
    fmul f0 f4 f0
    lwcZ f4 r11 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r11 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r10 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101593
    addi r10 r0 1
    j float_ble_cont.101594
float_ble_else.101593:
    or r10 r0 r0
float_ble_cont.101594:
    bne r10 r0 beq_else.101595
    or r8 r0 r0
    j beq_cont.101596
beq_else.101595:
    lw r8 r8 24
    bne r8 r0 beq_else.101597
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101599
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101600
float_ble_else.101599:
    flui f1 0
    # 0.000000
float_ble_cont.101600:
    fsub f0 f0 f1
    lwcZ f1 r11 16
    fmul f0 f0 f1
    lw r8 r29 28
    swcZ f0 r8 0
    j beq_cont.101598
beq_else.101597:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101601
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101602
float_ble_else.101601:
    flui f1 0
    # 0.000000
float_ble_cont.101602:
    fadd f0 f0 f1
    lwcZ f1 r11 16
    fmul f0 f0 f1
    lw r8 r29 28
    swcZ f0 r8 0
beq_cont.101598:
    addi r8 r0 1
beq_cont.101596:
float_eq0_cont.101592:
beq_cont.101586:
beq_cont.101548:
    bne r8 r0 beq_else.101603
    sll r6 r7 2
    add r27 r9 r6
    lw r6 r27 0
    lw r6 r6 24
    bne r6 r0 beq_else.101605
    j beq_cont.101606
beq_else.101605:
    addi r6 r0 1
    lw r25 r29 40
    mv r3 r5
    mv r1 r6
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.101606:
    j beq_cont.101604
beq_else.101603:
    lw r9 r29 28
    lwcZ f0 r9 0
    flui f1 0
    # 0.000000
    sw r2 r29 92
    fclt f1 f0
    bc1f float_ble_else.101607
    lw r9 r29 24
    lwcZ f1 r9 0
    fclt f0 f1
    bc1f float_ble_else.101609
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r6 0
    fmul f1 f1 f0
    lw r10 r29 20
    lwcZ f2 r10 0
    fadd f1 f1 f2
    lwcZ f2 r6 4
    fmul f2 f2 f0
    lwcZ f3 r10 4
    fadd f2 f2 f3
    lwcZ f3 r6 8
    fmul f3 f3 f0
    lwcZ f4 r10 8
    fadd f3 f3 f4
    lw r25 r29 16
    sw r8 r29 96
    sw r7 r29 100
    swcZ f3 r29 104
    swcZ f2 r29 108
    swcZ f1 r29 112
    swcZ f0 r29 116
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    bne r1 r0 beq_else.101611
    j beq_cont.101612
beq_else.101611:
    lw r1 r29 24
    lwcZ f0 r29 116
    swcZ f0 r1 0
    lw r1 r29 12
    lwcZ f0 r29 112
    swcZ f0 r1 0
    lwcZ f0 r29 108
    swcZ f0 r1 4
    lwcZ f0 r29 104
    swcZ f0 r1 8
    lw r1 r29 8
    lw r2 r29 100
    sw r2 r1 0
    lw r1 r29 4
    lw r2 r29 96
    sw r2 r1 0
beq_cont.101612:
    j float_ble_cont.101610
float_ble_else.101609:
float_ble_cont.101610:
    j float_ble_cont.101608
float_ble_else.101607:
float_ble_cont.101608:
    addi r1 r0 1
    lw r2 r29 92
    lw r3 r29 36
    lw r25 r29 40
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
beq_cont.101604:
beq_cont.101546:
    lw r1 r29 88
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    addi r28 r0 -1
    bne r2 r28 beq_else.101613
    jr r31
beq_else.101613:
    sll r2 r2 2
    lw r4 r29 44
    add r27 r4 r2
    lw r2 r27 0
    lw r4 r29 36
    lw r25 r29 40
    sw r1 r29 120
    mv r3 r4
    mv r1 r0
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    lw r1 r29 120
    addi r1 r1 1
    lw r2 r29 48
    lw r3 r29 36
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
trace_or_matrix_fast.2917:
    lw r4 r25 44
    lw r5 r25 40
    lw r6 r25 36
    lw r7 r25 32
    lw r8 r25 28
    lw r9 r25 24
    lw r10 r25 20
    lw r11 r25 16
    lw r12 r25 12
    lw r13 r25 8
    lw r14 r25 4
    sll r15 r1 2
    add r27 r2 r15
    lw r15 r27 0
    lw r16 r15 0
    addi r28 r0 -1
    bne r16 r28 beq_else.101615
    jr r31
beq_else.101615:
    sw r25 r29 0
    sw r7 r29 4
    sw r10 r29 8
    sw r12 r29 12
    sw r11 r29 16
    sw r13 r29 20
    sw r5 r29 24
    sw r4 r29 28
    sw r8 r29 32
    sw r6 r29 36
    sw r9 r29 40
    sw r3 r29 44
    sw r14 r29 48
    sw r2 r29 52
    sw r1 r29 56
    addi r28 r0 99
    bne r16 r28 beq_else.101617
    lw r16 r15 4
    addi r28 r0 -1
    bne r16 r28 beq_else.101619
    j beq_cont.101620
beq_else.101619:
    sll r16 r16 2
    add r27 r14 r16
    lw r16 r27 0
    sw r15 r29 60
    mv r2 r16
    mv r1 r0
    mv r25 r8
    sw r31 r29 64
    addi r29 r29 68
    lw r26 r25 0
    jalr r26
    subi r29 r29 68
    lw r31 r29 64
    lw r1 r29 60
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.101621
    j beq_cont.101622
beq_else.101621:
    sll r2 r2 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r5 r4 0
    lw r6 r2 0
    addi r28 r0 -1
    bne r6 r28 beq_else.101623
    j beq_cont.101624
beq_else.101623:
    sll r7 r6 2
    lw r8 r29 40
    add r27 r8 r7
    lw r7 r27 0
    lw r9 r7 40
    lwcZ f0 r9 0
    lwcZ f1 r9 4
    lwcZ f2 r9 8
    lw r10 r4 4
    sll r11 r6 2
    add r27 r10 r11
    lw r10 r27 0
    lw r11 r7 4
    addi r28 r0 1
    bne r11 r28 beq_else.101625
    lw r9 r4 0
    lwcZ f3 r10 0
    fsub f3 f3 f0
    lwcZ f4 r10 4
    fmul f3 f3 f4
    lwcZ f4 r9 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101627
    fneg f4 f4
    j float_ble_cont.101628
float_ble_else.101627:
float_ble_cont.101628:
    lw r11 r7 16
    lwcZ f5 r11 4
    fclt f4 f5
    bc1f float_ble_else.101629
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101631
    fneg f4 f4
    j float_ble_cont.101632
float_ble_else.101631:
float_ble_cont.101632:
    lw r11 r7 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.101633
    lwcZ f4 r10 4
    fcz f4
    bc1f float_eq0.101635
    or r11 r0 r0
    j float_eq0_cont.101636
float_eq0.101635:
    addi r11 r0 1
float_eq0_cont.101636:
    j float_ble_cont.101634
float_ble_else.101633:
    or r11 r0 r0
float_ble_cont.101634:
    j float_ble_cont.101630
float_ble_else.101629:
    or r11 r0 r0
float_ble_cont.101630:
    bne r11 r0 beq_else.101637
    lwcZ f3 r10 8
    fsub f3 f3 f1
    lwcZ f4 r10 12
    fmul f3 f3 f4
    lwcZ f4 r9 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101639
    fneg f4 f4
    j float_ble_cont.101640
float_ble_else.101639:
float_ble_cont.101640:
    lw r11 r7 16
    lwcZ f5 r11 0
    fclt f4 f5
    bc1f float_ble_else.101641
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101643
    fneg f4 f4
    j float_ble_cont.101644
float_ble_else.101643:
float_ble_cont.101644:
    lw r11 r7 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.101645
    lwcZ f4 r10 12
    fcz f4
    bc1f float_eq0.101647
    or r11 r0 r0
    j float_eq0_cont.101648
float_eq0.101647:
    addi r11 r0 1
float_eq0_cont.101648:
    j float_ble_cont.101646
float_ble_else.101645:
    or r11 r0 r0
float_ble_cont.101646:
    j float_ble_cont.101642
float_ble_else.101641:
    or r11 r0 r0
float_ble_cont.101642:
    bne r11 r0 beq_else.101649
    lwcZ f3 r10 16
    fsub f2 f3 f2
    lwcZ f3 r10 20
    fmul f2 f2 f3
    lwcZ f3 r9 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.101651
    fneg f0 f0
    j float_ble_cont.101652
float_ble_else.101651:
float_ble_cont.101652:
    lw r11 r7 16
    lwcZ f3 r11 0
    fclt f0 f3
    bc1f float_ble_else.101653
    lwcZ f0 r9 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101655
    fneg f0 f0
    j float_ble_cont.101656
float_ble_else.101655:
float_ble_cont.101656:
    lw r7 r7 16
    lwcZ f1 r7 4
    fclt f0 f1
    bc1f float_ble_else.101657
    lwcZ f0 r10 20
    fcz f0
    bc1f float_eq0.101659
    or r7 r0 r0
    j float_eq0_cont.101660
float_eq0.101659:
    addi r7 r0 1
float_eq0_cont.101660:
    j float_ble_cont.101658
float_ble_else.101657:
    or r7 r0 r0
float_ble_cont.101658:
    j float_ble_cont.101654
float_ble_else.101653:
    or r7 r0 r0
float_ble_cont.101654:
    bne r7 r0 beq_else.101661
    or r7 r0 r0
    j beq_cont.101662
beq_else.101661:
    lw r7 r29 36
    swcZ f2 r7 0
    addi r7 r0 3
beq_cont.101662:
    j beq_cont.101650
beq_else.101649:
    lw r7 r29 36
    swcZ f3 r7 0
    addi r7 r0 2
beq_cont.101650:
    j beq_cont.101638
beq_else.101637:
    lw r7 r29 36
    swcZ f3 r7 0
    addi r7 r0 1
beq_cont.101638:
    j beq_cont.101626
beq_else.101625:
    addi r28 r0 2
    bne r11 r28 beq_else.101663
    lwcZ f0 r10 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101665
    addi r7 r0 1
    j float_ble_cont.101666
float_ble_else.101665:
    or r7 r0 r0
float_ble_cont.101666:
    bne r7 r0 beq_else.101667
    or r7 r0 r0
    j beq_cont.101668
beq_else.101667:
    lwcZ f0 r10 0
    lwcZ f1 r9 12
    fmul f0 f0 f1
    lw r7 r29 36
    swcZ f0 r7 0
    addi r7 r0 1
beq_cont.101668:
    j beq_cont.101664
beq_else.101663:
    lwcZ f3 r10 0
    fcz f3
    bc1f float_eq0.101669
    or r7 r0 r0
    j float_eq0_cont.101670
float_eq0.101669:
    lwcZ f4 r10 4
    fmul f0 f4 f0
    lwcZ f4 r10 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r10 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r9 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101671
    addi r9 r0 1
    j float_ble_cont.101672
float_ble_else.101671:
    or r9 r0 r0
float_ble_cont.101672:
    bne r9 r0 beq_else.101673
    or r7 r0 r0
    j beq_cont.101674
beq_else.101673:
    lw r7 r7 24
    bne r7 r0 beq_else.101675
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101677
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101678
float_ble_else.101677:
    flui f1 0
    # 0.000000
float_ble_cont.101678:
    fsub f0 f0 f1
    lwcZ f1 r10 16
    fmul f0 f0 f1
    lw r7 r29 36
    swcZ f0 r7 0
    j beq_cont.101676
beq_else.101675:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101679
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101680
float_ble_else.101679:
    flui f1 0
    # 0.000000
float_ble_cont.101680:
    fadd f0 f0 f1
    lwcZ f1 r10 16
    fmul f0 f0 f1
    lw r7 r29 36
    swcZ f0 r7 0
beq_cont.101676:
    addi r7 r0 1
beq_cont.101674:
float_eq0_cont.101670:
beq_cont.101664:
beq_cont.101626:
    bne r7 r0 beq_else.101681
    sll r5 r6 2
    add r27 r8 r5
    lw r5 r27 0
    lw r5 r5 24
    bne r5 r0 beq_else.101683
    j beq_cont.101684
beq_else.101683:
    addi r5 r0 1
    lw r25 r29 32
    mv r3 r4
    mv r1 r5
    sw r31 r29 64
    addi r29 r29 68
    lw r26 r25 0
    jalr r26
    subi r29 r29 68
    lw r31 r29 64
beq_cont.101684:
    j beq_cont.101682
beq_else.101681:
    lw r9 r29 36
    lwcZ f0 r9 0
    flui f1 0
    # 0.000000
    sw r2 r29 64
    fclt f1 f0
    bc1f float_ble_else.101685
    lw r10 r29 28
    lwcZ f1 r10 0
    fclt f0 f1
    bc1f float_ble_else.101687
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r5 0
    fmul f1 f1 f0
    lw r11 r29 24
    lwcZ f2 r11 0
    fadd f1 f1 f2
    lwcZ f2 r5 4
    fmul f2 f2 f0
    lwcZ f3 r11 4
    fadd f2 f2 f3
    lwcZ f3 r5 8
    fmul f3 f3 f0
    lwcZ f4 r11 8
    fadd f3 f3 f4
    lw r25 r29 20
    sw r7 r29 68
    sw r6 r29 72
    swcZ f3 r29 76
    swcZ f2 r29 80
    swcZ f1 r29 84
    swcZ f0 r29 88
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    bne r1 r0 beq_else.101689
    j beq_cont.101690
beq_else.101689:
    lw r1 r29 28
    lwcZ f0 r29 88
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 84
    swcZ f0 r2 0
    lwcZ f0 r29 80
    swcZ f0 r2 4
    lwcZ f0 r29 76
    swcZ f0 r2 8
    lw r3 r29 12
    lw r4 r29 72
    sw r4 r3 0
    lw r4 r29 8
    lw r5 r29 68
    sw r5 r4 0
beq_cont.101690:
    j float_ble_cont.101688
float_ble_else.101687:
float_ble_cont.101688:
    j float_ble_cont.101686
float_ble_else.101685:
float_ble_cont.101686:
    addi r1 r0 1
    lw r2 r29 64
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.101682:
beq_cont.101624:
    lw r1 r29 60
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.101691
    j beq_cont.101692
beq_else.101691:
    sll r2 r2 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r25 r29 32
    mv r3 r4
    mv r1 r0
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    addi r1 r0 4
    lw r2 r29 60
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.101692:
beq_cont.101622:
beq_cont.101620:
    j beq_cont.101618
beq_else.101617:
    sll r17 r16 2
    add r27 r9 r17
    lw r17 r27 0
    lw r18 r17 40
    lwcZ f0 r18 0
    lwcZ f1 r18 4
    lwcZ f2 r18 8
    lw r19 r3 4
    sll r16 r16 2
    add r27 r19 r16
    lw r16 r27 0
    lw r19 r17 4
    addi r28 r0 1
    bne r19 r28 beq_else.101693
    lw r18 r3 0
    lwcZ f3 r16 0
    fsub f3 f3 f0
    lwcZ f4 r16 4
    fmul f3 f3 f4
    lwcZ f4 r18 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101695
    fneg f4 f4
    j float_ble_cont.101696
float_ble_else.101695:
float_ble_cont.101696:
    lw r19 r17 16
    lwcZ f5 r19 4
    fclt f4 f5
    bc1f float_ble_else.101697
    lwcZ f4 r18 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101699
    fneg f4 f4
    j float_ble_cont.101700
float_ble_else.101699:
float_ble_cont.101700:
    lw r19 r17 16
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.101701
    lwcZ f4 r16 4
    fcz f4
    bc1f float_eq0.101703
    or r19 r0 r0
    j float_eq0_cont.101704
float_eq0.101703:
    addi r19 r0 1
float_eq0_cont.101704:
    j float_ble_cont.101702
float_ble_else.101701:
    or r19 r0 r0
float_ble_cont.101702:
    j float_ble_cont.101698
float_ble_else.101697:
    or r19 r0 r0
float_ble_cont.101698:
    bne r19 r0 beq_else.101705
    lwcZ f3 r16 8
    fsub f3 f3 f1
    lwcZ f4 r16 12
    fmul f3 f3 f4
    lwcZ f4 r18 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101707
    fneg f4 f4
    j float_ble_cont.101708
float_ble_else.101707:
float_ble_cont.101708:
    lw r19 r17 16
    lwcZ f5 r19 0
    fclt f4 f5
    bc1f float_ble_else.101709
    lwcZ f4 r18 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101711
    fneg f4 f4
    j float_ble_cont.101712
float_ble_else.101711:
float_ble_cont.101712:
    lw r19 r17 16
    lwcZ f5 r19 8
    fclt f4 f5
    bc1f float_ble_else.101713
    lwcZ f4 r16 12
    fcz f4
    bc1f float_eq0.101715
    or r19 r0 r0
    j float_eq0_cont.101716
float_eq0.101715:
    addi r19 r0 1
float_eq0_cont.101716:
    j float_ble_cont.101714
float_ble_else.101713:
    or r19 r0 r0
float_ble_cont.101714:
    j float_ble_cont.101710
float_ble_else.101709:
    or r19 r0 r0
float_ble_cont.101710:
    bne r19 r0 beq_else.101717
    lwcZ f3 r16 16
    fsub f2 f3 f2
    lwcZ f3 r16 20
    fmul f2 f2 f3
    lwcZ f3 r18 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.101719
    fneg f0 f0
    j float_ble_cont.101720
float_ble_else.101719:
float_ble_cont.101720:
    lw r19 r17 16
    lwcZ f3 r19 0
    fclt f0 f3
    bc1f float_ble_else.101721
    lwcZ f0 r18 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101723
    fneg f0 f0
    j float_ble_cont.101724
float_ble_else.101723:
float_ble_cont.101724:
    lw r17 r17 16
    lwcZ f1 r17 4
    fclt f0 f1
    bc1f float_ble_else.101725
    lwcZ f0 r16 20
    fcz f0
    bc1f float_eq0.101727
    or r16 r0 r0
    j float_eq0_cont.101728
float_eq0.101727:
    addi r16 r0 1
float_eq0_cont.101728:
    j float_ble_cont.101726
float_ble_else.101725:
    or r16 r0 r0
float_ble_cont.101726:
    j float_ble_cont.101722
float_ble_else.101721:
    or r16 r0 r0
float_ble_cont.101722:
    bne r16 r0 beq_else.101729
    or r16 r0 r0
    j beq_cont.101730
beq_else.101729:
    swcZ f2 r6 0
    addi r16 r0 3
beq_cont.101730:
    j beq_cont.101718
beq_else.101717:
    swcZ f3 r6 0
    addi r16 r0 2
beq_cont.101718:
    j beq_cont.101706
beq_else.101705:
    swcZ f3 r6 0
    addi r16 r0 1
beq_cont.101706:
    j beq_cont.101694
beq_else.101693:
    addi r28 r0 2
    bne r19 r28 beq_else.101731
    lwcZ f0 r16 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101733
    addi r17 r0 1
    j float_ble_cont.101734
float_ble_else.101733:
    or r17 r0 r0
float_ble_cont.101734:
    bne r17 r0 beq_else.101735
    or r16 r0 r0
    j beq_cont.101736
beq_else.101735:
    lwcZ f0 r16 0
    lwcZ f1 r18 12
    fmul f0 f0 f1
    swcZ f0 r6 0
    addi r16 r0 1
beq_cont.101736:
    j beq_cont.101732
beq_else.101731:
    lwcZ f3 r16 0
    fcz f3
    bc1f float_eq0.101737
    or r16 r0 r0
    j float_eq0_cont.101738
float_eq0.101737:
    lwcZ f4 r16 4
    fmul f0 f4 f0
    lwcZ f4 r16 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r16 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r18 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101739
    addi r18 r0 1
    j float_ble_cont.101740
float_ble_else.101739:
    or r18 r0 r0
float_ble_cont.101740:
    bne r18 r0 beq_else.101741
    or r16 r0 r0
    j beq_cont.101742
beq_else.101741:
    lw r17 r17 24
    bne r17 r0 beq_else.101743
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101745
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101746
float_ble_else.101745:
    flui f1 0
    # 0.000000
float_ble_cont.101746:
    fsub f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
    j beq_cont.101744
beq_else.101743:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101747
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101748
float_ble_else.101747:
    flui f1 0
    # 0.000000
float_ble_cont.101748:
    fadd f0 f0 f1
    lwcZ f1 r16 16
    fmul f0 f0 f1
    swcZ f0 r6 0
beq_cont.101744:
    addi r16 r0 1
beq_cont.101742:
float_eq0_cont.101738:
beq_cont.101732:
beq_cont.101694:
    bne r16 r0 beq_else.101749
    j beq_cont.101750
beq_else.101749:
    lwcZ f0 r6 0
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.101751
    lw r16 r15 4
    addi r28 r0 -1
    bne r16 r28 beq_else.101753
    j beq_cont.101754
beq_else.101753:
    sll r16 r16 2
    add r27 r14 r16
    lw r16 r27 0
    sw r15 r29 60
    mv r2 r16
    mv r1 r0
    mv r25 r8
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 60
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.101755
    j beq_cont.101756
beq_else.101755:
    sll r2 r2 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r5 r4 0
    lw r6 r2 0
    addi r28 r0 -1
    bne r6 r28 beq_else.101757
    j beq_cont.101758
beq_else.101757:
    sll r7 r6 2
    lw r8 r29 40
    add r27 r8 r7
    lw r7 r27 0
    lw r9 r7 40
    lwcZ f0 r9 0
    lwcZ f1 r9 4
    lwcZ f2 r9 8
    lw r10 r4 4
    sll r11 r6 2
    add r27 r10 r11
    lw r10 r27 0
    lw r11 r7 4
    addi r28 r0 1
    bne r11 r28 beq_else.101759
    lw r9 r4 0
    lwcZ f3 r10 0
    fsub f3 f3 f0
    lwcZ f4 r10 4
    fmul f3 f3 f4
    lwcZ f4 r9 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101761
    fneg f4 f4
    j float_ble_cont.101762
float_ble_else.101761:
float_ble_cont.101762:
    lw r11 r7 16
    lwcZ f5 r11 4
    fclt f4 f5
    bc1f float_ble_else.101763
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101765
    fneg f4 f4
    j float_ble_cont.101766
float_ble_else.101765:
float_ble_cont.101766:
    lw r11 r7 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.101767
    lwcZ f4 r10 4
    fcz f4
    bc1f float_eq0.101769
    or r11 r0 r0
    j float_eq0_cont.101770
float_eq0.101769:
    addi r11 r0 1
float_eq0_cont.101770:
    j float_ble_cont.101768
float_ble_else.101767:
    or r11 r0 r0
float_ble_cont.101768:
    j float_ble_cont.101764
float_ble_else.101763:
    or r11 r0 r0
float_ble_cont.101764:
    bne r11 r0 beq_else.101771
    lwcZ f3 r10 8
    fsub f3 f3 f1
    lwcZ f4 r10 12
    fmul f3 f3 f4
    lwcZ f4 r9 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101773
    fneg f4 f4
    j float_ble_cont.101774
float_ble_else.101773:
float_ble_cont.101774:
    lw r11 r7 16
    lwcZ f5 r11 0
    fclt f4 f5
    bc1f float_ble_else.101775
    lwcZ f4 r9 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101777
    fneg f4 f4
    j float_ble_cont.101778
float_ble_else.101777:
float_ble_cont.101778:
    lw r11 r7 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.101779
    lwcZ f4 r10 12
    fcz f4
    bc1f float_eq0.101781
    or r11 r0 r0
    j float_eq0_cont.101782
float_eq0.101781:
    addi r11 r0 1
float_eq0_cont.101782:
    j float_ble_cont.101780
float_ble_else.101779:
    or r11 r0 r0
float_ble_cont.101780:
    j float_ble_cont.101776
float_ble_else.101775:
    or r11 r0 r0
float_ble_cont.101776:
    bne r11 r0 beq_else.101783
    lwcZ f3 r10 16
    fsub f2 f3 f2
    lwcZ f3 r10 20
    fmul f2 f2 f3
    lwcZ f3 r9 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.101785
    fneg f0 f0
    j float_ble_cont.101786
float_ble_else.101785:
float_ble_cont.101786:
    lw r11 r7 16
    lwcZ f3 r11 0
    fclt f0 f3
    bc1f float_ble_else.101787
    lwcZ f0 r9 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101789
    fneg f0 f0
    j float_ble_cont.101790
float_ble_else.101789:
float_ble_cont.101790:
    lw r7 r7 16
    lwcZ f1 r7 4
    fclt f0 f1
    bc1f float_ble_else.101791
    lwcZ f0 r10 20
    fcz f0
    bc1f float_eq0.101793
    or r7 r0 r0
    j float_eq0_cont.101794
float_eq0.101793:
    addi r7 r0 1
float_eq0_cont.101794:
    j float_ble_cont.101792
float_ble_else.101791:
    or r7 r0 r0
float_ble_cont.101792:
    j float_ble_cont.101788
float_ble_else.101787:
    or r7 r0 r0
float_ble_cont.101788:
    bne r7 r0 beq_else.101795
    or r7 r0 r0
    j beq_cont.101796
beq_else.101795:
    lw r7 r29 36
    swcZ f2 r7 0
    addi r7 r0 3
beq_cont.101796:
    j beq_cont.101784
beq_else.101783:
    lw r7 r29 36
    swcZ f3 r7 0
    addi r7 r0 2
beq_cont.101784:
    j beq_cont.101772
beq_else.101771:
    lw r7 r29 36
    swcZ f3 r7 0
    addi r7 r0 1
beq_cont.101772:
    j beq_cont.101760
beq_else.101759:
    addi r28 r0 2
    bne r11 r28 beq_else.101797
    lwcZ f0 r10 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101799
    addi r7 r0 1
    j float_ble_cont.101800
float_ble_else.101799:
    or r7 r0 r0
float_ble_cont.101800:
    bne r7 r0 beq_else.101801
    or r7 r0 r0
    j beq_cont.101802
beq_else.101801:
    lwcZ f0 r10 0
    lwcZ f1 r9 12
    fmul f0 f0 f1
    lw r7 r29 36
    swcZ f0 r7 0
    addi r7 r0 1
beq_cont.101802:
    j beq_cont.101798
beq_else.101797:
    lwcZ f3 r10 0
    fcz f3
    bc1f float_eq0.101803
    or r7 r0 r0
    j float_eq0_cont.101804
float_eq0.101803:
    lwcZ f4 r10 4
    fmul f0 f4 f0
    lwcZ f4 r10 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r10 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r9 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101805
    addi r9 r0 1
    j float_ble_cont.101806
float_ble_else.101805:
    or r9 r0 r0
float_ble_cont.101806:
    bne r9 r0 beq_else.101807
    or r7 r0 r0
    j beq_cont.101808
beq_else.101807:
    lw r7 r7 24
    bne r7 r0 beq_else.101809
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101811
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101812
float_ble_else.101811:
    flui f1 0
    # 0.000000
float_ble_cont.101812:
    fsub f0 f0 f1
    lwcZ f1 r10 16
    fmul f0 f0 f1
    lw r7 r29 36
    swcZ f0 r7 0
    j beq_cont.101810
beq_else.101809:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101813
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101814
float_ble_else.101813:
    flui f1 0
    # 0.000000
float_ble_cont.101814:
    fadd f0 f0 f1
    lwcZ f1 r10 16
    fmul f0 f0 f1
    lw r7 r29 36
    swcZ f0 r7 0
beq_cont.101810:
    addi r7 r0 1
beq_cont.101808:
float_eq0_cont.101804:
beq_cont.101798:
beq_cont.101760:
    bne r7 r0 beq_else.101815
    sll r5 r6 2
    add r27 r8 r5
    lw r5 r27 0
    lw r5 r5 24
    bne r5 r0 beq_else.101817
    j beq_cont.101818
beq_else.101817:
    addi r5 r0 1
    lw r25 r29 32
    mv r3 r4
    mv r1 r5
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
beq_cont.101818:
    j beq_cont.101816
beq_else.101815:
    lw r9 r29 36
    lwcZ f0 r9 0
    flui f1 0
    # 0.000000
    sw r2 r29 92
    fclt f1 f0
    bc1f float_ble_else.101819
    lw r10 r29 28
    lwcZ f1 r10 0
    fclt f0 f1
    bc1f float_ble_else.101821
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r5 0
    fmul f1 f1 f0
    lw r11 r29 24
    lwcZ f2 r11 0
    fadd f1 f1 f2
    lwcZ f2 r5 4
    fmul f2 f2 f0
    lwcZ f3 r11 4
    fadd f2 f2 f3
    lwcZ f3 r5 8
    fmul f3 f3 f0
    lwcZ f4 r11 8
    fadd f3 f3 f4
    lw r25 r29 20
    sw r7 r29 96
    sw r6 r29 100
    swcZ f3 r29 104
    swcZ f2 r29 108
    swcZ f1 r29 112
    swcZ f0 r29 116
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    bne r1 r0 beq_else.101823
    j beq_cont.101824
beq_else.101823:
    lw r1 r29 28
    lwcZ f0 r29 116
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 112
    swcZ f0 r2 0
    lwcZ f0 r29 108
    swcZ f0 r2 4
    lwcZ f0 r29 104
    swcZ f0 r2 8
    lw r3 r29 12
    lw r4 r29 100
    sw r4 r3 0
    lw r4 r29 8
    lw r5 r29 96
    sw r5 r4 0
beq_cont.101824:
    j float_ble_cont.101822
float_ble_else.101821:
float_ble_cont.101822:
    j float_ble_cont.101820
float_ble_else.101819:
float_ble_cont.101820:
    addi r1 r0 1
    lw r2 r29 92
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
beq_cont.101816:
beq_cont.101758:
    lw r1 r29 60
    lw r2 r1 12
    addi r28 r0 -1
    bne r2 r28 beq_else.101825
    j beq_cont.101826
beq_else.101825:
    sll r2 r2 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r25 r29 32
    mv r3 r4
    mv r1 r0
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    addi r1 r0 4
    lw r2 r29 60
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
beq_cont.101826:
beq_cont.101756:
beq_cont.101754:
    j float_ble_cont.101752
float_ble_else.101751:
float_ble_cont.101752:
beq_cont.101750:
beq_cont.101618:
    lw r1 r29 56
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.101827
    jr r31
beq_else.101827:
    sw r1 r29 120
    addi r28 r0 99
    bne r4 r28 beq_else.101829
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.101831
    j beq_cont.101832
beq_else.101831:
    sll r4 r4 2
    lw r5 r29 48
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 44
    lw r7 r6 0
    lw r8 r4 0
    sw r2 r29 124
    addi r28 r0 -1
    bne r8 r28 beq_else.101833
    j beq_cont.101834
beq_else.101833:
    sll r9 r8 2
    lw r10 r29 40
    add r27 r10 r9
    lw r9 r27 0
    lw r11 r9 40
    lwcZ f0 r11 0
    lwcZ f1 r11 4
    lwcZ f2 r11 8
    lw r12 r6 4
    sll r13 r8 2
    add r27 r12 r13
    lw r12 r27 0
    lw r13 r9 4
    addi r28 r0 1
    bne r13 r28 beq_else.101835
    lw r11 r6 0
    lwcZ f3 r12 0
    fsub f3 f3 f0
    lwcZ f4 r12 4
    fmul f3 f3 f4
    lwcZ f4 r11 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101837
    fneg f4 f4
    j float_ble_cont.101838
float_ble_else.101837:
float_ble_cont.101838:
    lw r13 r9 16
    lwcZ f5 r13 4
    fclt f4 f5
    bc1f float_ble_else.101839
    lwcZ f4 r11 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101841
    fneg f4 f4
    j float_ble_cont.101842
float_ble_else.101841:
float_ble_cont.101842:
    lw r13 r9 16
    lwcZ f5 r13 8
    fclt f4 f5
    bc1f float_ble_else.101843
    lwcZ f4 r12 4
    fcz f4
    bc1f float_eq0.101845
    or r13 r0 r0
    j float_eq0_cont.101846
float_eq0.101845:
    addi r13 r0 1
float_eq0_cont.101846:
    j float_ble_cont.101844
float_ble_else.101843:
    or r13 r0 r0
float_ble_cont.101844:
    j float_ble_cont.101840
float_ble_else.101839:
    or r13 r0 r0
float_ble_cont.101840:
    bne r13 r0 beq_else.101847
    lwcZ f3 r12 8
    fsub f3 f3 f1
    lwcZ f4 r12 12
    fmul f3 f3 f4
    lwcZ f4 r11 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101849
    fneg f4 f4
    j float_ble_cont.101850
float_ble_else.101849:
float_ble_cont.101850:
    lw r13 r9 16
    lwcZ f5 r13 0
    fclt f4 f5
    bc1f float_ble_else.101851
    lwcZ f4 r11 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101853
    fneg f4 f4
    j float_ble_cont.101854
float_ble_else.101853:
float_ble_cont.101854:
    lw r13 r9 16
    lwcZ f5 r13 8
    fclt f4 f5
    bc1f float_ble_else.101855
    lwcZ f4 r12 12
    fcz f4
    bc1f float_eq0.101857
    or r13 r0 r0
    j float_eq0_cont.101858
float_eq0.101857:
    addi r13 r0 1
float_eq0_cont.101858:
    j float_ble_cont.101856
float_ble_else.101855:
    or r13 r0 r0
float_ble_cont.101856:
    j float_ble_cont.101852
float_ble_else.101851:
    or r13 r0 r0
float_ble_cont.101852:
    bne r13 r0 beq_else.101859
    lwcZ f3 r12 16
    fsub f2 f3 f2
    lwcZ f3 r12 20
    fmul f2 f2 f3
    lwcZ f3 r11 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.101861
    fneg f0 f0
    j float_ble_cont.101862
float_ble_else.101861:
float_ble_cont.101862:
    lw r13 r9 16
    lwcZ f3 r13 0
    fclt f0 f3
    bc1f float_ble_else.101863
    lwcZ f0 r11 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101865
    fneg f0 f0
    j float_ble_cont.101866
float_ble_else.101865:
float_ble_cont.101866:
    lw r9 r9 16
    lwcZ f1 r9 4
    fclt f0 f1
    bc1f float_ble_else.101867
    lwcZ f0 r12 20
    fcz f0
    bc1f float_eq0.101869
    or r9 r0 r0
    j float_eq0_cont.101870
float_eq0.101869:
    addi r9 r0 1
float_eq0_cont.101870:
    j float_ble_cont.101868
float_ble_else.101867:
    or r9 r0 r0
float_ble_cont.101868:
    j float_ble_cont.101864
float_ble_else.101863:
    or r9 r0 r0
float_ble_cont.101864:
    bne r9 r0 beq_else.101871
    or r9 r0 r0
    j beq_cont.101872
beq_else.101871:
    lw r9 r29 36
    swcZ f2 r9 0
    addi r9 r0 3
beq_cont.101872:
    j beq_cont.101860
beq_else.101859:
    lw r9 r29 36
    swcZ f3 r9 0
    addi r9 r0 2
beq_cont.101860:
    j beq_cont.101848
beq_else.101847:
    lw r9 r29 36
    swcZ f3 r9 0
    addi r9 r0 1
beq_cont.101848:
    j beq_cont.101836
beq_else.101835:
    addi r28 r0 2
    bne r13 r28 beq_else.101873
    lwcZ f0 r12 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101875
    addi r9 r0 1
    j float_ble_cont.101876
float_ble_else.101875:
    or r9 r0 r0
float_ble_cont.101876:
    bne r9 r0 beq_else.101877
    or r9 r0 r0
    j beq_cont.101878
beq_else.101877:
    lwcZ f0 r12 0
    lwcZ f1 r11 12
    fmul f0 f0 f1
    lw r9 r29 36
    swcZ f0 r9 0
    addi r9 r0 1
beq_cont.101878:
    j beq_cont.101874
beq_else.101873:
    lwcZ f3 r12 0
    fcz f3
    bc1f float_eq0.101879
    or r9 r0 r0
    j float_eq0_cont.101880
float_eq0.101879:
    lwcZ f4 r12 4
    fmul f0 f4 f0
    lwcZ f4 r12 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r12 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r11 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101881
    addi r11 r0 1
    j float_ble_cont.101882
float_ble_else.101881:
    or r11 r0 r0
float_ble_cont.101882:
    bne r11 r0 beq_else.101883
    or r9 r0 r0
    j beq_cont.101884
beq_else.101883:
    lw r9 r9 24
    bne r9 r0 beq_else.101885
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101887
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101888
float_ble_else.101887:
    flui f1 0
    # 0.000000
float_ble_cont.101888:
    fsub f0 f0 f1
    lwcZ f1 r12 16
    fmul f0 f0 f1
    lw r9 r29 36
    swcZ f0 r9 0
    j beq_cont.101886
beq_else.101885:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101889
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101890
float_ble_else.101889:
    flui f1 0
    # 0.000000
float_ble_cont.101890:
    fadd f0 f0 f1
    lwcZ f1 r12 16
    fmul f0 f0 f1
    lw r9 r29 36
    swcZ f0 r9 0
beq_cont.101886:
    addi r9 r0 1
beq_cont.101884:
float_eq0_cont.101880:
beq_cont.101874:
beq_cont.101836:
    bne r9 r0 beq_else.101891
    sll r7 r8 2
    add r27 r10 r7
    lw r7 r27 0
    lw r7 r7 24
    bne r7 r0 beq_else.101893
    j beq_cont.101894
beq_else.101893:
    addi r7 r0 1
    lw r25 r29 32
    mv r3 r6
    mv r2 r4
    mv r1 r7
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
beq_cont.101894:
    j beq_cont.101892
beq_else.101891:
    lw r11 r29 36
    lwcZ f0 r11 0
    flui f1 0
    # 0.000000
    sw r4 r29 128
    fclt f1 f0
    bc1f float_ble_else.101895
    lw r12 r29 28
    lwcZ f1 r12 0
    fclt f0 f1
    bc1f float_ble_else.101897
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r7 0
    fmul f1 f1 f0
    lw r13 r29 24
    lwcZ f2 r13 0
    fadd f1 f1 f2
    lwcZ f2 r7 4
    fmul f2 f2 f0
    lwcZ f3 r13 4
    fadd f2 f2 f3
    lwcZ f3 r7 8
    fmul f3 f3 f0
    lwcZ f4 r13 8
    fadd f3 f3 f4
    lw r25 r29 20
    sw r9 r29 132
    sw r8 r29 136
    swcZ f3 r29 140
    swcZ f2 r29 144
    swcZ f1 r29 148
    swcZ f0 r29 152
    mv r2 r4
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    bne r1 r0 beq_else.101899
    j beq_cont.101900
beq_else.101899:
    lw r1 r29 28
    lwcZ f0 r29 152
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 148
    swcZ f0 r2 0
    lwcZ f0 r29 144
    swcZ f0 r2 4
    lwcZ f0 r29 140
    swcZ f0 r2 8
    lw r2 r29 12
    lw r3 r29 136
    sw r3 r2 0
    lw r2 r29 8
    lw r3 r29 132
    sw r3 r2 0
beq_cont.101900:
    j float_ble_cont.101898
float_ble_else.101897:
float_ble_cont.101898:
    j float_ble_cont.101896
float_ble_else.101895:
float_ble_cont.101896:
    addi r1 r0 1
    lw r2 r29 128
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.101892:
beq_cont.101834:
    lw r1 r29 124
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.101901
    j beq_cont.101902
beq_else.101901:
    sll r2 r2 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r25 r29 32
    mv r3 r4
    mv r1 r0
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    addi r1 r0 3
    lw r2 r29 124
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.101902:
beq_cont.101832:
    j beq_cont.101830
beq_else.101829:
    sll r5 r4 2
    lw r6 r29 40
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 40
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    lw r8 r29 44
    lw r9 r8 4
    sll r4 r4 2
    add r27 r9 r4
    lw r4 r27 0
    lw r9 r5 4
    addi r28 r0 1
    bne r9 r28 beq_else.101903
    lw r7 r8 0
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101905
    fneg f4 f4
    j float_ble_cont.101906
float_ble_else.101905:
float_ble_cont.101906:
    lw r9 r5 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.101907
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101909
    fneg f4 f4
    j float_ble_cont.101910
float_ble_else.101909:
float_ble_cont.101910:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.101911
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.101913
    or r9 r0 r0
    j float_eq0_cont.101914
float_eq0.101913:
    addi r9 r0 1
float_eq0_cont.101914:
    j float_ble_cont.101912
float_ble_else.101911:
    or r9 r0 r0
float_ble_cont.101912:
    j float_ble_cont.101908
float_ble_else.101907:
    or r9 r0 r0
float_ble_cont.101908:
    bne r9 r0 beq_else.101915
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101917
    fneg f4 f4
    j float_ble_cont.101918
float_ble_else.101917:
float_ble_cont.101918:
    lw r9 r5 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.101919
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101921
    fneg f4 f4
    j float_ble_cont.101922
float_ble_else.101921:
float_ble_cont.101922:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.101923
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.101925
    or r9 r0 r0
    j float_eq0_cont.101926
float_eq0.101925:
    addi r9 r0 1
float_eq0_cont.101926:
    j float_ble_cont.101924
float_ble_else.101923:
    or r9 r0 r0
float_ble_cont.101924:
    j float_ble_cont.101920
float_ble_else.101919:
    or r9 r0 r0
float_ble_cont.101920:
    bne r9 r0 beq_else.101927
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.101929
    fneg f0 f0
    j float_ble_cont.101930
float_ble_else.101929:
float_ble_cont.101930:
    lw r9 r5 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.101931
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101933
    fneg f0 f0
    j float_ble_cont.101934
float_ble_else.101933:
float_ble_cont.101934:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.101935
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.101937
    or r4 r0 r0
    j float_eq0_cont.101938
float_eq0.101937:
    addi r4 r0 1
float_eq0_cont.101938:
    j float_ble_cont.101936
float_ble_else.101935:
    or r4 r0 r0
float_ble_cont.101936:
    j float_ble_cont.101932
float_ble_else.101931:
    or r4 r0 r0
float_ble_cont.101932:
    bne r4 r0 beq_else.101939
    or r4 r0 r0
    j beq_cont.101940
beq_else.101939:
    lw r4 r29 36
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.101940:
    j beq_cont.101928
beq_else.101927:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.101928:
    j beq_cont.101916
beq_else.101915:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.101916:
    j beq_cont.101904
beq_else.101903:
    addi r28 r0 2
    bne r9 r28 beq_else.101941
    lwcZ f0 r4 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101943
    addi r5 r0 1
    j float_ble_cont.101944
float_ble_else.101943:
    or r5 r0 r0
float_ble_cont.101944:
    bne r5 r0 beq_else.101945
    or r4 r0 r0
    j beq_cont.101946
beq_else.101945:
    lwcZ f0 r4 0
    lwcZ f1 r7 12
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.101946:
    j beq_cont.101942
beq_else.101941:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.101947
    or r4 r0 r0
    j float_eq0_cont.101948
float_eq0.101947:
    lwcZ f4 r4 4
    fmul f0 f4 f0
    lwcZ f4 r4 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r7 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101949
    addi r7 r0 1
    j float_ble_cont.101950
float_ble_else.101949:
    or r7 r0 r0
float_ble_cont.101950:
    bne r7 r0 beq_else.101951
    or r4 r0 r0
    j beq_cont.101952
beq_else.101951:
    lw r5 r5 24
    bne r5 r0 beq_else.101953
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101955
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101956
float_ble_else.101955:
    flui f1 0
    # 0.000000
float_ble_cont.101956:
    fsub f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    j beq_cont.101954
beq_else.101953:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.101957
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.101958
float_ble_else.101957:
    flui f1 0
    # 0.000000
float_ble_cont.101958:
    fadd f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
beq_cont.101954:
    addi r4 r0 1
beq_cont.101952:
float_eq0_cont.101948:
beq_cont.101942:
beq_cont.101904:
    bne r4 r0 beq_else.101959
    j beq_cont.101960
beq_else.101959:
    lw r4 r29 36
    lwcZ f0 r4 0
    lw r5 r29 28
    lwcZ f1 r5 0
    fclt f0 f1
    bc1f float_ble_else.101961
    lw r7 r2 4
    addi r28 r0 -1
    bne r7 r28 beq_else.101963
    j beq_cont.101964
beq_else.101963:
    sll r7 r7 2
    lw r9 r29 48
    add r27 r9 r7
    lw r7 r27 0
    lw r10 r8 0
    lw r11 r7 0
    sw r2 r29 124
    addi r28 r0 -1
    bne r11 r28 beq_else.101965
    j beq_cont.101966
beq_else.101965:
    sll r12 r11 2
    add r27 r6 r12
    lw r12 r27 0
    lw r13 r12 40
    lwcZ f0 r13 0
    lwcZ f1 r13 4
    lwcZ f2 r13 8
    lw r14 r8 4
    sll r15 r11 2
    add r27 r14 r15
    lw r14 r27 0
    lw r15 r12 4
    addi r28 r0 1
    bne r15 r28 beq_else.101967
    lw r13 r8 0
    lwcZ f3 r14 0
    fsub f3 f3 f0
    lwcZ f4 r14 4
    fmul f3 f3 f4
    lwcZ f4 r13 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101969
    fneg f4 f4
    j float_ble_cont.101970
float_ble_else.101969:
float_ble_cont.101970:
    lw r15 r12 16
    lwcZ f5 r15 4
    fclt f4 f5
    bc1f float_ble_else.101971
    lwcZ f4 r13 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101973
    fneg f4 f4
    j float_ble_cont.101974
float_ble_else.101973:
float_ble_cont.101974:
    lw r15 r12 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.101975
    lwcZ f4 r14 4
    fcz f4
    bc1f float_eq0.101977
    or r15 r0 r0
    j float_eq0_cont.101978
float_eq0.101977:
    addi r15 r0 1
float_eq0_cont.101978:
    j float_ble_cont.101976
float_ble_else.101975:
    or r15 r0 r0
float_ble_cont.101976:
    j float_ble_cont.101972
float_ble_else.101971:
    or r15 r0 r0
float_ble_cont.101972:
    bne r15 r0 beq_else.101979
    lwcZ f3 r14 8
    fsub f3 f3 f1
    lwcZ f4 r14 12
    fmul f3 f3 f4
    lwcZ f4 r13 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101981
    fneg f4 f4
    j float_ble_cont.101982
float_ble_else.101981:
float_ble_cont.101982:
    lw r15 r12 16
    lwcZ f5 r15 0
    fclt f4 f5
    bc1f float_ble_else.101983
    lwcZ f4 r13 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.101985
    fneg f4 f4
    j float_ble_cont.101986
float_ble_else.101985:
float_ble_cont.101986:
    lw r15 r12 16
    lwcZ f5 r15 8
    fclt f4 f5
    bc1f float_ble_else.101987
    lwcZ f4 r14 12
    fcz f4
    bc1f float_eq0.101989
    or r15 r0 r0
    j float_eq0_cont.101990
float_eq0.101989:
    addi r15 r0 1
float_eq0_cont.101990:
    j float_ble_cont.101988
float_ble_else.101987:
    or r15 r0 r0
float_ble_cont.101988:
    j float_ble_cont.101984
float_ble_else.101983:
    or r15 r0 r0
float_ble_cont.101984:
    bne r15 r0 beq_else.101991
    lwcZ f3 r14 16
    fsub f2 f3 f2
    lwcZ f3 r14 20
    fmul f2 f2 f3
    lwcZ f3 r13 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.101993
    fneg f0 f0
    j float_ble_cont.101994
float_ble_else.101993:
float_ble_cont.101994:
    lw r15 r12 16
    lwcZ f3 r15 0
    fclt f0 f3
    bc1f float_ble_else.101995
    lwcZ f0 r13 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.101997
    fneg f0 f0
    j float_ble_cont.101998
float_ble_else.101997:
float_ble_cont.101998:
    lw r12 r12 16
    lwcZ f1 r12 4
    fclt f0 f1
    bc1f float_ble_else.101999
    lwcZ f0 r14 20
    fcz f0
    bc1f float_eq0.102001
    or r12 r0 r0
    j float_eq0_cont.102002
float_eq0.102001:
    addi r12 r0 1
float_eq0_cont.102002:
    j float_ble_cont.102000
float_ble_else.101999:
    or r12 r0 r0
float_ble_cont.102000:
    j float_ble_cont.101996
float_ble_else.101995:
    or r12 r0 r0
float_ble_cont.101996:
    bne r12 r0 beq_else.102003
    or r12 r0 r0
    j beq_cont.102004
beq_else.102003:
    swcZ f2 r4 0
    addi r12 r0 3
beq_cont.102004:
    j beq_cont.101992
beq_else.101991:
    swcZ f3 r4 0
    addi r12 r0 2
beq_cont.101992:
    j beq_cont.101980
beq_else.101979:
    swcZ f3 r4 0
    addi r12 r0 1
beq_cont.101980:
    j beq_cont.101968
beq_else.101967:
    addi r28 r0 2
    bne r15 r28 beq_else.102005
    lwcZ f0 r14 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102007
    addi r12 r0 1
    j float_ble_cont.102008
float_ble_else.102007:
    or r12 r0 r0
float_ble_cont.102008:
    bne r12 r0 beq_else.102009
    or r12 r0 r0
    j beq_cont.102010
beq_else.102009:
    lwcZ f0 r14 0
    lwcZ f1 r13 12
    fmul f0 f0 f1
    swcZ f0 r4 0
    addi r12 r0 1
beq_cont.102010:
    j beq_cont.102006
beq_else.102005:
    lwcZ f3 r14 0
    fcz f3
    bc1f float_eq0.102011
    or r12 r0 r0
    j float_eq0_cont.102012
float_eq0.102011:
    lwcZ f4 r14 4
    fmul f0 f4 f0
    lwcZ f4 r14 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r14 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r13 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102013
    addi r13 r0 1
    j float_ble_cont.102014
float_ble_else.102013:
    or r13 r0 r0
float_ble_cont.102014:
    bne r13 r0 beq_else.102015
    or r12 r0 r0
    j beq_cont.102016
beq_else.102015:
    lw r12 r12 24
    bne r12 r0 beq_else.102017
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102019
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102020
float_ble_else.102019:
    flui f1 0
    # 0.000000
float_ble_cont.102020:
    fsub f0 f0 f1
    lwcZ f1 r14 16
    fmul f0 f0 f1
    swcZ f0 r4 0
    j beq_cont.102018
beq_else.102017:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102021
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102022
float_ble_else.102021:
    flui f1 0
    # 0.000000
float_ble_cont.102022:
    fadd f0 f0 f1
    lwcZ f1 r14 16
    fmul f0 f0 f1
    swcZ f0 r4 0
beq_cont.102018:
    addi r12 r0 1
beq_cont.102016:
float_eq0_cont.102012:
beq_cont.102006:
beq_cont.101968:
    bne r12 r0 beq_else.102023
    sll r10 r11 2
    add r27 r6 r10
    lw r10 r27 0
    lw r10 r10 24
    bne r10 r0 beq_else.102025
    j beq_cont.102026
beq_else.102025:
    addi r10 r0 1
    lw r25 r29 32
    mv r3 r8
    mv r2 r7
    mv r1 r10
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.102026:
    j beq_cont.102024
beq_else.102023:
    lwcZ f0 r4 0
    flui f1 0
    # 0.000000
    sw r7 r29 156
    fclt f1 f0
    bc1f float_ble_else.102027
    lwcZ f1 r5 0
    fclt f0 f1
    bc1f float_ble_else.102029
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lwcZ f1 r10 0
    fmul f1 f1 f0
    lw r13 r29 24
    lwcZ f2 r13 0
    fadd f1 f1 f2
    lwcZ f2 r10 4
    fmul f2 f2 f0
    lwcZ f3 r13 4
    fadd f2 f2 f3
    lwcZ f3 r10 8
    fmul f3 f3 f0
    lwcZ f4 r13 8
    fadd f3 f3 f4
    lw r25 r29 20
    sw r12 r29 160
    sw r11 r29 164
    swcZ f3 r29 168
    swcZ f2 r29 172
    swcZ f1 r29 176
    swcZ f0 r29 180
    mv r2 r7
    mv r1 r0
    fmv  f0 f1
    fmv  f1 f2
    fmv  f2 f3
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
    bne r1 r0 beq_else.102031
    j beq_cont.102032
beq_else.102031:
    lw r1 r29 28
    lwcZ f0 r29 180
    swcZ f0 r1 0
    lw r2 r29 16
    lwcZ f0 r29 176
    swcZ f0 r2 0
    lwcZ f0 r29 172
    swcZ f0 r2 4
    lwcZ f0 r29 168
    swcZ f0 r2 8
    lw r2 r29 12
    lw r3 r29 164
    sw r3 r2 0
    lw r2 r29 8
    lw r3 r29 160
    sw r3 r2 0
beq_cont.102032:
    j float_ble_cont.102030
float_ble_else.102029:
float_ble_cont.102030:
    j float_ble_cont.102028
float_ble_else.102027:
float_ble_cont.102028:
    addi r1 r0 1
    lw r2 r29 156
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
beq_cont.102024:
beq_cont.101966:
    lw r1 r29 124
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.102033
    j beq_cont.102034
beq_else.102033:
    sll r2 r2 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 44
    lw r25 r29 32
    mv r3 r4
    mv r1 r0
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
    addi r1 r0 3
    lw r2 r29 124
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
beq_cont.102034:
beq_cont.101964:
    j float_ble_cont.101962
float_ble_else.101961:
float_ble_cont.101962:
beq_cont.101960:
beq_cont.101830:
    lw r1 r29 120
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.102035
    jr r31
beq_else.102035:
    sw r1 r29 184
    addi r28 r0 99
    bne r4 r28 beq_else.102037
    lw r4 r2 4
    addi r28 r0 -1
    bne r4 r28 beq_else.102039
    j beq_cont.102040
beq_else.102039:
    sll r4 r4 2
    lw r5 r29 48
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r29 44
    lw r25 r29 32
    sw r2 r29 188
    mv r3 r5
    mv r2 r4
    mv r1 r0
    sw r31 r29 192
    addi r29 r29 196
    lw r26 r25 0
    jalr r26
    subi r29 r29 196
    lw r31 r29 192
    addi r1 r0 2
    lw r2 r29 188
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 192
    addi r29 r29 196
    lw r26 r25 0
    jalr r26
    subi r29 r29 196
    lw r31 r29 192
beq_cont.102040:
    j beq_cont.102038
beq_else.102037:
    sll r5 r4 2
    lw r6 r29 40
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r5 40
    lwcZ f0 r7 0
    lwcZ f1 r7 4
    lwcZ f2 r7 8
    lw r8 r29 44
    lw r9 r8 4
    sll r4 r4 2
    add r27 r9 r4
    lw r4 r27 0
    lw r9 r5 4
    addi r28 r0 1
    bne r9 r28 beq_else.102041
    lw r7 r8 0
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102043
    fneg f4 f4
    j float_ble_cont.102044
float_ble_else.102043:
float_ble_cont.102044:
    lw r9 r5 16
    lwcZ f5 r9 4
    fclt f4 f5
    bc1f float_ble_else.102045
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102047
    fneg f4 f4
    j float_ble_cont.102048
float_ble_else.102047:
float_ble_cont.102048:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.102049
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.102051
    or r9 r0 r0
    j float_eq0_cont.102052
float_eq0.102051:
    addi r9 r0 1
float_eq0_cont.102052:
    j float_ble_cont.102050
float_ble_else.102049:
    or r9 r0 r0
float_ble_cont.102050:
    j float_ble_cont.102046
float_ble_else.102045:
    or r9 r0 r0
float_ble_cont.102046:
    bne r9 r0 beq_else.102053
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102055
    fneg f4 f4
    j float_ble_cont.102056
float_ble_else.102055:
float_ble_cont.102056:
    lw r9 r5 16
    lwcZ f5 r9 0
    fclt f4 f5
    bc1f float_ble_else.102057
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102059
    fneg f4 f4
    j float_ble_cont.102060
float_ble_else.102059:
float_ble_cont.102060:
    lw r9 r5 16
    lwcZ f5 r9 8
    fclt f4 f5
    bc1f float_ble_else.102061
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.102063
    or r9 r0 r0
    j float_eq0_cont.102064
float_eq0.102063:
    addi r9 r0 1
float_eq0_cont.102064:
    j float_ble_cont.102062
float_ble_else.102061:
    or r9 r0 r0
float_ble_cont.102062:
    j float_ble_cont.102058
float_ble_else.102057:
    or r9 r0 r0
float_ble_cont.102058:
    bne r9 r0 beq_else.102065
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.102067
    fneg f0 f0
    j float_ble_cont.102068
float_ble_else.102067:
float_ble_cont.102068:
    lw r9 r5 16
    lwcZ f3 r9 0
    fclt f0 f3
    bc1f float_ble_else.102069
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102071
    fneg f0 f0
    j float_ble_cont.102072
float_ble_else.102071:
float_ble_cont.102072:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.102073
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.102075
    or r4 r0 r0
    j float_eq0_cont.102076
float_eq0.102075:
    addi r4 r0 1
float_eq0_cont.102076:
    j float_ble_cont.102074
float_ble_else.102073:
    or r4 r0 r0
float_ble_cont.102074:
    j float_ble_cont.102070
float_ble_else.102069:
    or r4 r0 r0
float_ble_cont.102070:
    bne r4 r0 beq_else.102077
    or r4 r0 r0
    j beq_cont.102078
beq_else.102077:
    lw r4 r29 36
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.102078:
    j beq_cont.102066
beq_else.102065:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.102066:
    j beq_cont.102054
beq_else.102053:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.102054:
    j beq_cont.102042
beq_else.102041:
    addi r28 r0 2
    bne r9 r28 beq_else.102079
    lwcZ f0 r4 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102081
    addi r5 r0 1
    j float_ble_cont.102082
float_ble_else.102081:
    or r5 r0 r0
float_ble_cont.102082:
    bne r5 r0 beq_else.102083
    or r4 r0 r0
    j beq_cont.102084
beq_else.102083:
    lwcZ f0 r4 0
    lwcZ f1 r7 12
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.102084:
    j beq_cont.102080
beq_else.102079:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.102085
    or r4 r0 r0
    j float_eq0_cont.102086
float_eq0.102085:
    lwcZ f4 r4 4
    fmul f0 f4 f0
    lwcZ f4 r4 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r7 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102087
    addi r7 r0 1
    j float_ble_cont.102088
float_ble_else.102087:
    or r7 r0 r0
float_ble_cont.102088:
    bne r7 r0 beq_else.102089
    or r4 r0 r0
    j beq_cont.102090
beq_else.102089:
    lw r5 r5 24
    bne r5 r0 beq_else.102091
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102093
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102094
float_ble_else.102093:
    flui f1 0
    # 0.000000
float_ble_cont.102094:
    fsub f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    j beq_cont.102092
beq_else.102091:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102095
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102096
float_ble_else.102095:
    flui f1 0
    # 0.000000
float_ble_cont.102096:
    fadd f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
beq_cont.102092:
    addi r4 r0 1
beq_cont.102090:
float_eq0_cont.102086:
beq_cont.102080:
beq_cont.102042:
    bne r4 r0 beq_else.102097
    j beq_cont.102098
beq_else.102097:
    lw r4 r29 36
    lwcZ f0 r4 0
    lw r5 r29 28
    lwcZ f1 r5 0
    fclt f0 f1
    bc1f float_ble_else.102099
    lw r7 r2 4
    addi r28 r0 -1
    bne r7 r28 beq_else.102101
    j beq_cont.102102
beq_else.102101:
    sll r7 r7 2
    lw r9 r29 48
    add r27 r9 r7
    lw r7 r27 0
    lw r25 r29 32
    sw r2 r29 188
    mv r3 r8
    mv r2 r7
    mv r1 r0
    sw r31 r29 192
    addi r29 r29 196
    lw r26 r25 0
    jalr r26
    subi r29 r29 196
    lw r31 r29 192
    addi r1 r0 2
    lw r2 r29 188
    lw r3 r29 44
    lw r25 r29 4
    sw r31 r29 192
    addi r29 r29 196
    lw r26 r25 0
    jalr r26
    subi r29 r29 196
    lw r31 r29 192
beq_cont.102102:
    j float_ble_cont.102100
float_ble_else.102099:
float_ble_cont.102100:
beq_cont.102098:
beq_cont.102038:
    lw r1 r29 184
    addi r1 r1 1
    sll r2 r1 2
    lw r3 r29 52
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.102103
    jr r31
beq_else.102103:
    sw r1 r29 192
    addi r28 r0 99
    bne r4 r28 beq_else.102105
    addi r4 r0 1
    lw r5 r29 44
    lw r25 r29 4
    mv r3 r5
    mv r1 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.102106
beq_else.102105:
    sll r5 r4 2
    lw r6 r29 40
    add r27 r6 r5
    lw r5 r27 0
    lw r6 r5 40
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lw r7 r29 44
    lw r8 r7 4
    sll r4 r4 2
    add r27 r8 r4
    lw r4 r27 0
    lw r8 r5 4
    addi r28 r0 1
    bne r8 r28 beq_else.102107
    lw r6 r7 0
    lwcZ f3 r4 0
    fsub f3 f3 f0
    lwcZ f4 r4 4
    fmul f3 f3 f4
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102109
    fneg f4 f4
    j float_ble_cont.102110
float_ble_else.102109:
float_ble_cont.102110:
    lw r8 r5 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.102111
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102113
    fneg f4 f4
    j float_ble_cont.102114
float_ble_else.102113:
float_ble_cont.102114:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.102115
    lwcZ f4 r4 4
    fcz f4
    bc1f float_eq0.102117
    or r8 r0 r0
    j float_eq0_cont.102118
float_eq0.102117:
    addi r8 r0 1
float_eq0_cont.102118:
    j float_ble_cont.102116
float_ble_else.102115:
    or r8 r0 r0
float_ble_cont.102116:
    j float_ble_cont.102112
float_ble_else.102111:
    or r8 r0 r0
float_ble_cont.102112:
    bne r8 r0 beq_else.102119
    lwcZ f3 r4 8
    fsub f3 f3 f1
    lwcZ f4 r4 12
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102121
    fneg f4 f4
    j float_ble_cont.102122
float_ble_else.102121:
float_ble_cont.102122:
    lw r8 r5 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.102123
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102125
    fneg f4 f4
    j float_ble_cont.102126
float_ble_else.102125:
float_ble_cont.102126:
    lw r8 r5 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.102127
    lwcZ f4 r4 12
    fcz f4
    bc1f float_eq0.102129
    or r8 r0 r0
    j float_eq0_cont.102130
float_eq0.102129:
    addi r8 r0 1
float_eq0_cont.102130:
    j float_ble_cont.102128
float_ble_else.102127:
    or r8 r0 r0
float_ble_cont.102128:
    j float_ble_cont.102124
float_ble_else.102123:
    or r8 r0 r0
float_ble_cont.102124:
    bne r8 r0 beq_else.102131
    lwcZ f3 r4 16
    fsub f2 f3 f2
    lwcZ f3 r4 20
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.102133
    fneg f0 f0
    j float_ble_cont.102134
float_ble_else.102133:
float_ble_cont.102134:
    lw r8 r5 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.102135
    lwcZ f0 r6 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102137
    fneg f0 f0
    j float_ble_cont.102138
float_ble_else.102137:
float_ble_cont.102138:
    lw r5 r5 16
    lwcZ f1 r5 4
    fclt f0 f1
    bc1f float_ble_else.102139
    lwcZ f0 r4 20
    fcz f0
    bc1f float_eq0.102141
    or r4 r0 r0
    j float_eq0_cont.102142
float_eq0.102141:
    addi r4 r0 1
float_eq0_cont.102142:
    j float_ble_cont.102140
float_ble_else.102139:
    or r4 r0 r0
float_ble_cont.102140:
    j float_ble_cont.102136
float_ble_else.102135:
    or r4 r0 r0
float_ble_cont.102136:
    bne r4 r0 beq_else.102143
    or r4 r0 r0
    j beq_cont.102144
beq_else.102143:
    lw r4 r29 36
    swcZ f2 r4 0
    addi r4 r0 3
beq_cont.102144:
    j beq_cont.102132
beq_else.102131:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 2
beq_cont.102132:
    j beq_cont.102120
beq_else.102119:
    lw r4 r29 36
    swcZ f3 r4 0
    addi r4 r0 1
beq_cont.102120:
    j beq_cont.102108
beq_else.102107:
    addi r28 r0 2
    bne r8 r28 beq_else.102145
    lwcZ f0 r4 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102147
    addi r5 r0 1
    j float_ble_cont.102148
float_ble_else.102147:
    or r5 r0 r0
float_ble_cont.102148:
    bne r5 r0 beq_else.102149
    or r4 r0 r0
    j beq_cont.102150
beq_else.102149:
    lwcZ f0 r4 0
    lwcZ f1 r6 12
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    addi r4 r0 1
beq_cont.102150:
    j beq_cont.102146
beq_else.102145:
    lwcZ f3 r4 0
    fcz f3
    bc1f float_eq0.102151
    or r4 r0 r0
    j float_eq0_cont.102152
float_eq0.102151:
    lwcZ f4 r4 4
    fmul f0 f4 f0
    lwcZ f4 r4 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r4 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r6 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102153
    addi r6 r0 1
    j float_ble_cont.102154
float_ble_else.102153:
    or r6 r0 r0
float_ble_cont.102154:
    bne r6 r0 beq_else.102155
    or r4 r0 r0
    j beq_cont.102156
beq_else.102155:
    lw r5 r5 24
    bne r5 r0 beq_else.102157
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102159
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102160
float_ble_else.102159:
    flui f1 0
    # 0.000000
float_ble_cont.102160:
    fsub f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
    j beq_cont.102158
beq_else.102157:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102161
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102162
float_ble_else.102161:
    flui f1 0
    # 0.000000
float_ble_cont.102162:
    fadd f0 f0 f1
    lwcZ f1 r4 16
    fmul f0 f0 f1
    lw r4 r29 36
    swcZ f0 r4 0
beq_cont.102158:
    addi r4 r0 1
beq_cont.102156:
float_eq0_cont.102152:
beq_cont.102146:
beq_cont.102108:
    bne r4 r0 beq_else.102163
    j beq_cont.102164
beq_else.102163:
    lw r4 r29 36
    lwcZ f0 r4 0
    lw r4 r29 28
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.102165
    addi r4 r0 1
    lw r25 r29 4
    mv r3 r7
    mv r1 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j float_ble_cont.102166
float_ble_else.102165:
float_ble_cont.102166:
beq_cont.102164:
beq_cont.102106:
    lw r1 r29 192
    addi r1 r1 1
    lw r2 r29 52
    lw r3 r29 44
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
utexture.2932:
    lw r3 r25 4
    lw r4 r1 0
    lw r5 r1 32
    lwcZ f0 r5 0
    swcZ f0 r3 0
    lw r5 r1 32
    lwcZ f0 r5 4
    swcZ f0 r3 4
    lw r5 r1 32
    lwcZ f0 r5 8
    swcZ f0 r3 8
    addi r28 r0 1
    bne r4 r28 beq_else.102167
    lwcZ f0 r2 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    flui f1 15692
    # 0.050000
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r4 f1
    itof f2 r4
    fclt f1 f2
    bc1f float_ble_else.102168
    flui f1 16256
    # 1.000000
    fsub f1 f2 f1
    j float_ble_cont.102169
float_ble_else.102168:
    fmv f1 f2
float_ble_cont.102169:
    flui f2 16800
    # 20.000000
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    # 10.000000
    fclt f0 f1
    bc1f float_ble_else.102170
    addi r4 r0 1
    j float_ble_cont.102171
float_ble_else.102170:
    or r4 r0 r0
float_ble_cont.102171:
    lwcZ f0 r2 8
    lw r1 r1 20
    lwcZ f1 r1 8
    fsub f0 f0 f1
    flui f1 15692
    # 0.050000
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r1 f1
    itof f2 r1
    fclt f1 f2
    bc1f float_ble_else.102172
    flui f1 16256
    # 1.000000
    fsub f1 f2 f1
    j float_ble_cont.102173
float_ble_else.102172:
    fmv f1 f2
float_ble_cont.102173:
    flui f2 16800
    # 20.000000
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    # 10.000000
    fclt f0 f1
    bc1f float_ble_else.102174
    addi r1 r0 1
    j float_ble_cont.102175
float_ble_else.102174:
    or r1 r0 r0
float_ble_cont.102175:
    bne r4 r0 beq_else.102176
    bne r1 r0 beq_else.102178
    flui f0 17279
    # 255.000000
    j beq_cont.102179
beq_else.102178:
    flui f0 0
    # 0.000000
beq_cont.102179:
    j beq_cont.102177
beq_else.102176:
    bne r1 r0 beq_else.102180
    flui f0 0
    # 0.000000
    j beq_cont.102181
beq_else.102180:
    flui f0 17279
    # 255.000000
beq_cont.102181:
beq_cont.102177:
    swcZ f0 r3 4
    jr r31
beq_else.102167:
    addi r28 r0 2
    bne r4 r28 beq_else.102183
    lwcZ f0 r2 4
    flui f1 16000
    # 0.250000
    fmul f0 f0 f1
    addi r1 r0 3
    sw r3 r29 0
    swcZ f0 r29 4
    sw r31 r29 8
    addi r29 r29 12
    jal min_caml_create_float_array
    subi r29 r29 12
    lw r31 r29 8
    flui f0 0
    # 0.000000
    lwcZ f1 r29 4
    fclt f1 f0
    bc1f float_ble_else.102184
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.102185
float_ble_else.102184:
float_ble_cont.102185:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 8
    fclt f0 f1
    bc1f float_ble_else.102186
    j float_ble_cont.102187
float_ble_else.102186:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102188
    j float_ble_cont.102189
float_ble_else.102188:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102190
    j float_ble_cont.102191
float_ble_else.102190:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102192
    j float_ble_cont.102193
float_ble_else.102192:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102194
    j float_ble_cont.102195
float_ble_else.102194:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub1.2542
    subi r29 r29 16
    lw r31 r29 12
float_ble_cont.102195:
float_ble_cont.102193:
float_ble_cont.102191:
float_ble_cont.102189:
float_ble_cont.102187:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102196
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102198
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.102199
float_ble_else.102198:
float_ble_cont.102199:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub2.2544
    subi r29 r29 16
    lw r31 r29 12
    j float_ble_cont.102197
float_ble_else.102196:
float_ble_cont.102197:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102200
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.102201
float_ble_else.102200:
float_ble_cont.102201:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102202
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.102203
float_ble_else.102202:
float_ble_cont.102203:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102204
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.102205
float_ble_else.102204:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.102205:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.102206
    fneg f0 f0
    j float_ble_cont.102207
float_ble_else.102206:
float_ble_cont.102207:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f1 f0
    lw r1 r29 0
    swcZ f1 r1 0
    flui f1 17279
    # 255.000000
    flui f2 16256
    # 1.000000
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
    jr r31
beq_else.102183:
    addi r28 r0 3
    bne r4 r28 beq_else.102209
    lwcZ f0 r2 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lwcZ f1 r2 8
    lw r1 r1 20
    lwcZ f2 r1 8
    fsub f1 f1 f2
    fmul f0 f0 f0
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.102210
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.102211
float_ble_else.102210:
    flui f0 0
    # 0.000000
float_ble_cont.102211:
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fmul f0 f0 f1
    ftoi r1 f0
    itof f1 r1
    fclt f0 f1
    bc1f float_ble_else.102212
    flui f2 16256
    # 1.000000
    fsub f1 f1 f2
    j float_ble_cont.102213
float_ble_else.102212:
float_ble_cont.102213:
    fsub f0 f0 f1
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102214
    fneg f0 f0
    j float_ble_cont.102215
float_ble_else.102214:
float_ble_cont.102215:
    addi r1 r0 3
    sw r3 r29 0
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 12
    fclt f0 f1
    bc1f float_ble_else.102216
    j float_ble_cont.102217
float_ble_else.102216:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102218
    j float_ble_cont.102219
float_ble_else.102218:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102220
    j float_ble_cont.102221
float_ble_else.102220:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102222
    j float_ble_cont.102223
float_ble_else.102222:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102224
    j float_ble_cont.102225
float_ble_else.102224:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 16
    addi r29 r29 20
    jal reduction_2pi_sub1.2542
    subi r29 r29 20
    lw r31 r29 16
float_ble_cont.102225:
float_ble_cont.102223:
float_ble_cont.102221:
float_ble_cont.102219:
float_ble_cont.102217:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 12
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102226
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102228
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.102229
float_ble_else.102228:
float_ble_cont.102229:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 16
    addi r29 r29 20
    jal reduction_2pi_sub2.2544
    subi r29 r29 20
    lw r31 r29 16
    j float_ble_cont.102227
float_ble_else.102226:
float_ble_cont.102227:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 12
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102230
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.102231
float_ble_else.102230:
float_ble_cont.102231:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102232
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.102233
float_ble_else.102232:
float_ble_cont.102233:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.102234
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.102235
float_ble_else.102234:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.102235:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.102236
    fneg f0 f0
    j float_ble_cont.102237
float_ble_else.102236:
float_ble_cont.102237:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f0 f1
    lw r1 r29 0
    swcZ f1 r1 4
    flui f1 16256
    # 1.000000
    fsub f0 f1 f0
    flui f1 17279
    # 255.000000
    fmul f0 f0 f1
    swcZ f0 r1 8
    jr r31
beq_else.102209:
    addi r28 r0 4
    bne r4 r28 beq_else.102239
    lwcZ f0 r2 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lw r4 r1 16
    lwcZ f1 r4 0
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102240
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102241
float_ble_else.102240:
    flui f1 0
    # 0.000000
float_ble_cont.102241:
    fmul f0 f0 f1
    lwcZ f1 r2 8
    lw r4 r1 20
    lwcZ f2 r4 8
    fsub f1 f1 f2
    lw r4 r1 16
    lwcZ f2 r4 8
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102242
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.102243
float_ble_else.102242:
    flui f2 0
    # 0.000000
float_ble_cont.102243:
    fmul f1 f1 f2
    fmul f2 f0 f0
    fmul f3 f1 f1
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.102244
    fneg f3 f0
    j float_ble_cont.102245
float_ble_else.102244:
    fmv f3 f0
float_ble_cont.102245:
    flui f4 14545
    # 0.000100
    fori f4 f4 -18665
    fclt f3 f4
    bc1f float_ble_else.102246
    flui f0 16752
    # 15.000000
    j float_ble_cont.102247
float_ble_else.102246:
    finv_init f3 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f0 f0 f3
    fsub f0 f4 f0
    fmul f0 f3 f0
    fmul f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102248
    fneg f0 f0
    j float_ble_cont.102249
float_ble_else.102248:
float_ble_cont.102249:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.102250
    addi r4 r0 1
    j float_ble_cont.102251
float_ble_else.102250:
    or r4 r0 r0
float_ble_cont.102251:
    bne r4 r0 beq_else.102252
    fneg f0 f0
    j beq_cont.102253
beq_else.102252:
beq_cont.102253:
    flui f1 16096
    # 0.437500
    fclt f0 f1
    bc1f float_ble_else.102254
    fmul f1 f0 f0
    fmul f3 f1 f0
    fmul f4 f1 f3
    fmul f5 f1 f4
    fmul f6 f1 f5
    fmul f7 f1 f6
    fmul f1 f1 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f0 f0 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f0 f0 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f0 f0 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f0 f0 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f0 f0 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f1 f3 f1
    fadd f0 f0 f1
    j float_ble_cont.102255
float_ble_else.102254:
    flui f1 16412
    # 2.437500
    fclt f0 f1
    bc1f float_ble_else.102256
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    flui f3 16256
    # 1.000000
    fsub f3 f0 f3
    flui f4 16256
    # 1.000000
    fadd f0 f0 f4
    finv_init f4 f0
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f0 f0 f4
    fsub f0 f5 f0
    fmul f0 f4 f0
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fadd f0 f1 f0
    j float_ble_cont.102257
float_ble_else.102256:
    flui f1 16329
    # 1.570796
    fori f1 f1 4059
    finv_init f3 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f0 f0 f3
    fsub f0 f4 f0
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fsub f0 f1 f0
float_ble_cont.102257:
float_ble_cont.102255:
    bne r4 r0 beq_else.102258
    fneg f0 f0
    j beq_cont.102259
beq_else.102258:
beq_cont.102259:
    flui f1 16880
    # 30.000000
    fmul f0 f0 f1
    flui f1 16034
    # 0.318310
    fori f1 f1 -1661
    fmul f0 f0 f1
float_ble_cont.102247:
    ftoi r4 f0
    itof f1 r4
    fclt f0 f1
    bc1f float_ble_else.102260
    flui f3 16256
    # 1.000000
    fsub f1 f1 f3
    j float_ble_cont.102261
float_ble_else.102260:
float_ble_cont.102261:
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r2 r1 20
    lwcZ f3 r2 4
    fsub f1 f1 f3
    lw r1 r1 16
    lwcZ f3 r1 4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.102262
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.102263
float_ble_else.102262:
    flui f3 0
    # 0.000000
float_ble_cont.102263:
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.102264
    fneg f3 f2
    j float_ble_cont.102265
float_ble_else.102264:
    fmv f3 f2
float_ble_cont.102265:
    flui f4 14545
    # 0.000100
    fori f4 f4 -18665
    fclt f3 f4
    bc1f float_ble_else.102266
    flui f1 16752
    # 15.000000
    j float_ble_cont.102267
float_ble_else.102266:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.102268
    fneg f1 f1
    j float_ble_cont.102269
float_ble_else.102268:
float_ble_cont.102269:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102270
    addi r1 r0 1
    j float_ble_cont.102271
float_ble_else.102270:
    or r1 r0 r0
float_ble_cont.102271:
    bne r1 r0 beq_else.102272
    fneg f1 f1
    j beq_cont.102273
beq_else.102272:
beq_cont.102273:
    flui f2 16096
    # 0.437500
    fclt f1 f2
    bc1f float_ble_else.102274
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f2 f3
    fmul f5 f2 f4
    fmul f6 f2 f5
    fmul f7 f2 f6
    fmul f2 f2 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f1 f1 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f1 f1 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f1 f1 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f1 f1 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f2 f3 f2
    fadd f1 f1 f2
    j float_ble_cont.102275
float_ble_else.102274:
    flui f2 16412
    # 2.437500
    fclt f1 f2
    bc1f float_ble_else.102276
    flui f2 16201
    # 0.785398
    fori f2 f2 4059
    flui f3 16256
    # 1.000000
    fsub f3 f1 f3
    flui f4 16256
    # 1.000000
    fadd f1 f1 f4
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fadd f1 f2 f1
    j float_ble_cont.102277
float_ble_else.102276:
    flui f2 16329
    # 1.570796
    fori f2 f2 4059
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fsub f1 f2 f1
float_ble_cont.102277:
float_ble_cont.102275:
    bne r1 r0 beq_else.102278
    fneg f1 f1
    j beq_cont.102279
beq_else.102278:
beq_cont.102279:
    flui f2 16880
    # 30.000000
    fmul f1 f1 f2
    flui f2 16034
    # 0.318310
    fori f2 f2 -1661
    fmul f1 f1 f2
float_ble_cont.102267:
    ftoi r1 f1
    itof f2 r1
    fclt f1 f2
    bc1f float_ble_else.102280
    flui f3 16256
    # 1.000000
    fsub f2 f2 f3
    j float_ble_cont.102281
float_ble_else.102280:
float_ble_cont.102281:
    fsub f1 f1 f2
    flui f2 15897
    # 0.150000
    fori f2 f2 -26214
    flui f3 16128
    # 0.500000
    fsub f0 f3 f0
    fmul f0 f0 f0
    fsub f0 f2 f0
    flui f2 16128
    # 0.500000
    fsub f1 f2 f1
    fmul f1 f1 f1
    fsub f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102282
    addi r1 r0 1
    j float_ble_cont.102283
float_ble_else.102282:
    or r1 r0 r0
float_ble_cont.102283:
    bne r1 r0 beq_else.102284
    j beq_cont.102285
beq_else.102284:
    flui f0 0
    # 0.000000
beq_cont.102285:
    flui f1 17279
    # 255.000000
    fmul f0 f1 f0
    flui f1 16469
    # 3.333333
    fori f1 f1 21845
    fmul f0 f0 f1
    swcZ f0 r3 8
    jr r31
beq_else.102239:
    jr r31
trace_reflections.2939:
    lw r3 r25 96
    lw r4 r25 92
    lw r5 r25 88
    lw r6 r25 84
    lw r7 r25 80
    lw r8 r25 76
    lw r9 r25 72
    lw r10 r25 68
    lw r11 r25 64
    lw r12 r25 60
    lw r13 r25 56
    lw r14 r25 52
    lw r15 r25 48
    lw r16 r25 44
    lw r17 r25 40
    lw r18 r25 36
    lw r19 r25 32
    lw r20 r25 28
    lw r21 r25 24
    lw r22 r25 20
    lw r23 r25 16
    lw r24 r25 12
    sw r6 r29 0
    lw r6 r25 8
    sw r25 r29 4
    lw r25 r25 4
    slt r28 r1 r0
    bne r0 r28 ble_else.102288
    sw r1 r29 8
    sll r1 r1 2
    add r27 r15 r1
    lw r1 r27 0
    sw r15 r29 12
    lw r15 r1 4
    flui f2 20078
    # 1000000000.000000
    fori f2 f2 27432
    swcZ f2 r5 0
    sw r14 r29 16
    lw r14 r16 0
    sw r2 r29 20
    lw r2 r14 0
    sw r18 r29 24
    lw r18 r2 0
    sw r4 r29 28
    sw r9 r29 32
    swcZ f1 r29 36
    swcZ f0 r29 40
    sw r15 r29 44
    sw r11 r29 48
    sw r12 r29 52
    sw r6 r29 56
    sw r20 r29 60
    sw r13 r29 64
    sw r19 r29 68
    sw r7 r29 72
    sw r25 r29 76
    sw r8 r29 80
    sw r3 r29 84
    sw r24 r29 88
    sw r22 r29 92
    sw r17 r29 96
    sw r16 r29 100
    sw r1 r29 104
    sw r21 r29 108
    sw r23 r29 112
    sw r5 r29 116
    addi r28 r0 -1
    bne r18 r28 beq_else.102289
    j beq_cont.102290
beq_else.102289:
    sw r14 r29 120
    addi r28 r0 99
    bne r18 r28 beq_else.102291
    lw r18 r2 4
    addi r28 r0 -1
    bne r18 r28 beq_else.102293
    j beq_cont.102294
beq_else.102293:
    sll r18 r18 2
    add r27 r25 r18
    lw r18 r27 0
    sw r2 r29 124
    mv r3 r15
    mv r2 r18
    mv r1 r0
    mv r25 r10
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    addi r1 r0 2
    lw r2 r29 124
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
beq_cont.102294:
    j beq_cont.102292
beq_else.102291:
    sll r11 r18 2
    add r27 r17 r11
    lw r11 r27 0
    lw r12 r11 40
    lwcZ f2 r12 0
    lwcZ f3 r12 4
    lwcZ f4 r12 8
    lw r6 r15 4
    sll r18 r18 2
    add r27 r6 r18
    lw r6 r27 0
    lw r18 r11 4
    addi r28 r0 1
    bne r18 r28 beq_else.102295
    lw r12 r15 0
    lwcZ f5 r6 0
    fsub f5 f5 f2
    lwcZ f6 r6 4
    fmul f5 f5 f6
    lwcZ f6 r12 4
    fmul f6 f5 f6
    fadd f6 f6 f3
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102297
    fneg f6 f6
    j float_ble_cont.102298
float_ble_else.102297:
float_ble_cont.102298:
    lw r18 r11 16
    lwcZ f7 r18 4
    fclt f6 f7
    bc1f float_ble_else.102299
    lwcZ f6 r12 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102301
    fneg f6 f6
    j float_ble_cont.102302
float_ble_else.102301:
float_ble_cont.102302:
    lw r18 r11 16
    lwcZ f7 r18 8
    fclt f6 f7
    bc1f float_ble_else.102303
    lwcZ f6 r6 4
    fcz f6
    bc1f float_eq0.102305
    or r18 r0 r0
    j float_eq0_cont.102306
float_eq0.102305:
    addi r18 r0 1
float_eq0_cont.102306:
    j float_ble_cont.102304
float_ble_else.102303:
    or r18 r0 r0
float_ble_cont.102304:
    j float_ble_cont.102300
float_ble_else.102299:
    or r18 r0 r0
float_ble_cont.102300:
    bne r18 r0 beq_else.102307
    lwcZ f5 r6 8
    fsub f5 f5 f3
    lwcZ f6 r6 12
    fmul f5 f5 f6
    lwcZ f6 r12 0
    fmul f6 f5 f6
    fadd f6 f6 f2
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102309
    fneg f6 f6
    j float_ble_cont.102310
float_ble_else.102309:
float_ble_cont.102310:
    lw r18 r11 16
    lwcZ f7 r18 0
    fclt f6 f7
    bc1f float_ble_else.102311
    lwcZ f6 r12 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102313
    fneg f6 f6
    j float_ble_cont.102314
float_ble_else.102313:
float_ble_cont.102314:
    lw r18 r11 16
    lwcZ f7 r18 8
    fclt f6 f7
    bc1f float_ble_else.102315
    lwcZ f6 r6 12
    fcz f6
    bc1f float_eq0.102317
    or r18 r0 r0
    j float_eq0_cont.102318
float_eq0.102317:
    addi r18 r0 1
float_eq0_cont.102318:
    j float_ble_cont.102316
float_ble_else.102315:
    or r18 r0 r0
float_ble_cont.102316:
    j float_ble_cont.102312
float_ble_else.102311:
    or r18 r0 r0
float_ble_cont.102312:
    bne r18 r0 beq_else.102319
    lwcZ f5 r6 16
    fsub f4 f5 f4
    lwcZ f5 r6 20
    fmul f4 f4 f5
    lwcZ f5 r12 0
    fmul f5 f4 f5
    fadd f2 f5 f2
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.102321
    fneg f2 f2
    j float_ble_cont.102322
float_ble_else.102321:
float_ble_cont.102322:
    lw r18 r11 16
    lwcZ f5 r18 0
    fclt f2 f5
    bc1f float_ble_else.102323
    lwcZ f2 r12 4
    fmul f2 f4 f2
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.102325
    fneg f2 f2
    j float_ble_cont.102326
float_ble_else.102325:
float_ble_cont.102326:
    lw r11 r11 16
    lwcZ f3 r11 4
    fclt f2 f3
    bc1f float_ble_else.102327
    lwcZ f2 r6 20
    fcz f2
    bc1f float_eq0.102329
    or r6 r0 r0
    j float_eq0_cont.102330
float_eq0.102329:
    addi r6 r0 1
float_eq0_cont.102330:
    j float_ble_cont.102328
float_ble_else.102327:
    or r6 r0 r0
float_ble_cont.102328:
    j float_ble_cont.102324
float_ble_else.102323:
    or r6 r0 r0
float_ble_cont.102324:
    bne r6 r0 beq_else.102331
    or r6 r0 r0
    j beq_cont.102332
beq_else.102331:
    swcZ f4 r8 0
    addi r6 r0 3
beq_cont.102332:
    j beq_cont.102320
beq_else.102319:
    swcZ f5 r8 0
    addi r6 r0 2
beq_cont.102320:
    j beq_cont.102308
beq_else.102307:
    swcZ f5 r8 0
    addi r6 r0 1
beq_cont.102308:
    j beq_cont.102296
beq_else.102295:
    addi r28 r0 2
    bne r18 r28 beq_else.102333
    lwcZ f2 r6 0
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.102335
    addi r11 r0 1
    j float_ble_cont.102336
float_ble_else.102335:
    or r11 r0 r0
float_ble_cont.102336:
    bne r11 r0 beq_else.102337
    or r6 r0 r0
    j beq_cont.102338
beq_else.102337:
    lwcZ f2 r6 0
    lwcZ f3 r12 12
    fmul f2 f2 f3
    swcZ f2 r8 0
    addi r6 r0 1
beq_cont.102338:
    j beq_cont.102334
beq_else.102333:
    lwcZ f5 r6 0
    fcz f5
    bc1f float_eq0.102339
    or r6 r0 r0
    j float_eq0_cont.102340
float_eq0.102339:
    lwcZ f6 r6 4
    fmul f2 f6 f2
    lwcZ f6 r6 8
    fmul f3 f6 f3
    fadd f2 f2 f3
    lwcZ f3 r6 12
    fmul f3 f3 f4
    fadd f2 f2 f3
    lwcZ f3 r12 12
    fmul f4 f2 f2
    fmul f3 f5 f3
    fsub f3 f4 f3
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.102341
    addi r12 r0 1
    j float_ble_cont.102342
float_ble_else.102341:
    or r12 r0 r0
float_ble_cont.102342:
    bne r12 r0 beq_else.102343
    or r6 r0 r0
    j beq_cont.102344
beq_else.102343:
    lw r11 r11 24
    bne r11 r0 beq_else.102345
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.102347
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.102348
float_ble_else.102347:
    flui f3 0
    # 0.000000
float_ble_cont.102348:
    fsub f2 f2 f3
    lwcZ f3 r6 16
    fmul f2 f2 f3
    swcZ f2 r8 0
    j beq_cont.102346
beq_else.102345:
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.102349
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.102350
float_ble_else.102349:
    flui f3 0
    # 0.000000
float_ble_cont.102350:
    fadd f2 f2 f3
    lwcZ f3 r6 16
    fmul f2 f2 f3
    swcZ f2 r8 0
beq_cont.102346:
    addi r6 r0 1
beq_cont.102344:
float_eq0_cont.102340:
beq_cont.102334:
beq_cont.102296:
    bne r6 r0 beq_else.102351
    j beq_cont.102352
beq_else.102351:
    lwcZ f2 r8 0
    lwcZ f3 r5 0
    fclt f2 f3
    bc1f float_ble_else.102353
    lw r6 r2 4
    addi r28 r0 -1
    bne r6 r28 beq_else.102355
    j beq_cont.102356
beq_else.102355:
    sll r6 r6 2
    add r27 r25 r6
    lw r6 r27 0
    sw r2 r29 124
    mv r3 r15
    mv r2 r6
    mv r1 r0
    mv r25 r10
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    addi r1 r0 2
    lw r2 r29 124
    lw r3 r29 44
    lw r25 r29 32
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
beq_cont.102356:
    j float_ble_cont.102354
float_ble_else.102353:
float_ble_cont.102354:
beq_cont.102352:
beq_cont.102292:
    lw r2 r29 120
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.102357
    j beq_cont.102358
beq_else.102357:
    addi r28 r0 99
    bne r3 r28 beq_else.102359
    addi r3 r0 1
    lw r4 r29 44
    lw r25 r29 32
    mv r2 r1
    mv r1 r3
    mv r3 r4
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    j beq_cont.102360
beq_else.102359:
    sll r4 r3 2
    lw r5 r29 96
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 40
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lw r7 r29 44
    lw r8 r7 4
    sll r3 r3 2
    add r27 r8 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.102361
    lw r6 r7 0
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102363
    fneg f4 f4
    j float_ble_cont.102364
float_ble_else.102363:
float_ble_cont.102364:
    lw r8 r4 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.102365
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102367
    fneg f4 f4
    j float_ble_cont.102368
float_ble_else.102367:
float_ble_cont.102368:
    lw r8 r4 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.102369
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.102371
    or r8 r0 r0
    j float_eq0_cont.102372
float_eq0.102371:
    addi r8 r0 1
float_eq0_cont.102372:
    j float_ble_cont.102370
float_ble_else.102369:
    or r8 r0 r0
float_ble_cont.102370:
    j float_ble_cont.102366
float_ble_else.102365:
    or r8 r0 r0
float_ble_cont.102366:
    bne r8 r0 beq_else.102373
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102375
    fneg f4 f4
    j float_ble_cont.102376
float_ble_else.102375:
float_ble_cont.102376:
    lw r8 r4 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.102377
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102379
    fneg f4 f4
    j float_ble_cont.102380
float_ble_else.102379:
float_ble_cont.102380:
    lw r8 r4 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.102381
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.102383
    or r8 r0 r0
    j float_eq0_cont.102384
float_eq0.102383:
    addi r8 r0 1
float_eq0_cont.102384:
    j float_ble_cont.102382
float_ble_else.102381:
    or r8 r0 r0
float_ble_cont.102382:
    j float_ble_cont.102378
float_ble_else.102377:
    or r8 r0 r0
float_ble_cont.102378:
    bne r8 r0 beq_else.102385
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.102387
    fneg f0 f0
    j float_ble_cont.102388
float_ble_else.102387:
float_ble_cont.102388:
    lw r8 r4 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.102389
    lwcZ f0 r6 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102391
    fneg f0 f0
    j float_ble_cont.102392
float_ble_else.102391:
float_ble_cont.102392:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.102393
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.102395
    or r3 r0 r0
    j float_eq0_cont.102396
float_eq0.102395:
    addi r3 r0 1
float_eq0_cont.102396:
    j float_ble_cont.102394
float_ble_else.102393:
    or r3 r0 r0
float_ble_cont.102394:
    j float_ble_cont.102390
float_ble_else.102389:
    or r3 r0 r0
float_ble_cont.102390:
    bne r3 r0 beq_else.102397
    or r3 r0 r0
    j beq_cont.102398
beq_else.102397:
    lw r3 r29 80
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.102398:
    j beq_cont.102386
beq_else.102385:
    lw r3 r29 80
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.102386:
    j beq_cont.102374
beq_else.102373:
    lw r3 r29 80
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.102374:
    j beq_cont.102362
beq_else.102361:
    addi r28 r0 2
    bne r8 r28 beq_else.102399
    lwcZ f0 r3 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102401
    addi r4 r0 1
    j float_ble_cont.102402
float_ble_else.102401:
    or r4 r0 r0
float_ble_cont.102402:
    bne r4 r0 beq_else.102403
    or r3 r0 r0
    j beq_cont.102404
beq_else.102403:
    lwcZ f0 r3 0
    lwcZ f1 r6 12
    fmul f0 f0 f1
    lw r3 r29 80
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.102404:
    j beq_cont.102400
beq_else.102399:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.102405
    or r3 r0 r0
    j float_eq0_cont.102406
float_eq0.102405:
    lwcZ f4 r3 4
    fmul f0 f4 f0
    lwcZ f4 r3 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r6 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102407
    addi r6 r0 1
    j float_ble_cont.102408
float_ble_else.102407:
    or r6 r0 r0
float_ble_cont.102408:
    bne r6 r0 beq_else.102409
    or r3 r0 r0
    j beq_cont.102410
beq_else.102409:
    lw r4 r4 24
    bne r4 r0 beq_else.102411
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102413
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102414
float_ble_else.102413:
    flui f1 0
    # 0.000000
float_ble_cont.102414:
    fsub f0 f0 f1
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 80
    swcZ f0 r3 0
    j beq_cont.102412
beq_else.102411:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102415
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102416
float_ble_else.102415:
    flui f1 0
    # 0.000000
float_ble_cont.102416:
    fadd f0 f0 f1
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 80
    swcZ f0 r3 0
beq_cont.102412:
    addi r3 r0 1
beq_cont.102410:
float_eq0_cont.102406:
beq_cont.102400:
beq_cont.102362:
    bne r3 r0 beq_else.102417
    j beq_cont.102418
beq_else.102417:
    lw r3 r29 80
    lwcZ f0 r3 0
    lw r4 r29 116
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.102419
    addi r6 r0 1
    lw r25 r29 32
    mv r3 r7
    mv r2 r1
    mv r1 r6
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    j float_ble_cont.102420
float_ble_else.102419:
float_ble_cont.102420:
beq_cont.102418:
beq_cont.102360:
    addi r1 r0 2
    lw r2 r29 120
    lw r3 r29 44
    lw r25 r29 28
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
beq_cont.102358:
beq_cont.102290:
    lw r1 r29 116
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.102421
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.102423
    addi r2 r0 1
    j float_ble_cont.102424
float_ble_else.102423:
    or r2 r0 r0
float_ble_cont.102424:
    j float_ble_cont.102422
float_ble_else.102421:
    or r2 r0 r0
float_ble_cont.102422:
    bne r2 r0 beq_else.102425
    j beq_cont.102426
beq_else.102425:
    lw r2 r29 112
    lw r3 r2 0
    sll r3 r3 2
    lw r4 r29 108
    lw r5 r4 0
    add r3 r3 r5
    lw r5 r29 104
    lw r6 r5 0
    bne r3 r6 beq_else.102427
    lw r3 r29 100
    lw r6 r3 0
    lw r7 r6 0
    lw r8 r7 0
    addi r28 r0 -1
    bne r8 r28 beq_else.102429
    or r1 r0 r0
    j beq_cont.102430
beq_else.102429:
    sw r7 r29 128
    sw r6 r29 132
    addi r28 r0 99
    bne r8 r28 beq_else.102431
    addi r1 r0 1
    j beq_cont.102432
beq_else.102431:
    sll r9 r8 2
    lw r10 r29 96
    add r27 r10 r9
    lw r9 r27 0
    lw r11 r29 92
    lwcZ f0 r11 0
    lw r12 r9 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    lwcZ f1 r11 4
    lw r12 r9 20
    lwcZ f2 r12 4
    fsub f1 f1 f2
    lwcZ f2 r11 8
    lw r12 r9 20
    lwcZ f3 r12 8
    fsub f2 f2 f3
    sll r8 r8 2
    lw r12 r29 88
    add r27 r12 r8
    lw r8 r27 0
    lw r12 r9 4
    addi r28 r0 1
    bne r12 r28 beq_else.102433
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lw r12 r29 84
    lwcZ f4 r12 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102435
    fneg f4 f4
    j float_ble_cont.102436
float_ble_else.102435:
float_ble_cont.102436:
    lw r13 r9 16
    lwcZ f5 r13 4
    fclt f4 f5
    bc1f float_ble_else.102437
    lwcZ f4 r12 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102439
    fneg f4 f4
    j float_ble_cont.102440
float_ble_else.102439:
float_ble_cont.102440:
    lw r13 r9 16
    lwcZ f5 r13 8
    fclt f4 f5
    bc1f float_ble_else.102441
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.102443
    or r13 r0 r0
    j float_eq0_cont.102444
float_eq0.102443:
    addi r13 r0 1
float_eq0_cont.102444:
    j float_ble_cont.102442
float_ble_else.102441:
    or r13 r0 r0
float_ble_cont.102442:
    j float_ble_cont.102438
float_ble_else.102437:
    or r13 r0 r0
float_ble_cont.102438:
    bne r13 r0 beq_else.102445
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r12 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102447
    fneg f4 f4
    j float_ble_cont.102448
float_ble_else.102447:
float_ble_cont.102448:
    lw r13 r9 16
    lwcZ f5 r13 0
    fclt f4 f5
    bc1f float_ble_else.102449
    lwcZ f4 r12 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102451
    fneg f4 f4
    j float_ble_cont.102452
float_ble_else.102451:
float_ble_cont.102452:
    lw r13 r9 16
    lwcZ f5 r13 8
    fclt f4 f5
    bc1f float_ble_else.102453
    lwcZ f4 r8 12
    fcz f4
    bc1f float_eq0.102455
    or r13 r0 r0
    j float_eq0_cont.102456
float_eq0.102455:
    addi r13 r0 1
float_eq0_cont.102456:
    j float_ble_cont.102454
float_ble_else.102453:
    or r13 r0 r0
float_ble_cont.102454:
    j float_ble_cont.102450
float_ble_else.102449:
    or r13 r0 r0
float_ble_cont.102450:
    bne r13 r0 beq_else.102457
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r12 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.102459
    fneg f0 f0
    j float_ble_cont.102460
float_ble_else.102459:
float_ble_cont.102460:
    lw r13 r9 16
    lwcZ f3 r13 0
    fclt f0 f3
    bc1f float_ble_else.102461
    lwcZ f0 r12 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102463
    fneg f0 f0
    j float_ble_cont.102464
float_ble_else.102463:
float_ble_cont.102464:
    lw r9 r9 16
    lwcZ f1 r9 4
    fclt f0 f1
    bc1f float_ble_else.102465
    lwcZ f0 r8 20
    fcz f0
    bc1f float_eq0.102467
    or r8 r0 r0
    j float_eq0_cont.102468
float_eq0.102467:
    addi r8 r0 1
float_eq0_cont.102468:
    j float_ble_cont.102466
float_ble_else.102465:
    or r8 r0 r0
float_ble_cont.102466:
    j float_ble_cont.102462
float_ble_else.102461:
    or r8 r0 r0
float_ble_cont.102462:
    bne r8 r0 beq_else.102469
    or r8 r0 r0
    j beq_cont.102470
beq_else.102469:
    lw r8 r29 80
    swcZ f2 r8 0
    addi r8 r0 3
beq_cont.102470:
    j beq_cont.102458
beq_else.102457:
    lw r8 r29 80
    swcZ f3 r8 0
    addi r8 r0 2
beq_cont.102458:
    j beq_cont.102446
beq_else.102445:
    lw r8 r29 80
    swcZ f3 r8 0
    addi r8 r0 1
beq_cont.102446:
    j beq_cont.102434
beq_else.102433:
    addi r28 r0 2
    bne r12 r28 beq_else.102471
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.102473
    addi r9 r0 1
    j float_ble_cont.102474
float_ble_else.102473:
    or r9 r0 r0
float_ble_cont.102474:
    bne r9 r0 beq_else.102475
    or r8 r0 r0
    j beq_cont.102476
beq_else.102475:
    lwcZ f3 r8 4
    fmul f0 f3 f0
    lwcZ f3 r8 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r8 r29 80
    swcZ f0 r8 0
    addi r8 r0 1
beq_cont.102476:
    j beq_cont.102472
beq_else.102471:
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.102477
    or r8 r0 r0
    j float_eq0_cont.102478
float_eq0.102477:
    lwcZ f4 r8 4
    fmul f4 f4 f0
    lwcZ f5 r8 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r8 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r12 r9 16
    lwcZ f6 r12 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r12 r9 16
    lwcZ f7 r12 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r12 r9 16
    lwcZ f7 r12 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r12 r9 12
    bne r12 r0 beq_else.102479
    fmv f0 f5
    j beq_cont.102480
beq_else.102479:
    fmul f6 f1 f2
    lw r12 r9 36
    lwcZ f7 r12 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r12 r9 36
    lwcZ f6 r12 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r12 r9 36
    lwcZ f1 r12 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.102480:
    lw r12 r9 4
    addi r28 r0 3
    bne r12 r28 beq_else.102481
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.102482
beq_else.102481:
beq_cont.102482:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.102483
    addi r12 r0 1
    j float_ble_cont.102484
float_ble_else.102483:
    or r12 r0 r0
float_ble_cont.102484:
    bne r12 r0 beq_else.102485
    or r8 r0 r0
    j beq_cont.102486
beq_else.102485:
    lw r9 r9 24
    bne r9 r0 beq_else.102487
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.102489
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.102490
float_ble_else.102489:
    flui f0 0
    # 0.000000
float_ble_cont.102490:
    fsub f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 80
    swcZ f0 r8 0
    j beq_cont.102488
beq_else.102487:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.102491
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.102492
float_ble_else.102491:
    flui f0 0
    # 0.000000
float_ble_cont.102492:
    fadd f0 f4 f0
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 80
    swcZ f0 r8 0
beq_cont.102488:
    addi r8 r0 1
beq_cont.102486:
float_eq0_cont.102478:
beq_cont.102472:
beq_cont.102434:
    bne r8 r0 beq_else.102493
    or r1 r0 r0
    j beq_cont.102494
beq_else.102493:
    lw r8 r29 80
    lwcZ f0 r8 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.102495
    lw r9 r7 4
    addi r28 r0 -1
    bne r9 r28 beq_else.102497
    or r1 r0 r0
    j beq_cont.102498
beq_else.102497:
    sll r9 r9 2
    lw r12 r29 76
    add r27 r12 r9
    lw r9 r27 0
    lw r13 r9 0
    addi r28 r0 -1
    bne r13 r28 beq_else.102499
    or r1 r0 r0
    j beq_cont.102500
beq_else.102499:
    lw r13 r9 0
    lw r14 r29 68
    lw r25 r29 72
    sw r9 r29 136
    sw r13 r29 140
    mv r3 r11
    mv r2 r14
    mv r1 r13
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    lw r2 r29 80
    lwcZ f0 r2 0
    bne r1 r0 beq_else.102501
    or r1 r0 r0
    j beq_cont.102502
beq_else.102501:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.102503
    addi r1 r0 1
    j float_ble_cont.102504
float_ble_else.102503:
    or r1 r0 r0
float_ble_cont.102504:
beq_cont.102502:
    bne r1 r0 beq_else.102505
    lw r1 r29 140
    sll r1 r1 2
    lw r3 r29 96
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.102507
    or r1 r0 r0
    j beq_cont.102508
beq_else.102507:
    addi r1 r0 1
    lw r4 r29 136
    lw r25 r29 64
    mv r2 r4
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
beq_cont.102508:
    j beq_cont.102506
beq_else.102505:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 60
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 92
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 136
    lw r25 r29 56
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    bne r1 r0 beq_else.102509
    addi r1 r0 1
    lw r2 r29 136
    lw r25 r29 64
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    j beq_cont.102510
beq_else.102509:
    addi r1 r0 1
beq_cont.102510:
beq_cont.102506:
beq_cont.102500:
    bne r1 r0 beq_else.102511
    lw r1 r29 128
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.102513
    or r1 r0 r0
    j beq_cont.102514
beq_else.102513:
    sll r2 r2 2
    lw r3 r29 76
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 64
    mv r1 r0
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    bne r1 r0 beq_else.102515
    addi r1 r0 3
    lw r2 r29 128
    lw r25 r29 52
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    j beq_cont.102516
beq_else.102515:
    addi r1 r0 1
beq_cont.102516:
beq_cont.102514:
    j beq_cont.102512
beq_else.102511:
    addi r1 r0 1
beq_cont.102512:
beq_cont.102498:
    bne r1 r0 beq_else.102517
    or r1 r0 r0
    j beq_cont.102518
beq_else.102517:
    addi r1 r0 1
beq_cont.102518:
    j float_ble_cont.102496
float_ble_else.102495:
    or r1 r0 r0
float_ble_cont.102496:
beq_cont.102494:
beq_cont.102432:
    bne r1 r0 beq_else.102519
    addi r1 r0 1
    lw r2 r29 132
    lw r25 r29 48
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    j beq_cont.102520
beq_else.102519:
    lw r1 r29 128
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.102521
    or r1 r0 r0
    j beq_cont.102522
beq_else.102521:
    sll r2 r2 2
    lw r3 r29 76
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.102523
    or r1 r0 r0
    j beq_cont.102524
beq_else.102523:
    lw r4 r2 0
    lw r5 r29 68
    lw r6 r29 92
    lw r25 r29 72
    sw r2 r29 144
    sw r4 r29 148
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    lw r2 r29 80
    lwcZ f0 r2 0
    bne r1 r0 beq_else.102525
    or r1 r0 r0
    j beq_cont.102526
beq_else.102525:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.102527
    addi r1 r0 1
    j float_ble_cont.102528
float_ble_else.102527:
    or r1 r0 r0
float_ble_cont.102528:
beq_cont.102526:
    bne r1 r0 beq_else.102529
    lw r1 r29 148
    sll r1 r1 2
    lw r3 r29 96
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.102531
    or r1 r0 r0
    j beq_cont.102532
beq_else.102531:
    addi r1 r0 1
    lw r4 r29 144
    lw r25 r29 64
    mv r2 r4
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
beq_cont.102532:
    j beq_cont.102530
beq_else.102529:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 60
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 92
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r1 r29 144
    lw r25 r29 56
    mv r2 r1
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    bne r1 r0 beq_else.102533
    addi r1 r0 1
    lw r2 r29 144
    lw r25 r29 64
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    j beq_cont.102534
beq_else.102533:
    addi r1 r0 1
beq_cont.102534:
beq_cont.102530:
beq_cont.102524:
    bne r1 r0 beq_else.102535
    lw r1 r29 128
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.102537
    or r1 r0 r0
    j beq_cont.102538
beq_else.102537:
    sll r2 r2 2
    lw r3 r29 76
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 64
    mv r1 r0
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    bne r1 r0 beq_else.102539
    addi r1 r0 3
    lw r2 r29 128
    lw r25 r29 52
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    j beq_cont.102540
beq_else.102539:
    addi r1 r0 1
beq_cont.102540:
beq_cont.102538:
    j beq_cont.102536
beq_else.102535:
    addi r1 r0 1
beq_cont.102536:
beq_cont.102522:
    bne r1 r0 beq_else.102541
    addi r1 r0 1
    lw r2 r29 132
    lw r25 r29 48
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    j beq_cont.102542
beq_else.102541:
    addi r1 r0 1
beq_cont.102542:
beq_cont.102520:
beq_cont.102430:
    bne r1 r0 beq_else.102543
    lw r1 r29 44
    lw r2 r1 0
    lw r3 r29 24
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 104
    lwcZ f1 r2 8
    lwcZ f2 r29 40
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 20
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.102545
    addi r1 r0 1
    j float_ble_cont.102546
float_ble_else.102545:
    or r1 r0 r0
float_ble_cont.102546:
    bne r1 r0 beq_else.102547
    j beq_cont.102548
beq_else.102547:
    lw r1 r29 16
    lwcZ f3 r1 0
    lw r4 r29 0
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.102548:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102549
    addi r1 r0 1
    j float_ble_cont.102550
float_ble_else.102549:
    or r1 r0 r0
float_ble_cont.102550:
    bne r1 r0 beq_else.102551
    j beq_cont.102552
beq_else.102551:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 36
    fmul f0 f0 f1
    lw r1 r29 16
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.102552:
    j beq_cont.102544
beq_else.102543:
beq_cont.102544:
    j beq_cont.102428
beq_else.102427:
beq_cont.102428:
beq_cont.102426:
    lw r1 r29 8
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.102553
    sll r2 r1 2
    lw r3 r29 12
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r2 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r4 r29 116
    swcZ f0 r4 0
    lw r5 r29 100
    lw r6 r5 0
    lw r7 r6 0
    lw r8 r7 0
    sw r1 r29 152
    sw r3 r29 156
    sw r2 r29 160
    addi r28 r0 -1
    bne r8 r28 beq_else.102554
    j beq_cont.102555
beq_else.102554:
    sw r6 r29 164
    addi r28 r0 99
    bne r8 r28 beq_else.102556
    addi r8 r0 1
    lw r25 r29 32
    mv r2 r7
    mv r1 r8
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    j beq_cont.102557
beq_else.102556:
    sll r9 r8 2
    lw r10 r29 96
    add r27 r10 r9
    lw r9 r27 0
    lw r10 r9 40
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lw r11 r3 4
    sll r8 r8 2
    add r27 r11 r8
    lw r8 r27 0
    lw r11 r9 4
    addi r28 r0 1
    bne r11 r28 beq_else.102558
    lw r10 r3 0
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lwcZ f4 r10 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102560
    fneg f4 f4
    j float_ble_cont.102561
float_ble_else.102560:
float_ble_cont.102561:
    lw r11 r9 16
    lwcZ f5 r11 4
    fclt f4 f5
    bc1f float_ble_else.102562
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102564
    fneg f4 f4
    j float_ble_cont.102565
float_ble_else.102564:
float_ble_cont.102565:
    lw r11 r9 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.102566
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.102568
    or r11 r0 r0
    j float_eq0_cont.102569
float_eq0.102568:
    addi r11 r0 1
float_eq0_cont.102569:
    j float_ble_cont.102567
float_ble_else.102566:
    or r11 r0 r0
float_ble_cont.102567:
    j float_ble_cont.102563
float_ble_else.102562:
    or r11 r0 r0
float_ble_cont.102563:
    bne r11 r0 beq_else.102570
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r10 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102572
    fneg f4 f4
    j float_ble_cont.102573
float_ble_else.102572:
float_ble_cont.102573:
    lw r11 r9 16
    lwcZ f5 r11 0
    fclt f4 f5
    bc1f float_ble_else.102574
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102576
    fneg f4 f4
    j float_ble_cont.102577
float_ble_else.102576:
float_ble_cont.102577:
    lw r11 r9 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.102578
    lwcZ f4 r8 12
    fcz f4
    bc1f float_eq0.102580
    or r11 r0 r0
    j float_eq0_cont.102581
float_eq0.102580:
    addi r11 r0 1
float_eq0_cont.102581:
    j float_ble_cont.102579
float_ble_else.102578:
    or r11 r0 r0
float_ble_cont.102579:
    j float_ble_cont.102575
float_ble_else.102574:
    or r11 r0 r0
float_ble_cont.102575:
    bne r11 r0 beq_else.102582
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r10 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.102584
    fneg f0 f0
    j float_ble_cont.102585
float_ble_else.102584:
float_ble_cont.102585:
    lw r11 r9 16
    lwcZ f3 r11 0
    fclt f0 f3
    bc1f float_ble_else.102586
    lwcZ f0 r10 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102588
    fneg f0 f0
    j float_ble_cont.102589
float_ble_else.102588:
float_ble_cont.102589:
    lw r9 r9 16
    lwcZ f1 r9 4
    fclt f0 f1
    bc1f float_ble_else.102590
    lwcZ f0 r8 20
    fcz f0
    bc1f float_eq0.102592
    or r8 r0 r0
    j float_eq0_cont.102593
float_eq0.102592:
    addi r8 r0 1
float_eq0_cont.102593:
    j float_ble_cont.102591
float_ble_else.102590:
    or r8 r0 r0
float_ble_cont.102591:
    j float_ble_cont.102587
float_ble_else.102586:
    or r8 r0 r0
float_ble_cont.102587:
    bne r8 r0 beq_else.102594
    or r8 r0 r0
    j beq_cont.102595
beq_else.102594:
    lw r8 r29 80
    swcZ f2 r8 0
    addi r8 r0 3
beq_cont.102595:
    j beq_cont.102583
beq_else.102582:
    lw r8 r29 80
    swcZ f3 r8 0
    addi r8 r0 2
beq_cont.102583:
    j beq_cont.102571
beq_else.102570:
    lw r8 r29 80
    swcZ f3 r8 0
    addi r8 r0 1
beq_cont.102571:
    j beq_cont.102559
beq_else.102558:
    addi r28 r0 2
    bne r11 r28 beq_else.102596
    lwcZ f0 r8 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102598
    addi r9 r0 1
    j float_ble_cont.102599
float_ble_else.102598:
    or r9 r0 r0
float_ble_cont.102599:
    bne r9 r0 beq_else.102600
    or r8 r0 r0
    j beq_cont.102601
beq_else.102600:
    lwcZ f0 r8 0
    lwcZ f1 r10 12
    fmul f0 f0 f1
    lw r8 r29 80
    swcZ f0 r8 0
    addi r8 r0 1
beq_cont.102601:
    j beq_cont.102597
beq_else.102596:
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.102602
    or r8 r0 r0
    j float_eq0_cont.102603
float_eq0.102602:
    lwcZ f4 r8 4
    fmul f0 f4 f0
    lwcZ f4 r8 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r10 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102604
    addi r10 r0 1
    j float_ble_cont.102605
float_ble_else.102604:
    or r10 r0 r0
float_ble_cont.102605:
    bne r10 r0 beq_else.102606
    or r8 r0 r0
    j beq_cont.102607
beq_else.102606:
    lw r9 r9 24
    bne r9 r0 beq_else.102608
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102610
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102611
float_ble_else.102610:
    flui f1 0
    # 0.000000
float_ble_cont.102611:
    fsub f0 f0 f1
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 80
    swcZ f0 r8 0
    j beq_cont.102609
beq_else.102608:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.102612
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.102613
float_ble_else.102612:
    flui f1 0
    # 0.000000
float_ble_cont.102613:
    fadd f0 f0 f1
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 80
    swcZ f0 r8 0
beq_cont.102609:
    addi r8 r0 1
beq_cont.102607:
float_eq0_cont.102603:
beq_cont.102597:
beq_cont.102559:
    bne r8 r0 beq_else.102614
    j beq_cont.102615
beq_else.102614:
    lw r8 r29 80
    lwcZ f0 r8 0
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.102616
    addi r8 r0 1
    lw r25 r29 32
    mv r2 r7
    mv r1 r8
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    j float_ble_cont.102617
float_ble_else.102616:
float_ble_cont.102617:
beq_cont.102615:
beq_cont.102557:
    addi r1 r0 1
    lw r2 r29 164
    lw r3 r29 156
    lw r25 r29 28
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
beq_cont.102555:
    lw r1 r29 116
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.102618
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.102620
    addi r1 r0 1
    j float_ble_cont.102621
float_ble_else.102620:
    or r1 r0 r0
float_ble_cont.102621:
    j float_ble_cont.102619
float_ble_else.102618:
    or r1 r0 r0
float_ble_cont.102619:
    bne r1 r0 beq_else.102622
    j beq_cont.102623
beq_else.102622:
    lw r1 r29 112
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 108
    lw r2 r2 0
    add r1 r1 r2
    lw r2 r29 160
    lw r3 r2 0
    bne r1 r3 beq_else.102624
    lw r1 r29 100
    lw r1 r1 0
    lw r25 r29 48
    mv r2 r1
    mv r1 r0
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    bne r1 r0 beq_else.102626
    lw r1 r29 156
    lw r2 r1 0
    lw r3 r29 24
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 160
    lwcZ f1 r2 8
    lwcZ f2 r29 40
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 20
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.102628
    addi r1 r0 1
    j float_ble_cont.102629
float_ble_else.102628:
    or r1 r0 r0
float_ble_cont.102629:
    bne r1 r0 beq_else.102630
    j beq_cont.102631
beq_else.102630:
    lw r1 r29 16
    lwcZ f3 r1 0
    lw r3 r29 0
    lwcZ f4 r3 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r3 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r3 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.102631:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.102632
    addi r1 r0 1
    j float_ble_cont.102633
float_ble_else.102632:
    or r1 r0 r0
float_ble_cont.102633:
    bne r1 r0 beq_else.102634
    j beq_cont.102635
beq_else.102634:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 36
    fmul f0 f0 f1
    lw r1 r29 16
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.102635:
    j beq_cont.102627
beq_else.102626:
beq_cont.102627:
    j beq_cont.102625
beq_else.102624:
beq_cont.102625:
beq_cont.102623:
    lw r1 r29 152
    subi r1 r1 1
    lwcZ f0 r29 40
    lwcZ f1 r29 36
    lw r2 r29 20
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.102553:
    jr r31
ble_else.102288:
    jr r31
trace_ray.2944:
    lw r4 r25 136
    lw r5 r25 132
    lw r6 r25 128
    lw r7 r25 124
    lw r8 r25 120
    lw r9 r25 116
    lw r10 r25 112
    lw r11 r25 108
    lw r12 r25 104
    lw r13 r25 100
    lw r14 r25 96
    lw r15 r25 92
    lw r16 r25 88
    lw r17 r25 84
    lw r18 r25 80
    lw r19 r25 76
    lw r20 r25 72
    lw r21 r25 68
    lw r22 r25 64
    lw r23 r25 60
    lw r24 r25 56
    sw r5 r29 0
    lw r5 r25 52
    sw r6 r29 4
    lw r6 r25 48
    sw r15 r29 8
    lw r15 r25 44
    sw r23 r29 12
    lw r23 r25 40
    sw r15 r29 16
    lw r15 r25 36
    sw r21 r29 20
    lw r21 r25 32
    sw r23 r29 24
    lw r23 r25 28
    sw r10 r29 28
    lw r10 r25 24
    sw r18 r29 32
    lw r18 r25 20
    sw r19 r29 36
    lw r19 r25 16
    sw r20 r29 40
    lw r20 r25 12
    sw r20 r29 44
    lw r20 r25 8
    sw r25 r29 48
    lw r25 r25 4
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.102638
    sw r15 r29 52
    lw r15 r3 8
    flui f2 20078
    # 1000000000.000000
    fori f2 f2 27432
    swcZ f2 r8 0
    sw r12 r29 56
    lw r12 r24 0
    sw r4 r29 60
    lw r4 r12 0
    sw r19 r29 64
    lw r19 r4 0
    swcZ f1 r29 68
    sw r25 r29 72
    sw r13 r29 76
    sw r24 r29 80
    sw r3 r29 84
    sw r9 r29 88
    sw r11 r29 92
    sw r10 r29 96
    sw r6 r29 100
    sw r23 r29 104
    sw r5 r29 108
    sw r18 r29 112
    sw r22 r29 116
    sw r20 r29 120
    swcZ f0 r29 124
    sw r21 r29 128
    sw r2 r29 132
    sw r15 r29 136
    sw r1 r29 140
    sw r8 r29 144
    addi r28 r0 -1
    bne r19 r28 beq_else.102639
    j beq_cont.102640
beq_else.102639:
    sw r7 r29 148
    sw r14 r29 152
    sw r16 r29 156
    sw r12 r29 160
    addi r28 r0 99
    bne r19 r28 beq_else.102641
    lw r19 r4 4
    addi r28 r0 -1
    bne r19 r28 beq_else.102643
    j beq_cont.102644
beq_else.102643:
    sll r19 r19 2
    add r27 r25 r19
    lw r19 r27 0
    sw r4 r29 164
    mv r3 r2
    mv r1 r0
    mv r25 r17
    mv r2 r19
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    addi r1 r0 2
    lw r2 r29 164
    lw r3 r29 132
    lw r25 r29 156
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
beq_cont.102644:
    j beq_cont.102642
beq_else.102641:
    sll r19 r19 2
    add r27 r5 r19
    lw r19 r27 0
    lwcZ f2 r11 0
    lw r24 r19 20
    lwcZ f3 r24 0
    fsub f2 f2 f3
    lwcZ f3 r11 4
    lw r24 r19 20
    lwcZ f4 r24 4
    fsub f3 f3 f4
    lwcZ f4 r11 8
    lw r24 r19 20
    lwcZ f5 r24 8
    fsub f4 f4 f5
    lw r24 r19 4
    addi r28 r0 1
    bne r24 r28 beq_else.102645
    lwcZ f5 r2 0
    fcz f5
    bc1f float_eq0.102647
    or r3 r0 r0
    j float_eq0_cont.102648
float_eq0.102647:
    lw r24 r19 16
    lw r3 r19 24
    lwcZ f5 r2 0
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.102649
    addi r9 r0 1
    j float_ble_cont.102650
float_ble_else.102649:
    or r9 r0 r0
float_ble_cont.102650:
    bne r3 r0 beq_else.102651
    or r3 r9 r0
    j beq_cont.102652
beq_else.102651:
    bne r9 r0 beq_else.102653
    addi r3 r0 1
    j beq_cont.102654
beq_else.102653:
    or r3 r0 r0
beq_cont.102654:
beq_cont.102652:
    lwcZ f5 r24 0
    bne r3 r0 beq_else.102655
    fneg f5 f5
    j beq_cont.102656
beq_else.102655:
beq_cont.102656:
    fsub f5 f5 f2
    lwcZ f6 r2 0
    finv_init f7 f6
    #unknown instruction
    flui f8 16384
    # 2.000000
    fmul f9 f6 f7
    fsub f9 f8 f9
    fmul f7 f7 f9
    fmul f6 f6 f7
    fsub f6 f8 f6
    fmul f6 f7 f6
    fmul f5 f5 f6
    lwcZ f6 r2 4
    fmul f6 f5 f6
    fadd f6 f6 f3
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102657
    fneg f6 f6
    j float_ble_cont.102658
float_ble_else.102657:
float_ble_cont.102658:
    lwcZ f7 r24 4
    fclt f6 f7
    bc1f float_ble_else.102659
    lwcZ f6 r2 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102661
    fneg f6 f6
    j float_ble_cont.102662
float_ble_else.102661:
float_ble_cont.102662:
    lwcZ f7 r24 8
    fclt f6 f7
    bc1f float_ble_else.102663
    swcZ f5 r13 0
    addi r3 r0 1
    j float_ble_cont.102664
float_ble_else.102663:
    or r3 r0 r0
float_ble_cont.102664:
    j float_ble_cont.102660
float_ble_else.102659:
    or r3 r0 r0
float_ble_cont.102660:
float_eq0_cont.102648:
    bne r3 r0 beq_else.102665
    lwcZ f5 r2 4
    fcz f5
    bc1f float_eq0.102667
    or r3 r0 r0
    j float_eq0_cont.102668
float_eq0.102667:
    lw r3 r19 16
    lw r9 r19 24
    lwcZ f5 r2 4
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.102669
    addi r24 r0 1
    j float_ble_cont.102670
float_ble_else.102669:
    or r24 r0 r0
float_ble_cont.102670:
    bne r9 r0 beq_else.102671
    or r9 r24 r0
    j beq_cont.102672
beq_else.102671:
    bne r24 r0 beq_else.102673
    addi r9 r0 1
    j beq_cont.102674
beq_else.102673:
    or r9 r0 r0
beq_cont.102674:
beq_cont.102672:
    lwcZ f5 r3 4
    bne r9 r0 beq_else.102675
    fneg f5 f5
    j beq_cont.102676
beq_else.102675:
beq_cont.102676:
    fsub f5 f5 f3
    lwcZ f6 r2 4
    finv_init f7 f6
    #unknown instruction
    flui f8 16384
    # 2.000000
    fmul f9 f6 f7
    fsub f9 f8 f9
    fmul f7 f7 f9
    fmul f6 f6 f7
    fsub f6 f8 f6
    fmul f6 f7 f6
    fmul f5 f5 f6
    lwcZ f6 r2 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102677
    fneg f6 f6
    j float_ble_cont.102678
float_ble_else.102677:
float_ble_cont.102678:
    lwcZ f7 r3 8
    fclt f6 f7
    bc1f float_ble_else.102679
    lwcZ f6 r2 0
    fmul f6 f5 f6
    fadd f6 f6 f2
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102681
    fneg f6 f6
    j float_ble_cont.102682
float_ble_else.102681:
float_ble_cont.102682:
    lwcZ f7 r3 0
    fclt f6 f7
    bc1f float_ble_else.102683
    swcZ f5 r13 0
    addi r3 r0 1
    j float_ble_cont.102684
float_ble_else.102683:
    or r3 r0 r0
float_ble_cont.102684:
    j float_ble_cont.102680
float_ble_else.102679:
    or r3 r0 r0
float_ble_cont.102680:
float_eq0_cont.102668:
    bne r3 r0 beq_else.102685
    lwcZ f5 r2 8
    fcz f5
    bc1f float_eq0.102687
    or r3 r0 r0
    j float_eq0_cont.102688
float_eq0.102687:
    lw r3 r19 16
    lw r9 r19 24
    lwcZ f5 r2 8
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.102689
    addi r19 r0 1
    j float_ble_cont.102690
float_ble_else.102689:
    or r19 r0 r0
float_ble_cont.102690:
    bne r9 r0 beq_else.102691
    or r9 r19 r0
    j beq_cont.102692
beq_else.102691:
    bne r19 r0 beq_else.102693
    addi r9 r0 1
    j beq_cont.102694
beq_else.102693:
    or r9 r0 r0
beq_cont.102694:
beq_cont.102692:
    lwcZ f5 r3 8
    bne r9 r0 beq_else.102695
    fneg f5 f5
    j beq_cont.102696
beq_else.102695:
beq_cont.102696:
    fsub f4 f5 f4
    lwcZ f5 r2 8
    finv_init f6 f5
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f5 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f5 f5 f6
    fsub f5 f7 f5
    fmul f5 f6 f5
    fmul f4 f4 f5
    lwcZ f5 r2 0
    fmul f5 f4 f5
    fadd f2 f5 f2
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.102697
    fneg f2 f2
    j float_ble_cont.102698
float_ble_else.102697:
float_ble_cont.102698:
    lwcZ f5 r3 0
    fclt f2 f5
    bc1f float_ble_else.102699
    lwcZ f2 r2 4
    fmul f2 f4 f2
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.102701
    fneg f2 f2
    j float_ble_cont.102702
float_ble_else.102701:
float_ble_cont.102702:
    lwcZ f3 r3 4
    fclt f2 f3
    bc1f float_ble_else.102703
    swcZ f4 r13 0
    addi r3 r0 1
    j float_ble_cont.102704
float_ble_else.102703:
    or r3 r0 r0
float_ble_cont.102704:
    j float_ble_cont.102700
float_ble_else.102699:
    or r3 r0 r0
float_ble_cont.102700:
float_eq0_cont.102688:
    bne r3 r0 beq_else.102705
    or r3 r0 r0
    j beq_cont.102706
beq_else.102705:
    addi r3 r0 3
beq_cont.102706:
    j beq_cont.102686
beq_else.102685:
    addi r3 r0 2
beq_cont.102686:
    j beq_cont.102666
beq_else.102665:
    addi r3 r0 1
beq_cont.102666:
    j beq_cont.102646
beq_else.102645:
    addi r28 r0 2
    bne r24 r28 beq_else.102707
    lw r19 r19 16
    lwcZ f5 r2 0
    lwcZ f6 r19 0
    fmul f5 f5 f6
    lwcZ f6 r2 4
    lwcZ f7 r19 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    lwcZ f6 r2 8
    lwcZ f7 r19 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    flui f6 0
    # 0.000000
    fclt f6 f5
    bc1f float_ble_else.102709
    addi r24 r0 1
    j float_ble_cont.102710
float_ble_else.102709:
    or r24 r0 r0
float_ble_cont.102710:
    bne r24 r0 beq_else.102711
    or r3 r0 r0
    j beq_cont.102712
beq_else.102711:
    lwcZ f6 r19 0
    fmul f2 f6 f2
    lwcZ f6 r19 4
    fmul f3 f6 f3
    fadd f2 f2 f3
    lwcZ f3 r19 8
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    finv_init f3 f5
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f6 f5 f3
    fsub f6 f4 f6
    fmul f3 f3 f6
    fmul f5 f5 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f2 f2 f3
    swcZ f2 r13 0
    addi r3 r0 1
beq_cont.102712:
    j beq_cont.102708
beq_else.102707:
    lwcZ f5 r2 0
    lwcZ f6 r2 4
    lwcZ f7 r2 8
    fmul f8 f5 f5
    lw r24 r19 16
    lwcZ f9 r24 0
    fmul f8 f8 f9
    fmul f9 f6 f6
    lw r24 r19 16
    lwcZ f10 r24 4
    fmul f9 f9 f10
    fadd f8 f8 f9
    fmul f9 f7 f7
    lw r24 r19 16
    lwcZ f10 r24 8
    fmul f9 f9 f10
    fadd f8 f8 f9
    lw r24 r19 12
    bne r24 r0 beq_else.102713
    fmv f5 f8
    j beq_cont.102714
beq_else.102713:
    fmul f9 f6 f7
    lw r24 r19 36
    lwcZ f10 r24 0
    fmul f9 f9 f10
    fadd f8 f8 f9
    fmul f7 f7 f5
    lw r24 r19 36
    lwcZ f9 r24 4
    fmul f7 f7 f9
    fadd f7 f8 f7
    fmul f5 f5 f6
    lw r24 r19 36
    lwcZ f6 r24 8
    fmul f5 f5 f6
    fadd f5 f7 f5
beq_cont.102714:
    fcz f5
    bc1f float_eq0.102715
    or r3 r0 r0
    j float_eq0_cont.102716
float_eq0.102715:
    lwcZ f6 r2 0
    lwcZ f7 r2 4
    lwcZ f8 r2 8
    fmul f9 f6 f2
    lw r24 r19 16
    lwcZ f10 r24 0
    fmul f9 f9 f10
    fmul f10 f7 f3
    lw r24 r19 16
    lwcZ f11 r24 4
    fmul f10 f10 f11
    fadd f9 f9 f10
    fmul f10 f8 f4
    lw r24 r19 16
    lwcZ f11 r24 8
    fmul f10 f10 f11
    fadd f9 f9 f10
    lw r24 r19 12
    bne r24 r0 beq_else.102717
    fmv f6 f9
    j beq_cont.102718
beq_else.102717:
    fmul f10 f8 f3
    fmul f11 f7 f4
    fadd f10 f10 f11
    lw r24 r19 36
    lwcZ f11 r24 0
    fmul f10 f10 f11
    fmul f11 f6 f4
    fmul f8 f8 f2
    fadd f8 f11 f8
    lw r24 r19 36
    lwcZ f11 r24 4
    fmul f8 f8 f11
    fadd f8 f10 f8
    fmul f6 f6 f3
    fmul f7 f7 f2
    fadd f6 f6 f7
    lw r24 r19 36
    lwcZ f7 r24 8
    fmul f6 f6 f7
    fadd f6 f8 f6
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f6 f9 f6
beq_cont.102718:
    fmul f7 f2 f2
    lw r24 r19 16
    lwcZ f8 r24 0
    fmul f7 f7 f8
    fmul f8 f3 f3
    lw r24 r19 16
    lwcZ f9 r24 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f4 f4
    lw r24 r19 16
    lwcZ f9 r24 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r24 r19 12
    bne r24 r0 beq_else.102719
    fmv f2 f7
    j beq_cont.102720
beq_else.102719:
    fmul f8 f3 f4
    lw r24 r19 36
    lwcZ f9 r24 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f4 f4 f2
    lw r24 r19 36
    lwcZ f8 r24 4
    fmul f4 f4 f8
    fadd f4 f7 f4
    fmul f2 f2 f3
    lw r24 r19 36
    lwcZ f3 r24 8
    fmul f2 f2 f3
    fadd f2 f4 f2
beq_cont.102720:
    lw r24 r19 4
    addi r28 r0 3
    bne r24 r28 beq_else.102721
    flui f3 16256
    # 1.000000
    fsub f2 f2 f3
    j beq_cont.102722
beq_else.102721:
beq_cont.102722:
    fmul f3 f6 f6
    fmul f2 f5 f2
    fsub f2 f3 f2
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102723
    addi r24 r0 1
    j float_ble_cont.102724
float_ble_else.102723:
    or r24 r0 r0
float_ble_cont.102724:
    bne r24 r0 beq_else.102725
    or r3 r0 r0
    j beq_cont.102726
beq_else.102725:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102727
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f7 f3
    #unknown instruction
    flui f8 16384
    # 2.000000
    fmul f9 f3 f7
    fsub f9 f8 f9
    fmul f7 f7 f9
    fmul f3 f3 f7
    fsub f3 f8 f3
    fmul f3 f7 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f3 f4
    fsub f8 f7 f8
    fmul f4 f4 f8
    fmul f3 f3 f4
    fsub f3 f7 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.102728
float_ble_else.102727:
    flui f2 0
    # 0.000000
float_ble_cont.102728:
    lw r19 r19 24
    bne r19 r0 beq_else.102729
    fneg f2 f2
    j beq_cont.102730
beq_else.102729:
beq_cont.102730:
    fsub f2 f2 f6
    finv_init f3 f5
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f6 f5 f3
    fsub f6 f4 f6
    fmul f3 f3 f6
    fmul f5 f5 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f2 f2 f3
    swcZ f2 r13 0
    addi r3 r0 1
beq_cont.102726:
float_eq0_cont.102716:
beq_cont.102708:
beq_cont.102646:
    bne r3 r0 beq_else.102731
    j beq_cont.102732
beq_else.102731:
    lwcZ f2 r13 0
    lwcZ f3 r8 0
    fclt f2 f3
    bc1f float_ble_else.102733
    lw r3 r4 4
    addi r28 r0 -1
    bne r3 r28 beq_else.102735
    j beq_cont.102736
beq_else.102735:
    sll r3 r3 2
    add r27 r25 r3
    lw r3 r27 0
    sw r4 r29 164
    mv r1 r0
    mv r25 r17
    mv r24 r3
    mv r3 r2
    mv r2 r24
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    addi r1 r0 2
    lw r2 r29 164
    lw r3 r29 132
    lw r25 r29 156
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
beq_cont.102736:
    j float_ble_cont.102734
float_ble_else.102733:
float_ble_cont.102734:
beq_cont.102732:
beq_cont.102642:
    lw r1 r29 160
    lw r2 r1 4
    lw r3 r2 0
    addi r28 r0 -1
    bne r3 r28 beq_else.102737
    j beq_cont.102738
beq_else.102737:
    addi r28 r0 99
    bne r3 r28 beq_else.102739
    addi r3 r0 1
    lw r4 r29 132
    lw r25 r29 156
    mv r1 r3
    mv r3 r4
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    j beq_cont.102740
beq_else.102739:
    lw r4 r29 132
    lw r5 r29 92
    lw r25 r29 152
    sw r2 r29 168
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    bne r1 r0 beq_else.102741
    j beq_cont.102742
beq_else.102741:
    lw r1 r29 76
    lwcZ f0 r1 0
    lw r2 r29 144
    lwcZ f1 r2 0
    fclt f0 f1
    bc1f float_ble_else.102743
    addi r3 r0 1
    lw r4 r29 168
    lw r5 r29 132
    lw r25 r29 156
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j float_ble_cont.102744
float_ble_else.102743:
float_ble_cont.102744:
beq_cont.102742:
beq_cont.102740:
    addi r1 r0 2
    lw r2 r29 160
    lw r3 r29 132
    lw r25 r29 148
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.102738:
beq_cont.102640:
    lw r1 r29 144
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.102745
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.102747
    addi r2 r0 1
    j float_ble_cont.102748
float_ble_else.102747:
    or r2 r0 r0
float_ble_cont.102748:
    j float_ble_cont.102746
float_ble_else.102745:
    or r2 r0 r0
float_ble_cont.102746:
    bne r2 r0 beq_else.102749
    addi r1 r0 -1
    lw r2 r29 140
    sll r3 r2 2
    lw r4 r29 136
    add r27 r4 r3
    sw r1 r27 0
    bne r2 r0 beq_else.102750
    jr r31
beq_else.102750:
    lw r1 r29 132
    lwcZ f0 r1 0
    lw r2 r29 128
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.102752
    addi r1 r0 1
    j float_ble_cont.102753
float_ble_else.102752:
    or r1 r0 r0
float_ble_cont.102753:
    bne r1 r0 beq_else.102754
    jr r31
beq_else.102754:
    fmul f1 f0 f0
    fmul f0 f1 f0
    lwcZ f1 r29 124
    fmul f0 f0 f1
    lw r1 r29 120
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 116
    lwcZ f1 r1 0
    fadd f1 f1 f0
    swcZ f1 r1 0
    lwcZ f1 r1 4
    fadd f1 f1 f0
    swcZ f1 r1 4
    lwcZ f1 r1 8
    fadd f0 f1 f0
    swcZ f0 r1 8
    jr r31
beq_else.102749:
    lw r2 r29 112
    lw r3 r2 0
    sll r4 r3 2
    lw r5 r29 108
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 8
    lw r7 r4 28
    lwcZ f0 r7 0
    lwcZ f1 r29 124
    fmul f0 f0 f1
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.102757
    lw r7 r29 104
    lw r8 r7 0
    flui f2 0
    # 0.000000
    lw r9 r29 100
    swcZ f2 r9 0
    swcZ f2 r9 4
    swcZ f2 r9 8
    subi r10 r8 1
    subi r8 r8 1
    sll r8 r8 2
    lw r11 r29 132
    add r27 r11 r8
    lwcZ f2 r27 0
    fcz f2
    bc1f float_eq0.102759
    flui f2 0
    # 0.000000
    j float_eq0_cont.102760
float_eq0.102759:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102761
    addi r8 r0 1
    j float_ble_cont.102762
float_ble_else.102761:
    or r8 r0 r0
float_ble_cont.102762:
    bne r8 r0 beq_else.102763
    flui f2 -16512
    # -1.000000
    j beq_cont.102764
beq_else.102763:
    flui f2 16256
    # 1.000000
beq_cont.102764:
float_eq0_cont.102760:
    fneg f2 f2
    sll r8 r10 2
    add r27 r9 r8
    swcZ f2 r27 0
    j beq_cont.102758
beq_else.102757:
    addi r28 r0 2
    bne r7 r28 beq_else.102765
    lw r7 r4 16
    lwcZ f2 r7 0
    fneg f2 f2
    lw r7 r29 100
    swcZ f2 r7 0
    lw r8 r4 16
    lwcZ f2 r8 4
    fneg f2 f2
    swcZ f2 r7 4
    lw r8 r4 16
    lwcZ f2 r8 8
    fneg f2 f2
    swcZ f2 r7 8
    j beq_cont.102766
beq_else.102765:
    lw r7 r29 96
    lwcZ f2 r7 0
    lw r8 r4 20
    lwcZ f3 r8 0
    fsub f2 f2 f3
    lwcZ f3 r7 4
    lw r8 r4 20
    lwcZ f4 r8 4
    fsub f3 f3 f4
    lwcZ f4 r7 8
    lw r8 r4 20
    lwcZ f5 r8 8
    fsub f4 f4 f5
    lw r8 r4 16
    lwcZ f5 r8 0
    fmul f5 f2 f5
    lw r8 r4 16
    lwcZ f6 r8 4
    fmul f6 f3 f6
    lw r8 r4 16
    lwcZ f7 r8 8
    fmul f7 f4 f7
    lw r8 r4 12
    bne r8 r0 beq_else.102767
    lw r8 r29 100
    swcZ f5 r8 0
    swcZ f6 r8 4
    swcZ f7 r8 8
    j beq_cont.102768
beq_else.102767:
    lw r8 r4 36
    lwcZ f8 r8 8
    fmul f8 f3 f8
    lw r8 r4 36
    lwcZ f9 r8 4
    fmul f9 f4 f9
    fadd f8 f8 f9
    flui f9 16128
    # 0.500000
    fmul f8 f8 f9
    fadd f5 f5 f8
    lw r8 r29 100
    swcZ f5 r8 0
    lw r9 r4 36
    lwcZ f5 r9 8
    fmul f5 f2 f5
    lw r9 r4 36
    lwcZ f8 r9 0
    fmul f4 f4 f8
    fadd f4 f5 f4
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fadd f4 f6 f4
    swcZ f4 r8 4
    lw r9 r4 36
    lwcZ f4 r9 4
    fmul f2 f2 f4
    lw r9 r4 36
    lwcZ f4 r9 0
    fmul f3 f3 f4
    fadd f2 f2 f3
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f7 f2
    swcZ f2 r8 8
beq_cont.102768:
    lw r9 r4 24
    lwcZ f2 r8 0
    fmul f2 f2 f2
    lwcZ f3 r8 4
    fmul f3 f3 f3
    fadd f2 f2 f3
    lwcZ f3 r8 8
    fmul f3 f3 f3
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102769
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.102770
float_ble_else.102769:
    flui f2 0
    # 0.000000
float_ble_cont.102770:
    fcz f2
    bc1f float_eq0.102771
    flui f2 16256
    # 1.000000
    j float_eq0_cont.102772
float_eq0.102771:
    bne r9 r0 beq_else.102773
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    j beq_cont.102774
beq_else.102773:
    flui f3 -16512
    # -1.000000
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
beq_cont.102774:
float_eq0_cont.102772:
    lwcZ f3 r8 0
    fmul f3 f3 f2
    swcZ f3 r8 0
    lwcZ f3 r8 4
    fmul f3 f3 f2
    swcZ f3 r8 4
    lwcZ f3 r8 8
    fmul f2 f3 f2
    swcZ f2 r8 8
beq_cont.102766:
beq_cont.102758:
    lw r7 r29 96
    lwcZ f2 r7 0
    lw r8 r29 92
    swcZ f2 r8 0
    lwcZ f2 r7 4
    swcZ f2 r8 4
    lwcZ f2 r7 8
    swcZ f2 r8 8
    lw r8 r4 0
    lw r9 r4 32
    lwcZ f2 r9 0
    lw r9 r29 88
    swcZ f2 r9 0
    lw r10 r4 32
    lwcZ f2 r10 4
    swcZ f2 r9 4
    lw r10 r4 32
    lwcZ f2 r10 8
    swcZ f2 r9 8
    sw r6 r29 172
    swcZ f0 r29 176
    sw r4 r29 180
    sw r3 r29 184
    addi r28 r0 1
    bne r8 r28 beq_else.102775
    lwcZ f2 r7 0
    lw r8 r4 20
    lwcZ f3 r8 0
    fsub f2 f2 f3
    flui f3 15692
    # 0.050000
    fori f3 f3 -13107
    fmul f3 f2 f3
    ftoi r8 f3
    itof f4 r8
    fclt f3 f4
    bc1f float_ble_else.102777
    flui f3 16256
    # 1.000000
    fsub f3 f4 f3
    j float_ble_cont.102778
float_ble_else.102777:
    fmv f3 f4
float_ble_cont.102778:
    flui f4 16800
    # 20.000000
    fmul f3 f3 f4
    fsub f2 f2 f3
    flui f3 16672
    # 10.000000
    fclt f2 f3
    bc1f float_ble_else.102779
    addi r8 r0 1
    j float_ble_cont.102780
float_ble_else.102779:
    or r8 r0 r0
float_ble_cont.102780:
    lwcZ f2 r7 8
    lw r10 r4 20
    lwcZ f3 r10 8
    fsub f2 f2 f3
    flui f3 15692
    # 0.050000
    fori f3 f3 -13107
    fmul f3 f2 f3
    ftoi r10 f3
    itof f4 r10
    fclt f3 f4
    bc1f float_ble_else.102781
    flui f3 16256
    # 1.000000
    fsub f3 f4 f3
    j float_ble_cont.102782
float_ble_else.102781:
    fmv f3 f4
float_ble_cont.102782:
    flui f4 16800
    # 20.000000
    fmul f3 f3 f4
    fsub f2 f2 f3
    flui f3 16672
    # 10.000000
    fclt f2 f3
    bc1f float_ble_else.102783
    addi r10 r0 1
    j float_ble_cont.102784
float_ble_else.102783:
    or r10 r0 r0
float_ble_cont.102784:
    bne r8 r0 beq_else.102785
    bne r10 r0 beq_else.102787
    flui f2 17279
    # 255.000000
    j beq_cont.102788
beq_else.102787:
    flui f2 0
    # 0.000000
beq_cont.102788:
    j beq_cont.102786
beq_else.102785:
    bne r10 r0 beq_else.102789
    flui f2 0
    # 0.000000
    j beq_cont.102790
beq_else.102789:
    flui f2 17279
    # 255.000000
beq_cont.102790:
beq_cont.102786:
    swcZ f2 r9 4
    j beq_cont.102776
beq_else.102775:
    addi r28 r0 2
    bne r8 r28 beq_else.102791
    lwcZ f2 r7 4
    flui f3 16000
    # 0.250000
    fmul f2 f2 f3
    addi r8 r0 3
    swcZ f2 r29 188
    mv r1 r8
    fmv  f0 f2
    sw r31 r29 192
    addi r29 r29 196
    jal min_caml_create_float_array
    subi r29 r29 196
    lw r31 r29 192
    flui f0 0
    # 0.000000
    lwcZ f1 r29 188
    fclt f1 f0
    bc1f float_ble_else.102793
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.102794
float_ble_else.102793:
float_ble_cont.102794:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 192
    fclt f0 f1
    bc1f float_ble_else.102795
    j float_ble_cont.102796
float_ble_else.102795:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102797
    j float_ble_cont.102798
float_ble_else.102797:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102799
    j float_ble_cont.102800
float_ble_else.102799:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102801
    j float_ble_cont.102802
float_ble_else.102801:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 196
    addi r29 r29 200
    jal reduction_2pi_sub1.2542
    subi r29 r29 200
    lw r31 r29 196
float_ble_cont.102802:
float_ble_cont.102800:
float_ble_cont.102798:
float_ble_cont.102796:
    lw r1 r29 192
    sw r31 r29 196
    addi r29 r29 200
    jal reduction_2pi_sub2.2544
    subi r29 r29 200
    lw r31 r29 196
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 192
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102803
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.102804
float_ble_else.102803:
float_ble_cont.102804:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102805
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.102806
float_ble_else.102805:
float_ble_cont.102806:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102807
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.102808
float_ble_else.102807:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.102808:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.102809
    fneg f0 f0
    j float_ble_cont.102810
float_ble_else.102809:
float_ble_cont.102810:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f1 f0
    lw r1 r29 88
    swcZ f1 r1 0
    flui f1 17279
    # 255.000000
    flui f2 16256
    # 1.000000
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
    j beq_cont.102792
beq_else.102791:
    addi r28 r0 3
    bne r8 r28 beq_else.102811
    lwcZ f2 r7 0
    lw r8 r4 20
    lwcZ f3 r8 0
    fsub f2 f2 f3
    lwcZ f3 r7 8
    lw r8 r4 20
    lwcZ f4 r8 8
    fsub f3 f3 f4
    fmul f2 f2 f2
    fmul f3 f3 f3
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102813
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.102814
float_ble_else.102813:
    flui f2 0
    # 0.000000
float_ble_cont.102814:
    flui f3 15820
    # 0.100000
    fori f3 f3 -13107
    fmul f2 f2 f3
    ftoi r8 f2
    itof f3 r8
    fclt f2 f3
    bc1f float_ble_else.102815
    flui f4 16256
    # 1.000000
    fsub f3 f3 f4
    j float_ble_cont.102816
float_ble_else.102815:
float_ble_cont.102816:
    fsub f2 f2 f3
    flui f3 16457
    # 3.141593
    fori f3 f3 4059
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.102817
    fneg f2 f2
    j float_ble_cont.102818
float_ble_else.102817:
float_ble_cont.102818:
    addi r8 r0 3
    mv r1 r8
    fmv  f0 f2
    sw r31 r29 196
    addi r29 r29 200
    jal min_caml_create_float_array
    subi r29 r29 200
    lw r31 r29 196
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 196
    fclt f0 f1
    bc1f float_ble_else.102819
    j float_ble_cont.102820
float_ble_else.102819:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102821
    j float_ble_cont.102822
float_ble_else.102821:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102823
    j float_ble_cont.102824
float_ble_else.102823:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.102825
    j float_ble_cont.102826
float_ble_else.102825:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 200
    addi r29 r29 204
    jal reduction_2pi_sub1.2542
    subi r29 r29 204
    lw r31 r29 200
float_ble_cont.102826:
float_ble_cont.102824:
float_ble_cont.102822:
float_ble_cont.102820:
    lw r1 r29 196
    sw r31 r29 200
    addi r29 r29 204
    jal reduction_2pi_sub2.2544
    subi r29 r29 204
    lw r31 r29 200
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 196
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102827
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.102828
float_ble_else.102827:
float_ble_cont.102828:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.102829
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.102830
float_ble_else.102829:
float_ble_cont.102830:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.102831
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.102832
float_ble_else.102831:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.102832:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.102833
    fneg f0 f0
    j float_ble_cont.102834
float_ble_else.102833:
float_ble_cont.102834:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f0 f1
    lw r1 r29 88
    swcZ f1 r1 4
    flui f1 16256
    # 1.000000
    fsub f0 f1 f0
    flui f1 17279
    # 255.000000
    fmul f0 f0 f1
    swcZ f0 r1 8
    j beq_cont.102812
beq_else.102811:
    addi r28 r0 4
    bne r8 r28 beq_else.102835
    lwcZ f2 r7 0
    lw r8 r4 20
    lwcZ f3 r8 0
    fsub f2 f2 f3
    lw r8 r4 16
    lwcZ f3 r8 0
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.102837
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.102838
float_ble_else.102837:
    flui f3 0
    # 0.000000
float_ble_cont.102838:
    fmul f2 f2 f3
    lwcZ f3 r7 8
    lw r8 r4 20
    lwcZ f4 r8 8
    fsub f3 f3 f4
    lw r8 r4 16
    lwcZ f4 r8 8
    flui f5 0
    # 0.000000
    fclt f5 f4
    bc1f float_ble_else.102839
    sqrt_init f5 f4
    #unknown instruction
    fmul f6 f5 f5
    fadd f6 f6 f4
    fadd f5 f5 f5
    finv_init f7 f5
    #unknown instruction
    flui f8 16384
    # 2.000000
    fmul f9 f5 f7
    fsub f9 f8 f9
    fmul f7 f7 f9
    fmul f5 f5 f7
    fsub f5 f8 f5
    fmul f5 f7 f5
    fmul f5 f6 f5
    fmul f6 f5 f5
    fadd f4 f6 f4
    fadd f5 f5 f5
    finv_init f6 f5
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f5 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f5 f5 f6
    fsub f5 f7 f5
    fmul f5 f6 f5
    fmul f4 f4 f5
    j float_ble_cont.102840
float_ble_else.102839:
    flui f4 0
    # 0.000000
float_ble_cont.102840:
    fmul f3 f3 f4
    fmul f4 f2 f2
    fmul f5 f3 f3
    fadd f4 f4 f5
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.102841
    fneg f5 f2
    j float_ble_cont.102842
float_ble_else.102841:
    fmv f5 f2
float_ble_cont.102842:
    flui f6 14545
    # 0.000100
    fori f6 f6 -18665
    fclt f5 f6
    bc1f float_ble_else.102843
    flui f2 16752
    # 15.000000
    j float_ble_cont.102844
float_ble_else.102843:
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f3 f2
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.102845
    fneg f2 f2
    j float_ble_cont.102846
float_ble_else.102845:
float_ble_cont.102846:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102847
    addi r8 r0 1
    j float_ble_cont.102848
float_ble_else.102847:
    or r8 r0 r0
float_ble_cont.102848:
    bne r8 r0 beq_else.102849
    fneg f2 f2
    j beq_cont.102850
beq_else.102849:
beq_cont.102850:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.102851
    fmul f3 f2 f2
    fmul f5 f3 f2
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f9 f3 f8
    fmul f3 f3 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f3 f5 f3
    fadd f2 f2 f3
    j float_ble_cont.102852
float_ble_else.102851:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.102853
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f5 16256
    # 1.000000
    fsub f5 f2 f5
    flui f6 16256
    # 1.000000
    fadd f2 f2 f6
    finv_init f6 f2
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f2 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f2 f2 f6
    fsub f2 f7 f2
    fmul f2 f6 f2
    fmul f2 f5 f2
    fmul f5 f2 f2
    fmul f6 f5 f2
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f2 f2 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f2 f2 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f2 f2 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f2 f2 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f2 f2 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f2 f2 f5
    fadd f2 f3 f2
    j float_ble_cont.102854
float_ble_else.102853:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f5 f2 f2
    fmul f6 f5 f2
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f2 f2 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f2 f2 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f2 f2 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f2 f2 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f2 f2 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f2 f2 f5
    fsub f2 f3 f2
float_ble_cont.102854:
float_ble_cont.102852:
    bne r8 r0 beq_else.102855
    fneg f2 f2
    j beq_cont.102856
beq_else.102855:
beq_cont.102856:
    flui f3 16880
    # 30.000000
    fmul f2 f2 f3
    flui f3 16034
    # 0.318310
    fori f3 f3 -1661
    fmul f2 f2 f3
float_ble_cont.102844:
    ftoi r8 f2
    itof f3 r8
    fclt f2 f3
    bc1f float_ble_else.102857
    flui f5 16256
    # 1.000000
    fsub f3 f3 f5
    j float_ble_cont.102858
float_ble_else.102857:
float_ble_cont.102858:
    fsub f2 f2 f3
    lwcZ f3 r7 4
    lw r8 r4 20
    lwcZ f5 r8 4
    fsub f3 f3 f5
    lw r8 r4 16
    lwcZ f5 r8 4
    flui f6 0
    # 0.000000
    fclt f6 f5
    bc1f float_ble_else.102859
    sqrt_init f6 f5
    #unknown instruction
    fmul f7 f6 f6
    fadd f7 f7 f5
    fadd f6 f6 f6
    finv_init f8 f6
    #unknown instruction
    flui f9 16384
    # 2.000000
    fmul f10 f6 f8
    fsub f10 f9 f10
    fmul f8 f8 f10
    fmul f6 f6 f8
    fsub f6 f9 f6
    fmul f6 f8 f6
    fmul f6 f7 f6
    fmul f7 f6 f6
    fadd f5 f7 f5
    fadd f6 f6 f6
    finv_init f7 f6
    #unknown instruction
    flui f8 16384
    # 2.000000
    fmul f9 f6 f7
    fsub f9 f8 f9
    fmul f7 f7 f9
    fmul f6 f6 f7
    fsub f6 f8 f6
    fmul f6 f7 f6
    fmul f5 f5 f6
    j float_ble_cont.102860
float_ble_else.102859:
    flui f5 0
    # 0.000000
float_ble_cont.102860:
    fmul f3 f3 f5
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.102861
    fneg f5 f4
    j float_ble_cont.102862
float_ble_else.102861:
    fmv f5 f4
float_ble_cont.102862:
    flui f6 14545
    # 0.000100
    fori f6 f6 -18665
    fclt f5 f6
    bc1f float_ble_else.102863
    flui f3 16752
    # 15.000000
    j float_ble_cont.102864
float_ble_else.102863:
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.102865
    fneg f3 f3
    j float_ble_cont.102866
float_ble_else.102865:
float_ble_cont.102866:
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.102867
    addi r8 r0 1
    j float_ble_cont.102868
float_ble_else.102867:
    or r8 r0 r0
float_ble_cont.102868:
    bne r8 r0 beq_else.102869
    fneg f3 f3
    j beq_cont.102870
beq_else.102869:
beq_cont.102870:
    flui f4 16096
    # 0.437500
    fclt f3 f4
    bc1f float_ble_else.102871
    fmul f4 f3 f3
    fmul f5 f4 f3
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f3 f3 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f3 f3 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f3 f3 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f3 f3 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f3 f3 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f3 f3 f4
    j float_ble_cont.102872
float_ble_else.102871:
    flui f4 16412
    # 2.437500
    fclt f3 f4
    bc1f float_ble_else.102873
    flui f4 16201
    # 0.785398
    fori f4 f4 4059
    flui f5 16256
    # 1.000000
    fsub f5 f3 f5
    flui f6 16256
    # 1.000000
    fadd f3 f3 f6
    finv_init f6 f3
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f3 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f3 f3 f6
    fsub f3 f7 f3
    fmul f3 f6 f3
    fmul f3 f5 f3
    fmul f5 f3 f3
    fmul f6 f5 f3
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f3 f3 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f3 f3 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f3 f3 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f3 f3 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f3 f3 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f3 f3 f5
    fadd f3 f4 f3
    j float_ble_cont.102874
float_ble_else.102873:
    flui f4 16329
    # 1.570796
    fori f4 f4 4059
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f5 f3 f3
    fmul f6 f5 f3
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f3 f3 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f3 f3 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f3 f3 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f3 f3 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f3 f3 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f3 f3 f5
    fsub f3 f4 f3
float_ble_cont.102874:
float_ble_cont.102872:
    bne r8 r0 beq_else.102875
    fneg f3 f3
    j beq_cont.102876
beq_else.102875:
beq_cont.102876:
    flui f4 16880
    # 30.000000
    fmul f3 f3 f4
    flui f4 16034
    # 0.318310
    fori f4 f4 -1661
    fmul f3 f3 f4
float_ble_cont.102864:
    ftoi r8 f3
    itof f4 r8
    fclt f3 f4
    bc1f float_ble_else.102877
    flui f5 16256
    # 1.000000
    fsub f4 f4 f5
    j float_ble_cont.102878
float_ble_else.102877:
float_ble_cont.102878:
    fsub f3 f3 f4
    flui f4 15897
    # 0.150000
    fori f4 f4 -26214
    flui f5 16128
    # 0.500000
    fsub f2 f5 f2
    fmul f2 f2 f2
    fsub f2 f4 f2
    flui f4 16128
    # 0.500000
    fsub f3 f4 f3
    fmul f3 f3 f3
    fsub f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.102879
    addi r8 r0 1
    j float_ble_cont.102880
float_ble_else.102879:
    or r8 r0 r0
float_ble_cont.102880:
    bne r8 r0 beq_else.102881
    j beq_cont.102882
beq_else.102881:
    flui f2 0
    # 0.000000
beq_cont.102882:
    flui f3 17279
    # 255.000000
    fmul f2 f3 f2
    flui f3 16469
    # 3.333333
    fori f3 f3 21845
    fmul f2 f2 f3
    swcZ f2 r9 8
    j beq_cont.102836
beq_else.102835:
beq_cont.102836:
beq_cont.102812:
beq_cont.102792:
beq_cont.102776:
    lw r1 r29 184
    sll r1 r1 2
    lw r2 r29 104
    lw r3 r2 0
    add r1 r1 r3
    lw r3 r29 140
    sll r4 r3 2
    lw r5 r29 136
    add r27 r5 r4
    sw r1 r27 0
    lw r1 r29 84
    lw r4 r1 4
    sll r6 r3 2
    add r27 r4 r6
    lw r4 r27 0
    lw r6 r29 96
    lwcZ f0 r6 0
    swcZ f0 r4 0
    lwcZ f0 r6 4
    swcZ f0 r4 4
    lwcZ f0 r6 8
    swcZ f0 r4 8
    lw r4 r1 12
    lw r7 r29 180
    lw r8 r7 28
    lwcZ f0 r8 0
    flui f1 16128
    # 0.500000
    fclt f0 f1
    bc1f float_ble_else.102883
    sll r8 r3 2
    add r27 r4 r8
    sw r0 r27 0
    j float_ble_cont.102884
float_ble_else.102883:
    addi r8 r0 1
    sll r9 r3 2
    add r27 r4 r9
    sw r8 r27 0
    lw r4 r1 16
    sll r8 r3 2
    add r27 r4 r8
    lw r8 r27 0
    lw r9 r29 88
    lwcZ f0 r9 0
    swcZ f0 r8 0
    lwcZ f0 r9 4
    swcZ f0 r8 4
    lwcZ f0 r9 8
    swcZ f0 r8 8
    sll r8 r3 2
    add r27 r4 r8
    lw r4 r27 0
    flui f0 15232
    # 0.003906
    lwcZ f1 r29 176
    fmul f0 f0 f1
    lwcZ f2 r4 0
    fmul f2 f2 f0
    swcZ f2 r4 0
    lwcZ f2 r4 4
    fmul f2 f2 f0
    swcZ f2 r4 4
    lwcZ f2 r4 8
    fmul f0 f2 f0
    swcZ f0 r4 8
    lw r4 r1 28
    sll r8 r3 2
    add r27 r4 r8
    lw r4 r27 0
    lw r8 r29 100
    lwcZ f0 r8 0
    swcZ f0 r4 0
    lwcZ f0 r8 4
    swcZ f0 r4 4
    lwcZ f0 r8 8
    swcZ f0 r4 8
float_ble_cont.102884:
    flui f0 -16384
    # -2.000000
    lw r4 r29 132
    lwcZ f1 r4 0
    lw r8 r29 100
    lwcZ f2 r8 0
    fmul f1 f1 f2
    lwcZ f2 r4 4
    lwcZ f3 r8 4
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r4 8
    lwcZ f3 r8 8
    fmul f2 f2 f3
    fadd f1 f1 f2
    fmul f0 f0 f1
    lwcZ f1 r4 0
    lwcZ f2 r8 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 0
    lwcZ f1 r4 4
    lwcZ f2 r8 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r4 4
    lwcZ f1 r4 8
    lwcZ f2 r8 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r4 8
    lw r9 r7 28
    lwcZ f0 r9 4
    lwcZ f1 r29 124
    fmul f0 f1 f0
    lw r9 r29 80
    lw r10 r9 0
    lw r11 r10 0
    lw r12 r11 0
    swcZ f0 r29 200
    addi r28 r0 -1
    bne r12 r28 beq_else.102885
    or r1 r0 r0
    j beq_cont.102886
beq_else.102885:
    sw r11 r29 204
    sw r10 r29 208
    addi r28 r0 99
    bne r12 r28 beq_else.102887
    addi r1 r0 1
    j beq_cont.102888
beq_else.102887:
    sll r13 r12 2
    lw r14 r29 108
    add r27 r14 r13
    lw r13 r27 0
    lwcZ f2 r6 0
    lw r15 r13 20
    lwcZ f3 r15 0
    fsub f2 f2 f3
    lwcZ f3 r6 4
    lw r15 r13 20
    lwcZ f4 r15 4
    fsub f3 f3 f4
    lwcZ f4 r6 8
    lw r15 r13 20
    lwcZ f5 r15 8
    fsub f4 f4 f5
    sll r12 r12 2
    lw r15 r29 64
    add r27 r15 r12
    lw r12 r27 0
    lw r15 r13 4
    addi r28 r0 1
    bne r15 r28 beq_else.102889
    lwcZ f5 r12 0
    fsub f5 f5 f2
    lwcZ f6 r12 4
    fmul f5 f5 f6
    lw r15 r29 60
    lwcZ f6 r15 4
    fmul f6 f5 f6
    fadd f6 f6 f3
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102891
    fneg f6 f6
    j float_ble_cont.102892
float_ble_else.102891:
float_ble_cont.102892:
    lw r16 r13 16
    lwcZ f7 r16 4
    fclt f6 f7
    bc1f float_ble_else.102893
    lwcZ f6 r15 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102895
    fneg f6 f6
    j float_ble_cont.102896
float_ble_else.102895:
float_ble_cont.102896:
    lw r16 r13 16
    lwcZ f7 r16 8
    fclt f6 f7
    bc1f float_ble_else.102897
    lwcZ f6 r12 4
    fcz f6
    bc1f float_eq0.102899
    or r16 r0 r0
    j float_eq0_cont.102900
float_eq0.102899:
    addi r16 r0 1
float_eq0_cont.102900:
    j float_ble_cont.102898
float_ble_else.102897:
    or r16 r0 r0
float_ble_cont.102898:
    j float_ble_cont.102894
float_ble_else.102893:
    or r16 r0 r0
float_ble_cont.102894:
    bne r16 r0 beq_else.102901
    lwcZ f5 r12 8
    fsub f5 f5 f3
    lwcZ f6 r12 12
    fmul f5 f5 f6
    lwcZ f6 r15 0
    fmul f6 f5 f6
    fadd f6 f6 f2
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102903
    fneg f6 f6
    j float_ble_cont.102904
float_ble_else.102903:
float_ble_cont.102904:
    lw r16 r13 16
    lwcZ f7 r16 0
    fclt f6 f7
    bc1f float_ble_else.102905
    lwcZ f6 r15 8
    fmul f6 f5 f6
    fadd f6 f6 f4
    flui f7 0
    # 0.000000
    fclt f6 f7
    bc1f float_ble_else.102907
    fneg f6 f6
    j float_ble_cont.102908
float_ble_else.102907:
float_ble_cont.102908:
    lw r16 r13 16
    lwcZ f7 r16 8
    fclt f6 f7
    bc1f float_ble_else.102909
    lwcZ f6 r12 12
    fcz f6
    bc1f float_eq0.102911
    or r16 r0 r0
    j float_eq0_cont.102912
float_eq0.102911:
    addi r16 r0 1
float_eq0_cont.102912:
    j float_ble_cont.102910
float_ble_else.102909:
    or r16 r0 r0
float_ble_cont.102910:
    j float_ble_cont.102906
float_ble_else.102905:
    or r16 r0 r0
float_ble_cont.102906:
    bne r16 r0 beq_else.102913
    lwcZ f5 r12 16
    fsub f4 f5 f4
    lwcZ f5 r12 20
    fmul f4 f4 f5
    lwcZ f5 r15 0
    fmul f5 f4 f5
    fadd f2 f5 f2
    flui f5 0
    # 0.000000
    fclt f2 f5
    bc1f float_ble_else.102915
    fneg f2 f2
    j float_ble_cont.102916
float_ble_else.102915:
float_ble_cont.102916:
    lw r16 r13 16
    lwcZ f5 r16 0
    fclt f2 f5
    bc1f float_ble_else.102917
    lwcZ f2 r15 4
    fmul f2 f4 f2
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.102919
    fneg f2 f2
    j float_ble_cont.102920
float_ble_else.102919:
float_ble_cont.102920:
    lw r13 r13 16
    lwcZ f3 r13 4
    fclt f2 f3
    bc1f float_ble_else.102921
    lwcZ f2 r12 20
    fcz f2
    bc1f float_eq0.102923
    or r12 r0 r0
    j float_eq0_cont.102924
float_eq0.102923:
    addi r12 r0 1
float_eq0_cont.102924:
    j float_ble_cont.102922
float_ble_else.102921:
    or r12 r0 r0
float_ble_cont.102922:
    j float_ble_cont.102918
float_ble_else.102917:
    or r12 r0 r0
float_ble_cont.102918:
    bne r12 r0 beq_else.102925
    or r12 r0 r0
    j beq_cont.102926
beq_else.102925:
    lw r12 r29 76
    swcZ f4 r12 0
    addi r12 r0 3
beq_cont.102926:
    j beq_cont.102914
beq_else.102913:
    lw r12 r29 76
    swcZ f5 r12 0
    addi r12 r0 2
beq_cont.102914:
    j beq_cont.102902
beq_else.102901:
    lw r12 r29 76
    swcZ f5 r12 0
    addi r12 r0 1
beq_cont.102902:
    j beq_cont.102890
beq_else.102889:
    addi r28 r0 2
    bne r15 r28 beq_else.102927
    lwcZ f5 r12 0
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.102929
    addi r13 r0 1
    j float_ble_cont.102930
float_ble_else.102929:
    or r13 r0 r0
float_ble_cont.102930:
    bne r13 r0 beq_else.102931
    or r12 r0 r0
    j beq_cont.102932
beq_else.102931:
    lwcZ f5 r12 4
    fmul f2 f5 f2
    lwcZ f5 r12 8
    fmul f3 f5 f3
    fadd f2 f2 f3
    lwcZ f3 r12 12
    fmul f3 f3 f4
    fadd f2 f2 f3
    lw r12 r29 76
    swcZ f2 r12 0
    addi r12 r0 1
beq_cont.102932:
    j beq_cont.102928
beq_else.102927:
    lwcZ f5 r12 0
    fcz f5
    bc1f float_eq0.102933
    or r12 r0 r0
    j float_eq0_cont.102934
float_eq0.102933:
    lwcZ f6 r12 4
    fmul f6 f6 f2
    lwcZ f7 r12 8
    fmul f7 f7 f3
    fadd f6 f6 f7
    lwcZ f7 r12 12
    fmul f7 f7 f4
    fadd f6 f6 f7
    fmul f7 f2 f2
    lw r15 r13 16
    lwcZ f8 r15 0
    fmul f7 f7 f8
    fmul f8 f3 f3
    lw r15 r13 16
    lwcZ f9 r15 4
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f8 f4 f4
    lw r15 r13 16
    lwcZ f9 r15 8
    fmul f8 f8 f9
    fadd f7 f7 f8
    lw r15 r13 12
    bne r15 r0 beq_else.102935
    fmv f2 f7
    j beq_cont.102936
beq_else.102935:
    fmul f8 f3 f4
    lw r15 r13 36
    lwcZ f9 r15 0
    fmul f8 f8 f9
    fadd f7 f7 f8
    fmul f4 f4 f2
    lw r15 r13 36
    lwcZ f8 r15 4
    fmul f4 f4 f8
    fadd f4 f7 f4
    fmul f2 f2 f3
    lw r15 r13 36
    lwcZ f3 r15 8
    fmul f2 f2 f3
    fadd f2 f4 f2
beq_cont.102936:
    lw r15 r13 4
    addi r28 r0 3
    bne r15 r28 beq_else.102937
    flui f3 16256
    # 1.000000
    fsub f2 f2 f3
    j beq_cont.102938
beq_else.102937:
beq_cont.102938:
    fmul f3 f6 f6
    fmul f2 f5 f2
    fsub f2 f3 f2
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102939
    addi r15 r0 1
    j float_ble_cont.102940
float_ble_else.102939:
    or r15 r0 r0
float_ble_cont.102940:
    bne r15 r0 beq_else.102941
    or r12 r0 r0
    j beq_cont.102942
beq_else.102941:
    lw r13 r13 24
    bne r13 r0 beq_else.102943
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102945
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f3 f5
    fsub f8 f7 f8
    fmul f5 f5 f8
    fmul f3 f3 f5
    fsub f3 f7 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f7 f3 f4
    fsub f7 f5 f7
    fmul f4 f4 f7
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.102946
float_ble_else.102945:
    flui f2 0
    # 0.000000
float_ble_cont.102946:
    fsub f2 f6 f2
    lwcZ f3 r12 16
    fmul f2 f2 f3
    lw r12 r29 76
    swcZ f2 r12 0
    j beq_cont.102944
beq_else.102943:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.102947
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f3 f5
    fsub f8 f7 f8
    fmul f5 f5 f8
    fmul f3 f3 f5
    fsub f3 f7 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f7 f3 f4
    fsub f7 f5 f7
    fmul f4 f4 f7
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.102948
float_ble_else.102947:
    flui f2 0
    # 0.000000
float_ble_cont.102948:
    fadd f2 f6 f2
    lwcZ f3 r12 16
    fmul f2 f2 f3
    lw r12 r29 76
    swcZ f2 r12 0
beq_cont.102944:
    addi r12 r0 1
beq_cont.102942:
float_eq0_cont.102934:
beq_cont.102928:
beq_cont.102890:
    bne r12 r0 beq_else.102949
    or r1 r0 r0
    j beq_cont.102950
beq_else.102949:
    lw r12 r29 76
    lwcZ f2 r12 0
    flui f3 -16948
    # -0.100000
    fori f3 f3 -13107
    fclt f2 f3
    bc1f float_ble_else.102951
    lw r13 r11 4
    addi r28 r0 -1
    bne r13 r28 beq_else.102953
    or r1 r0 r0
    j beq_cont.102954
beq_else.102953:
    sll r13 r13 2
    lw r15 r29 72
    add r27 r15 r13
    lw r13 r27 0
    lw r16 r13 0
    addi r28 r0 -1
    bne r16 r28 beq_else.102955
    or r1 r0 r0
    j beq_cont.102956
beq_else.102955:
    lw r16 r13 0
    lw r17 r29 52
    lw r25 r29 56
    sw r13 r29 212
    sw r16 r29 216
    mv r3 r6
    mv r2 r17
    mv r1 r16
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    lw r2 r29 76
    lwcZ f0 r2 0
    bne r1 r0 beq_else.102957
    or r1 r0 r0
    j beq_cont.102958
beq_else.102957:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.102959
    addi r1 r0 1
    j float_ble_cont.102960
float_ble_else.102959:
    or r1 r0 r0
float_ble_cont.102960:
beq_cont.102958:
    bne r1 r0 beq_else.102961
    lw r1 r29 216
    sll r1 r1 2
    lw r3 r29 108
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.102963
    or r1 r0 r0
    j beq_cont.102964
beq_else.102963:
    addi r1 r0 1
    lw r4 r29 212
    lw r25 r29 40
    mv r2 r4
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
beq_cont.102964:
    j beq_cont.102962
beq_else.102961:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 128
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 96
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 212
    lw r25 r29 44
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.102965
    addi r1 r0 1
    lw r2 r29 212
    lw r25 r29 40
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.102966
beq_else.102965:
    addi r1 r0 1
beq_cont.102966:
beq_cont.102962:
beq_cont.102956:
    bne r1 r0 beq_else.102967
    lw r1 r29 204
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.102969
    or r1 r0 r0
    j beq_cont.102970
beq_else.102969:
    sll r2 r2 2
    lw r3 r29 72
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 40
    mv r1 r0
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    bne r1 r0 beq_else.102971
    addi r1 r0 3
    lw r2 r29 204
    lw r25 r29 36
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.102972
beq_else.102971:
    addi r1 r0 1
beq_cont.102972:
beq_cont.102970:
    j beq_cont.102968
beq_else.102967:
    addi r1 r0 1
beq_cont.102968:
beq_cont.102954:
    bne r1 r0 beq_else.102973
    or r1 r0 r0
    j beq_cont.102974
beq_else.102973:
    addi r1 r0 1
beq_cont.102974:
    j float_ble_cont.102952
float_ble_else.102951:
    or r1 r0 r0
float_ble_cont.102952:
beq_cont.102950:
beq_cont.102888:
    bne r1 r0 beq_else.102975
    addi r1 r0 1
    lw r2 r29 208
    lw r25 r29 32
    sw r31 r29 220
    addi r29 r29 224
    lw r26 r25 0
    jalr r26
    subi r29 r29 224
    lw r31 r29 220
    j beq_cont.102976
beq_else.102975:
    lw r1 r29 204
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.102977
    or r1 r0 r0
    j beq_cont.102978
beq_else.102977:
    sll r2 r2 2
    lw r3 r29 72
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.102979
    or r1 r0 r0
    j beq_cont.102980
beq_else.102979:
    lw r4 r2 0
    lw r5 r29 52
    lw r6 r29 96
    lw r25 r29 56
    sw r2 r29 220
    sw r4 r29 224
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    lw r2 r29 76
    lwcZ f0 r2 0
    bne r1 r0 beq_else.102981
    or r1 r0 r0
    j beq_cont.102982
beq_else.102981:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.102983
    addi r1 r0 1
    j float_ble_cont.102984
float_ble_else.102983:
    or r1 r0 r0
float_ble_cont.102984:
beq_cont.102982:
    bne r1 r0 beq_else.102985
    lw r1 r29 224
    sll r1 r1 2
    lw r3 r29 108
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.102987
    or r1 r0 r0
    j beq_cont.102988
beq_else.102987:
    addi r1 r0 1
    lw r4 r29 220
    lw r25 r29 40
    mv r2 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.102988:
    j beq_cont.102986
beq_else.102985:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 128
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 96
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 220
    lw r25 r29 44
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.102989
    addi r1 r0 1
    lw r2 r29 220
    lw r25 r29 40
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.102990
beq_else.102989:
    addi r1 r0 1
beq_cont.102990:
beq_cont.102986:
beq_cont.102980:
    bne r1 r0 beq_else.102991
    lw r1 r29 204
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.102993
    or r1 r0 r0
    j beq_cont.102994
beq_else.102993:
    sll r2 r2 2
    lw r3 r29 72
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 40
    mv r1 r0
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    bne r1 r0 beq_else.102995
    addi r1 r0 3
    lw r2 r29 204
    lw r25 r29 36
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.102996
beq_else.102995:
    addi r1 r0 1
beq_cont.102996:
beq_cont.102994:
    j beq_cont.102992
beq_else.102991:
    addi r1 r0 1
beq_cont.102992:
beq_cont.102978:
    bne r1 r0 beq_else.102997
    addi r1 r0 1
    lw r2 r29 208
    lw r25 r29 32
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.102998
beq_else.102997:
    addi r1 r0 1
beq_cont.102998:
beq_cont.102976:
beq_cont.102886:
    bne r1 r0 beq_else.102999
    lw r1 r29 100
    lwcZ f0 r1 0
    lw r2 r29 128
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    lwcZ f1 r29 176
    fmul f0 f0 f1
    lw r3 r29 132
    lwcZ f2 r3 0
    lwcZ f3 r2 0
    fmul f2 f2 f3
    lwcZ f3 r3 4
    lwcZ f4 r2 4
    fmul f3 f3 f4
    fadd f2 f2 f3
    lwcZ f3 r3 8
    lwcZ f4 r2 8
    fmul f3 f3 f4
    fadd f2 f2 f3
    fneg f2 f2
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.103001
    addi r2 r0 1
    j float_ble_cont.103002
float_ble_else.103001:
    or r2 r0 r0
float_ble_cont.103002:
    bne r2 r0 beq_else.103003
    j beq_cont.103004
beq_else.103003:
    lw r2 r29 116
    lwcZ f3 r2 0
    lw r4 r29 88
    lwcZ f4 r4 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r2 0
    lwcZ f3 r2 4
    lwcZ f4 r4 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r2 4
    lwcZ f3 r2 8
    lwcZ f4 r4 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r2 8
beq_cont.103004:
    flui f0 0
    # 0.000000
    fclt f0 f2
    bc1f float_ble_else.103005
    addi r2 r0 1
    j float_ble_cont.103006
float_ble_else.103005:
    or r2 r0 r0
float_ble_cont.103006:
    bne r2 r0 beq_else.103007
    j beq_cont.103008
beq_else.103007:
    fmul f0 f2 f2
    fmul f0 f0 f0
    lwcZ f2 r29 200
    fmul f0 f0 f2
    lw r2 r29 116
    lwcZ f3 r2 0
    fadd f3 f3 f0
    swcZ f3 r2 0
    lwcZ f3 r2 4
    fadd f3 f3 f0
    swcZ f3 r2 4
    lwcZ f3 r2 8
    fadd f0 f3 f0
    swcZ f0 r2 8
beq_cont.103008:
    j beq_cont.103000
beq_else.102999:
beq_cont.103000:
    lw r1 r29 96
    lwcZ f0 r1 0
    lw r2 r29 28
    swcZ f0 r2 0
    lwcZ f0 r1 4
    swcZ f0 r2 4
    lwcZ f0 r1 8
    swcZ f0 r2 8
    lw r2 r29 24
    lw r2 r2 0
    subi r2 r2 1
    lw r25 r29 20
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    lw r1 r29 16
    lw r1 r1 0
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.103009
    sll r2 r1 2
    lw r3 r29 12
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r2 4
    flui f0 20078
    # 1000000000.000000
    fori f0 f0 27432
    lw r4 r29 144
    swcZ f0 r4 0
    lw r5 r29 80
    lw r6 r5 0
    lw r7 r6 0
    lw r8 r7 0
    sw r1 r29 228
    sw r3 r29 232
    sw r2 r29 236
    addi r28 r0 -1
    bne r8 r28 beq_else.103011
    j beq_cont.103012
beq_else.103011:
    sw r6 r29 240
    addi r28 r0 99
    bne r8 r28 beq_else.103013
    addi r8 r0 1
    lw r25 r29 8
    mv r2 r7
    mv r1 r8
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.103014
beq_else.103013:
    sll r9 r8 2
    lw r10 r29 108
    add r27 r10 r9
    lw r9 r27 0
    lw r10 r9 40
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lw r11 r3 4
    sll r8 r8 2
    add r27 r11 r8
    lw r8 r27 0
    lw r11 r9 4
    addi r28 r0 1
    bne r11 r28 beq_else.103015
    lw r10 r3 0
    lwcZ f3 r8 0
    fsub f3 f3 f0
    lwcZ f4 r8 4
    fmul f3 f3 f4
    lwcZ f4 r10 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103017
    fneg f4 f4
    j float_ble_cont.103018
float_ble_else.103017:
float_ble_cont.103018:
    lw r11 r9 16
    lwcZ f5 r11 4
    fclt f4 f5
    bc1f float_ble_else.103019
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103021
    fneg f4 f4
    j float_ble_cont.103022
float_ble_else.103021:
float_ble_cont.103022:
    lw r11 r9 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.103023
    lwcZ f4 r8 4
    fcz f4
    bc1f float_eq0.103025
    or r11 r0 r0
    j float_eq0_cont.103026
float_eq0.103025:
    addi r11 r0 1
float_eq0_cont.103026:
    j float_ble_cont.103024
float_ble_else.103023:
    or r11 r0 r0
float_ble_cont.103024:
    j float_ble_cont.103020
float_ble_else.103019:
    or r11 r0 r0
float_ble_cont.103020:
    bne r11 r0 beq_else.103027
    lwcZ f3 r8 8
    fsub f3 f3 f1
    lwcZ f4 r8 12
    fmul f3 f3 f4
    lwcZ f4 r10 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103029
    fneg f4 f4
    j float_ble_cont.103030
float_ble_else.103029:
float_ble_cont.103030:
    lw r11 r9 16
    lwcZ f5 r11 0
    fclt f4 f5
    bc1f float_ble_else.103031
    lwcZ f4 r10 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103033
    fneg f4 f4
    j float_ble_cont.103034
float_ble_else.103033:
float_ble_cont.103034:
    lw r11 r9 16
    lwcZ f5 r11 8
    fclt f4 f5
    bc1f float_ble_else.103035
    lwcZ f4 r8 12
    fcz f4
    bc1f float_eq0.103037
    or r11 r0 r0
    j float_eq0_cont.103038
float_eq0.103037:
    addi r11 r0 1
float_eq0_cont.103038:
    j float_ble_cont.103036
float_ble_else.103035:
    or r11 r0 r0
float_ble_cont.103036:
    j float_ble_cont.103032
float_ble_else.103031:
    or r11 r0 r0
float_ble_cont.103032:
    bne r11 r0 beq_else.103039
    lwcZ f3 r8 16
    fsub f2 f3 f2
    lwcZ f3 r8 20
    fmul f2 f2 f3
    lwcZ f3 r10 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.103041
    fneg f0 f0
    j float_ble_cont.103042
float_ble_else.103041:
float_ble_cont.103042:
    lw r11 r9 16
    lwcZ f3 r11 0
    fclt f0 f3
    bc1f float_ble_else.103043
    lwcZ f0 r10 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103045
    fneg f0 f0
    j float_ble_cont.103046
float_ble_else.103045:
float_ble_cont.103046:
    lw r9 r9 16
    lwcZ f1 r9 4
    fclt f0 f1
    bc1f float_ble_else.103047
    lwcZ f0 r8 20
    fcz f0
    bc1f float_eq0.103049
    or r8 r0 r0
    j float_eq0_cont.103050
float_eq0.103049:
    addi r8 r0 1
float_eq0_cont.103050:
    j float_ble_cont.103048
float_ble_else.103047:
    or r8 r0 r0
float_ble_cont.103048:
    j float_ble_cont.103044
float_ble_else.103043:
    or r8 r0 r0
float_ble_cont.103044:
    bne r8 r0 beq_else.103051
    or r8 r0 r0
    j beq_cont.103052
beq_else.103051:
    lw r8 r29 76
    swcZ f2 r8 0
    addi r8 r0 3
beq_cont.103052:
    j beq_cont.103040
beq_else.103039:
    lw r8 r29 76
    swcZ f3 r8 0
    addi r8 r0 2
beq_cont.103040:
    j beq_cont.103028
beq_else.103027:
    lw r8 r29 76
    swcZ f3 r8 0
    addi r8 r0 1
beq_cont.103028:
    j beq_cont.103016
beq_else.103015:
    addi r28 r0 2
    bne r11 r28 beq_else.103053
    lwcZ f0 r8 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103055
    addi r9 r0 1
    j float_ble_cont.103056
float_ble_else.103055:
    or r9 r0 r0
float_ble_cont.103056:
    bne r9 r0 beq_else.103057
    or r8 r0 r0
    j beq_cont.103058
beq_else.103057:
    lwcZ f0 r8 0
    lwcZ f1 r10 12
    fmul f0 f0 f1
    lw r8 r29 76
    swcZ f0 r8 0
    addi r8 r0 1
beq_cont.103058:
    j beq_cont.103054
beq_else.103053:
    lwcZ f3 r8 0
    fcz f3
    bc1f float_eq0.103059
    or r8 r0 r0
    j float_eq0_cont.103060
float_eq0.103059:
    lwcZ f4 r8 4
    fmul f0 f4 f0
    lwcZ f4 r8 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r8 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r10 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.103061
    addi r10 r0 1
    j float_ble_cont.103062
float_ble_else.103061:
    or r10 r0 r0
float_ble_cont.103062:
    bne r10 r0 beq_else.103063
    or r8 r0 r0
    j beq_cont.103064
beq_else.103063:
    lw r9 r9 24
    bne r9 r0 beq_else.103065
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.103067
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.103068
float_ble_else.103067:
    flui f1 0
    # 0.000000
float_ble_cont.103068:
    fsub f0 f0 f1
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 76
    swcZ f0 r8 0
    j beq_cont.103066
beq_else.103065:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.103069
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.103070
float_ble_else.103069:
    flui f1 0
    # 0.000000
float_ble_cont.103070:
    fadd f0 f0 f1
    lwcZ f1 r8 16
    fmul f0 f0 f1
    lw r8 r29 76
    swcZ f0 r8 0
beq_cont.103066:
    addi r8 r0 1
beq_cont.103064:
float_eq0_cont.103060:
beq_cont.103054:
beq_cont.103016:
    bne r8 r0 beq_else.103071
    j beq_cont.103072
beq_else.103071:
    lw r8 r29 76
    lwcZ f0 r8 0
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.103073
    addi r8 r0 1
    lw r25 r29 8
    mv r2 r7
    mv r1 r8
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j float_ble_cont.103074
float_ble_else.103073:
float_ble_cont.103074:
beq_cont.103072:
beq_cont.103014:
    addi r1 r0 1
    lw r2 r29 240
    lw r3 r29 232
    lw r25 r29 4
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
beq_cont.103012:
    lw r1 r29 144
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.103075
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.103077
    addi r2 r0 1
    j float_ble_cont.103078
float_ble_else.103077:
    or r2 r0 r0
float_ble_cont.103078:
    j float_ble_cont.103076
float_ble_else.103075:
    or r2 r0 r0
float_ble_cont.103076:
    bne r2 r0 beq_else.103079
    j beq_cont.103080
beq_else.103079:
    lw r2 r29 112
    lw r2 r2 0
    sll r2 r2 2
    lw r3 r29 104
    lw r3 r3 0
    add r2 r2 r3
    lw r3 r29 236
    lw r4 r3 0
    bne r2 r4 beq_else.103081
    lw r2 r29 80
    lw r2 r2 0
    lw r25 r29 32
    mv r1 r0
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    bne r1 r0 beq_else.103083
    lw r1 r29 232
    lw r2 r1 0
    lw r3 r29 100
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r3 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r3 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r2 r29 236
    lwcZ f1 r2 8
    lwcZ f2 r29 176
    fmul f3 f1 f2
    fmul f0 f3 f0
    lw r1 r1 0
    lw r2 r29 132
    lwcZ f3 r2 0
    lwcZ f4 r1 0
    fmul f3 f3 f4
    lwcZ f4 r2 4
    lwcZ f5 r1 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    lwcZ f4 r2 8
    lwcZ f5 r1 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f3 f0
    bc1f float_ble_else.103085
    addi r1 r0 1
    j float_ble_cont.103086
float_ble_else.103085:
    or r1 r0 r0
float_ble_cont.103086:
    bne r1 r0 beq_else.103087
    j beq_cont.103088
beq_else.103087:
    lw r1 r29 116
    lwcZ f3 r1 0
    lw r3 r29 88
    lwcZ f4 r3 0
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 0
    lwcZ f3 r1 4
    lwcZ f4 r3 4
    fmul f4 f0 f4
    fadd f3 f3 f4
    swcZ f3 r1 4
    lwcZ f3 r1 8
    lwcZ f4 r3 8
    fmul f0 f0 f4
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.103088:
    flui f0 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103089
    addi r1 r0 1
    j float_ble_cont.103090
float_ble_else.103089:
    or r1 r0 r0
float_ble_cont.103090:
    bne r1 r0 beq_else.103091
    j beq_cont.103092
beq_else.103091:
    fmul f0 f1 f1
    fmul f0 f0 f0
    lwcZ f1 r29 200
    fmul f0 f0 f1
    lw r1 r29 116
    lwcZ f3 r1 0
    fadd f3 f3 f0
    swcZ f3 r1 0
    lwcZ f3 r1 4
    fadd f3 f3 f0
    swcZ f3 r1 4
    lwcZ f3 r1 8
    fadd f0 f3 f0
    swcZ f0 r1 8
beq_cont.103092:
    j beq_cont.103084
beq_else.103083:
beq_cont.103084:
    j beq_cont.103082
beq_else.103081:
beq_cont.103082:
beq_cont.103080:
    lw r1 r29 228
    subi r1 r1 1
    lwcZ f0 r29 176
    lwcZ f1 r29 200
    lw r2 r29 132
    lw r25 r29 0
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j ble_cont.103010
ble_else.103009:
ble_cont.103010:
    flui f0 15820
    # 0.100000
    fori f0 f0 -13107
    lwcZ f1 r29 124
    fclt f0 f1
    bc1f float_ble_else.103093
    lw r1 r29 140
    slti r28 r1 4
    bne r0 r28 bge_else.103094
    j bge_cont.103095
bge_else.103094:
    addi r2 r1 1
    addi r3 r0 -1
    sll r2 r2 2
    lw r4 r29 136
    add r27 r4 r2
    sw r3 r27 0
bge_cont.103095:
    lw r2 r29 172
    addi r28 r0 2
    bne r2 r28 beq_else.103096
    flui f0 16256
    # 1.000000
    lw r2 r29 180
    lw r2 r2 28
    lwcZ f2 r2 0
    fsub f0 f0 f2
    fmul f0 f1 f0
    addi r1 r1 1
    lw r2 r29 144
    lwcZ f1 r2 0
    lwcZ f2 r29 68
    fadd f1 f2 f1
    lw r2 r29 132
    lw r3 r29 84
    lw r25 r29 48
    lw r24 r25 0
    or r26 r0 r24
    jr r26
beq_else.103096:
    jr r31
float_ble_else.103093:
    jr r31
ble_else.102638:
    jr r31
trace_diffuse_ray.2950:
    lw r2 r25 92
    lw r3 r25 88
    lw r4 r25 84
    lw r5 r25 80
    lw r6 r25 76
    lw r7 r25 72
    lw r8 r25 68
    lw r9 r25 64
    lw r10 r25 60
    lw r11 r25 56
    lw r12 r25 52
    lw r13 r25 48
    lw r14 r25 44
    lw r15 r25 40
    lw r16 r25 36
    lw r17 r25 32
    lw r18 r25 28
    lw r19 r25 24
    lw r20 r25 20
    lw r21 r25 16
    lw r22 r25 12
    lw r23 r25 8
    lw r24 r25 4
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    swcZ f1 r4 0
    lw r25 r13 0
    sw r21 r29 0
    lw r21 r25 0
    sw r10 r29 4
    lw r10 r21 0
    swcZ f0 r29 8
    sw r11 r29 12
    sw r23 r29 16
    sw r17 r29 20
    sw r12 r29 24
    sw r16 r29 28
    sw r6 r29 32
    sw r24 r29 36
    sw r7 r29 40
    sw r2 r29 44
    sw r22 r29 48
    sw r13 r29 52
    sw r5 r29 56
    sw r19 r29 60
    sw r15 r29 64
    sw r18 r29 68
    sw r1 r29 72
    sw r14 r29 76
    sw r20 r29 80
    sw r4 r29 84
    addi r28 r0 -1
    bne r10 r28 beq_else.103100
    j beq_cont.103101
beq_else.103100:
    sw r3 r29 88
    sw r8 r29 92
    sw r25 r29 96
    addi r28 r0 99
    bne r10 r28 beq_else.103102
    lw r10 r21 4
    addi r28 r0 -1
    bne r10 r28 beq_else.103104
    j beq_cont.103105
beq_else.103104:
    sll r10 r10 2
    add r27 r24 r10
    lw r10 r27 0
    sw r21 r29 100
    mv r3 r1
    mv r2 r10
    mv r25 r9
    mv r1 r0
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    addi r1 r0 2
    lw r2 r29 100
    lw r3 r29 72
    lw r25 r29 92
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.103105:
    j beq_cont.103103
beq_else.103102:
    sll r11 r10 2
    add r27 r14 r11
    lw r11 r27 0
    lw r23 r11 40
    lwcZ f1 r23 0
    lwcZ f2 r23 4
    lwcZ f3 r23 8
    lw r17 r1 4
    sll r10 r10 2
    add r27 r17 r10
    lw r10 r27 0
    lw r17 r11 4
    addi r28 r0 1
    bne r17 r28 beq_else.103106
    lw r17 r1 0
    lwcZ f4 r10 0
    fsub f4 f4 f1
    lwcZ f5 r10 4
    fmul f4 f4 f5
    lwcZ f5 r17 4
    fmul f5 f4 f5
    fadd f5 f5 f2
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103108
    fneg f5 f5
    j float_ble_cont.103109
float_ble_else.103108:
float_ble_cont.103109:
    lw r23 r11 16
    lwcZ f6 r23 4
    fclt f5 f6
    bc1f float_ble_else.103110
    lwcZ f5 r17 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103112
    fneg f5 f5
    j float_ble_cont.103113
float_ble_else.103112:
float_ble_cont.103113:
    lw r23 r11 16
    lwcZ f6 r23 8
    fclt f5 f6
    bc1f float_ble_else.103114
    lwcZ f5 r10 4
    fcz f5
    bc1f float_eq0.103116
    or r23 r0 r0
    j float_eq0_cont.103117
float_eq0.103116:
    addi r23 r0 1
float_eq0_cont.103117:
    j float_ble_cont.103115
float_ble_else.103114:
    or r23 r0 r0
float_ble_cont.103115:
    j float_ble_cont.103111
float_ble_else.103110:
    or r23 r0 r0
float_ble_cont.103111:
    bne r23 r0 beq_else.103118
    lwcZ f4 r10 8
    fsub f4 f4 f2
    lwcZ f5 r10 12
    fmul f4 f4 f5
    lwcZ f5 r17 0
    fmul f5 f4 f5
    fadd f5 f5 f1
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103120
    fneg f5 f5
    j float_ble_cont.103121
float_ble_else.103120:
float_ble_cont.103121:
    lw r23 r11 16
    lwcZ f6 r23 0
    fclt f5 f6
    bc1f float_ble_else.103122
    lwcZ f5 r17 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103124
    fneg f5 f5
    j float_ble_cont.103125
float_ble_else.103124:
float_ble_cont.103125:
    lw r23 r11 16
    lwcZ f6 r23 8
    fclt f5 f6
    bc1f float_ble_else.103126
    lwcZ f5 r10 12
    fcz f5
    bc1f float_eq0.103128
    or r23 r0 r0
    j float_eq0_cont.103129
float_eq0.103128:
    addi r23 r0 1
float_eq0_cont.103129:
    j float_ble_cont.103127
float_ble_else.103126:
    or r23 r0 r0
float_ble_cont.103127:
    j float_ble_cont.103123
float_ble_else.103122:
    or r23 r0 r0
float_ble_cont.103123:
    bne r23 r0 beq_else.103130
    lwcZ f4 r10 16
    fsub f3 f4 f3
    lwcZ f4 r10 20
    fmul f3 f3 f4
    lwcZ f4 r17 0
    fmul f4 f3 f4
    fadd f1 f4 f1
    flui f4 0
    # 0.000000
    fclt f1 f4
    bc1f float_ble_else.103132
    fneg f1 f1
    j float_ble_cont.103133
float_ble_else.103132:
float_ble_cont.103133:
    lw r23 r11 16
    lwcZ f4 r23 0
    fclt f1 f4
    bc1f float_ble_else.103134
    lwcZ f1 r17 4
    fmul f1 f3 f1
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.103136
    fneg f1 f1
    j float_ble_cont.103137
float_ble_else.103136:
float_ble_cont.103137:
    lw r11 r11 16
    lwcZ f2 r11 4
    fclt f1 f2
    bc1f float_ble_else.103138
    lwcZ f1 r10 20
    fcz f1
    bc1f float_eq0.103140
    or r10 r0 r0
    j float_eq0_cont.103141
float_eq0.103140:
    addi r10 r0 1
float_eq0_cont.103141:
    j float_ble_cont.103139
float_ble_else.103138:
    or r10 r0 r0
float_ble_cont.103139:
    j float_ble_cont.103135
float_ble_else.103134:
    or r10 r0 r0
float_ble_cont.103135:
    bne r10 r0 beq_else.103142
    or r10 r0 r0
    j beq_cont.103143
beq_else.103142:
    swcZ f3 r7 0
    addi r10 r0 3
beq_cont.103143:
    j beq_cont.103131
beq_else.103130:
    swcZ f4 r7 0
    addi r10 r0 2
beq_cont.103131:
    j beq_cont.103119
beq_else.103118:
    swcZ f4 r7 0
    addi r10 r0 1
beq_cont.103119:
    j beq_cont.103107
beq_else.103106:
    addi r28 r0 2
    bne r17 r28 beq_else.103144
    lwcZ f1 r10 0
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.103146
    addi r11 r0 1
    j float_ble_cont.103147
float_ble_else.103146:
    or r11 r0 r0
float_ble_cont.103147:
    bne r11 r0 beq_else.103148
    or r10 r0 r0
    j beq_cont.103149
beq_else.103148:
    lwcZ f1 r10 0
    lwcZ f2 r23 12
    fmul f1 f1 f2
    swcZ f1 r7 0
    addi r10 r0 1
beq_cont.103149:
    j beq_cont.103145
beq_else.103144:
    lwcZ f4 r10 0
    fcz f4
    bc1f float_eq0.103150
    or r10 r0 r0
    j float_eq0_cont.103151
float_eq0.103150:
    lwcZ f5 r10 4
    fmul f1 f5 f1
    lwcZ f5 r10 8
    fmul f2 f5 f2
    fadd f1 f1 f2
    lwcZ f2 r10 12
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r23 12
    fmul f3 f1 f1
    fmul f2 f4 f2
    fsub f2 f3 f2
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103152
    addi r17 r0 1
    j float_ble_cont.103153
float_ble_else.103152:
    or r17 r0 r0
float_ble_cont.103153:
    bne r17 r0 beq_else.103154
    or r10 r0 r0
    j beq_cont.103155
beq_else.103154:
    lw r11 r11 24
    bne r11 r0 beq_else.103156
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103158
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.103159
float_ble_else.103158:
    flui f2 0
    # 0.000000
float_ble_cont.103159:
    fsub f1 f1 f2
    lwcZ f2 r10 16
    fmul f1 f1 f2
    swcZ f1 r7 0
    j beq_cont.103157
beq_else.103156:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103160
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.103161
float_ble_else.103160:
    flui f2 0
    # 0.000000
float_ble_cont.103161:
    fadd f1 f1 f2
    lwcZ f2 r10 16
    fmul f1 f1 f2
    swcZ f1 r7 0
beq_cont.103157:
    addi r10 r0 1
beq_cont.103155:
float_eq0_cont.103151:
beq_cont.103145:
beq_cont.103107:
    bne r10 r0 beq_else.103162
    j beq_cont.103163
beq_else.103162:
    lwcZ f1 r7 0
    lwcZ f2 r4 0
    fclt f1 f2
    bc1f float_ble_else.103164
    lw r10 r21 4
    addi r28 r0 -1
    bne r10 r28 beq_else.103166
    j beq_cont.103167
beq_else.103166:
    sll r10 r10 2
    add r27 r24 r10
    lw r10 r27 0
    sw r21 r29 100
    mv r3 r1
    mv r2 r10
    mv r25 r9
    mv r1 r0
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    addi r1 r0 2
    lw r2 r29 100
    lw r3 r29 72
    lw r25 r29 92
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.103167:
    j float_ble_cont.103165
float_ble_else.103164:
float_ble_cont.103165:
beq_cont.103163:
beq_cont.103103:
    lw r2 r29 96
    lw r1 r2 4
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.103168
    j beq_cont.103169
beq_else.103168:
    addi r28 r0 99
    bne r3 r28 beq_else.103170
    addi r3 r0 1
    lw r4 r29 72
    lw r25 r29 92
    mv r2 r1
    mv r1 r3
    mv r3 r4
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    j beq_cont.103171
beq_else.103170:
    sll r4 r3 2
    lw r5 r29 76
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r4 40
    lwcZ f0 r6 0
    lwcZ f1 r6 4
    lwcZ f2 r6 8
    lw r7 r29 72
    lw r8 r7 4
    sll r3 r3 2
    add r27 r8 r3
    lw r3 r27 0
    lw r8 r4 4
    addi r28 r0 1
    bne r8 r28 beq_else.103172
    lw r6 r7 0
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lwcZ f4 r6 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103174
    fneg f4 f4
    j float_ble_cont.103175
float_ble_else.103174:
float_ble_cont.103175:
    lw r8 r4 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.103176
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103178
    fneg f4 f4
    j float_ble_cont.103179
float_ble_else.103178:
float_ble_cont.103179:
    lw r8 r4 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.103180
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.103182
    or r8 r0 r0
    j float_eq0_cont.103183
float_eq0.103182:
    addi r8 r0 1
float_eq0_cont.103183:
    j float_ble_cont.103181
float_ble_else.103180:
    or r8 r0 r0
float_ble_cont.103181:
    j float_ble_cont.103177
float_ble_else.103176:
    or r8 r0 r0
float_ble_cont.103177:
    bne r8 r0 beq_else.103184
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r6 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103186
    fneg f4 f4
    j float_ble_cont.103187
float_ble_else.103186:
float_ble_cont.103187:
    lw r8 r4 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.103188
    lwcZ f4 r6 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103190
    fneg f4 f4
    j float_ble_cont.103191
float_ble_else.103190:
float_ble_cont.103191:
    lw r8 r4 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.103192
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.103194
    or r8 r0 r0
    j float_eq0_cont.103195
float_eq0.103194:
    addi r8 r0 1
float_eq0_cont.103195:
    j float_ble_cont.103193
float_ble_else.103192:
    or r8 r0 r0
float_ble_cont.103193:
    j float_ble_cont.103189
float_ble_else.103188:
    or r8 r0 r0
float_ble_cont.103189:
    bne r8 r0 beq_else.103196
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r6 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.103198
    fneg f0 f0
    j float_ble_cont.103199
float_ble_else.103198:
float_ble_cont.103199:
    lw r8 r4 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.103200
    lwcZ f0 r6 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103202
    fneg f0 f0
    j float_ble_cont.103203
float_ble_else.103202:
float_ble_cont.103203:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.103204
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.103206
    or r3 r0 r0
    j float_eq0_cont.103207
float_eq0.103206:
    addi r3 r0 1
float_eq0_cont.103207:
    j float_ble_cont.103205
float_ble_else.103204:
    or r3 r0 r0
float_ble_cont.103205:
    j float_ble_cont.103201
float_ble_else.103200:
    or r3 r0 r0
float_ble_cont.103201:
    bne r3 r0 beq_else.103208
    or r3 r0 r0
    j beq_cont.103209
beq_else.103208:
    lw r3 r29 40
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.103209:
    j beq_cont.103197
beq_else.103196:
    lw r3 r29 40
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.103197:
    j beq_cont.103185
beq_else.103184:
    lw r3 r29 40
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.103185:
    j beq_cont.103173
beq_else.103172:
    addi r28 r0 2
    bne r8 r28 beq_else.103210
    lwcZ f0 r3 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103212
    addi r4 r0 1
    j float_ble_cont.103213
float_ble_else.103212:
    or r4 r0 r0
float_ble_cont.103213:
    bne r4 r0 beq_else.103214
    or r3 r0 r0
    j beq_cont.103215
beq_else.103214:
    lwcZ f0 r3 0
    lwcZ f1 r6 12
    fmul f0 f0 f1
    lw r3 r29 40
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.103215:
    j beq_cont.103211
beq_else.103210:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.103216
    or r3 r0 r0
    j float_eq0_cont.103217
float_eq0.103216:
    lwcZ f4 r3 4
    fmul f0 f4 f0
    lwcZ f4 r3 8
    fmul f1 f4 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r6 12
    fmul f2 f0 f0
    fmul f1 f3 f1
    fsub f1 f2 f1
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.103218
    addi r6 r0 1
    j float_ble_cont.103219
float_ble_else.103218:
    or r6 r0 r0
float_ble_cont.103219:
    bne r6 r0 beq_else.103220
    or r3 r0 r0
    j beq_cont.103221
beq_else.103220:
    lw r4 r4 24
    bne r4 r0 beq_else.103222
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.103224
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.103225
float_ble_else.103224:
    flui f1 0
    # 0.000000
float_ble_cont.103225:
    fsub f0 f0 f1
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 40
    swcZ f0 r3 0
    j beq_cont.103223
beq_else.103222:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.103226
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.103227
float_ble_else.103226:
    flui f1 0
    # 0.000000
float_ble_cont.103227:
    fadd f0 f0 f1
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 40
    swcZ f0 r3 0
beq_cont.103223:
    addi r3 r0 1
beq_cont.103221:
float_eq0_cont.103217:
beq_cont.103211:
beq_cont.103173:
    bne r3 r0 beq_else.103228
    j beq_cont.103229
beq_else.103228:
    lw r3 r29 40
    lwcZ f0 r3 0
    lw r4 r29 84
    lwcZ f1 r4 0
    fclt f0 f1
    bc1f float_ble_else.103230
    addi r6 r0 1
    lw r25 r29 92
    mv r3 r7
    mv r2 r1
    mv r1 r6
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    j float_ble_cont.103231
float_ble_else.103230:
float_ble_cont.103231:
beq_cont.103229:
beq_cont.103171:
    addi r1 r0 2
    lw r2 r29 96
    lw r3 r29 72
    lw r25 r29 88
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.103169:
beq_cont.103101:
    lw r1 r29 84
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.103232
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.103234
    addi r1 r0 1
    j float_ble_cont.103235
float_ble_else.103234:
    or r1 r0 r0
float_ble_cont.103235:
    j float_ble_cont.103233
float_ble_else.103232:
    or r1 r0 r0
float_ble_cont.103233:
    bne r1 r0 beq_else.103236
    jr r31
beq_else.103236:
    lw r1 r29 80
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 76
    add r27 r2 r1
    lw r1 r27 0
    lw r3 r29 72
    lw r3 r3 0
    lw r4 r1 4
    addi r28 r0 1
    bne r4 r28 beq_else.103238
    lw r4 r29 68
    lw r4 r4 0
    flui f0 0
    # 0.000000
    lw r5 r29 64
    swcZ f0 r5 0
    swcZ f0 r5 4
    swcZ f0 r5 8
    subi r6 r4 1
    subi r4 r4 1
    sll r4 r4 2
    add r27 r3 r4
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.103240
    flui f0 0
    # 0.000000
    j float_eq0_cont.103241
float_eq0.103240:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103242
    addi r3 r0 1
    j float_ble_cont.103243
float_ble_else.103242:
    or r3 r0 r0
float_ble_cont.103243:
    bne r3 r0 beq_else.103244
    flui f0 -16512
    # -1.000000
    j beq_cont.103245
beq_else.103244:
    flui f0 16256
    # 1.000000
beq_cont.103245:
float_eq0_cont.103241:
    fneg f0 f0
    sll r3 r6 2
    add r27 r5 r3
    swcZ f0 r27 0
    j beq_cont.103239
beq_else.103238:
    addi r28 r0 2
    bne r4 r28 beq_else.103246
    lw r3 r1 16
    lwcZ f0 r3 0
    fneg f0 f0
    lw r3 r29 64
    swcZ f0 r3 0
    lw r4 r1 16
    lwcZ f0 r4 4
    fneg f0 f0
    swcZ f0 r3 4
    lw r4 r1 16
    lwcZ f0 r4 8
    fneg f0 f0
    swcZ f0 r3 8
    j beq_cont.103247
beq_else.103246:
    lw r3 r29 60
    lwcZ f0 r3 0
    lw r4 r1 20
    lwcZ f1 r4 0
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r4 r1 20
    lwcZ f2 r4 4
    fsub f1 f1 f2
    lwcZ f2 r3 8
    lw r4 r1 20
    lwcZ f3 r4 8
    fsub f2 f2 f3
    lw r4 r1 16
    lwcZ f3 r4 0
    fmul f3 f0 f3
    lw r4 r1 16
    lwcZ f4 r4 4
    fmul f4 f1 f4
    lw r4 r1 16
    lwcZ f5 r4 8
    fmul f5 f2 f5
    lw r4 r1 12
    bne r4 r0 beq_else.103248
    lw r4 r29 64
    swcZ f3 r4 0
    swcZ f4 r4 4
    swcZ f5 r4 8
    j beq_cont.103249
beq_else.103248:
    lw r4 r1 36
    lwcZ f6 r4 8
    fmul f6 f1 f6
    lw r4 r1 36
    lwcZ f7 r4 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r4 r29 64
    swcZ f3 r4 0
    lw r5 r1 36
    lwcZ f3 r5 8
    fmul f3 f0 f3
    lw r5 r1 36
    lwcZ f6 r5 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r4 4
    lw r5 r1 36
    lwcZ f2 r5 4
    fmul f0 f0 f2
    lw r5 r1 36
    lwcZ f2 r5 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r4 8
beq_cont.103249:
    lw r5 r1 24
    lwcZ f0 r4 0
    fmul f0 f0 f0
    lwcZ f1 r4 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103250
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.103251
float_ble_else.103250:
    flui f0 0
    # 0.000000
float_ble_cont.103251:
    fcz f0
    bc1f float_eq0.103252
    flui f0 16256
    # 1.000000
    j float_eq0_cont.103253
float_eq0.103252:
    bne r5 r0 beq_else.103254
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.103255
beq_else.103254:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.103255:
float_eq0_cont.103253:
    lwcZ f1 r4 0
    fmul f1 f1 f0
    swcZ f1 r4 0
    lwcZ f1 r4 4
    fmul f1 f1 f0
    swcZ f1 r4 4
    lwcZ f1 r4 8
    fmul f0 f1 f0
    swcZ f0 r4 8
beq_cont.103247:
beq_cont.103239:
    lw r3 r1 0
    lw r4 r1 32
    lwcZ f0 r4 0
    lw r4 r29 56
    swcZ f0 r4 0
    lw r5 r1 32
    lwcZ f0 r5 4
    swcZ f0 r4 4
    lw r5 r1 32
    lwcZ f0 r5 8
    swcZ f0 r4 8
    sw r1 r29 104
    addi r28 r0 1
    bne r3 r28 beq_else.103256
    lw r3 r29 60
    lwcZ f0 r3 0
    lw r5 r1 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    flui f1 15692
    # 0.050000
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r5 f1
    itof f2 r5
    fclt f1 f2
    bc1f float_ble_else.103258
    flui f1 16256
    # 1.000000
    fsub f1 f2 f1
    j float_ble_cont.103259
float_ble_else.103258:
    fmv f1 f2
float_ble_cont.103259:
    flui f2 16800
    # 20.000000
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    # 10.000000
    fclt f0 f1
    bc1f float_ble_else.103260
    addi r5 r0 1
    j float_ble_cont.103261
float_ble_else.103260:
    or r5 r0 r0
float_ble_cont.103261:
    lwcZ f0 r3 8
    lw r6 r1 20
    lwcZ f1 r6 8
    fsub f0 f0 f1
    flui f1 15692
    # 0.050000
    fori f1 f1 -13107
    fmul f1 f0 f1
    ftoi r6 f1
    itof f2 r6
    fclt f1 f2
    bc1f float_ble_else.103262
    flui f1 16256
    # 1.000000
    fsub f1 f2 f1
    j float_ble_cont.103263
float_ble_else.103262:
    fmv f1 f2
float_ble_cont.103263:
    flui f2 16800
    # 20.000000
    fmul f1 f1 f2
    fsub f0 f0 f1
    flui f1 16672
    # 10.000000
    fclt f0 f1
    bc1f float_ble_else.103264
    addi r6 r0 1
    j float_ble_cont.103265
float_ble_else.103264:
    or r6 r0 r0
float_ble_cont.103265:
    bne r5 r0 beq_else.103266
    bne r6 r0 beq_else.103268
    flui f0 17279
    # 255.000000
    j beq_cont.103269
beq_else.103268:
    flui f0 0
    # 0.000000
beq_cont.103269:
    j beq_cont.103267
beq_else.103266:
    bne r6 r0 beq_else.103270
    flui f0 0
    # 0.000000
    j beq_cont.103271
beq_else.103270:
    flui f0 17279
    # 255.000000
beq_cont.103271:
beq_cont.103267:
    swcZ f0 r4 4
    j beq_cont.103257
beq_else.103256:
    addi r28 r0 2
    bne r3 r28 beq_else.103272
    lw r3 r29 60
    lwcZ f0 r3 4
    flui f1 16000
    # 0.250000
    fmul f0 f0 f1
    addi r5 r0 3
    swcZ f0 r29 108
    mv r1 r5
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_float_array
    subi r29 r29 116
    lw r31 r29 112
    flui f0 0
    # 0.000000
    lwcZ f1 r29 108
    fclt f1 f0
    bc1f float_ble_else.103274
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.103275
float_ble_else.103274:
float_ble_cont.103275:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 112
    fclt f0 f1
    bc1f float_ble_else.103276
    j float_ble_cont.103277
float_ble_else.103276:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.103278
    j float_ble_cont.103279
float_ble_else.103278:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.103280
    j float_ble_cont.103281
float_ble_else.103280:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.103282
    j float_ble_cont.103283
float_ble_else.103282:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 116
    addi r29 r29 120
    jal reduction_2pi_sub1.2542
    subi r29 r29 120
    lw r31 r29 116
float_ble_cont.103283:
float_ble_cont.103281:
float_ble_cont.103279:
float_ble_cont.103277:
    lw r1 r29 112
    sw r31 r29 116
    addi r29 r29 120
    jal reduction_2pi_sub2.2544
    subi r29 r29 120
    lw r31 r29 116
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 112
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.103284
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.103285
float_ble_else.103284:
float_ble_cont.103285:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.103286
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.103287
float_ble_else.103286:
float_ble_cont.103287:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.103288
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.103289
float_ble_else.103288:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.103289:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.103290
    fneg f0 f0
    j float_ble_cont.103291
float_ble_else.103290:
float_ble_cont.103291:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f1 f0
    lw r1 r29 56
    swcZ f1 r1 0
    flui f1 17279
    # 255.000000
    flui f2 16256
    # 1.000000
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
    j beq_cont.103273
beq_else.103272:
    addi r28 r0 3
    bne r3 r28 beq_else.103292
    lw r3 r29 60
    lwcZ f0 r3 0
    lw r5 r1 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lwcZ f1 r3 8
    lw r5 r1 20
    lwcZ f2 r5 8
    fsub f1 f1 f2
    fmul f0 f0 f0
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103294
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.103295
float_ble_else.103294:
    flui f0 0
    # 0.000000
float_ble_cont.103295:
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fmul f0 f0 f1
    ftoi r5 f0
    itof f1 r5
    fclt f0 f1
    bc1f float_ble_else.103296
    flui f2 16256
    # 1.000000
    fsub f1 f1 f2
    j float_ble_cont.103297
float_ble_else.103296:
float_ble_cont.103297:
    fsub f0 f0 f1
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fmul f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103298
    fneg f0 f0
    j float_ble_cont.103299
float_ble_else.103298:
float_ble_cont.103299:
    addi r5 r0 3
    mv r1 r5
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 116
    fclt f0 f1
    bc1f float_ble_else.103300
    j float_ble_cont.103301
float_ble_else.103300:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.103302
    j float_ble_cont.103303
float_ble_else.103302:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.103304
    j float_ble_cont.103305
float_ble_else.103304:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.103306
    j float_ble_cont.103307
float_ble_else.103306:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 120
    addi r29 r29 124
    jal reduction_2pi_sub1.2542
    subi r29 r29 124
    lw r31 r29 120
float_ble_cont.103307:
float_ble_cont.103305:
float_ble_cont.103303:
float_ble_cont.103301:
    lw r1 r29 116
    sw r31 r29 120
    addi r29 r29 124
    jal reduction_2pi_sub2.2544
    subi r29 r29 124
    lw r31 r29 120
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 116
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.103308
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.103309
float_ble_else.103308:
float_ble_cont.103309:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.103310
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.103311
float_ble_else.103310:
float_ble_cont.103311:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.103312
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.103313
float_ble_else.103312:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.103313:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.103314
    fneg f0 f0
    j float_ble_cont.103315
float_ble_else.103314:
float_ble_cont.103315:
    fmul f0 f0 f0
    flui f1 17279
    # 255.000000
    fmul f1 f0 f1
    lw r1 r29 56
    swcZ f1 r1 4
    flui f1 16256
    # 1.000000
    fsub f0 f1 f0
    flui f1 17279
    # 255.000000
    fmul f0 f0 f1
    swcZ f0 r1 8
    j beq_cont.103293
beq_else.103292:
    addi r28 r0 4
    bne r3 r28 beq_else.103316
    lw r3 r29 60
    lwcZ f0 r3 0
    lw r5 r1 20
    lwcZ f1 r5 0
    fsub f0 f0 f1
    lw r5 r1 16
    lwcZ f1 r5 0
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.103318
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.103319
float_ble_else.103318:
    flui f1 0
    # 0.000000
float_ble_cont.103319:
    fmul f0 f0 f1
    lwcZ f1 r3 8
    lw r5 r1 20
    lwcZ f2 r5 8
    fsub f1 f1 f2
    lw r5 r1 16
    lwcZ f2 r5 8
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103320
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.103321
float_ble_else.103320:
    flui f2 0
    # 0.000000
float_ble_cont.103321:
    fmul f1 f1 f2
    fmul f2 f0 f0
    fmul f3 f1 f1
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.103322
    fneg f3 f0
    j float_ble_cont.103323
float_ble_else.103322:
    fmv f3 f0
float_ble_cont.103323:
    flui f4 14545
    # 0.000100
    fori f4 f4 -18665
    fclt f3 f4
    bc1f float_ble_else.103324
    flui f0 16752
    # 15.000000
    j float_ble_cont.103325
float_ble_else.103324:
    finv_init f3 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f0 f0 f3
    fsub f0 f4 f0
    fmul f0 f3 f0
    fmul f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103326
    fneg f0 f0
    j float_ble_cont.103327
float_ble_else.103326:
float_ble_cont.103327:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103328
    addi r5 r0 1
    j float_ble_cont.103329
float_ble_else.103328:
    or r5 r0 r0
float_ble_cont.103329:
    bne r5 r0 beq_else.103330
    fneg f0 f0
    j beq_cont.103331
beq_else.103330:
beq_cont.103331:
    flui f1 16096
    # 0.437500
    fclt f0 f1
    bc1f float_ble_else.103332
    fmul f1 f0 f0
    fmul f3 f1 f0
    fmul f4 f1 f3
    fmul f5 f1 f4
    fmul f6 f1 f5
    fmul f7 f1 f6
    fmul f1 f1 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f0 f0 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f0 f0 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f0 f0 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f0 f0 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f0 f0 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f1 f3 f1
    fadd f0 f0 f1
    j float_ble_cont.103333
float_ble_else.103332:
    flui f1 16412
    # 2.437500
    fclt f0 f1
    bc1f float_ble_else.103334
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    flui f3 16256
    # 1.000000
    fsub f3 f0 f3
    flui f4 16256
    # 1.000000
    fadd f0 f0 f4
    finv_init f4 f0
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f0 f0 f4
    fsub f0 f5 f0
    fmul f0 f4 f0
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fadd f0 f1 f0
    j float_ble_cont.103335
float_ble_else.103334:
    flui f1 16329
    # 1.570796
    fori f1 f1 4059
    finv_init f3 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f0 f0 f3
    fsub f0 f4 f0
    fmul f0 f3 f0
    fmul f3 f0 f0
    fmul f4 f3 f0
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f0 f0 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f0 f0 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f0 f0 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f0 f0 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f0 f0 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f0 f0 f3
    fsub f0 f1 f0
float_ble_cont.103335:
float_ble_cont.103333:
    bne r5 r0 beq_else.103336
    fneg f0 f0
    j beq_cont.103337
beq_else.103336:
beq_cont.103337:
    flui f1 16880
    # 30.000000
    fmul f0 f0 f1
    flui f1 16034
    # 0.318310
    fori f1 f1 -1661
    fmul f0 f0 f1
float_ble_cont.103325:
    ftoi r5 f0
    itof f1 r5
    fclt f0 f1
    bc1f float_ble_else.103338
    flui f3 16256
    # 1.000000
    fsub f1 f1 f3
    j float_ble_cont.103339
float_ble_else.103338:
float_ble_cont.103339:
    fsub f0 f0 f1
    lwcZ f1 r3 4
    lw r5 r1 20
    lwcZ f3 r5 4
    fsub f1 f1 f3
    lw r5 r1 16
    lwcZ f3 r5 4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.103340
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.103341
float_ble_else.103340:
    flui f3 0
    # 0.000000
float_ble_cont.103341:
    fmul f1 f1 f3
    flui f3 0
    # 0.000000
    fclt f2 f3
    bc1f float_ble_else.103342
    fneg f3 f2
    j float_ble_cont.103343
float_ble_else.103342:
    fmv f3 f2
float_ble_cont.103343:
    flui f4 14545
    # 0.000100
    fori f4 f4 -18665
    fclt f3 f4
    bc1f float_ble_else.103344
    flui f1 16752
    # 15.000000
    j float_ble_cont.103345
float_ble_else.103344:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.103346
    fneg f1 f1
    j float_ble_cont.103347
float_ble_else.103346:
float_ble_cont.103347:
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.103348
    addi r5 r0 1
    j float_ble_cont.103349
float_ble_else.103348:
    or r5 r0 r0
float_ble_cont.103349:
    bne r5 r0 beq_else.103350
    fneg f1 f1
    j beq_cont.103351
beq_else.103350:
beq_cont.103351:
    flui f2 16096
    # 0.437500
    fclt f1 f2
    bc1f float_ble_else.103352
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f2 f3
    fmul f5 f2 f4
    fmul f6 f2 f5
    fmul f7 f2 f6
    fmul f2 f2 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f1 f1 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f1 f1 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f1 f1 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f1 f1 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f2 f3 f2
    fadd f1 f1 f2
    j float_ble_cont.103353
float_ble_else.103352:
    flui f2 16412
    # 2.437500
    fclt f1 f2
    bc1f float_ble_else.103354
    flui f2 16201
    # 0.785398
    fori f2 f2 4059
    flui f3 16256
    # 1.000000
    fsub f3 f1 f3
    flui f4 16256
    # 1.000000
    fadd f1 f1 f4
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fadd f1 f2 f1
    j float_ble_cont.103355
float_ble_else.103354:
    flui f2 16329
    # 1.570796
    fori f2 f2 4059
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fsub f1 f2 f1
float_ble_cont.103355:
float_ble_cont.103353:
    bne r5 r0 beq_else.103356
    fneg f1 f1
    j beq_cont.103357
beq_else.103356:
beq_cont.103357:
    flui f2 16880
    # 30.000000
    fmul f1 f1 f2
    flui f2 16034
    # 0.318310
    fori f2 f2 -1661
    fmul f1 f1 f2
float_ble_cont.103345:
    ftoi r5 f1
    itof f2 r5
    fclt f1 f2
    bc1f float_ble_else.103358
    flui f3 16256
    # 1.000000
    fsub f2 f2 f3
    j float_ble_cont.103359
float_ble_else.103358:
float_ble_cont.103359:
    fsub f1 f1 f2
    flui f2 15897
    # 0.150000
    fori f2 f2 -26214
    flui f3 16128
    # 0.500000
    fsub f0 f3 f0
    fmul f0 f0 f0
    fsub f0 f2 f0
    flui f2 16128
    # 0.500000
    fsub f1 f2 f1
    fmul f1 f1 f1
    fsub f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103360
    addi r5 r0 1
    j float_ble_cont.103361
float_ble_else.103360:
    or r5 r0 r0
float_ble_cont.103361:
    bne r5 r0 beq_else.103362
    j beq_cont.103363
beq_else.103362:
    flui f0 0
    # 0.000000
beq_cont.103363:
    flui f1 17279
    # 255.000000
    fmul f0 f1 f0
    flui f1 16469
    # 3.333333
    fori f1 f1 21845
    fmul f0 f0 f1
    swcZ f0 r4 8
    j beq_cont.103317
beq_else.103316:
beq_cont.103317:
beq_cont.103293:
beq_cont.103273:
beq_cont.103257:
    lw r1 r29 52
    lw r2 r1 0
    lw r1 r2 0
    lw r3 r1 0
    addi r28 r0 -1
    bne r3 r28 beq_else.103364
    or r1 r0 r0
    j beq_cont.103365
beq_else.103364:
    sw r1 r29 120
    sw r2 r29 124
    addi r28 r0 99
    bne r3 r28 beq_else.103366
    addi r1 r0 1
    j beq_cont.103367
beq_else.103366:
    sll r4 r3 2
    lw r5 r29 76
    add r27 r5 r4
    lw r4 r27 0
    lw r6 r29 60
    lwcZ f0 r6 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    lwcZ f1 r6 4
    lw r7 r4 20
    lwcZ f2 r7 4
    fsub f1 f1 f2
    lwcZ f2 r6 8
    lw r7 r4 20
    lwcZ f3 r7 8
    fsub f2 f2 f3
    sll r3 r3 2
    lw r7 r29 48
    add r27 r7 r3
    lw r3 r27 0
    lw r7 r4 4
    addi r28 r0 1
    bne r7 r28 beq_else.103368
    lwcZ f3 r3 0
    fsub f3 f3 f0
    lwcZ f4 r3 4
    fmul f3 f3 f4
    lw r7 r29 44
    lwcZ f4 r7 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103370
    fneg f4 f4
    j float_ble_cont.103371
float_ble_else.103370:
float_ble_cont.103371:
    lw r8 r4 16
    lwcZ f5 r8 4
    fclt f4 f5
    bc1f float_ble_else.103372
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103374
    fneg f4 f4
    j float_ble_cont.103375
float_ble_else.103374:
float_ble_cont.103375:
    lw r8 r4 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.103376
    lwcZ f4 r3 4
    fcz f4
    bc1f float_eq0.103378
    or r8 r0 r0
    j float_eq0_cont.103379
float_eq0.103378:
    addi r8 r0 1
float_eq0_cont.103379:
    j float_ble_cont.103377
float_ble_else.103376:
    or r8 r0 r0
float_ble_cont.103377:
    j float_ble_cont.103373
float_ble_else.103372:
    or r8 r0 r0
float_ble_cont.103373:
    bne r8 r0 beq_else.103380
    lwcZ f3 r3 8
    fsub f3 f3 f1
    lwcZ f4 r3 12
    fmul f3 f3 f4
    lwcZ f4 r7 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103382
    fneg f4 f4
    j float_ble_cont.103383
float_ble_else.103382:
float_ble_cont.103383:
    lw r8 r4 16
    lwcZ f5 r8 0
    fclt f4 f5
    bc1f float_ble_else.103384
    lwcZ f4 r7 8
    fmul f4 f3 f4
    fadd f4 f4 f2
    flui f5 0
    # 0.000000
    fclt f4 f5
    bc1f float_ble_else.103386
    fneg f4 f4
    j float_ble_cont.103387
float_ble_else.103386:
float_ble_cont.103387:
    lw r8 r4 16
    lwcZ f5 r8 8
    fclt f4 f5
    bc1f float_ble_else.103388
    lwcZ f4 r3 12
    fcz f4
    bc1f float_eq0.103390
    or r8 r0 r0
    j float_eq0_cont.103391
float_eq0.103390:
    addi r8 r0 1
float_eq0_cont.103391:
    j float_ble_cont.103389
float_ble_else.103388:
    or r8 r0 r0
float_ble_cont.103389:
    j float_ble_cont.103385
float_ble_else.103384:
    or r8 r0 r0
float_ble_cont.103385:
    bne r8 r0 beq_else.103392
    lwcZ f3 r3 16
    fsub f2 f3 f2
    lwcZ f3 r3 20
    fmul f2 f2 f3
    lwcZ f3 r7 0
    fmul f3 f2 f3
    fadd f0 f3 f0
    flui f3 0
    # 0.000000
    fclt f0 f3
    bc1f float_ble_else.103394
    fneg f0 f0
    j float_ble_cont.103395
float_ble_else.103394:
float_ble_cont.103395:
    lw r8 r4 16
    lwcZ f3 r8 0
    fclt f0 f3
    bc1f float_ble_else.103396
    lwcZ f0 r7 4
    fmul f0 f2 f0
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103398
    fneg f0 f0
    j float_ble_cont.103399
float_ble_else.103398:
float_ble_cont.103399:
    lw r4 r4 16
    lwcZ f1 r4 4
    fclt f0 f1
    bc1f float_ble_else.103400
    lwcZ f0 r3 20
    fcz f0
    bc1f float_eq0.103402
    or r3 r0 r0
    j float_eq0_cont.103403
float_eq0.103402:
    addi r3 r0 1
float_eq0_cont.103403:
    j float_ble_cont.103401
float_ble_else.103400:
    or r3 r0 r0
float_ble_cont.103401:
    j float_ble_cont.103397
float_ble_else.103396:
    or r3 r0 r0
float_ble_cont.103397:
    bne r3 r0 beq_else.103404
    or r3 r0 r0
    j beq_cont.103405
beq_else.103404:
    lw r3 r29 40
    swcZ f2 r3 0
    addi r3 r0 3
beq_cont.103405:
    j beq_cont.103393
beq_else.103392:
    lw r3 r29 40
    swcZ f3 r3 0
    addi r3 r0 2
beq_cont.103393:
    j beq_cont.103381
beq_else.103380:
    lw r3 r29 40
    swcZ f3 r3 0
    addi r3 r0 1
beq_cont.103381:
    j beq_cont.103369
beq_else.103368:
    addi r28 r0 2
    bne r7 r28 beq_else.103406
    lwcZ f3 r3 0
    flui f4 0
    # 0.000000
    fclt f3 f4
    bc1f float_ble_else.103408
    addi r4 r0 1
    j float_ble_cont.103409
float_ble_else.103408:
    or r4 r0 r0
float_ble_cont.103409:
    bne r4 r0 beq_else.103410
    or r3 r0 r0
    j beq_cont.103411
beq_else.103410:
    lwcZ f3 r3 4
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r3 12
    fmul f1 f1 f2
    fadd f0 f0 f1
    lw r3 r29 40
    swcZ f0 r3 0
    addi r3 r0 1
beq_cont.103411:
    j beq_cont.103407
beq_else.103406:
    lwcZ f3 r3 0
    fcz f3
    bc1f float_eq0.103412
    or r3 r0 r0
    j float_eq0_cont.103413
float_eq0.103412:
    lwcZ f4 r3 4
    fmul f4 f4 f0
    lwcZ f5 r3 8
    fmul f5 f5 f1
    fadd f4 f4 f5
    lwcZ f5 r3 12
    fmul f5 f5 f2
    fadd f4 f4 f5
    fmul f5 f0 f0
    lw r7 r4 16
    lwcZ f6 r7 0
    fmul f5 f5 f6
    fmul f6 f1 f1
    lw r7 r4 16
    lwcZ f7 r7 4
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f6 f2 f2
    lw r7 r4 16
    lwcZ f7 r7 8
    fmul f6 f6 f7
    fadd f5 f5 f6
    lw r7 r4 12
    bne r7 r0 beq_else.103414
    fmv f0 f5
    j beq_cont.103415
beq_else.103414:
    fmul f6 f1 f2
    lw r7 r4 36
    lwcZ f7 r7 0
    fmul f6 f6 f7
    fadd f5 f5 f6
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f6 r7 4
    fmul f2 f2 f6
    fadd f2 f5 f2
    fmul f0 f0 f1
    lw r7 r4 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103415:
    lw r7 r4 4
    addi r28 r0 3
    bne r7 r28 beq_else.103416
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103417
beq_else.103416:
beq_cont.103417:
    fmul f1 f4 f4
    fmul f0 f3 f0
    fsub f0 f1 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103418
    addi r7 r0 1
    j float_ble_cont.103419
float_ble_else.103418:
    or r7 r0 r0
float_ble_cont.103419:
    bne r7 r0 beq_else.103420
    or r3 r0 r0
    j beq_cont.103421
beq_else.103420:
    lw r4 r4 24
    bne r4 r0 beq_else.103422
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103424
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.103425
float_ble_else.103424:
    flui f0 0
    # 0.000000
float_ble_cont.103425:
    fsub f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 40
    swcZ f0 r3 0
    j beq_cont.103423
beq_else.103422:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103426
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f3
    fsub f6 f5 f6
    fmul f3 f3 f6
    fmul f1 f1 f3
    fsub f1 f5 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f5 f1 f2
    fsub f5 f3 f5
    fmul f2 f2 f5
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.103427
float_ble_else.103426:
    flui f0 0
    # 0.000000
float_ble_cont.103427:
    fadd f0 f4 f0
    lwcZ f1 r3 16
    fmul f0 f0 f1
    lw r3 r29 40
    swcZ f0 r3 0
beq_cont.103423:
    addi r3 r0 1
beq_cont.103421:
float_eq0_cont.103413:
beq_cont.103407:
beq_cont.103369:
    bne r3 r0 beq_else.103428
    or r1 r0 r0
    j beq_cont.103429
beq_else.103428:
    lw r3 r29 40
    lwcZ f0 r3 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.103430
    lw r4 r1 4
    addi r28 r0 -1
    bne r4 r28 beq_else.103432
    or r1 r0 r0
    j beq_cont.103433
beq_else.103432:
    sll r4 r4 2
    lw r7 r29 36
    add r27 r7 r4
    lw r4 r27 0
    lw r8 r4 0
    addi r28 r0 -1
    bne r8 r28 beq_else.103434
    or r1 r0 r0
    j beq_cont.103435
beq_else.103434:
    lw r8 r4 0
    lw r9 r29 28
    lw r25 r29 32
    sw r4 r29 128
    sw r8 r29 132
    mv r3 r6
    mv r2 r9
    mv r1 r8
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.103436
    or r1 r0 r0
    j beq_cont.103437
beq_else.103436:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.103438
    addi r1 r0 1
    j float_ble_cont.103439
float_ble_else.103438:
    or r1 r0 r0
float_ble_cont.103439:
beq_cont.103437:
    bne r1 r0 beq_else.103440
    lw r1 r29 132
    sll r1 r1 2
    lw r3 r29 76
    add r27 r3 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.103442
    or r1 r0 r0
    j beq_cont.103443
beq_else.103442:
    addi r1 r0 1
    lw r4 r29 128
    lw r25 r29 24
    mv r2 r4
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
beq_cont.103443:
    j beq_cont.103441
beq_else.103440:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 20
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r3 r29 60
    lwcZ f2 r3 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r3 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r3 8
    fadd f0 f0 f3
    lw r4 r29 128
    lw r25 r29 16
    mv r2 r4
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    bne r1 r0 beq_else.103444
    addi r1 r0 1
    lw r2 r29 128
    lw r25 r29 24
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    j beq_cont.103445
beq_else.103444:
    addi r1 r0 1
beq_cont.103445:
beq_cont.103441:
beq_cont.103435:
    bne r1 r0 beq_else.103446
    lw r1 r29 120
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.103448
    or r1 r0 r0
    j beq_cont.103449
beq_else.103448:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 24
    mv r1 r0
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    bne r1 r0 beq_else.103450
    addi r1 r0 3
    lw r2 r29 120
    lw r25 r29 12
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    j beq_cont.103451
beq_else.103450:
    addi r1 r0 1
beq_cont.103451:
beq_cont.103449:
    j beq_cont.103447
beq_else.103446:
    addi r1 r0 1
beq_cont.103447:
beq_cont.103433:
    bne r1 r0 beq_else.103452
    or r1 r0 r0
    j beq_cont.103453
beq_else.103452:
    addi r1 r0 1
beq_cont.103453:
    j float_ble_cont.103431
float_ble_else.103430:
    or r1 r0 r0
float_ble_cont.103431:
beq_cont.103429:
beq_cont.103367:
    bne r1 r0 beq_else.103454
    addi r1 r0 1
    lw r2 r29 124
    lw r25 r29 4
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    j beq_cont.103455
beq_else.103454:
    lw r1 r29 120
    lw r2 r1 4
    addi r28 r0 -1
    bne r2 r28 beq_else.103456
    or r1 r0 r0
    j beq_cont.103457
beq_else.103456:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 0
    addi r28 r0 -1
    bne r4 r28 beq_else.103458
    or r1 r0 r0
    j beq_cont.103459
beq_else.103458:
    lw r4 r2 0
    lw r5 r29 28
    lw r6 r29 60
    lw r25 r29 32
    sw r2 r29 136
    sw r4 r29 140
    mv r3 r6
    mv r2 r5
    mv r1 r4
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    lw r2 r29 40
    lwcZ f0 r2 0
    bne r1 r0 beq_else.103460
    or r1 r0 r0
    j beq_cont.103461
beq_else.103460:
    flui f1 -16820
    # -0.200000
    fori f1 f1 -13107
    fclt f0 f1
    bc1f float_ble_else.103462
    addi r1 r0 1
    j float_ble_cont.103463
float_ble_else.103462:
    or r1 r0 r0
float_ble_cont.103463:
beq_cont.103461:
    bne r1 r0 beq_else.103464
    lw r1 r29 140
    sll r1 r1 2
    lw r2 r29 76
    add r27 r2 r1
    lw r1 r27 0
    lw r1 r1 24
    bne r1 r0 beq_else.103466
    or r1 r0 r0
    j beq_cont.103467
beq_else.103466:
    addi r1 r0 1
    lw r2 r29 136
    lw r25 r29 24
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
beq_cont.103467:
    j beq_cont.103465
beq_else.103464:
    flui f1 15395
    # 0.010000
    fori f1 f1 -10486
    fadd f0 f0 f1
    lw r1 r29 20
    lwcZ f1 r1 0
    fmul f1 f1 f0
    lw r2 r29 60
    lwcZ f2 r2 0
    fadd f1 f1 f2
    lwcZ f2 r1 4
    fmul f2 f2 f0
    lwcZ f3 r2 4
    fadd f2 f2 f3
    lwcZ f3 r1 8
    fmul f0 f3 f0
    lwcZ f3 r2 8
    fadd f0 f0 f3
    lw r2 r29 136
    lw r25 r29 16
    mv r1 r0
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    bne r1 r0 beq_else.103468
    addi r1 r0 1
    lw r2 r29 136
    lw r25 r29 24
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    j beq_cont.103469
beq_else.103468:
    addi r1 r0 1
beq_cont.103469:
beq_cont.103465:
beq_cont.103459:
    bne r1 r0 beq_else.103470
    lw r1 r29 120
    lw r2 r1 8
    addi r28 r0 -1
    bne r2 r28 beq_else.103472
    or r1 r0 r0
    j beq_cont.103473
beq_else.103472:
    sll r2 r2 2
    lw r3 r29 36
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 24
    mv r1 r0
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    bne r1 r0 beq_else.103474
    addi r1 r0 3
    lw r2 r29 120
    lw r25 r29 12
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    j beq_cont.103475
beq_else.103474:
    addi r1 r0 1
beq_cont.103475:
beq_cont.103473:
    j beq_cont.103471
beq_else.103470:
    addi r1 r0 1
beq_cont.103471:
beq_cont.103457:
    bne r1 r0 beq_else.103476
    addi r1 r0 1
    lw r2 r29 124
    lw r25 r29 4
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    j beq_cont.103477
beq_else.103476:
    addi r1 r0 1
beq_cont.103477:
beq_cont.103455:
beq_cont.103365:
    bne r1 r0 beq_else.103478
    lw r1 r29 64
    lwcZ f0 r1 0
    lw r2 r29 20
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103479
    addi r1 r0 1
    j float_ble_cont.103480
float_ble_else.103479:
    or r1 r0 r0
float_ble_cont.103480:
    bne r1 r0 beq_else.103481
    flui f0 0
    # 0.000000
    j beq_cont.103482
beq_else.103481:
beq_cont.103482:
    lwcZ f1 r29 8
    fmul f0 f1 f0
    lw r1 r29 104
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 0
    lwcZ f1 r1 0
    lw r2 r29 56
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    jr r31
beq_else.103478:
    jr r31
iter_trace_diffuse_rays.2953:
    lw r5 r25 64
    lw r6 r25 60
    lw r7 r25 56
    lw r8 r25 52
    lw r9 r25 48
    lw r10 r25 44
    lw r11 r25 40
    lw r12 r25 36
    lw r13 r25 32
    lw r14 r25 28
    lw r15 r25 24
    lw r16 r25 20
    lw r17 r25 16
    lw r18 r25 12
    lw r19 r25 8
    lw r20 r25 4
    slt r28 r4 r0
    bne r0 r28 ble_else.103485
    sll r21 r4 2
    add r27 r1 r21
    lw r21 r27 0
    lw r21 r21 0
    lwcZ f0 r21 0
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r21 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r21 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103486
    addi r21 r0 1
    j float_ble_cont.103487
float_ble_else.103486:
    or r21 r0 r0
float_ble_cont.103487:
    sw r3 r29 0
    sw r25 r29 4
    sw r7 r29 8
    sw r2 r29 12
    sw r1 r29 16
    sw r4 r29 20
    bne r21 r0 beq_else.103488
    sll r21 r4 2
    add r27 r1 r21
    lw r21 r27 0
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    swcZ f1 r8 0
    lw r22 r13 0
    lw r23 r22 0
    lw r24 r23 0
    sw r9 r29 24
    sw r20 r29 28
    swcZ f0 r29 32
    sw r16 r29 36
    sw r12 r29 40
    sw r13 r29 44
    sw r5 r29 48
    sw r18 r29 52
    sw r15 r29 56
    sw r17 r29 60
    sw r21 r29 64
    sw r14 r29 68
    sw r19 r29 72
    sw r8 r29 76
    addi r28 r0 -1
    bne r24 r28 beq_else.103490
    j beq_cont.103491
beq_else.103490:
    sw r22 r29 80
    sw r6 r29 84
    addi r28 r0 99
    bne r24 r28 beq_else.103492
    addi r10 r0 1
    mv r3 r21
    mv r2 r23
    mv r1 r10
    mv r25 r11
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    j beq_cont.103493
beq_else.103492:
    sll r3 r24 2
    add r27 r14 r3
    lw r3 r27 0
    lw r25 r3 40
    lwcZ f1 r25 0
    lwcZ f2 r25 4
    lwcZ f3 r25 8
    lw r7 r21 4
    sll r24 r24 2
    add r27 r7 r24
    lw r7 r27 0
    lw r24 r3 4
    addi r28 r0 1
    bne r24 r28 beq_else.103494
    lw r24 r21 0
    lwcZ f4 r7 0
    fsub f4 f4 f1
    lwcZ f5 r7 4
    fmul f4 f4 f5
    lwcZ f5 r24 4
    fmul f5 f4 f5
    fadd f5 f5 f2
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103496
    fneg f5 f5
    j float_ble_cont.103497
float_ble_else.103496:
float_ble_cont.103497:
    lw r25 r3 16
    lwcZ f6 r25 4
    fclt f5 f6
    bc1f float_ble_else.103498
    lwcZ f5 r24 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103500
    fneg f5 f5
    j float_ble_cont.103501
float_ble_else.103500:
float_ble_cont.103501:
    lw r25 r3 16
    lwcZ f6 r25 8
    fclt f5 f6
    bc1f float_ble_else.103502
    lwcZ f5 r7 4
    fcz f5
    bc1f float_eq0.103504
    or r25 r0 r0
    j float_eq0_cont.103505
float_eq0.103504:
    addi r25 r0 1
float_eq0_cont.103505:
    j float_ble_cont.103503
float_ble_else.103502:
    or r25 r0 r0
float_ble_cont.103503:
    j float_ble_cont.103499
float_ble_else.103498:
    or r25 r0 r0
float_ble_cont.103499:
    bne r25 r0 beq_else.103506
    lwcZ f4 r7 8
    fsub f4 f4 f2
    lwcZ f5 r7 12
    fmul f4 f4 f5
    lwcZ f5 r24 0
    fmul f5 f4 f5
    fadd f5 f5 f1
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103508
    fneg f5 f5
    j float_ble_cont.103509
float_ble_else.103508:
float_ble_cont.103509:
    lw r25 r3 16
    lwcZ f6 r25 0
    fclt f5 f6
    bc1f float_ble_else.103510
    lwcZ f5 r24 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103512
    fneg f5 f5
    j float_ble_cont.103513
float_ble_else.103512:
float_ble_cont.103513:
    lw r25 r3 16
    lwcZ f6 r25 8
    fclt f5 f6
    bc1f float_ble_else.103514
    lwcZ f5 r7 12
    fcz f5
    bc1f float_eq0.103516
    or r25 r0 r0
    j float_eq0_cont.103517
float_eq0.103516:
    addi r25 r0 1
float_eq0_cont.103517:
    j float_ble_cont.103515
float_ble_else.103514:
    or r25 r0 r0
float_ble_cont.103515:
    j float_ble_cont.103511
float_ble_else.103510:
    or r25 r0 r0
float_ble_cont.103511:
    bne r25 r0 beq_else.103518
    lwcZ f4 r7 16
    fsub f3 f4 f3
    lwcZ f4 r7 20
    fmul f3 f3 f4
    lwcZ f4 r24 0
    fmul f4 f3 f4
    fadd f1 f4 f1
    flui f4 0
    # 0.000000
    fclt f1 f4
    bc1f float_ble_else.103520
    fneg f1 f1
    j float_ble_cont.103521
float_ble_else.103520:
float_ble_cont.103521:
    lw r25 r3 16
    lwcZ f4 r25 0
    fclt f1 f4
    bc1f float_ble_else.103522
    lwcZ f1 r24 4
    fmul f1 f3 f1
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.103524
    fneg f1 f1
    j float_ble_cont.103525
float_ble_else.103524:
float_ble_cont.103525:
    lw r3 r3 16
    lwcZ f2 r3 4
    fclt f1 f2
    bc1f float_ble_else.103526
    lwcZ f1 r7 20
    fcz f1
    bc1f float_eq0.103528
    or r3 r0 r0
    j float_eq0_cont.103529
float_eq0.103528:
    addi r3 r0 1
float_eq0_cont.103529:
    j float_ble_cont.103527
float_ble_else.103526:
    or r3 r0 r0
float_ble_cont.103527:
    j float_ble_cont.103523
float_ble_else.103522:
    or r3 r0 r0
float_ble_cont.103523:
    bne r3 r0 beq_else.103530
    or r3 r0 r0
    j beq_cont.103531
beq_else.103530:
    swcZ f3 r10 0
    addi r3 r0 3
beq_cont.103531:
    j beq_cont.103519
beq_else.103518:
    swcZ f4 r10 0
    addi r3 r0 2
beq_cont.103519:
    j beq_cont.103507
beq_else.103506:
    swcZ f4 r10 0
    addi r3 r0 1
beq_cont.103507:
    j beq_cont.103495
beq_else.103494:
    addi r28 r0 2
    bne r24 r28 beq_else.103532
    lwcZ f1 r7 0
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.103534
    addi r3 r0 1
    j float_ble_cont.103535
float_ble_else.103534:
    or r3 r0 r0
float_ble_cont.103535:
    bne r3 r0 beq_else.103536
    or r3 r0 r0
    j beq_cont.103537
beq_else.103536:
    lwcZ f1 r7 0
    lwcZ f2 r25 12
    fmul f1 f1 f2
    swcZ f1 r10 0
    addi r3 r0 1
beq_cont.103537:
    j beq_cont.103533
beq_else.103532:
    lwcZ f4 r7 0
    fcz f4
    bc1f float_eq0.103538
    or r3 r0 r0
    j float_eq0_cont.103539
float_eq0.103538:
    lwcZ f5 r7 4
    fmul f1 f5 f1
    lwcZ f5 r7 8
    fmul f2 f5 f2
    fadd f1 f1 f2
    lwcZ f2 r7 12
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r25 12
    fmul f3 f1 f1
    fmul f2 f4 f2
    fsub f2 f3 f2
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103540
    addi r24 r0 1
    j float_ble_cont.103541
float_ble_else.103540:
    or r24 r0 r0
float_ble_cont.103541:
    bne r24 r0 beq_else.103542
    or r3 r0 r0
    j beq_cont.103543
beq_else.103542:
    lw r3 r3 24
    bne r3 r0 beq_else.103544
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103546
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.103547
float_ble_else.103546:
    flui f2 0
    # 0.000000
float_ble_cont.103547:
    fsub f1 f1 f2
    lwcZ f2 r7 16
    fmul f1 f1 f2
    swcZ f1 r10 0
    j beq_cont.103545
beq_else.103544:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103548
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.103549
float_ble_else.103548:
    flui f2 0
    # 0.000000
float_ble_cont.103549:
    fadd f1 f1 f2
    lwcZ f2 r7 16
    fmul f1 f1 f2
    swcZ f1 r10 0
beq_cont.103545:
    addi r3 r0 1
beq_cont.103543:
float_eq0_cont.103539:
beq_cont.103533:
beq_cont.103495:
    bne r3 r0 beq_else.103550
    j beq_cont.103551
beq_else.103550:
    lwcZ f1 r10 0
    lwcZ f2 r8 0
    fclt f1 f2
    bc1f float_ble_else.103552
    addi r3 r0 1
    mv r2 r23
    mv r1 r3
    mv r25 r11
    mv r3 r21
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    j float_ble_cont.103553
float_ble_else.103552:
float_ble_cont.103553:
beq_cont.103551:
beq_cont.103493:
    addi r1 r0 1
    lw r2 r29 80
    lw r3 r29 64
    lw r25 r29 84
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
beq_cont.103491:
    lw r1 r29 76
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.103554
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.103556
    addi r1 r0 1
    j float_ble_cont.103557
float_ble_else.103556:
    or r1 r0 r0
float_ble_cont.103557:
    j float_ble_cont.103555
float_ble_else.103554:
    or r1 r0 r0
float_ble_cont.103555:
    bne r1 r0 beq_else.103558
    j beq_cont.103559
beq_else.103558:
    lw r1 r29 72
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 68
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 64
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.103560
    lw r3 r29 60
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 56
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.103562
    flui f0 0
    # 0.000000
    j float_eq0_cont.103563
float_eq0.103562:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103564
    addi r2 r0 1
    j float_ble_cont.103565
float_ble_else.103564:
    or r2 r0 r0
float_ble_cont.103565:
    bne r2 r0 beq_else.103566
    flui f0 -16512
    # -1.000000
    j beq_cont.103567
beq_else.103566:
    flui f0 16256
    # 1.000000
beq_cont.103567:
float_eq0_cont.103563:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.103561
beq_else.103560:
    addi r28 r0 2
    bne r3 r28 beq_else.103568
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 56
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.103569
beq_else.103568:
    lw r2 r29 52
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.103570
    lw r3 r29 56
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.103571
beq_else.103570:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 56
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.103571:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103572
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.103573
float_ble_else.103572:
    flui f0 0
    # 0.000000
float_ble_cont.103573:
    fcz f0
    bc1f float_eq0.103574
    flui f0 16256
    # 1.000000
    j float_eq0_cont.103575
float_eq0.103574:
    bne r4 r0 beq_else.103576
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.103577
beq_else.103576:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.103577:
float_eq0_cont.103575:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.103569:
beq_cont.103561:
    lw r2 r29 52
    lw r25 r29 48
    sw r1 r29 88
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 44
    lw r2 r1 0
    lw r25 r29 40
    mv r1 r0
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    bne r1 r0 beq_else.103578
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 36
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103580
    addi r1 r0 1
    j float_ble_cont.103581
float_ble_else.103580:
    or r1 r0 r0
float_ble_cont.103581:
    bne r1 r0 beq_else.103582
    flui f0 0
    # 0.000000
    j beq_cont.103583
beq_else.103582:
beq_cont.103583:
    lwcZ f1 r29 32
    fmul f0 f1 f0
    lw r1 r29 88
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 28
    lwcZ f1 r1 0
    lw r2 r29 24
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.103579
beq_else.103578:
beq_cont.103579:
beq_cont.103559:
    j beq_cont.103489
beq_else.103488:
    addi r21 r4 1
    sll r21 r21 2
    add r27 r1 r21
    lw r21 r27 0
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    flui f1 20078
    # 1000000000.000000
    fori f1 f1 27432
    swcZ f1 r8 0
    lw r22 r13 0
    lw r23 r22 0
    lw r24 r23 0
    sw r9 r29 24
    sw r20 r29 28
    swcZ f0 r29 92
    sw r16 r29 36
    sw r12 r29 40
    sw r13 r29 44
    sw r5 r29 48
    sw r18 r29 52
    sw r15 r29 56
    sw r17 r29 60
    sw r21 r29 96
    sw r14 r29 68
    sw r19 r29 72
    sw r8 r29 76
    addi r28 r0 -1
    bne r24 r28 beq_else.103584
    j beq_cont.103585
beq_else.103584:
    sw r22 r29 100
    sw r6 r29 84
    addi r28 r0 99
    bne r24 r28 beq_else.103586
    addi r10 r0 1
    mv r3 r21
    mv r2 r23
    mv r1 r10
    mv r25 r11
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    j beq_cont.103587
beq_else.103586:
    sll r3 r24 2
    add r27 r14 r3
    lw r3 r27 0
    lw r25 r3 40
    lwcZ f1 r25 0
    lwcZ f2 r25 4
    lwcZ f3 r25 8
    lw r7 r21 4
    sll r24 r24 2
    add r27 r7 r24
    lw r7 r27 0
    lw r24 r3 4
    addi r28 r0 1
    bne r24 r28 beq_else.103588
    lw r24 r21 0
    lwcZ f4 r7 0
    fsub f4 f4 f1
    lwcZ f5 r7 4
    fmul f4 f4 f5
    lwcZ f5 r24 4
    fmul f5 f4 f5
    fadd f5 f5 f2
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103590
    fneg f5 f5
    j float_ble_cont.103591
float_ble_else.103590:
float_ble_cont.103591:
    lw r25 r3 16
    lwcZ f6 r25 4
    fclt f5 f6
    bc1f float_ble_else.103592
    lwcZ f5 r24 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103594
    fneg f5 f5
    j float_ble_cont.103595
float_ble_else.103594:
float_ble_cont.103595:
    lw r25 r3 16
    lwcZ f6 r25 8
    fclt f5 f6
    bc1f float_ble_else.103596
    lwcZ f5 r7 4
    fcz f5
    bc1f float_eq0.103598
    or r25 r0 r0
    j float_eq0_cont.103599
float_eq0.103598:
    addi r25 r0 1
float_eq0_cont.103599:
    j float_ble_cont.103597
float_ble_else.103596:
    or r25 r0 r0
float_ble_cont.103597:
    j float_ble_cont.103593
float_ble_else.103592:
    or r25 r0 r0
float_ble_cont.103593:
    bne r25 r0 beq_else.103600
    lwcZ f4 r7 8
    fsub f4 f4 f2
    lwcZ f5 r7 12
    fmul f4 f4 f5
    lwcZ f5 r24 0
    fmul f5 f4 f5
    fadd f5 f5 f1
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103602
    fneg f5 f5
    j float_ble_cont.103603
float_ble_else.103602:
float_ble_cont.103603:
    lw r25 r3 16
    lwcZ f6 r25 0
    fclt f5 f6
    bc1f float_ble_else.103604
    lwcZ f5 r24 8
    fmul f5 f4 f5
    fadd f5 f5 f3
    flui f6 0
    # 0.000000
    fclt f5 f6
    bc1f float_ble_else.103606
    fneg f5 f5
    j float_ble_cont.103607
float_ble_else.103606:
float_ble_cont.103607:
    lw r25 r3 16
    lwcZ f6 r25 8
    fclt f5 f6
    bc1f float_ble_else.103608
    lwcZ f5 r7 12
    fcz f5
    bc1f float_eq0.103610
    or r25 r0 r0
    j float_eq0_cont.103611
float_eq0.103610:
    addi r25 r0 1
float_eq0_cont.103611:
    j float_ble_cont.103609
float_ble_else.103608:
    or r25 r0 r0
float_ble_cont.103609:
    j float_ble_cont.103605
float_ble_else.103604:
    or r25 r0 r0
float_ble_cont.103605:
    bne r25 r0 beq_else.103612
    lwcZ f4 r7 16
    fsub f3 f4 f3
    lwcZ f4 r7 20
    fmul f3 f3 f4
    lwcZ f4 r24 0
    fmul f4 f3 f4
    fadd f1 f4 f1
    flui f4 0
    # 0.000000
    fclt f1 f4
    bc1f float_ble_else.103614
    fneg f1 f1
    j float_ble_cont.103615
float_ble_else.103614:
float_ble_cont.103615:
    lw r25 r3 16
    lwcZ f4 r25 0
    fclt f1 f4
    bc1f float_ble_else.103616
    lwcZ f1 r24 4
    fmul f1 f3 f1
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.103618
    fneg f1 f1
    j float_ble_cont.103619
float_ble_else.103618:
float_ble_cont.103619:
    lw r3 r3 16
    lwcZ f2 r3 4
    fclt f1 f2
    bc1f float_ble_else.103620
    lwcZ f1 r7 20
    fcz f1
    bc1f float_eq0.103622
    or r3 r0 r0
    j float_eq0_cont.103623
float_eq0.103622:
    addi r3 r0 1
float_eq0_cont.103623:
    j float_ble_cont.103621
float_ble_else.103620:
    or r3 r0 r0
float_ble_cont.103621:
    j float_ble_cont.103617
float_ble_else.103616:
    or r3 r0 r0
float_ble_cont.103617:
    bne r3 r0 beq_else.103624
    or r3 r0 r0
    j beq_cont.103625
beq_else.103624:
    swcZ f3 r10 0
    addi r3 r0 3
beq_cont.103625:
    j beq_cont.103613
beq_else.103612:
    swcZ f4 r10 0
    addi r3 r0 2
beq_cont.103613:
    j beq_cont.103601
beq_else.103600:
    swcZ f4 r10 0
    addi r3 r0 1
beq_cont.103601:
    j beq_cont.103589
beq_else.103588:
    addi r28 r0 2
    bne r24 r28 beq_else.103626
    lwcZ f1 r7 0
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.103628
    addi r3 r0 1
    j float_ble_cont.103629
float_ble_else.103628:
    or r3 r0 r0
float_ble_cont.103629:
    bne r3 r0 beq_else.103630
    or r3 r0 r0
    j beq_cont.103631
beq_else.103630:
    lwcZ f1 r7 0
    lwcZ f2 r25 12
    fmul f1 f1 f2
    swcZ f1 r10 0
    addi r3 r0 1
beq_cont.103631:
    j beq_cont.103627
beq_else.103626:
    lwcZ f4 r7 0
    fcz f4
    bc1f float_eq0.103632
    or r3 r0 r0
    j float_eq0_cont.103633
float_eq0.103632:
    lwcZ f5 r7 4
    fmul f1 f5 f1
    lwcZ f5 r7 8
    fmul f2 f5 f2
    fadd f1 f1 f2
    lwcZ f2 r7 12
    fmul f2 f2 f3
    fadd f1 f1 f2
    lwcZ f2 r25 12
    fmul f3 f1 f1
    fmul f2 f4 f2
    fsub f2 f3 f2
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103634
    addi r24 r0 1
    j float_ble_cont.103635
float_ble_else.103634:
    or r24 r0 r0
float_ble_cont.103635:
    bne r24 r0 beq_else.103636
    or r3 r0 r0
    j beq_cont.103637
beq_else.103636:
    lw r3 r3 24
    bne r3 r0 beq_else.103638
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103640
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.103641
float_ble_else.103640:
    flui f2 0
    # 0.000000
float_ble_cont.103641:
    fsub f1 f1 f2
    lwcZ f2 r7 16
    fmul f1 f1 f2
    swcZ f1 r10 0
    j beq_cont.103639
beq_else.103638:
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.103642
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.103643
float_ble_else.103642:
    flui f2 0
    # 0.000000
float_ble_cont.103643:
    fadd f1 f1 f2
    lwcZ f2 r7 16
    fmul f1 f1 f2
    swcZ f1 r10 0
beq_cont.103639:
    addi r3 r0 1
beq_cont.103637:
float_eq0_cont.103633:
beq_cont.103627:
beq_cont.103589:
    bne r3 r0 beq_else.103644
    j beq_cont.103645
beq_else.103644:
    lwcZ f1 r10 0
    lwcZ f2 r8 0
    fclt f1 f2
    bc1f float_ble_else.103646
    addi r3 r0 1
    mv r2 r23
    mv r1 r3
    mv r25 r11
    mv r3 r21
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    j float_ble_cont.103647
float_ble_else.103646:
float_ble_cont.103647:
beq_cont.103645:
beq_cont.103587:
    addi r1 r0 1
    lw r2 r29 100
    lw r3 r29 96
    lw r25 r29 84
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.103585:
    lw r1 r29 76
    lwcZ f0 r1 0
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    fclt f1 f0
    bc1f float_ble_else.103648
    flui f1 19646
    # 100000000.000000
    fori f1 f1 -17376
    fclt f0 f1
    bc1f float_ble_else.103650
    addi r1 r0 1
    j float_ble_cont.103651
float_ble_else.103650:
    or r1 r0 r0
float_ble_cont.103651:
    j float_ble_cont.103649
float_ble_else.103648:
    or r1 r0 r0
float_ble_cont.103649:
    bne r1 r0 beq_else.103652
    j beq_cont.103653
beq_else.103652:
    lw r1 r29 72
    lw r1 r1 0
    sll r1 r1 2
    lw r2 r29 68
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 96
    lw r2 r2 0
    lw r3 r1 4
    addi r28 r0 1
    bne r3 r28 beq_else.103654
    lw r3 r29 60
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 56
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    subi r5 r3 1
    subi r3 r3 1
    sll r3 r3 2
    add r27 r2 r3
    lwcZ f0 r27 0
    fcz f0
    bc1f float_eq0.103656
    flui f0 0
    # 0.000000
    j float_eq0_cont.103657
float_eq0.103656:
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103658
    addi r2 r0 1
    j float_ble_cont.103659
float_ble_else.103658:
    or r2 r0 r0
float_ble_cont.103659:
    bne r2 r0 beq_else.103660
    flui f0 -16512
    # -1.000000
    j beq_cont.103661
beq_else.103660:
    flui f0 16256
    # 1.000000
beq_cont.103661:
float_eq0_cont.103657:
    fneg f0 f0
    sll r2 r5 2
    add r27 r4 r2
    swcZ f0 r27 0
    j beq_cont.103655
beq_else.103654:
    addi r28 r0 2
    bne r3 r28 beq_else.103662
    lw r2 r1 16
    lwcZ f0 r2 0
    fneg f0 f0
    lw r2 r29 56
    swcZ f0 r2 0
    lw r3 r1 16
    lwcZ f0 r3 4
    fneg f0 f0
    swcZ f0 r2 4
    lw r3 r1 16
    lwcZ f0 r3 8
    fneg f0 f0
    swcZ f0 r2 8
    j beq_cont.103663
beq_else.103662:
    lw r2 r29 52
    lwcZ f0 r2 0
    lw r3 r1 20
    lwcZ f1 r3 0
    fsub f0 f0 f1
    lwcZ f1 r2 4
    lw r3 r1 20
    lwcZ f2 r3 4
    fsub f1 f1 f2
    lwcZ f2 r2 8
    lw r3 r1 20
    lwcZ f3 r3 8
    fsub f2 f2 f3
    lw r3 r1 16
    lwcZ f3 r3 0
    fmul f3 f0 f3
    lw r3 r1 16
    lwcZ f4 r3 4
    fmul f4 f1 f4
    lw r3 r1 16
    lwcZ f5 r3 8
    fmul f5 f2 f5
    lw r3 r1 12
    bne r3 r0 beq_else.103664
    lw r3 r29 56
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    j beq_cont.103665
beq_else.103664:
    lw r3 r1 36
    lwcZ f6 r3 8
    fmul f6 f1 f6
    lw r3 r1 36
    lwcZ f7 r3 4
    fmul f7 f2 f7
    fadd f6 f6 f7
    flui f7 16128
    # 0.500000
    fmul f6 f6 f7
    fadd f3 f3 f6
    lw r3 r29 56
    swcZ f3 r3 0
    lw r4 r1 36
    lwcZ f3 r4 8
    fmul f3 f0 f3
    lw r4 r1 36
    lwcZ f6 r4 0
    fmul f2 f2 f6
    fadd f2 f3 f2
    flui f3 16128
    # 0.500000
    fmul f2 f2 f3
    fadd f2 f4 f2
    swcZ f2 r3 4
    lw r4 r1 36
    lwcZ f2 r4 4
    fmul f0 f0 f2
    lw r4 r1 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    fadd f0 f5 f0
    swcZ f0 r3 8
beq_cont.103665:
    lw r4 r1 24
    lwcZ f0 r3 0
    fmul f0 f0 f0
    lwcZ f1 r3 4
    fmul f1 f1 f1
    fadd f0 f0 f1
    lwcZ f1 r3 8
    fmul f1 f1 f1
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103666
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.103667
float_ble_else.103666:
    flui f0 0
    # 0.000000
float_ble_cont.103667:
    fcz f0
    bc1f float_eq0.103668
    flui f0 16256
    # 1.000000
    j float_eq0_cont.103669
float_eq0.103668:
    bne r4 r0 beq_else.103670
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    j beq_cont.103671
beq_else.103670:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
beq_cont.103671:
float_eq0_cont.103669:
    lwcZ f1 r3 0
    fmul f1 f1 f0
    swcZ f1 r3 0
    lwcZ f1 r3 4
    fmul f1 f1 f0
    swcZ f1 r3 4
    lwcZ f1 r3 8
    fmul f0 f1 f0
    swcZ f0 r3 8
beq_cont.103663:
beq_cont.103655:
    lw r2 r29 52
    lw r25 r29 48
    sw r1 r29 104
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 44
    lw r2 r1 0
    lw r25 r29 40
    mv r1 r0
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    bne r1 r0 beq_else.103672
    lw r1 r29 56
    lwcZ f0 r1 0
    lw r2 r29 36
    lwcZ f1 r2 0
    fmul f0 f0 f1
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    fneg f0 f0
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.103674
    addi r1 r0 1
    j float_ble_cont.103675
float_ble_else.103674:
    or r1 r0 r0
float_ble_cont.103675:
    bne r1 r0 beq_else.103676
    flui f0 0
    # 0.000000
    j beq_cont.103677
beq_else.103676:
beq_cont.103677:
    lwcZ f1 r29 92
    fmul f0 f1 f0
    lw r1 r29 104
    lw r1 r1 28
    lwcZ f1 r1 0
    fmul f0 f0 f1
    lw r1 r29 28
    lwcZ f1 r1 0
    lw r2 r29 24
    lwcZ f2 r2 0
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 0
    lwcZ f1 r1 4
    lwcZ f2 r2 4
    fmul f2 f0 f2
    fadd f1 f1 f2
    swcZ f1 r1 4
    lwcZ f1 r1 8
    lwcZ f2 r2 8
    fmul f0 f0 f2
    fadd f0 f1 f0
    swcZ f0 r1 8
    j beq_cont.103673
beq_else.103672:
beq_cont.103673:
beq_cont.103653:
beq_cont.103489:
    lw r1 r29 20
    subi r1 r1 2
    slt r28 r1 r0
    bne r0 r28 ble_else.103678
    sll r2 r1 2
    lw r3 r29 16
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r4 r29 12
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103679
    addi r2 r0 1
    j float_ble_cont.103680
float_ble_else.103679:
    or r2 r0 r0
float_ble_cont.103680:
    sw r1 r29 108
    bne r2 r0 beq_else.103681
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    j beq_cont.103682
beq_else.103681:
    addi r2 r1 1
    sll r2 r2 2
    add r27 r3 r2
    lw r2 r27 0
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
beq_cont.103682:
    lw r1 r29 108
    subi r4 r1 2
    lw r1 r29 16
    lw r2 r29 12
    lw r3 r29 0
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.103678:
    jr r31
ble_else.103485:
    jr r31
trace_diffuse_ray_80percent.2962:
    lw r4 r25 24
    lw r5 r25 20
    lw r6 r25 16
    lw r7 r25 12
    lw r8 r25 8
    lw r9 r25 4
    sw r2 r29 0
    sw r8 r29 4
    sw r5 r29 8
    sw r6 r29 12
    sw r7 r29 16
    sw r4 r29 20
    sw r3 r29 24
    sw r9 r29 28
    sw r1 r29 32
    bne r1 r0 beq_else.103685
    j beq_cont.103686
beq_else.103685:
    lw r10 r9 0
    lwcZ f0 r3 0
    swcZ f0 r4 0
    lwcZ f0 r3 4
    swcZ f0 r4 4
    lwcZ f0 r3 8
    swcZ f0 r4 8
    lw r11 r7 0
    subi r11 r11 1
    sw r10 r29 36
    slt r28 r11 r0
    bne r0 r28 ble_else.103687
    sll r12 r11 2
    add r27 r6 r12
    lw r12 r27 0
    lw r13 r12 40
    lw r14 r12 4
    lwcZ f0 r3 0
    lw r15 r12 20
    lwcZ f1 r15 0
    fsub f0 f0 f1
    swcZ f0 r13 0
    lwcZ f0 r3 4
    lw r15 r12 20
    lwcZ f1 r15 4
    fsub f0 f0 f1
    swcZ f0 r13 4
    lwcZ f0 r3 8
    lw r15 r12 20
    lwcZ f1 r15 8
    fsub f0 f0 f1
    swcZ f0 r13 8
    addi r28 r0 2
    bne r14 r28 beq_else.103689
    lw r12 r12 16
    lwcZ f0 r13 0
    lwcZ f1 r13 4
    lwcZ f2 r13 8
    lwcZ f3 r12 0
    fmul f0 f3 f0
    lwcZ f3 r12 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r12 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r13 12
    j beq_cont.103690
beq_else.103689:
    addi r28 r0 2
    slt r28 r28 r14
    bne r0 r28 ble_else.103691
    j ble_cont.103692
ble_else.103691:
    lwcZ f0 r13 0
    lwcZ f1 r13 4
    lwcZ f2 r13 8
    fmul f3 f0 f0
    lw r15 r12 16
    lwcZ f4 r15 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r15 r12 16
    lwcZ f5 r15 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r15 r12 16
    lwcZ f5 r15 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r15 r12 12
    bne r15 r0 beq_else.103693
    fmv f0 f3
    j beq_cont.103694
beq_else.103693:
    fmul f4 f1 f2
    lw r15 r12 36
    lwcZ f5 r15 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r15 r12 36
    lwcZ f4 r15 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r12 r12 36
    lwcZ f1 r12 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103694:
    addi r28 r0 3
    bne r14 r28 beq_else.103695
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103696
beq_else.103695:
beq_cont.103696:
    swcZ f0 r13 12
ble_cont.103692:
beq_cont.103690:
    subi r11 r11 1
    mv r2 r11
    mv r1 r3
    mv r25 r5
    sw r31 r29 40
    addi r29 r29 44
    lw r26 r25 0
    jalr r26
    subi r29 r29 44
    lw r31 r29 40
    j ble_cont.103688
ble_else.103687:
ble_cont.103688:
    addi r4 r0 118
    lw r1 r29 36
    lw r2 r29 0
    lw r3 r29 24
    lw r25 r29 4
    sw r31 r29 40
    addi r29 r29 44
    lw r26 r25 0
    jalr r26
    subi r29 r29 44
    lw r31 r29 40
beq_cont.103686:
    lw r1 r29 32
    addi r28 r0 1
    bne r1 r28 beq_else.103697
    j beq_cont.103698
beq_else.103697:
    lw r2 r29 28
    lw r3 r2 4
    lw r4 r29 24
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 40
    slt r28 r7 r0
    bne r0 r28 ble_else.103699
    sll r8 r7 2
    lw r9 r29 12
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.103701
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.103702
beq_else.103701:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.103703
    j ble_cont.103704
ble_else.103703:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    bne r12 r0 beq_else.103705
    fmv f0 f3
    j beq_cont.103706
beq_else.103705:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103706:
    addi r28 r0 3
    bne r11 r28 beq_else.103707
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103708
beq_else.103707:
beq_cont.103708:
    swcZ f0 r10 12
ble_cont.103704:
beq_cont.103702:
    subi r7 r7 1
    lw r25 r29 8
    mv r2 r7
    mv r1 r4
    sw r31 r29 44
    addi r29 r29 48
    lw r26 r25 0
    jalr r26
    subi r29 r29 48
    lw r31 r29 44
    j ble_cont.103700
ble_else.103699:
ble_cont.103700:
    addi r4 r0 118
    lw r1 r29 40
    lw r2 r29 0
    lw r3 r29 24
    lw r25 r29 4
    sw r31 r29 44
    addi r29 r29 48
    lw r26 r25 0
    jalr r26
    subi r29 r29 48
    lw r31 r29 44
beq_cont.103698:
    lw r1 r29 32
    addi r28 r0 2
    bne r1 r28 beq_else.103709
    j beq_cont.103710
beq_else.103709:
    lw r2 r29 28
    lw r3 r2 8
    lw r4 r29 24
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 44
    slt r28 r7 r0
    bne r0 r28 ble_else.103711
    sll r8 r7 2
    lw r9 r29 12
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.103713
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.103714
beq_else.103713:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.103715
    j ble_cont.103716
ble_else.103715:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    bne r12 r0 beq_else.103717
    fmv f0 f3
    j beq_cont.103718
beq_else.103717:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103718:
    addi r28 r0 3
    bne r11 r28 beq_else.103719
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103720
beq_else.103719:
beq_cont.103720:
    swcZ f0 r10 12
ble_cont.103716:
beq_cont.103714:
    subi r7 r7 1
    lw r25 r29 8
    mv r2 r7
    mv r1 r4
    sw r31 r29 48
    addi r29 r29 52
    lw r26 r25 0
    jalr r26
    subi r29 r29 52
    lw r31 r29 48
    j ble_cont.103712
ble_else.103711:
ble_cont.103712:
    addi r4 r0 118
    lw r1 r29 44
    lw r2 r29 0
    lw r3 r29 24
    lw r25 r29 4
    sw r31 r29 48
    addi r29 r29 52
    lw r26 r25 0
    jalr r26
    subi r29 r29 52
    lw r31 r29 48
beq_cont.103710:
    lw r1 r29 32
    addi r28 r0 3
    bne r1 r28 beq_else.103721
    j beq_cont.103722
beq_else.103721:
    lw r2 r29 28
    lw r3 r2 12
    lw r4 r29 24
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 48
    slt r28 r7 r0
    bne r0 r28 ble_else.103723
    sll r8 r7 2
    lw r9 r29 12
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.103725
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.103726
beq_else.103725:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.103727
    j ble_cont.103728
ble_else.103727:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    bne r12 r0 beq_else.103729
    fmv f0 f3
    j beq_cont.103730
beq_else.103729:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103730:
    addi r28 r0 3
    bne r11 r28 beq_else.103731
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103732
beq_else.103731:
beq_cont.103732:
    swcZ f0 r10 12
ble_cont.103728:
beq_cont.103726:
    subi r7 r7 1
    lw r25 r29 8
    mv r2 r7
    mv r1 r4
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
    j ble_cont.103724
ble_else.103723:
ble_cont.103724:
    addi r4 r0 118
    lw r1 r29 48
    lw r2 r29 0
    lw r3 r29 24
    lw r25 r29 4
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
beq_cont.103722:
    lw r1 r29 32
    addi r28 r0 4
    bne r1 r28 beq_else.103733
    jr r31
beq_else.103733:
    lw r1 r29 28
    lw r1 r1 16
    lw r3 r29 24
    lwcZ f0 r3 0
    lw r2 r29 20
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
    lw r2 r29 16
    lw r2 r2 0
    subi r2 r2 1
    sw r1 r29 52
    slt r28 r2 r0
    bne r0 r28 ble_else.103735
    sll r4 r2 2
    lw r5 r29 12
    add r27 r5 r4
    lw r4 r27 0
    lw r5 r4 40
    lw r6 r4 4
    lwcZ f0 r3 0
    lw r7 r4 20
    lwcZ f1 r7 0
    fsub f0 f0 f1
    swcZ f0 r5 0
    lwcZ f0 r3 4
    lw r7 r4 20
    lwcZ f1 r7 4
    fsub f0 f0 f1
    swcZ f0 r5 4
    lwcZ f0 r3 8
    lw r7 r4 20
    lwcZ f1 r7 8
    fsub f0 f0 f1
    swcZ f0 r5 8
    addi r28 r0 2
    bne r6 r28 beq_else.103737
    lw r4 r4 16
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    lwcZ f3 r4 0
    fmul f0 f3 f0
    lwcZ f3 r4 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r5 12
    j beq_cont.103738
beq_else.103737:
    addi r28 r0 2
    slt r28 r28 r6
    bne r0 r28 ble_else.103739
    j ble_cont.103740
ble_else.103739:
    lwcZ f0 r5 0
    lwcZ f1 r5 4
    lwcZ f2 r5 8
    fmul f3 f0 f0
    lw r7 r4 16
    lwcZ f4 r7 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r7 r4 16
    lwcZ f5 r7 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r7 r4 16
    lwcZ f5 r7 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r7 r4 12
    bne r7 r0 beq_else.103741
    fmv f0 f3
    j beq_cont.103742
beq_else.103741:
    fmul f4 f1 f2
    lw r7 r4 36
    lwcZ f5 r7 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r7 r4 36
    lwcZ f4 r7 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r4 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103742:
    addi r28 r0 3
    bne r6 r28 beq_else.103743
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103744
beq_else.103743:
beq_cont.103744:
    swcZ f0 r5 12
ble_cont.103740:
beq_cont.103738:
    subi r2 r2 1
    lw r25 r29 8
    mv r1 r3
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    j ble_cont.103736
ble_else.103735:
ble_cont.103736:
    addi r4 r0 118
    lw r1 r29 52
    lw r2 r29 0
    lw r3 r29 24
    lw r25 r29 4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
do_without_neighbors.2975:
    lw r3 r25 40
    lw r4 r25 36
    lw r5 r25 32
    lw r6 r25 28
    lw r7 r25 24
    lw r8 r25 20
    lw r9 r25 16
    lw r10 r25 12
    lw r11 r25 8
    lw r12 r25 4
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.103745
    lw r13 r1 8
    sll r14 r2 2
    add r27 r13 r14
    lw r13 r27 0
    slt r28 r13 r0
    bne r0 r28 ble_else.103746
    lw r13 r1 12
    sll r14 r2 2
    add r27 r13 r14
    lw r13 r27 0
    sw r25 r29 0
    sw r3 r29 4
    sw r7 r29 8
    sw r10 r29 12
    sw r4 r29 16
    sw r6 r29 20
    sw r9 r29 24
    sw r5 r29 28
    sw r11 r29 32
    sw r12 r29 36
    sw r1 r29 40
    sw r2 r29 44
    bne r13 r0 beq_else.103747
    j beq_cont.103748
beq_else.103747:
    lw r13 r1 20
    lw r14 r1 28
    lw r15 r1 4
    lw r16 r1 16
    sll r17 r2 2
    add r27 r13 r17
    lw r13 r27 0
    lwcZ f0 r13 0
    swcZ f0 r12 0
    lwcZ f0 r13 4
    swcZ f0 r12 4
    lwcZ f0 r13 8
    swcZ f0 r12 8
    lw r13 r1 24
    lw r13 r13 0
    sll r17 r2 2
    add r27 r14 r17
    lw r14 r27 0
    sll r17 r2 2
    add r27 r15 r17
    lw r15 r27 0
    sw r16 r29 48
    sw r14 r29 52
    sw r8 r29 56
    sw r15 r29 60
    sw r13 r29 64
    bne r13 r0 beq_else.103749
    j beq_cont.103750
beq_else.103749:
    lw r17 r11 0
    lwcZ f0 r15 0
    swcZ f0 r5 0
    lwcZ f0 r15 4
    swcZ f0 r5 4
    lwcZ f0 r15 8
    swcZ f0 r5 8
    lw r18 r9 0
    subi r18 r18 1
    sw r17 r29 68
    slt r28 r18 r0
    bne r0 r28 ble_else.103751
    sll r19 r18 2
    add r27 r8 r19
    lw r19 r27 0
    lw r20 r19 40
    lw r21 r19 4
    lwcZ f0 r15 0
    lw r22 r19 20
    lwcZ f1 r22 0
    fsub f0 f0 f1
    swcZ f0 r20 0
    lwcZ f0 r15 4
    lw r22 r19 20
    lwcZ f1 r22 4
    fsub f0 f0 f1
    swcZ f0 r20 4
    lwcZ f0 r15 8
    lw r22 r19 20
    lwcZ f1 r22 8
    fsub f0 f0 f1
    swcZ f0 r20 8
    addi r28 r0 2
    bne r21 r28 beq_else.103753
    lw r19 r19 16
    lwcZ f0 r20 0
    lwcZ f1 r20 4
    lwcZ f2 r20 8
    lwcZ f3 r19 0
    fmul f0 f3 f0
    lwcZ f3 r19 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r19 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r20 12
    j beq_cont.103754
beq_else.103753:
    addi r28 r0 2
    slt r28 r28 r21
    bne r0 r28 ble_else.103755
    j ble_cont.103756
ble_else.103755:
    lwcZ f0 r20 0
    lwcZ f1 r20 4
    lwcZ f2 r20 8
    fmul f3 f0 f0
    lw r22 r19 16
    lwcZ f4 r22 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r22 r19 16
    lwcZ f5 r22 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r22 r19 16
    lwcZ f5 r22 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r22 r19 12
    bne r22 r0 beq_else.103757
    fmv f0 f3
    j beq_cont.103758
beq_else.103757:
    fmul f4 f1 f2
    lw r22 r19 36
    lwcZ f5 r22 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r22 r19 36
    lwcZ f4 r22 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r19 r19 36
    lwcZ f1 r19 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103758:
    addi r28 r0 3
    bne r21 r28 beq_else.103759
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103760
beq_else.103759:
beq_cont.103760:
    swcZ f0 r20 12
ble_cont.103756:
beq_cont.103754:
    subi r18 r18 1
    mv r2 r18
    mv r1 r15
    mv r25 r6
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    j ble_cont.103752
ble_else.103751:
ble_cont.103752:
    addi r4 r0 118
    lw r1 r29 68
    lw r2 r29 52
    lw r3 r29 60
    lw r25 r29 12
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
beq_cont.103750:
    lw r1 r29 64
    addi r28 r0 1
    bne r1 r28 beq_else.103761
    j beq_cont.103762
beq_else.103761:
    lw r2 r29 32
    lw r3 r2 4
    lw r4 r29 60
    lwcZ f0 r4 0
    lw r5 r29 28
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 24
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 72
    slt r28 r7 r0
    bne r0 r28 ble_else.103763
    sll r8 r7 2
    lw r9 r29 56
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.103765
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.103766
beq_else.103765:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.103767
    j ble_cont.103768
ble_else.103767:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    bne r12 r0 beq_else.103769
    fmv f0 f3
    j beq_cont.103770
beq_else.103769:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103770:
    addi r28 r0 3
    bne r11 r28 beq_else.103771
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103772
beq_else.103771:
beq_cont.103772:
    swcZ f0 r10 12
ble_cont.103768:
beq_cont.103766:
    subi r7 r7 1
    lw r25 r29 20
    mv r2 r7
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j ble_cont.103764
ble_else.103763:
ble_cont.103764:
    addi r4 r0 118
    lw r1 r29 72
    lw r2 r29 52
    lw r3 r29 60
    lw r25 r29 12
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.103762:
    lw r1 r29 64
    addi r28 r0 2
    bne r1 r28 beq_else.103773
    j beq_cont.103774
beq_else.103773:
    lw r2 r29 32
    lw r3 r2 8
    lw r4 r29 60
    lwcZ f0 r4 0
    lw r5 r29 28
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 24
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 76
    slt r28 r7 r0
    bne r0 r28 ble_else.103775
    sll r8 r7 2
    lw r9 r29 56
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.103777
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.103778
beq_else.103777:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.103779
    j ble_cont.103780
ble_else.103779:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    bne r12 r0 beq_else.103781
    fmv f0 f3
    j beq_cont.103782
beq_else.103781:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103782:
    addi r28 r0 3
    bne r11 r28 beq_else.103783
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103784
beq_else.103783:
beq_cont.103784:
    swcZ f0 r10 12
ble_cont.103780:
beq_cont.103778:
    subi r7 r7 1
    lw r25 r29 20
    mv r2 r7
    mv r1 r4
    sw r31 r29 80
    addi r29 r29 84
    lw r26 r25 0
    jalr r26
    subi r29 r29 84
    lw r31 r29 80
    j ble_cont.103776
ble_else.103775:
ble_cont.103776:
    addi r4 r0 118
    lw r1 r29 76
    lw r2 r29 52
    lw r3 r29 60
    lw r25 r29 12
    sw r31 r29 80
    addi r29 r29 84
    lw r26 r25 0
    jalr r26
    subi r29 r29 84
    lw r31 r29 80
beq_cont.103774:
    lw r1 r29 64
    addi r28 r0 3
    bne r1 r28 beq_else.103785
    j beq_cont.103786
beq_else.103785:
    lw r2 r29 32
    lw r3 r2 12
    lw r4 r29 60
    lwcZ f0 r4 0
    lw r5 r29 28
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 24
    lw r7 r6 0
    subi r7 r7 1
    sw r3 r29 80
    slt r28 r7 r0
    bne r0 r28 ble_else.103787
    sll r8 r7 2
    lw r9 r29 56
    add r27 r9 r8
    lw r8 r27 0
    lw r10 r8 40
    lw r11 r8 4
    lwcZ f0 r4 0
    lw r12 r8 20
    lwcZ f1 r12 0
    fsub f0 f0 f1
    swcZ f0 r10 0
    lwcZ f0 r4 4
    lw r12 r8 20
    lwcZ f1 r12 4
    fsub f0 f0 f1
    swcZ f0 r10 4
    lwcZ f0 r4 8
    lw r12 r8 20
    lwcZ f1 r12 8
    fsub f0 f0 f1
    swcZ f0 r10 8
    addi r28 r0 2
    bne r11 r28 beq_else.103789
    lw r8 r8 16
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    lwcZ f3 r8 0
    fmul f0 f3 f0
    lwcZ f3 r8 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r8 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r10 12
    j beq_cont.103790
beq_else.103789:
    addi r28 r0 2
    slt r28 r28 r11
    bne r0 r28 ble_else.103791
    j ble_cont.103792
ble_else.103791:
    lwcZ f0 r10 0
    lwcZ f1 r10 4
    lwcZ f2 r10 8
    fmul f3 f0 f0
    lw r12 r8 16
    lwcZ f4 r12 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r12 r8 16
    lwcZ f5 r12 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r12 r8 16
    lwcZ f5 r12 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r12 r8 12
    bne r12 r0 beq_else.103793
    fmv f0 f3
    j beq_cont.103794
beq_else.103793:
    fmul f4 f1 f2
    lw r12 r8 36
    lwcZ f5 r12 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r12 r8 36
    lwcZ f4 r12 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r8 r8 36
    lwcZ f1 r8 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103794:
    addi r28 r0 3
    bne r11 r28 beq_else.103795
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103796
beq_else.103795:
beq_cont.103796:
    swcZ f0 r10 12
ble_cont.103792:
beq_cont.103790:
    subi r7 r7 1
    lw r25 r29 20
    mv r2 r7
    mv r1 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    j ble_cont.103788
ble_else.103787:
ble_cont.103788:
    addi r4 r0 118
    lw r1 r29 80
    lw r2 r29 52
    lw r3 r29 60
    lw r25 r29 12
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.103786:
    lw r1 r29 64
    addi r28 r0 4
    bne r1 r28 beq_else.103797
    j beq_cont.103798
beq_else.103797:
    lw r1 r29 32
    lw r2 r1 16
    lw r3 r29 60
    lwcZ f0 r3 0
    lw r4 r29 28
    swcZ f0 r4 0
    lwcZ f0 r3 4
    swcZ f0 r4 4
    lwcZ f0 r3 8
    swcZ f0 r4 8
    lw r5 r29 24
    lw r6 r5 0
    subi r6 r6 1
    sw r2 r29 84
    slt r28 r6 r0
    bne r0 r28 ble_else.103799
    sll r7 r6 2
    lw r8 r29 56
    add r27 r8 r7
    lw r7 r27 0
    lw r8 r7 40
    lw r9 r7 4
    lwcZ f0 r3 0
    lw r10 r7 20
    lwcZ f1 r10 0
    fsub f0 f0 f1
    swcZ f0 r8 0
    lwcZ f0 r3 4
    lw r10 r7 20
    lwcZ f1 r10 4
    fsub f0 f0 f1
    swcZ f0 r8 4
    lwcZ f0 r3 8
    lw r10 r7 20
    lwcZ f1 r10 8
    fsub f0 f0 f1
    swcZ f0 r8 8
    addi r28 r0 2
    bne r9 r28 beq_else.103801
    lw r7 r7 16
    lwcZ f0 r8 0
    lwcZ f1 r8 4
    lwcZ f2 r8 8
    lwcZ f3 r7 0
    fmul f0 f3 f0
    lwcZ f3 r7 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r7 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r8 12
    j beq_cont.103802
beq_else.103801:
    addi r28 r0 2
    slt r28 r28 r9
    bne r0 r28 ble_else.103803
    j ble_cont.103804
ble_else.103803:
    lwcZ f0 r8 0
    lwcZ f1 r8 4
    lwcZ f2 r8 8
    fmul f3 f0 f0
    lw r10 r7 16
    lwcZ f4 r10 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r10 r7 16
    lwcZ f5 r10 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r10 r7 16
    lwcZ f5 r10 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r10 r7 12
    bne r10 r0 beq_else.103805
    fmv f0 f3
    j beq_cont.103806
beq_else.103805:
    fmul f4 f1 f2
    lw r10 r7 36
    lwcZ f5 r10 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r10 r7 36
    lwcZ f4 r10 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r7 r7 36
    lwcZ f1 r7 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.103806:
    addi r28 r0 3
    bne r9 r28 beq_else.103807
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.103808
beq_else.103807:
beq_cont.103808:
    swcZ f0 r8 12
ble_cont.103804:
beq_cont.103802:
    subi r6 r6 1
    lw r25 r29 20
    mv r2 r6
    mv r1 r3
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    j ble_cont.103800
ble_else.103799:
ble_cont.103800:
    addi r4 r0 118
    lw r1 r29 84
    lw r2 r29 52
    lw r3 r29 60
    lw r25 r29 12
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
beq_cont.103798:
    lw r1 r29 44
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.103748:
    lw r1 r29 44
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.103809
    lw r2 r29 40
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 ble_else.103810
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    bne r3 r0 beq_else.103811
    j beq_cont.103812
beq_else.103811:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 36
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    sw r6 r29 88
    sw r1 r29 92
    sw r4 r29 96
    sw r5 r29 100
    sw r3 r29 104
    bne r3 r0 beq_else.103813
    j beq_cont.103814
beq_else.103813:
    lw r8 r29 32
    lw r9 r8 0
    lwcZ f0 r5 0
    lw r10 r29 28
    swcZ f0 r10 0
    lwcZ f0 r5 4
    swcZ f0 r10 4
    lwcZ f0 r5 8
    swcZ f0 r10 8
    lw r11 r29 24
    lw r12 r11 0
    subi r12 r12 1
    lw r25 r29 20
    sw r9 r29 108
    mv r2 r12
    mv r1 r5
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    lw r1 r29 108
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103815
    addi r2 r0 1
    j float_ble_cont.103816
float_ble_else.103815:
    or r2 r0 r0
float_ble_cont.103816:
    bne r2 r0 beq_else.103817
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    j beq_cont.103818
beq_else.103817:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
beq_cont.103818:
    addi r4 r0 116
    lw r1 r29 108
    lw r2 r29 96
    lw r3 r29 100
    lw r25 r29 12
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
beq_cont.103814:
    lw r1 r29 104
    addi r28 r0 1
    bne r1 r28 beq_else.103819
    j beq_cont.103820
beq_else.103819:
    lw r2 r29 32
    lw r3 r2 4
    lw r4 r29 100
    lwcZ f0 r4 0
    lw r5 r29 28
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 24
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 20
    sw r3 r29 112
    mv r2 r7
    mv r1 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 112
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103821
    addi r2 r0 1
    j float_ble_cont.103822
float_ble_else.103821:
    or r2 r0 r0
float_ble_cont.103822:
    bne r2 r0 beq_else.103823
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.103824
beq_else.103823:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.103824:
    addi r4 r0 116
    lw r1 r29 112
    lw r2 r29 96
    lw r3 r29 100
    lw r25 r29 12
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.103820:
    lw r1 r29 104
    addi r28 r0 2
    bne r1 r28 beq_else.103825
    j beq_cont.103826
beq_else.103825:
    lw r2 r29 32
    lw r3 r2 8
    lw r4 r29 100
    lwcZ f0 r4 0
    lw r5 r29 28
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 24
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 20
    sw r3 r29 116
    mv r2 r7
    mv r1 r4
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    lw r1 r29 116
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103827
    addi r2 r0 1
    j float_ble_cont.103828
float_ble_else.103827:
    or r2 r0 r0
float_ble_cont.103828:
    bne r2 r0 beq_else.103829
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    j beq_cont.103830
beq_else.103829:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
beq_cont.103830:
    addi r4 r0 116
    lw r1 r29 116
    lw r2 r29 96
    lw r3 r29 100
    lw r25 r29 12
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
beq_cont.103826:
    lw r1 r29 104
    addi r28 r0 3
    bne r1 r28 beq_else.103831
    j beq_cont.103832
beq_else.103831:
    lw r2 r29 32
    lw r3 r2 12
    lw r4 r29 100
    lwcZ f0 r4 0
    lw r5 r29 28
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 24
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 20
    sw r3 r29 120
    mv r2 r7
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    lw r1 r29 120
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103833
    addi r2 r0 1
    j float_ble_cont.103834
float_ble_else.103833:
    or r2 r0 r0
float_ble_cont.103834:
    bne r2 r0 beq_else.103835
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.103836
beq_else.103835:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.103836:
    addi r4 r0 116
    lw r1 r29 120
    lw r2 r29 96
    lw r3 r29 100
    lw r25 r29 12
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.103832:
    lw r1 r29 104
    addi r28 r0 4
    bne r1 r28 beq_else.103837
    j beq_cont.103838
beq_else.103837:
    lw r1 r29 32
    lw r2 r1 16
    lw r3 r29 100
    lwcZ f0 r3 0
    lw r4 r29 28
    swcZ f0 r4 0
    lwcZ f0 r3 4
    swcZ f0 r4 4
    lwcZ f0 r3 8
    swcZ f0 r4 8
    lw r5 r29 24
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 20
    sw r2 r29 124
    mv r2 r6
    mv r1 r3
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    lw r1 r29 124
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103839
    addi r2 r0 1
    j float_ble_cont.103840
float_ble_else.103839:
    or r2 r0 r0
float_ble_cont.103840:
    bne r2 r0 beq_else.103841
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    j beq_cont.103842
beq_else.103841:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
beq_cont.103842:
    addi r4 r0 116
    lw r1 r29 124
    lw r2 r29 96
    lw r3 r29 100
    lw r25 r29 12
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
beq_cont.103838:
    lw r1 r29 92
    sll r2 r1 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.103812:
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.103843
    lw r2 r29 40
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 ble_else.103844
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    bne r3 r0 beq_else.103845
    j beq_cont.103846
beq_else.103845:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 36
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    lw r25 r29 4
    sw r6 r29 128
    sw r1 r29 132
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    lw r1 r29 132
    sll r2 r1 2
    lw r3 r29 128
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.103846:
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.103847
    lw r2 r29 40
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 ble_else.103848
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    bne r3 r0 beq_else.103849
    j beq_cont.103850
beq_else.103849:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 36
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    sw r6 r29 136
    sw r1 r29 140
    sw r4 r29 144
    sw r5 r29 148
    sw r3 r29 152
    bne r3 r0 beq_else.103851
    j beq_cont.103852
beq_else.103851:
    lw r8 r29 32
    lw r9 r8 0
    lwcZ f0 r5 0
    lw r10 r29 28
    swcZ f0 r10 0
    lwcZ f0 r5 4
    swcZ f0 r10 4
    lwcZ f0 r5 8
    swcZ f0 r10 8
    lw r11 r29 24
    lw r12 r11 0
    subi r12 r12 1
    lw r25 r29 20
    sw r9 r29 156
    mv r2 r12
    mv r1 r5
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    lw r1 r29 156
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 144
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103853
    addi r2 r0 1
    j float_ble_cont.103854
float_ble_else.103853:
    or r2 r0 r0
float_ble_cont.103854:
    bne r2 r0 beq_else.103855
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    j beq_cont.103856
beq_else.103855:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
beq_cont.103856:
    addi r4 r0 116
    lw r1 r29 156
    lw r2 r29 144
    lw r3 r29 148
    lw r25 r29 12
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
beq_cont.103852:
    lw r1 r29 152
    addi r28 r0 1
    bne r1 r28 beq_else.103857
    j beq_cont.103858
beq_else.103857:
    lw r2 r29 32
    lw r3 r2 4
    lw r4 r29 148
    lwcZ f0 r4 0
    lw r5 r29 28
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 24
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 20
    sw r3 r29 160
    mv r2 r7
    mv r1 r4
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 160
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 144
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103859
    addi r2 r0 1
    j float_ble_cont.103860
float_ble_else.103859:
    or r2 r0 r0
float_ble_cont.103860:
    bne r2 r0 beq_else.103861
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.103862
beq_else.103861:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.103862:
    addi r4 r0 116
    lw r1 r29 160
    lw r2 r29 144
    lw r3 r29 148
    lw r25 r29 12
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.103858:
    lw r1 r29 152
    addi r28 r0 2
    bne r1 r28 beq_else.103863
    j beq_cont.103864
beq_else.103863:
    lw r2 r29 32
    lw r3 r2 8
    lw r4 r29 148
    lwcZ f0 r4 0
    lw r5 r29 28
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 24
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 20
    sw r3 r29 164
    mv r2 r7
    mv r1 r4
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    lw r1 r29 164
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 144
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103865
    addi r2 r0 1
    j float_ble_cont.103866
float_ble_else.103865:
    or r2 r0 r0
float_ble_cont.103866:
    bne r2 r0 beq_else.103867
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    j beq_cont.103868
beq_else.103867:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
beq_cont.103868:
    addi r4 r0 116
    lw r1 r29 164
    lw r2 r29 144
    lw r3 r29 148
    lw r25 r29 12
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
beq_cont.103864:
    lw r1 r29 152
    addi r28 r0 3
    bne r1 r28 beq_else.103869
    j beq_cont.103870
beq_else.103869:
    lw r2 r29 32
    lw r3 r2 12
    lw r4 r29 148
    lwcZ f0 r4 0
    lw r5 r29 28
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 24
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 20
    sw r3 r29 168
    mv r2 r7
    mv r1 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    lw r1 r29 168
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 144
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103871
    addi r2 r0 1
    j float_ble_cont.103872
float_ble_else.103871:
    or r2 r0 r0
float_ble_cont.103872:
    bne r2 r0 beq_else.103873
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.103874
beq_else.103873:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.103874:
    addi r4 r0 116
    lw r1 r29 168
    lw r2 r29 144
    lw r3 r29 148
    lw r25 r29 12
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.103870:
    lw r1 r29 152
    addi r28 r0 4
    bne r1 r28 beq_else.103875
    j beq_cont.103876
beq_else.103875:
    lw r1 r29 32
    lw r1 r1 16
    lw r2 r29 148
    lwcZ f0 r2 0
    lw r3 r29 28
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r3 r29 24
    lw r3 r3 0
    subi r3 r3 1
    lw r25 r29 20
    sw r1 r29 172
    mv r1 r2
    mv r2 r3
    sw r31 r29 176
    addi r29 r29 180
    lw r26 r25 0
    jalr r26
    subi r29 r29 180
    lw r31 r29 176
    lw r1 r29 172
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 144
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103877
    addi r2 r0 1
    j float_ble_cont.103878
float_ble_else.103877:
    or r2 r0 r0
float_ble_cont.103878:
    bne r2 r0 beq_else.103879
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 176
    addi r29 r29 180
    lw r26 r25 0
    jalr r26
    subi r29 r29 180
    lw r31 r29 176
    j beq_cont.103880
beq_else.103879:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 16
    mv r1 r2
    sw r31 r29 176
    addi r29 r29 180
    lw r26 r25 0
    jalr r26
    subi r29 r29 180
    lw r31 r29 176
beq_cont.103880:
    addi r4 r0 116
    lw r1 r29 172
    lw r2 r29 144
    lw r3 r29 148
    lw r25 r29 12
    sw r31 r29 176
    addi r29 r29 180
    lw r26 r25 0
    jalr r26
    subi r29 r29 180
    lw r31 r29 176
beq_cont.103876:
    lw r1 r29 140
    sll r2 r1 2
    lw r3 r29 136
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 8
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.103850:
    addi r2 r1 1
    lw r1 r29 40
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.103848:
    jr r31
ble_else.103847:
    jr r31
ble_else.103844:
    jr r31
ble_else.103843:
    jr r31
ble_else.103810:
    jr r31
ble_else.103809:
    jr r31
ble_else.103746:
    jr r31
ble_else.103745:
    jr r31
try_exploit_neighbors.2991:
    lw r7 r25 40
    lw r8 r25 36
    lw r9 r25 32
    lw r10 r25 28
    lw r11 r25 24
    lw r12 r25 20
    lw r13 r25 16
    lw r14 r25 12
    lw r15 r25 8
    lw r16 r25 4
    sll r17 r1 2
    add r27 r4 r17
    lw r17 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.103889
    lw r18 r17 8
    sll r19 r6 2
    add r27 r18 r19
    lw r18 r27 0
    slt r28 r18 r0
    bne r0 r28 ble_else.103890
    sll r18 r1 2
    add r27 r4 r18
    lw r18 r27 0
    lw r18 r18 8
    sll r19 r6 2
    add r27 r18 r19
    lw r18 r27 0
    sll r19 r1 2
    add r27 r3 r19
    lw r19 r27 0
    lw r19 r19 8
    sll r20 r6 2
    add r27 r19 r20
    lw r19 r27 0
    bne r19 r18 beq_else.103891
    sll r19 r1 2
    add r27 r5 r19
    lw r19 r27 0
    lw r19 r19 8
    sll r20 r6 2
    add r27 r19 r20
    lw r19 r27 0
    bne r19 r18 beq_else.103893
    subi r19 r1 1
    sll r19 r19 2
    add r27 r4 r19
    lw r19 r27 0
    lw r19 r19 8
    sll r20 r6 2
    add r27 r19 r20
    lw r19 r27 0
    bne r19 r18 beq_else.103895
    addi r19 r1 1
    sll r19 r19 2
    add r27 r4 r19
    lw r19 r27 0
    lw r19 r19 8
    sll r20 r6 2
    add r27 r19 r20
    lw r19 r27 0
    bne r19 r18 beq_else.103897
    addi r18 r0 1
    j beq_cont.103898
beq_else.103897:
    or r18 r0 r0
beq_cont.103898:
    j beq_cont.103896
beq_else.103895:
    or r18 r0 r0
beq_cont.103896:
    j beq_cont.103894
beq_else.103893:
    or r18 r0 r0
beq_cont.103894:
    j beq_cont.103892
beq_else.103891:
    or r18 r0 r0
beq_cont.103892:
    bne r18 r0 beq_else.103899
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.103900
    lw r2 r1 8
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    slt r28 r2 r0
    bne r0 r28 ble_else.103901
    lw r2 r1 12
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    sw r14 r29 0
    sw r13 r29 4
    sw r8 r29 8
    sw r10 r29 12
    sw r12 r29 16
    sw r9 r29 20
    sw r15 r29 24
    sw r11 r29 28
    sw r7 r29 32
    sw r16 r29 36
    sw r1 r29 40
    sw r6 r29 44
    bne r2 r0 beq_else.103902
    j beq_cont.103903
beq_else.103902:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    sll r17 r6 2
    add r27 r2 r17
    lw r2 r27 0
    lwcZ f0 r2 0
    swcZ f0 r16 0
    lwcZ f0 r2 4
    swcZ f0 r16 4
    lwcZ f0 r2 8
    swcZ f0 r16 8
    lw r2 r1 24
    lw r2 r2 0
    sll r17 r6 2
    add r27 r3 r17
    lw r3 r27 0
    sll r17 r6 2
    add r27 r4 r17
    lw r4 r27 0
    sw r5 r29 48
    sw r3 r29 52
    sw r4 r29 56
    sw r2 r29 60
    bne r2 r0 beq_else.103904
    j beq_cont.103905
beq_else.103904:
    lw r17 r15 0
    lwcZ f0 r4 0
    swcZ f0 r9 0
    lwcZ f0 r4 4
    swcZ f0 r9 4
    lwcZ f0 r4 8
    swcZ f0 r9 8
    lw r18 r12 0
    subi r18 r18 1
    sw r17 r29 64
    mv r2 r18
    mv r1 r4
    mv r25 r10
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    lw r1 r29 64
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103906
    addi r2 r0 1
    j float_ble_cont.103907
float_ble_else.103906:
    or r2 r0 r0
float_ble_cont.103907:
    bne r2 r0 beq_else.103908
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
    j beq_cont.103909
beq_else.103908:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.103909:
    addi r4 r0 116
    lw r1 r29 64
    lw r2 r29 52
    lw r3 r29 56
    lw r25 r29 4
    sw r31 r29 68
    addi r29 r29 72
    lw r26 r25 0
    jalr r26
    subi r29 r29 72
    lw r31 r29 68
beq_cont.103905:
    lw r1 r29 60
    addi r28 r0 1
    bne r1 r28 beq_else.103910
    j beq_cont.103911
beq_else.103910:
    lw r2 r29 24
    lw r3 r2 4
    lw r4 r29 56
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 12
    sw r3 r29 68
    mv r2 r7
    mv r1 r4
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    lw r1 r29 68
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103912
    addi r2 r0 1
    j float_ble_cont.103913
float_ble_else.103912:
    or r2 r0 r0
float_ble_cont.103913:
    bne r2 r0 beq_else.103914
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    j beq_cont.103915
beq_else.103914:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
beq_cont.103915:
    addi r4 r0 116
    lw r1 r29 68
    lw r2 r29 52
    lw r3 r29 56
    lw r25 r29 4
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
beq_cont.103911:
    lw r1 r29 60
    addi r28 r0 2
    bne r1 r28 beq_else.103916
    j beq_cont.103917
beq_else.103916:
    lw r2 r29 24
    lw r3 r2 8
    lw r4 r29 56
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 12
    sw r3 r29 72
    mv r2 r7
    mv r1 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 72
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103918
    addi r2 r0 1
    j float_ble_cont.103919
float_ble_else.103918:
    or r2 r0 r0
float_ble_cont.103919:
    bne r2 r0 beq_else.103920
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j beq_cont.103921
beq_else.103920:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.103921:
    addi r4 r0 116
    lw r1 r29 72
    lw r2 r29 52
    lw r3 r29 56
    lw r25 r29 4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
beq_cont.103917:
    lw r1 r29 60
    addi r28 r0 3
    bne r1 r28 beq_else.103922
    j beq_cont.103923
beq_else.103922:
    lw r2 r29 24
    lw r3 r2 12
    lw r4 r29 56
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 12
    sw r3 r29 76
    mv r2 r7
    mv r1 r4
    sw r31 r29 80
    addi r29 r29 84
    lw r26 r25 0
    jalr r26
    subi r29 r29 84
    lw r31 r29 80
    lw r1 r29 76
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103924
    addi r2 r0 1
    j float_ble_cont.103925
float_ble_else.103924:
    or r2 r0 r0
float_ble_cont.103925:
    bne r2 r0 beq_else.103926
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 80
    addi r29 r29 84
    lw r26 r25 0
    jalr r26
    subi r29 r29 84
    lw r31 r29 80
    j beq_cont.103927
beq_else.103926:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 80
    addi r29 r29 84
    lw r26 r25 0
    jalr r26
    subi r29 r29 84
    lw r31 r29 80
beq_cont.103927:
    addi r4 r0 116
    lw r1 r29 76
    lw r2 r29 52
    lw r3 r29 56
    lw r25 r29 4
    sw r31 r29 80
    addi r29 r29 84
    lw r26 r25 0
    jalr r26
    subi r29 r29 84
    lw r31 r29 80
beq_cont.103923:
    lw r1 r29 60
    addi r28 r0 4
    bne r1 r28 beq_else.103928
    j beq_cont.103929
beq_else.103928:
    lw r1 r29 24
    lw r2 r1 16
    lw r3 r29 56
    lwcZ f0 r3 0
    lw r4 r29 20
    swcZ f0 r4 0
    lwcZ f0 r3 4
    swcZ f0 r4 4
    lwcZ f0 r3 8
    swcZ f0 r4 8
    lw r5 r29 16
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 12
    sw r2 r29 80
    mv r2 r6
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 52
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103930
    addi r2 r0 1
    j float_ble_cont.103931
float_ble_else.103930:
    or r2 r0 r0
float_ble_cont.103931:
    bne r2 r0 beq_else.103932
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    j beq_cont.103933
beq_else.103932:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.103933:
    addi r4 r0 116
    lw r1 r29 80
    lw r2 r29 52
    lw r3 r29 56
    lw r25 r29 4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
beq_cont.103929:
    lw r1 r29 44
    sll r2 r1 2
    lw r3 r29 48
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 28
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.103903:
    lw r1 r29 44
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.103934
    lw r2 r29 40
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 ble_else.103935
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    bne r3 r0 beq_else.103936
    j beq_cont.103937
beq_else.103936:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 36
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    lw r25 r29 32
    sw r6 r29 84
    sw r1 r29 88
    mv r2 r4
    mv r1 r3
    mv r3 r5
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    sll r2 r1 2
    lw r3 r29 84
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 28
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.103937:
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.103938
    lw r2 r29 40
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 ble_else.103939
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    bne r3 r0 beq_else.103940
    j beq_cont.103941
beq_else.103940:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 36
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    sw r6 r29 92
    sw r1 r29 96
    sw r4 r29 100
    sw r5 r29 104
    sw r3 r29 108
    bne r3 r0 beq_else.103942
    j beq_cont.103943
beq_else.103942:
    lw r8 r29 24
    lw r9 r8 0
    lwcZ f0 r5 0
    lw r10 r29 20
    swcZ f0 r10 0
    lwcZ f0 r5 4
    swcZ f0 r10 4
    lwcZ f0 r5 8
    swcZ f0 r10 8
    lw r11 r29 16
    lw r12 r11 0
    subi r12 r12 1
    lw r25 r29 12
    sw r9 r29 112
    mv r2 r12
    mv r1 r5
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 112
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 100
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103944
    addi r2 r0 1
    j float_ble_cont.103945
float_ble_else.103944:
    or r2 r0 r0
float_ble_cont.103945:
    bne r2 r0 beq_else.103946
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    j beq_cont.103947
beq_else.103946:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.103947:
    addi r4 r0 116
    lw r1 r29 112
    lw r2 r29 100
    lw r3 r29 104
    lw r25 r29 4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
beq_cont.103943:
    lw r1 r29 108
    addi r28 r0 1
    bne r1 r28 beq_else.103948
    j beq_cont.103949
beq_else.103948:
    lw r2 r29 24
    lw r3 r2 4
    lw r4 r29 104
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 12
    sw r3 r29 116
    mv r2 r7
    mv r1 r4
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    lw r1 r29 116
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 100
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103950
    addi r2 r0 1
    j float_ble_cont.103951
float_ble_else.103950:
    or r2 r0 r0
float_ble_cont.103951:
    bne r2 r0 beq_else.103952
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
    j beq_cont.103953
beq_else.103952:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
beq_cont.103953:
    addi r4 r0 116
    lw r1 r29 116
    lw r2 r29 100
    lw r3 r29 104
    lw r25 r29 4
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
beq_cont.103949:
    lw r1 r29 108
    addi r28 r0 2
    bne r1 r28 beq_else.103954
    j beq_cont.103955
beq_else.103954:
    lw r2 r29 24
    lw r3 r2 8
    lw r4 r29 104
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 12
    sw r3 r29 120
    mv r2 r7
    mv r1 r4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    lw r1 r29 120
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 100
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103956
    addi r2 r0 1
    j float_ble_cont.103957
float_ble_else.103956:
    or r2 r0 r0
float_ble_cont.103957:
    bne r2 r0 beq_else.103958
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j beq_cont.103959
beq_else.103958:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.103959:
    addi r4 r0 116
    lw r1 r29 120
    lw r2 r29 100
    lw r3 r29 104
    lw r25 r29 4
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
beq_cont.103955:
    lw r1 r29 108
    addi r28 r0 3
    bne r1 r28 beq_else.103960
    j beq_cont.103961
beq_else.103960:
    lw r2 r29 24
    lw r3 r2 12
    lw r4 r29 104
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 12
    sw r3 r29 124
    mv r2 r7
    mv r1 r4
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    lw r1 r29 124
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 100
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103962
    addi r2 r0 1
    j float_ble_cont.103963
float_ble_else.103962:
    or r2 r0 r0
float_ble_cont.103963:
    bne r2 r0 beq_else.103964
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    j beq_cont.103965
beq_else.103964:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
beq_cont.103965:
    addi r4 r0 116
    lw r1 r29 124
    lw r2 r29 100
    lw r3 r29 104
    lw r25 r29 4
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
beq_cont.103961:
    lw r1 r29 108
    addi r28 r0 4
    bne r1 r28 beq_else.103966
    j beq_cont.103967
beq_else.103966:
    lw r1 r29 24
    lw r1 r1 16
    lw r2 r29 104
    lwcZ f0 r2 0
    lw r3 r29 20
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r3 r29 16
    lw r3 r3 0
    subi r3 r3 1
    lw r25 r29 12
    sw r1 r29 128
    mv r1 r2
    mv r2 r3
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 128
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 100
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.103968
    addi r2 r0 1
    j float_ble_cont.103969
float_ble_else.103968:
    or r2 r0 r0
float_ble_cont.103969:
    bne r2 r0 beq_else.103970
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j beq_cont.103971
beq_else.103970:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.103971:
    addi r4 r0 116
    lw r1 r29 128
    lw r2 r29 100
    lw r3 r29 104
    lw r25 r29 4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
beq_cont.103967:
    lw r1 r29 96
    sll r2 r1 2
    lw r3 r29 92
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 28
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.103941:
    addi r2 r1 1
    lw r1 r29 40
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.103939:
    jr r31
ble_else.103938:
    jr r31
ble_else.103935:
    jr r31
ble_else.103934:
    jr r31
ble_else.103901:
    jr r31
ble_else.103900:
    jr r31
beq_else.103899:
    lw r17 r17 12
    sll r18 r6 2
    add r27 r17 r18
    lw r17 r27 0
    bne r17 r0 beq_else.103978
    j beq_cont.103979
beq_else.103978:
    sll r17 r1 2
    add r27 r3 r17
    lw r17 r27 0
    lw r17 r17 20
    subi r18 r1 1
    sll r18 r18 2
    add r27 r4 r18
    lw r18 r27 0
    lw r18 r18 20
    sll r19 r1 2
    add r27 r4 r19
    lw r19 r27 0
    lw r19 r19 20
    addi r20 r1 1
    sll r20 r20 2
    add r27 r4 r20
    lw r20 r27 0
    lw r20 r20 20
    sll r21 r1 2
    add r27 r5 r21
    lw r21 r27 0
    lw r21 r21 20
    sll r22 r6 2
    add r27 r17 r22
    lw r17 r27 0
    lwcZ f0 r17 0
    swcZ f0 r16 0
    lwcZ f0 r17 4
    swcZ f0 r16 4
    lwcZ f0 r17 8
    swcZ f0 r16 8
    sll r17 r6 2
    add r27 r18 r17
    lw r17 r27 0
    lwcZ f0 r16 0
    lwcZ f1 r17 0
    fadd f0 f0 f1
    swcZ f0 r16 0
    lwcZ f0 r16 4
    lwcZ f1 r17 4
    fadd f0 f0 f1
    swcZ f0 r16 4
    lwcZ f0 r16 8
    lwcZ f1 r17 8
    fadd f0 f0 f1
    swcZ f0 r16 8
    sll r17 r6 2
    add r27 r19 r17
    lw r17 r27 0
    lwcZ f0 r16 0
    lwcZ f1 r17 0
    fadd f0 f0 f1
    swcZ f0 r16 0
    lwcZ f0 r16 4
    lwcZ f1 r17 4
    fadd f0 f0 f1
    swcZ f0 r16 4
    lwcZ f0 r16 8
    lwcZ f1 r17 8
    fadd f0 f0 f1
    swcZ f0 r16 8
    sll r17 r6 2
    add r27 r20 r17
    lw r17 r27 0
    lwcZ f0 r16 0
    lwcZ f1 r17 0
    fadd f0 f0 f1
    swcZ f0 r16 0
    lwcZ f0 r16 4
    lwcZ f1 r17 4
    fadd f0 f0 f1
    swcZ f0 r16 4
    lwcZ f0 r16 8
    lwcZ f1 r17 8
    fadd f0 f0 f1
    swcZ f0 r16 8
    sll r17 r6 2
    add r27 r21 r17
    lw r17 r27 0
    lwcZ f0 r16 0
    lwcZ f1 r17 0
    fadd f0 f0 f1
    swcZ f0 r16 0
    lwcZ f0 r16 4
    lwcZ f1 r17 4
    fadd f0 f0 f1
    swcZ f0 r16 4
    lwcZ f0 r16 8
    lwcZ f1 r17 8
    fadd f0 f0 f1
    swcZ f0 r16 8
    sll r17 r1 2
    add r27 r4 r17
    lw r17 r27 0
    lw r17 r17 16
    sll r18 r6 2
    add r27 r17 r18
    lw r17 r27 0
    lwcZ f0 r11 0
    lwcZ f1 r17 0
    lwcZ f2 r16 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r11 0
    lwcZ f0 r11 4
    lwcZ f1 r17 4
    lwcZ f2 r16 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r11 4
    lwcZ f0 r11 8
    lwcZ f1 r17 8
    lwcZ f2 r16 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r11 8
beq_cont.103979:
    addi r6 r6 1
    sll r17 r1 2
    add r27 r4 r17
    lw r17 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.103980
    lw r18 r17 8
    sll r19 r6 2
    add r27 r18 r19
    lw r18 r27 0
    slt r28 r18 r0
    bne r0 r28 ble_else.103981
    sll r18 r1 2
    add r27 r4 r18
    lw r18 r27 0
    lw r18 r18 8
    sll r19 r6 2
    add r27 r18 r19
    lw r18 r27 0
    sll r19 r1 2
    add r27 r3 r19
    lw r19 r27 0
    lw r19 r19 8
    sll r20 r6 2
    add r27 r19 r20
    lw r19 r27 0
    bne r19 r18 beq_else.103982
    sll r19 r1 2
    add r27 r5 r19
    lw r19 r27 0
    lw r19 r19 8
    sll r20 r6 2
    add r27 r19 r20
    lw r19 r27 0
    bne r19 r18 beq_else.103984
    subi r19 r1 1
    sll r19 r19 2
    add r27 r4 r19
    lw r19 r27 0
    lw r19 r19 8
    sll r20 r6 2
    add r27 r19 r20
    lw r19 r27 0
    bne r19 r18 beq_else.103986
    addi r19 r1 1
    sll r19 r19 2
    add r27 r4 r19
    lw r19 r27 0
    lw r19 r19 8
    sll r20 r6 2
    add r27 r19 r20
    lw r19 r27 0
    bne r19 r18 beq_else.103988
    addi r18 r0 1
    j beq_cont.103989
beq_else.103988:
    or r18 r0 r0
beq_cont.103989:
    j beq_cont.103987
beq_else.103986:
    or r18 r0 r0
beq_cont.103987:
    j beq_cont.103985
beq_else.103984:
    or r18 r0 r0
beq_cont.103985:
    j beq_cont.103983
beq_else.103982:
    or r18 r0 r0
beq_cont.103983:
    bne r18 r0 beq_else.103990
    sll r1 r1 2
    add r27 r4 r1
    lw r1 r27 0
    addi r28 r0 4
    slt r28 r28 r6
    bne r0 r28 ble_else.103991
    lw r2 r1 8
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    slt r28 r2 r0
    bne r0 r28 ble_else.103992
    lw r2 r1 12
    sll r3 r6 2
    add r27 r2 r3
    lw r2 r27 0
    sw r14 r29 0
    sw r11 r29 28
    sw r13 r29 4
    sw r8 r29 8
    sw r10 r29 12
    sw r12 r29 16
    sw r9 r29 20
    sw r15 r29 24
    sw r16 r29 36
    sw r1 r29 132
    sw r6 r29 136
    bne r2 r0 beq_else.103993
    j beq_cont.103994
beq_else.103993:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    sll r17 r6 2
    add r27 r2 r17
    lw r2 r27 0
    lwcZ f0 r2 0
    swcZ f0 r16 0
    lwcZ f0 r2 4
    swcZ f0 r16 4
    lwcZ f0 r2 8
    swcZ f0 r16 8
    lw r2 r1 24
    lw r2 r2 0
    sll r17 r6 2
    add r27 r3 r17
    lw r3 r27 0
    sll r17 r6 2
    add r27 r4 r17
    lw r4 r27 0
    sw r5 r29 140
    mv r1 r2
    mv r25 r7
    mv r2 r3
    mv r3 r4
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    lw r1 r29 136
    sll r2 r1 2
    lw r3 r29 140
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 28
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.103994:
    lw r1 r29 136
    addi r1 r1 1
    addi r28 r0 4
    slt r28 r28 r1
    bne r0 r28 ble_else.103995
    lw r2 r29 132
    lw r3 r2 8
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 ble_else.103996
    lw r3 r2 12
    sll r4 r1 2
    add r27 r3 r4
    lw r3 r27 0
    bne r3 r0 beq_else.103997
    j beq_cont.103998
beq_else.103997:
    lw r3 r2 20
    lw r4 r2 28
    lw r5 r2 4
    lw r6 r2 16
    sll r7 r1 2
    add r27 r3 r7
    lw r3 r27 0
    lwcZ f0 r3 0
    lw r7 r29 36
    swcZ f0 r7 0
    lwcZ f0 r3 4
    swcZ f0 r7 4
    lwcZ f0 r3 8
    swcZ f0 r7 8
    lw r3 r2 24
    lw r3 r3 0
    sll r8 r1 2
    add r27 r4 r8
    lw r4 r27 0
    sll r8 r1 2
    add r27 r5 r8
    lw r5 r27 0
    sw r6 r29 144
    sw r1 r29 148
    sw r4 r29 152
    sw r5 r29 156
    sw r3 r29 160
    bne r3 r0 beq_else.103999
    j beq_cont.104000
beq_else.103999:
    lw r8 r29 24
    lw r9 r8 0
    lwcZ f0 r5 0
    lw r10 r29 20
    swcZ f0 r10 0
    lwcZ f0 r5 4
    swcZ f0 r10 4
    lwcZ f0 r5 8
    swcZ f0 r10 8
    lw r11 r29 16
    lw r12 r11 0
    subi r12 r12 1
    lw r25 r29 12
    sw r9 r29 164
    mv r2 r12
    mv r1 r5
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    lw r1 r29 164
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 152
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104001
    addi r2 r0 1
    j float_ble_cont.104002
float_ble_else.104001:
    or r2 r0 r0
float_ble_cont.104002:
    bne r2 r0 beq_else.104003
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    j beq_cont.104004
beq_else.104003:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
beq_cont.104004:
    addi r4 r0 116
    lw r1 r29 164
    lw r2 r29 152
    lw r3 r29 156
    lw r25 r29 4
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
beq_cont.104000:
    lw r1 r29 160
    addi r28 r0 1
    bne r1 r28 beq_else.104005
    j beq_cont.104006
beq_else.104005:
    lw r2 r29 24
    lw r3 r2 4
    lw r4 r29 156
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 12
    sw r3 r29 168
    mv r2 r7
    mv r1 r4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    lw r1 r29 168
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 152
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104007
    addi r2 r0 1
    j float_ble_cont.104008
float_ble_else.104007:
    or r2 r0 r0
float_ble_cont.104008:
    bne r2 r0 beq_else.104009
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.104010
beq_else.104009:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.104010:
    addi r4 r0 116
    lw r1 r29 168
    lw r2 r29 152
    lw r3 r29 156
    lw r25 r29 4
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.104006:
    lw r1 r29 160
    addi r28 r0 2
    bne r1 r28 beq_else.104011
    j beq_cont.104012
beq_else.104011:
    lw r2 r29 24
    lw r3 r2 8
    lw r4 r29 156
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 12
    sw r3 r29 172
    mv r2 r7
    mv r1 r4
    sw r31 r29 176
    addi r29 r29 180
    lw r26 r25 0
    jalr r26
    subi r29 r29 180
    lw r31 r29 176
    lw r1 r29 172
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 152
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104013
    addi r2 r0 1
    j float_ble_cont.104014
float_ble_else.104013:
    or r2 r0 r0
float_ble_cont.104014:
    bne r2 r0 beq_else.104015
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 176
    addi r29 r29 180
    lw r26 r25 0
    jalr r26
    subi r29 r29 180
    lw r31 r29 176
    j beq_cont.104016
beq_else.104015:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 176
    addi r29 r29 180
    lw r26 r25 0
    jalr r26
    subi r29 r29 180
    lw r31 r29 176
beq_cont.104016:
    addi r4 r0 116
    lw r1 r29 172
    lw r2 r29 152
    lw r3 r29 156
    lw r25 r29 4
    sw r31 r29 176
    addi r29 r29 180
    lw r26 r25 0
    jalr r26
    subi r29 r29 180
    lw r31 r29 176
beq_cont.104012:
    lw r1 r29 160
    addi r28 r0 3
    bne r1 r28 beq_else.104017
    j beq_cont.104018
beq_else.104017:
    lw r2 r29 24
    lw r3 r2 12
    lw r4 r29 156
    lwcZ f0 r4 0
    lw r5 r29 20
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 16
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 12
    sw r3 r29 176
    mv r2 r7
    mv r1 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    lw r1 r29 176
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 152
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104019
    addi r2 r0 1
    j float_ble_cont.104020
float_ble_else.104019:
    or r2 r0 r0
float_ble_cont.104020:
    bne r2 r0 beq_else.104021
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.104022
beq_else.104021:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.104022:
    addi r4 r0 116
    lw r1 r29 176
    lw r2 r29 152
    lw r3 r29 156
    lw r25 r29 4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.104018:
    lw r1 r29 160
    addi r28 r0 4
    bne r1 r28 beq_else.104023
    j beq_cont.104024
beq_else.104023:
    lw r1 r29 24
    lw r1 r1 16
    lw r2 r29 156
    lwcZ f0 r2 0
    lw r3 r29 20
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r3 r29 16
    lw r3 r3 0
    subi r3 r3 1
    lw r25 r29 12
    sw r1 r29 180
    mv r1 r2
    mv r2 r3
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
    lw r1 r29 180
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 152
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104025
    addi r2 r0 1
    j float_ble_cont.104026
float_ble_else.104025:
    or r2 r0 r0
float_ble_cont.104026:
    bne r2 r0 beq_else.104027
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
    j beq_cont.104028
beq_else.104027:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 8
    mv r1 r2
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
beq_cont.104028:
    addi r4 r0 116
    lw r1 r29 180
    lw r2 r29 152
    lw r3 r29 156
    lw r25 r29 4
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
beq_cont.104024:
    lw r1 r29 148
    sll r2 r1 2
    lw r3 r29 144
    add r27 r3 r2
    lw r2 r27 0
    lw r3 r29 28
    lwcZ f0 r3 0
    lwcZ f1 r2 0
    lw r4 r29 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 0
    lwcZ f0 r3 4
    lwcZ f1 r2 4
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 4
    lwcZ f0 r3 8
    lwcZ f1 r2 8
    lwcZ f2 r4 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r3 8
beq_cont.103998:
    addi r2 r1 1
    lw r1 r29 132
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.103996:
    jr r31
ble_else.103995:
    jr r31
ble_else.103992:
    jr r31
ble_else.103991:
    jr r31
beq_else.103990:
    lw r7 r17 12
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    bne r7 r0 beq_else.104033
    j beq_cont.104034
beq_else.104033:
    sll r7 r1 2
    add r27 r3 r7
    lw r7 r27 0
    lw r7 r7 20
    subi r8 r1 1
    sll r8 r8 2
    add r27 r4 r8
    lw r8 r27 0
    lw r8 r8 20
    sll r9 r1 2
    add r27 r4 r9
    lw r9 r27 0
    lw r9 r9 20
    addi r10 r1 1
    sll r10 r10 2
    add r27 r4 r10
    lw r10 r27 0
    lw r10 r10 20
    sll r12 r1 2
    add r27 r5 r12
    lw r12 r27 0
    lw r12 r12 20
    sll r13 r6 2
    add r27 r7 r13
    lw r7 r27 0
    lwcZ f0 r7 0
    swcZ f0 r16 0
    lwcZ f0 r7 4
    swcZ f0 r16 4
    lwcZ f0 r7 8
    swcZ f0 r16 8
    sll r7 r6 2
    add r27 r8 r7
    lw r7 r27 0
    lwcZ f0 r16 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r16 0
    lwcZ f0 r16 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r16 4
    lwcZ f0 r16 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r16 8
    sll r7 r6 2
    add r27 r9 r7
    lw r7 r27 0
    lwcZ f0 r16 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r16 0
    lwcZ f0 r16 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r16 4
    lwcZ f0 r16 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r16 8
    sll r7 r6 2
    add r27 r10 r7
    lw r7 r27 0
    lwcZ f0 r16 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r16 0
    lwcZ f0 r16 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r16 4
    lwcZ f0 r16 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r16 8
    sll r7 r6 2
    add r27 r12 r7
    lw r7 r27 0
    lwcZ f0 r16 0
    lwcZ f1 r7 0
    fadd f0 f0 f1
    swcZ f0 r16 0
    lwcZ f0 r16 4
    lwcZ f1 r7 4
    fadd f0 f0 f1
    swcZ f0 r16 4
    lwcZ f0 r16 8
    lwcZ f1 r7 8
    fadd f0 f0 f1
    swcZ f0 r16 8
    sll r7 r1 2
    add r27 r4 r7
    lw r7 r27 0
    lw r7 r7 16
    sll r8 r6 2
    add r27 r7 r8
    lw r7 r27 0
    lwcZ f0 r11 0
    lwcZ f1 r7 0
    lwcZ f2 r16 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r11 0
    lwcZ f0 r11 4
    lwcZ f1 r7 4
    lwcZ f2 r16 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r11 4
    lwcZ f0 r11 8
    lwcZ f1 r7 8
    lwcZ f2 r16 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r11 8
beq_cont.104034:
    addi r6 r6 1
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.103981:
    jr r31
ble_else.103980:
    jr r31
ble_else.103890:
    jr r31
ble_else.103889:
    jr r31
pretrace_diffuse_rays.3004:
    lw r3 r25 32
    lw r4 r25 28
    lw r5 r25 24
    lw r6 r25 20
    lw r7 r25 16
    lw r8 r25 12
    lw r9 r25 8
    lw r10 r25 4
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.104039
    lw r11 r1 8
    sll r12 r2 2
    add r27 r11 r12
    lw r11 r27 0
    slt r28 r11 r0
    bne r0 r28 ble_else.104040
    lw r11 r1 12
    sll r12 r2 2
    add r27 r11 r12
    lw r11 r27 0
    sw r25 r29 0
    sw r6 r29 4
    sw r8 r29 8
    sw r3 r29 12
    sw r5 r29 16
    sw r7 r29 20
    sw r4 r29 24
    sw r9 r29 28
    sw r10 r29 32
    sw r2 r29 36
    bne r11 r0 beq_else.104041
    j beq_cont.104042
beq_else.104041:
    lw r11 r1 24
    lw r11 r11 0
    flui f0 0
    # 0.000000
    swcZ f0 r10 0
    swcZ f0 r10 4
    swcZ f0 r10 8
    lw r12 r1 28
    lw r13 r1 4
    sll r11 r11 2
    add r27 r9 r11
    lw r11 r27 0
    sll r14 r2 2
    add r27 r12 r14
    lw r12 r27 0
    sll r14 r2 2
    add r27 r13 r14
    lw r13 r27 0
    lwcZ f0 r13 0
    swcZ f0 r4 0
    lwcZ f0 r13 4
    swcZ f0 r4 4
    lwcZ f0 r13 8
    swcZ f0 r4 8
    lw r14 r7 0
    subi r14 r14 1
    sw r1 r29 40
    sw r13 r29 44
    sw r12 r29 48
    sw r11 r29 52
    slt r28 r14 r0
    bne r0 r28 ble_else.104043
    sll r15 r14 2
    add r27 r6 r15
    lw r15 r27 0
    lw r16 r15 40
    lw r17 r15 4
    lwcZ f0 r13 0
    lw r18 r15 20
    lwcZ f1 r18 0
    fsub f0 f0 f1
    swcZ f0 r16 0
    lwcZ f0 r13 4
    lw r18 r15 20
    lwcZ f1 r18 4
    fsub f0 f0 f1
    swcZ f0 r16 4
    lwcZ f0 r13 8
    lw r18 r15 20
    lwcZ f1 r18 8
    fsub f0 f0 f1
    swcZ f0 r16 8
    addi r28 r0 2
    bne r17 r28 beq_else.104045
    lw r15 r15 16
    lwcZ f0 r16 0
    lwcZ f1 r16 4
    lwcZ f2 r16 8
    lwcZ f3 r15 0
    fmul f0 f3 f0
    lwcZ f3 r15 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r15 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r16 12
    j beq_cont.104046
beq_else.104045:
    addi r28 r0 2
    slt r28 r28 r17
    bne r0 r28 ble_else.104047
    j ble_cont.104048
ble_else.104047:
    lwcZ f0 r16 0
    lwcZ f1 r16 4
    lwcZ f2 r16 8
    fmul f3 f0 f0
    lw r18 r15 16
    lwcZ f4 r18 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r18 r15 16
    lwcZ f5 r18 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r18 r15 16
    lwcZ f5 r18 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r18 r15 12
    bne r18 r0 beq_else.104049
    fmv f0 f3
    j beq_cont.104050
beq_else.104049:
    fmul f4 f1 f2
    lw r18 r15 36
    lwcZ f5 r18 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r18 r15 36
    lwcZ f4 r18 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r15 r15 36
    lwcZ f1 r15 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.104050:
    addi r28 r0 3
    bne r17 r28 beq_else.104051
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.104052
beq_else.104051:
beq_cont.104052:
    swcZ f0 r16 12
ble_cont.104048:
beq_cont.104046:
    subi r14 r14 1
    mv r2 r14
    mv r1 r13
    mv r25 r5
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    j ble_cont.104044
ble_else.104043:
ble_cont.104044:
    addi r4 r0 118
    lw r1 r29 52
    lw r2 r29 48
    lw r3 r29 44
    lw r25 r29 8
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    lw r1 r29 40
    lw r2 r1 20
    lw r3 r29 36
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 32
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.104042:
    lw r2 r29 36
    addi r2 r2 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.104053
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 ble_else.104054
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 56
    bne r3 r0 beq_else.104055
    j beq_cont.104056
beq_else.104055:
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 32
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    lw r5 r1 28
    lw r6 r1 4
    sll r3 r3 2
    lw r7 r29 28
    add r27 r7 r3
    lw r3 r27 0
    sll r8 r2 2
    add r27 r5 r8
    lw r5 r27 0
    sll r8 r2 2
    add r27 r6 r8
    lw r6 r27 0
    lwcZ f0 r6 0
    lw r8 r29 24
    swcZ f0 r8 0
    lwcZ f0 r6 4
    swcZ f0 r8 4
    lwcZ f0 r6 8
    swcZ f0 r8 8
    lw r9 r29 20
    lw r10 r9 0
    subi r10 r10 1
    lw r25 r29 16
    sw r1 r29 40
    sw r6 r29 60
    sw r5 r29 64
    sw r3 r29 68
    mv r2 r10
    mv r1 r6
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    lw r1 r29 68
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 64
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104057
    addi r2 r0 1
    j float_ble_cont.104058
float_ble_else.104057:
    or r2 r0 r0
float_ble_cont.104058:
    bne r2 r0 beq_else.104059
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 12
    mv r1 r2
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    j beq_cont.104060
beq_else.104059:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 12
    mv r1 r2
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
beq_cont.104060:
    addi r4 r0 116
    lw r1 r29 68
    lw r2 r29 64
    lw r3 r29 60
    lw r25 r29 8
    sw r31 r29 72
    addi r29 r29 76
    lw r26 r25 0
    jalr r26
    subi r29 r29 76
    lw r31 r29 72
    lw r1 r29 40
    lw r2 r1 20
    lw r3 r29 56
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 32
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.104056:
    lw r2 r29 56
    addi r2 r2 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.104061
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 ble_else.104062
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 72
    bne r3 r0 beq_else.104063
    j beq_cont.104064
beq_else.104063:
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 32
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    lw r5 r1 28
    lw r6 r1 4
    sll r3 r3 2
    lw r7 r29 28
    add r27 r7 r3
    lw r3 r27 0
    sll r8 r2 2
    add r27 r5 r8
    lw r5 r27 0
    sll r8 r2 2
    add r27 r6 r8
    lw r6 r27 0
    lwcZ f0 r6 0
    lw r8 r29 24
    swcZ f0 r8 0
    lwcZ f0 r6 4
    swcZ f0 r8 4
    lwcZ f0 r6 8
    swcZ f0 r8 8
    lw r9 r29 20
    lw r10 r9 0
    subi r10 r10 1
    sw r1 r29 40
    sw r6 r29 76
    sw r5 r29 80
    sw r3 r29 84
    slt r28 r10 r0
    bne r0 r28 ble_else.104065
    sll r11 r10 2
    lw r12 r29 4
    add r27 r12 r11
    lw r11 r27 0
    lw r12 r11 40
    lw r13 r11 4
    lwcZ f0 r6 0
    lw r14 r11 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r6 4
    lw r14 r11 20
    lwcZ f1 r14 4
    fsub f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r6 8
    lw r14 r11 20
    lwcZ f1 r14 8
    fsub f0 f0 f1
    swcZ f0 r12 8
    addi r28 r0 2
    bne r13 r28 beq_else.104067
    lw r11 r11 16
    lwcZ f0 r12 0
    lwcZ f1 r12 4
    lwcZ f2 r12 8
    lwcZ f3 r11 0
    fmul f0 f3 f0
    lwcZ f3 r11 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r11 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r12 12
    j beq_cont.104068
beq_else.104067:
    addi r28 r0 2
    slt r28 r28 r13
    bne r0 r28 ble_else.104069
    j ble_cont.104070
ble_else.104069:
    lwcZ f0 r12 0
    lwcZ f1 r12 4
    lwcZ f2 r12 8
    fmul f3 f0 f0
    lw r14 r11 16
    lwcZ f4 r14 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r14 r11 16
    lwcZ f5 r14 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r14 r11 16
    lwcZ f5 r14 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r14 r11 12
    bne r14 r0 beq_else.104071
    fmv f0 f3
    j beq_cont.104072
beq_else.104071:
    fmul f4 f1 f2
    lw r14 r11 36
    lwcZ f5 r14 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r14 r11 36
    lwcZ f4 r14 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r11 r11 36
    lwcZ f1 r11 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.104072:
    addi r28 r0 3
    bne r13 r28 beq_else.104073
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.104074
beq_else.104073:
beq_cont.104074:
    swcZ f0 r12 12
ble_cont.104070:
beq_cont.104068:
    subi r10 r10 1
    lw r25 r29 16
    mv r2 r10
    mv r1 r6
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    j ble_cont.104066
ble_else.104065:
ble_cont.104066:
    addi r4 r0 118
    lw r1 r29 84
    lw r2 r29 80
    lw r3 r29 76
    lw r25 r29 8
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    lw r1 r29 40
    lw r2 r1 20
    lw r3 r29 72
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 32
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.104064:
    lw r2 r29 72
    addi r2 r2 1
    addi r28 r0 4
    slt r28 r28 r2
    bne r0 r28 ble_else.104075
    lw r3 r1 8
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    slt r28 r3 r0
    bne r0 r28 ble_else.104076
    lw r3 r1 12
    sll r4 r2 2
    add r27 r3 r4
    lw r3 r27 0
    sw r2 r29 88
    bne r3 r0 beq_else.104077
    j beq_cont.104078
beq_else.104077:
    lw r3 r1 24
    lw r3 r3 0
    flui f0 0
    # 0.000000
    lw r4 r29 32
    swcZ f0 r4 0
    swcZ f0 r4 4
    swcZ f0 r4 8
    lw r5 r1 28
    lw r6 r1 4
    sll r3 r3 2
    lw r7 r29 28
    add r27 r7 r3
    lw r3 r27 0
    sll r7 r2 2
    add r27 r5 r7
    lw r5 r27 0
    sll r7 r2 2
    add r27 r6 r7
    lw r6 r27 0
    lwcZ f0 r6 0
    lw r7 r29 24
    swcZ f0 r7 0
    lwcZ f0 r6 4
    swcZ f0 r7 4
    lwcZ f0 r6 8
    swcZ f0 r7 8
    lw r7 r29 20
    lw r7 r7 0
    subi r7 r7 1
    lw r25 r29 16
    sw r1 r29 40
    sw r6 r29 92
    sw r5 r29 96
    sw r3 r29 100
    mv r2 r7
    mv r1 r6
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    lw r1 r29 100
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 96
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104079
    addi r2 r0 1
    j float_ble_cont.104080
float_ble_else.104079:
    or r2 r0 r0
float_ble_cont.104080:
    bne r2 r0 beq_else.104081
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 12
    mv r1 r2
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    j beq_cont.104082
beq_else.104081:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 12
    mv r1 r2
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.104082:
    addi r4 r0 116
    lw r1 r29 100
    lw r2 r29 96
    lw r3 r29 92
    lw r25 r29 8
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    lw r1 r29 40
    lw r2 r1 20
    lw r3 r29 88
    sll r4 r3 2
    add r27 r2 r4
    lw r2 r27 0
    lw r4 r29 32
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
beq_cont.104078:
    lw r2 r29 88
    addi r2 r2 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.104076:
    jr r31
ble_else.104075:
    jr r31
ble_else.104062:
    jr r31
ble_else.104061:
    jr r31
ble_else.104054:
    jr r31
ble_else.104053:
    jr r31
ble_else.104040:
    jr r31
ble_else.104039:
    jr r31
pretrace_pixels.3007:
    lw r4 r25 68
    lw r5 r25 64
    lw r6 r25 60
    lw r7 r25 56
    lw r8 r25 52
    lw r9 r25 48
    lw r10 r25 44
    lw r11 r25 40
    lw r12 r25 36
    lw r13 r25 32
    lw r14 r25 28
    lw r15 r25 24
    lw r16 r25 20
    lw r17 r25 16
    lw r18 r25 12
    lw r19 r25 8
    lw r20 r25 4
    slt r28 r2 r0
    bne r0 r28 ble_else.104091
    lwcZ f3 r11 0
    lw r21 r18 0
    sub r21 r2 r21
    itof f4 r21
    fmul f3 f3 f4
    lwcZ f4 r10 0
    fmul f4 f3 f4
    fadd f4 f4 f0
    swcZ f4 r13 0
    lwcZ f4 r10 4
    fmul f4 f3 f4
    fadd f4 f4 f1
    swcZ f4 r13 4
    lwcZ f4 r10 8
    fmul f3 f3 f4
    fadd f3 f3 f2
    swcZ f3 r13 8
    lwcZ f3 r13 0
    fmul f3 f3 f3
    lwcZ f4 r13 4
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r13 8
    fmul f4 f4 f4
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.104092
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.104093
float_ble_else.104092:
    flui f3 0
    # 0.000000
float_ble_cont.104093:
    fcz f3
    bc1f float_eq0.104094
    flui f3 16256
    # 1.000000
    j float_eq0_cont.104095
float_eq0.104094:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.104095:
    lwcZ f4 r13 0
    fmul f4 f4 f3
    swcZ f4 r13 0
    lwcZ f4 r13 4
    fmul f4 f4 f3
    swcZ f4 r13 4
    lwcZ f4 r13 8
    fmul f3 f4 f3
    swcZ f3 r13 8
    flui f3 0
    # 0.000000
    swcZ f3 r12 0
    swcZ f3 r12 4
    swcZ f3 r12 8
    lwcZ f3 r4 0
    swcZ f3 r8 0
    lwcZ f3 r4 4
    swcZ f3 r8 4
    lwcZ f3 r4 8
    swcZ f3 r8 8
    flui f3 16256
    # 1.000000
    sll r21 r2 2
    add r27 r1 r21
    lw r21 r27 0
    flui f4 0
    # 0.000000
    sw r25 r29 0
    sw r5 r29 4
    sw r8 r29 8
    sw r4 r29 12
    swcZ f2 r29 16
    swcZ f1 r29 20
    sw r13 r29 24
    swcZ f0 r29 28
    sw r10 r29 32
    sw r18 r29 36
    sw r11 r29 40
    sw r14 r29 44
    sw r15 r29 48
    sw r17 r29 52
    sw r6 r29 56
    sw r9 r29 60
    sw r16 r29 64
    sw r7 r29 68
    sw r19 r29 72
    sw r20 r29 76
    sw r3 r29 80
    sw r12 r29 84
    sw r1 r29 88
    sw r2 r29 92
    mv r3 r21
    mv r2 r13
    mv r1 r0
    mv r25 r5
    fmv  f1 f4
    fmv  f0 f3
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    lw r1 r29 92
    sll r2 r1 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 84
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r5 r29 80
    sw r5 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r6 r2 8
    lw r6 r6 0
    slt r28 r6 r0
    bne r0 r28 ble_else.104096
    lw r6 r2 12
    lw r6 r6 0
    sw r2 r29 96
    bne r6 r0 beq_else.104098
    j beq_cont.104099
beq_else.104098:
    lw r6 r2 24
    lw r6 r6 0
    flui f0 0
    # 0.000000
    lw r7 r29 76
    swcZ f0 r7 0
    swcZ f0 r7 4
    swcZ f0 r7 8
    lw r8 r2 28
    lw r9 r2 4
    sll r6 r6 2
    lw r10 r29 72
    add r27 r10 r6
    lw r6 r27 0
    lw r8 r8 0
    lw r9 r9 0
    lwcZ f0 r9 0
    lw r11 r29 68
    swcZ f0 r11 0
    lwcZ f0 r9 4
    swcZ f0 r11 4
    lwcZ f0 r9 8
    swcZ f0 r11 8
    lw r12 r29 64
    lw r13 r12 0
    subi r13 r13 1
    lw r25 r29 60
    sw r9 r29 100
    sw r8 r29 104
    sw r6 r29 108
    mv r2 r13
    mv r1 r9
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    lw r1 r29 108
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 104
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104100
    addi r2 r0 1
    j float_ble_cont.104101
float_ble_else.104100:
    or r2 r0 r0
float_ble_cont.104101:
    bne r2 r0 beq_else.104102
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 56
    mv r1 r2
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    j beq_cont.104103
beq_else.104102:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 56
    mv r1 r2
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
beq_cont.104103:
    addi r4 r0 116
    lw r1 r29 108
    lw r2 r29 104
    lw r3 r29 100
    lw r25 r29 52
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    lw r1 r29 96
    lw r2 r1 20
    lw r2 r2 0
    lw r3 r29 76
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.104099:
    lw r1 r29 96
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.104104
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.104106
    j beq_cont.104107
beq_else.104106:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 76
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 72
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 4
    lw r5 r5 4
    lwcZ f0 r5 0
    lw r7 r29 68
    swcZ f0 r7 0
    lwcZ f0 r5 4
    swcZ f0 r7 4
    lwcZ f0 r5 8
    swcZ f0 r7 8
    lw r8 r29 64
    lw r9 r8 0
    subi r9 r9 1
    sw r5 r29 112
    sw r4 r29 116
    sw r2 r29 120
    slt r28 r9 r0
    bne r0 r28 ble_else.104108
    sll r10 r9 2
    lw r11 r29 48
    add r27 r11 r10
    lw r10 r27 0
    lw r12 r10 40
    lw r13 r10 4
    lwcZ f0 r5 0
    lw r14 r10 20
    lwcZ f1 r14 0
    fsub f0 f0 f1
    swcZ f0 r12 0
    lwcZ f0 r5 4
    lw r14 r10 20
    lwcZ f1 r14 4
    fsub f0 f0 f1
    swcZ f0 r12 4
    lwcZ f0 r5 8
    lw r14 r10 20
    lwcZ f1 r14 8
    fsub f0 f0 f1
    swcZ f0 r12 8
    addi r28 r0 2
    bne r13 r28 beq_else.104110
    lw r10 r10 16
    lwcZ f0 r12 0
    lwcZ f1 r12 4
    lwcZ f2 r12 8
    lwcZ f3 r10 0
    fmul f0 f3 f0
    lwcZ f3 r10 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r10 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r12 12
    j beq_cont.104111
beq_else.104110:
    addi r28 r0 2
    slt r28 r28 r13
    bne r0 r28 ble_else.104112
    j ble_cont.104113
ble_else.104112:
    lwcZ f0 r12 0
    lwcZ f1 r12 4
    lwcZ f2 r12 8
    fmul f3 f0 f0
    lw r14 r10 16
    lwcZ f4 r14 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r14 r10 16
    lwcZ f5 r14 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r14 r10 16
    lwcZ f5 r14 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r14 r10 12
    bne r14 r0 beq_else.104114
    fmv f0 f3
    j beq_cont.104115
beq_else.104114:
    fmul f4 f1 f2
    lw r14 r10 36
    lwcZ f5 r14 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r14 r10 36
    lwcZ f4 r14 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r10 r10 36
    lwcZ f1 r10 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.104115:
    addi r28 r0 3
    bne r13 r28 beq_else.104116
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.104117
beq_else.104116:
beq_cont.104117:
    swcZ f0 r12 12
ble_cont.104113:
beq_cont.104111:
    subi r9 r9 1
    lw r25 r29 60
    mv r2 r9
    mv r1 r5
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    j ble_cont.104109
ble_else.104108:
ble_cont.104109:
    addi r4 r0 118
    lw r1 r29 120
    lw r2 r29 116
    lw r3 r29 112
    lw r25 r29 52
    sw r31 r29 124
    addi r29 r29 128
    lw r26 r25 0
    jalr r26
    subi r29 r29 128
    lw r31 r29 124
    lw r1 r29 96
    lw r2 r1 20
    lw r2 r2 4
    lw r3 r29 76
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.104107:
    lw r2 r1 8
    lw r2 r2 8
    slt r28 r2 r0
    bne r0 r28 ble_else.104118
    lw r2 r1 12
    lw r2 r2 8
    bne r2 r0 beq_else.104120
    j beq_cont.104121
beq_else.104120:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 76
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 72
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 8
    lw r5 r5 8
    lwcZ f0 r5 0
    lw r7 r29 68
    swcZ f0 r7 0
    lwcZ f0 r5 4
    swcZ f0 r7 4
    lwcZ f0 r5 8
    swcZ f0 r7 8
    lw r8 r29 64
    lw r9 r8 0
    subi r9 r9 1
    lw r25 r29 60
    sw r5 r29 124
    sw r4 r29 128
    sw r2 r29 132
    mv r2 r9
    mv r1 r5
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    lw r1 r29 132
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 128
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104122
    addi r2 r0 1
    j float_ble_cont.104123
float_ble_else.104122:
    or r2 r0 r0
float_ble_cont.104123:
    bne r2 r0 beq_else.104124
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 56
    mv r1 r2
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    j beq_cont.104125
beq_else.104124:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 56
    mv r1 r2
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
beq_cont.104125:
    addi r4 r0 116
    lw r1 r29 132
    lw r2 r29 128
    lw r3 r29 124
    lw r25 r29 52
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    lw r1 r29 96
    lw r2 r1 20
    lw r2 r2 8
    lw r3 r29 76
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.104121:
    addi r2 r0 3
    lw r25 r29 44
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    j ble_cont.104119
ble_else.104118:
ble_cont.104119:
    j ble_cont.104105
ble_else.104104:
ble_cont.104105:
    j ble_cont.104097
ble_else.104096:
ble_cont.104097:
    lw r1 r29 92
    subi r1 r1 1
    lw r2 r29 80
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.104126
    subi r2 r2 5
    j bge_cont.104127
bge_else.104126:
bge_cont.104127:
    slt r28 r1 r0
    bne r0 r28 ble_else.104128
    lw r3 r29 40
    lwcZ f0 r3 0
    lw r3 r29 36
    lw r3 r3 0
    sub r3 r1 r3
    itof f1 r3
    fmul f0 f0 f1
    lw r3 r29 32
    lwcZ f1 r3 0
    fmul f1 f0 f1
    lwcZ f2 r29 28
    fadd f1 f1 f2
    lw r4 r29 24
    swcZ f1 r4 0
    lwcZ f1 r3 4
    fmul f1 f0 f1
    lwcZ f3 r29 20
    fadd f1 f1 f3
    swcZ f1 r4 4
    lwcZ f1 r3 8
    fmul f0 f0 f1
    lwcZ f1 r29 16
    fadd f0 f0 f1
    swcZ f0 r4 8
    lwcZ f0 r4 0
    fmul f0 f0 f0
    lwcZ f4 r4 4
    fmul f4 f4 f4
    fadd f0 f0 f4
    lwcZ f4 r4 8
    fmul f4 f4 f4
    fadd f0 f0 f4
    flui f4 0
    # 0.000000
    fclt f4 f0
    bc1f float_ble_else.104129
    sqrt_init f4 f0
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f0
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f0 f5 f0
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f0 f0 f4
    j float_ble_cont.104130
float_ble_else.104129:
    flui f0 0
    # 0.000000
float_ble_cont.104130:
    fcz f0
    bc1f float_eq0.104131
    flui f0 16256
    # 1.000000
    j float_eq0_cont.104132
float_eq0.104131:
    finv_init f4 f0
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f0 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f0 f0 f4
    fsub f0 f5 f0
    fmul f0 f4 f0
float_eq0_cont.104132:
    lwcZ f4 r4 0
    fmul f4 f4 f0
    swcZ f4 r4 0
    lwcZ f4 r4 4
    fmul f4 f4 f0
    swcZ f4 r4 4
    lwcZ f4 r4 8
    fmul f0 f4 f0
    swcZ f0 r4 8
    flui f0 0
    # 0.000000
    lw r3 r29 84
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r5 r29 12
    lwcZ f0 r5 0
    lw r6 r29 8
    swcZ f0 r6 0
    lwcZ f0 r5 4
    swcZ f0 r6 4
    lwcZ f0 r5 8
    swcZ f0 r6 8
    flui f0 16256
    # 1.000000
    sll r5 r1 2
    lw r6 r29 88
    add r27 r6 r5
    lw r5 r27 0
    flui f4 0
    # 0.000000
    lw r25 r29 4
    sw r2 r29 136
    sw r1 r29 140
    mv r3 r5
    mv r2 r4
    mv r1 r0
    fmv  f1 f4
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    lw r1 r29 140
    sll r2 r1 2
    lw r3 r29 88
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 84
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r4 r29 136
    sw r4 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r5 r2 8
    lw r5 r5 0
    slt r28 r5 r0
    bne r0 r28 ble_else.104133
    lw r5 r2 12
    lw r5 r5 0
    sw r2 r29 144
    bne r5 r0 beq_else.104135
    j beq_cont.104136
beq_else.104135:
    lw r5 r2 24
    lw r5 r5 0
    flui f0 0
    # 0.000000
    lw r6 r29 76
    swcZ f0 r6 0
    swcZ f0 r6 4
    swcZ f0 r6 8
    lw r7 r2 28
    lw r8 r2 4
    sll r5 r5 2
    lw r9 r29 72
    add r27 r9 r5
    lw r5 r27 0
    lw r7 r7 0
    lw r8 r8 0
    lwcZ f0 r8 0
    lw r10 r29 68
    swcZ f0 r10 0
    lwcZ f0 r8 4
    swcZ f0 r10 4
    lwcZ f0 r8 8
    swcZ f0 r10 8
    lw r11 r29 64
    lw r12 r11 0
    subi r12 r12 1
    sw r8 r29 148
    sw r7 r29 152
    sw r5 r29 156
    slt r28 r12 r0
    bne r0 r28 ble_else.104137
    sll r13 r12 2
    lw r14 r29 48
    add r27 r14 r13
    lw r13 r27 0
    lw r14 r13 40
    lw r15 r13 4
    lwcZ f0 r8 0
    lw r16 r13 20
    lwcZ f1 r16 0
    fsub f0 f0 f1
    swcZ f0 r14 0
    lwcZ f0 r8 4
    lw r16 r13 20
    lwcZ f1 r16 4
    fsub f0 f0 f1
    swcZ f0 r14 4
    lwcZ f0 r8 8
    lw r16 r13 20
    lwcZ f1 r16 8
    fsub f0 f0 f1
    swcZ f0 r14 8
    addi r28 r0 2
    bne r15 r28 beq_else.104139
    lw r13 r13 16
    lwcZ f0 r14 0
    lwcZ f1 r14 4
    lwcZ f2 r14 8
    lwcZ f3 r13 0
    fmul f0 f3 f0
    lwcZ f3 r13 4
    fmul f1 f3 f1
    fadd f0 f0 f1
    lwcZ f1 r13 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r14 12
    j beq_cont.104140
beq_else.104139:
    addi r28 r0 2
    slt r28 r28 r15
    bne r0 r28 ble_else.104141
    j ble_cont.104142
ble_else.104141:
    lwcZ f0 r14 0
    lwcZ f1 r14 4
    lwcZ f2 r14 8
    fmul f3 f0 f0
    lw r16 r13 16
    lwcZ f4 r16 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r16 r13 16
    lwcZ f5 r16 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r16 r13 16
    lwcZ f5 r16 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r16 r13 12
    bne r16 r0 beq_else.104143
    fmv f0 f3
    j beq_cont.104144
beq_else.104143:
    fmul f4 f1 f2
    lw r16 r13 36
    lwcZ f5 r16 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r16 r13 36
    lwcZ f4 r16 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r13 r13 36
    lwcZ f1 r13 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.104144:
    addi r28 r0 3
    bne r15 r28 beq_else.104145
    flui f1 16256
    # 1.000000
    fsub f0 f0 f1
    j beq_cont.104146
beq_else.104145:
beq_cont.104146:
    swcZ f0 r14 12
ble_cont.104142:
beq_cont.104140:
    subi r12 r12 1
    lw r25 r29 60
    mv r2 r12
    mv r1 r8
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    j ble_cont.104138
ble_else.104137:
ble_cont.104138:
    addi r4 r0 118
    lw r1 r29 156
    lw r2 r29 152
    lw r3 r29 148
    lw r25 r29 52
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    lw r1 r29 144
    lw r2 r1 20
    lw r2 r2 0
    lw r3 r29 76
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.104136:
    lw r1 r29 144
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.104147
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.104149
    j beq_cont.104150
beq_else.104149:
    lw r2 r1 24
    lw r2 r2 0
    flui f0 0
    # 0.000000
    lw r3 r29 76
    swcZ f0 r3 0
    swcZ f0 r3 4
    swcZ f0 r3 8
    lw r4 r1 28
    lw r5 r1 4
    sll r2 r2 2
    lw r6 r29 72
    add r27 r6 r2
    lw r2 r27 0
    lw r4 r4 4
    lw r5 r5 4
    lwcZ f0 r5 0
    lw r6 r29 68
    swcZ f0 r6 0
    lwcZ f0 r5 4
    swcZ f0 r6 4
    lwcZ f0 r5 8
    swcZ f0 r6 8
    lw r6 r29 64
    lw r6 r6 0
    subi r6 r6 1
    lw r25 r29 60
    sw r5 r29 160
    sw r4 r29 164
    sw r2 r29 168
    mv r2 r6
    mv r1 r5
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    lw r1 r29 168
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 164
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104151
    addi r2 r0 1
    j float_ble_cont.104152
float_ble_else.104151:
    or r2 r0 r0
float_ble_cont.104152:
    bne r2 r0 beq_else.104153
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 56
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j beq_cont.104154
beq_else.104153:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 56
    mv r1 r2
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
beq_cont.104154:
    addi r4 r0 116
    lw r1 r29 168
    lw r2 r29 164
    lw r3 r29 160
    lw r25 r29 52
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    lw r1 r29 144
    lw r2 r1 20
    lw r2 r2 4
    lw r3 r29 76
    lwcZ f0 r3 0
    swcZ f0 r2 0
    lwcZ f0 r3 4
    swcZ f0 r2 4
    lwcZ f0 r3 8
    swcZ f0 r2 8
beq_cont.104150:
    addi r2 r0 2
    lw r25 r29 44
    sw r31 r29 172
    addi r29 r29 176
    lw r26 r25 0
    jalr r26
    subi r29 r29 176
    lw r31 r29 172
    j ble_cont.104148
ble_else.104147:
ble_cont.104148:
    j ble_cont.104134
ble_else.104133:
ble_cont.104134:
    lw r1 r29 140
    subi r2 r1 1
    lw r1 r29 136
    addi r1 r1 1
    slti r28 r1 5
    bne r0 r28 bge_else.104155
    subi r3 r1 5
    j bge_cont.104156
bge_else.104155:
    or r3 r1 r0
bge_cont.104156:
    lwcZ f0 r29 28
    lwcZ f1 r29 20
    lwcZ f2 r29 16
    lw r1 r29 88
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.104128:
    jr r31
ble_else.104091:
    jr r31
scan_pixel.3018:
    lw r6 r25 48
    lw r7 r25 44
    lw r8 r25 40
    lw r9 r25 36
    lw r10 r25 32
    lw r11 r25 28
    lw r12 r25 24
    lw r13 r25 20
    lw r14 r25 16
    lw r15 r25 12
    lw r16 r25 8
    lw r17 r25 4
    lw r18 r14 0
    slt r28 r1 r18
    bne r0 r28 ble_else.104159
    jr r31
ble_else.104159:
    sll r18 r1 2
    add r27 r4 r18
    lw r18 r27 0
    lw r18 r18 0
    lwcZ f0 r18 0
    swcZ f0 r11 0
    lwcZ f0 r18 4
    swcZ f0 r11 4
    lwcZ f0 r18 8
    swcZ f0 r11 8
    lw r18 r14 4
    addi r19 r2 1
    slt r28 r19 r18
    bne r0 r28 ble_else.104161
    or r18 r0 r0
    j ble_cont.104162
ble_else.104161:
    slt r28 r0 r2
    bne r0 r28 ble_else.104163
    or r18 r0 r0
    j ble_cont.104164
ble_else.104163:
    lw r18 r14 0
    addi r19 r1 1
    slt r28 r19 r18
    bne r0 r28 ble_else.104165
    or r18 r0 r0
    j ble_cont.104166
ble_else.104165:
    slt r28 r0 r1
    bne r0 r28 ble_else.104167
    or r18 r0 r0
    j ble_cont.104168
ble_else.104167:
    addi r18 r0 1
ble_cont.104168:
ble_cont.104166:
ble_cont.104164:
ble_cont.104162:
    sw r25 r29 0
    sw r5 r29 4
    sw r3 r29 8
    sw r6 r29 12
    sw r15 r29 16
    sw r13 r29 20
    sw r8 r29 24
    sw r10 r29 28
    sw r12 r29 32
    sw r9 r29 36
    sw r16 r29 40
    sw r7 r29 44
    sw r17 r29 48
    sw r2 r29 52
    sw r4 r29 56
    sw r14 r29 60
    sw r1 r29 64
    sw r11 r29 68
    bne r18 r0 beq_else.104169
    sll r18 r1 2
    add r27 r4 r18
    lw r18 r27 0
    lw r19 r18 8
    lw r19 r19 0
    slt r28 r19 r0
    bne r0 r28 ble_else.104171
    lw r19 r18 12
    lw r19 r19 0
    sw r18 r29 72
    bne r19 r0 beq_else.104173
    j beq_cont.104174
beq_else.104173:
    lw r19 r18 20
    lw r20 r18 28
    lw r21 r18 4
    lw r22 r18 16
    lw r19 r19 0
    lwcZ f0 r19 0
    swcZ f0 r17 0
    lwcZ f0 r19 4
    swcZ f0 r17 4
    lwcZ f0 r19 8
    swcZ f0 r17 8
    lw r19 r18 24
    lw r19 r19 0
    lw r20 r20 0
    lw r21 r21 0
    sw r22 r29 76
    sw r20 r29 80
    sw r21 r29 84
    sw r19 r29 88
    bne r19 r0 beq_else.104175
    j beq_cont.104176
beq_else.104175:
    lw r23 r16 0
    lwcZ f0 r21 0
    swcZ f0 r9 0
    lwcZ f0 r21 4
    swcZ f0 r9 4
    lwcZ f0 r21 8
    swcZ f0 r9 8
    lw r24 r12 0
    subi r24 r24 1
    sw r23 r29 92
    mv r2 r24
    mv r1 r21
    mv r25 r10
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    lw r1 r29 92
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 80
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104177
    addi r2 r0 1
    j float_ble_cont.104178
float_ble_else.104177:
    or r2 r0 r0
float_ble_cont.104178:
    bne r2 r0 beq_else.104179
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    j beq_cont.104180
beq_else.104179:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
beq_cont.104180:
    addi r4 r0 116
    lw r1 r29 92
    lw r2 r29 80
    lw r3 r29 84
    lw r25 r29 20
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
beq_cont.104176:
    lw r1 r29 88
    addi r28 r0 1
    bne r1 r28 beq_else.104181
    j beq_cont.104182
beq_else.104181:
    lw r2 r29 40
    lw r3 r2 4
    lw r4 r29 84
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 96
    mv r2 r7
    mv r1 r4
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 96
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 80
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104183
    addi r2 r0 1
    j float_ble_cont.104184
float_ble_else.104183:
    or r2 r0 r0
float_ble_cont.104184:
    bne r2 r0 beq_else.104185
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    j beq_cont.104186
beq_else.104185:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.104186:
    addi r4 r0 116
    lw r1 r29 96
    lw r2 r29 80
    lw r3 r29 84
    lw r25 r29 20
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
beq_cont.104182:
    lw r1 r29 88
    addi r28 r0 2
    bne r1 r28 beq_else.104187
    j beq_cont.104188
beq_else.104187:
    lw r2 r29 40
    lw r3 r2 8
    lw r4 r29 84
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 100
    mv r2 r7
    mv r1 r4
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    lw r1 r29 100
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 80
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104189
    addi r2 r0 1
    j float_ble_cont.104190
float_ble_else.104189:
    or r2 r0 r0
float_ble_cont.104190:
    bne r2 r0 beq_else.104191
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    j beq_cont.104192
beq_else.104191:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.104192:
    addi r4 r0 116
    lw r1 r29 100
    lw r2 r29 80
    lw r3 r29 84
    lw r25 r29 20
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
beq_cont.104188:
    lw r1 r29 88
    addi r28 r0 3
    bne r1 r28 beq_else.104193
    j beq_cont.104194
beq_else.104193:
    lw r2 r29 40
    lw r3 r2 12
    lw r4 r29 84
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 104
    mv r2 r7
    mv r1 r4
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 104
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 80
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104195
    addi r2 r0 1
    j float_ble_cont.104196
float_ble_else.104195:
    or r2 r0 r0
float_ble_cont.104196:
    bne r2 r0 beq_else.104197
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    j beq_cont.104198
beq_else.104197:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.104198:
    addi r4 r0 116
    lw r1 r29 104
    lw r2 r29 80
    lw r3 r29 84
    lw r25 r29 20
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
beq_cont.104194:
    lw r1 r29 88
    addi r28 r0 4
    bne r1 r28 beq_else.104199
    j beq_cont.104200
beq_else.104199:
    lw r1 r29 40
    lw r2 r1 16
    lw r3 r29 84
    lwcZ f0 r3 0
    lw r4 r29 36
    swcZ f0 r4 0
    lwcZ f0 r3 4
    swcZ f0 r4 4
    lwcZ f0 r3 8
    swcZ f0 r4 8
    lw r5 r29 32
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 28
    sw r2 r29 108
    mv r2 r6
    mv r1 r3
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    lw r1 r29 108
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 80
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104201
    addi r2 r0 1
    j float_ble_cont.104202
float_ble_else.104201:
    or r2 r0 r0
float_ble_cont.104202:
    bne r2 r0 beq_else.104203
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    j beq_cont.104204
beq_else.104203:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
beq_cont.104204:
    addi r4 r0 116
    lw r1 r29 108
    lw r2 r29 80
    lw r3 r29 84
    lw r25 r29 20
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
beq_cont.104200:
    lw r1 r29 76
    lw r1 r1 0
    lw r2 r29 68
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 48
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.104174:
    lw r1 r29 72
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.104205
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.104207
    j beq_cont.104208
beq_else.104207:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    lw r2 r2 4
    lwcZ f0 r2 0
    lw r6 r29 48
    swcZ f0 r6 0
    lwcZ f0 r2 4
    swcZ f0 r6 4
    lwcZ f0 r2 8
    swcZ f0 r6 8
    lw r2 r1 24
    lw r2 r2 0
    lw r3 r3 4
    lw r4 r4 4
    lw r25 r29 44
    sw r5 r29 112
    mv r1 r2
    mv r2 r3
    mv r3 r4
    sw r31 r29 116
    addi r29 r29 120
    lw r26 r25 0
    jalr r26
    subi r29 r29 120
    lw r31 r29 116
    lw r1 r29 112
    lw r1 r1 4
    lw r2 r29 68
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 48
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.104208:
    lw r1 r29 72
    lw r2 r1 8
    lw r2 r2 8
    slt r28 r2 r0
    bne r0 r28 ble_else.104209
    lw r2 r1 12
    lw r2 r2 8
    bne r2 r0 beq_else.104211
    j beq_cont.104212
beq_else.104211:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    lw r2 r2 8
    lwcZ f0 r2 0
    lw r6 r29 48
    swcZ f0 r6 0
    lwcZ f0 r2 4
    swcZ f0 r6 4
    lwcZ f0 r2 8
    swcZ f0 r6 8
    lw r2 r1 24
    lw r2 r2 0
    lw r3 r3 8
    lw r4 r4 8
    sw r5 r29 116
    sw r3 r29 120
    sw r4 r29 124
    sw r2 r29 128
    bne r2 r0 beq_else.104213
    j beq_cont.104214
beq_else.104213:
    lw r7 r29 40
    lw r8 r7 0
    lwcZ f0 r4 0
    lw r9 r29 36
    swcZ f0 r9 0
    lwcZ f0 r4 4
    swcZ f0 r9 4
    lwcZ f0 r4 8
    swcZ f0 r9 8
    lw r10 r29 32
    lw r11 r10 0
    subi r11 r11 1
    lw r25 r29 28
    sw r8 r29 132
    mv r2 r11
    mv r1 r4
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    lw r1 r29 132
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 120
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104215
    addi r2 r0 1
    j float_ble_cont.104216
float_ble_else.104215:
    or r2 r0 r0
float_ble_cont.104216:
    bne r2 r0 beq_else.104217
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    j beq_cont.104218
beq_else.104217:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
beq_cont.104218:
    addi r4 r0 116
    lw r1 r29 132
    lw r2 r29 120
    lw r3 r29 124
    lw r25 r29 20
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
beq_cont.104214:
    lw r1 r29 128
    addi r28 r0 1
    bne r1 r28 beq_else.104219
    j beq_cont.104220
beq_else.104219:
    lw r2 r29 40
    lw r3 r2 4
    lw r4 r29 124
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 136
    mv r2 r7
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 120
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104221
    addi r2 r0 1
    j float_ble_cont.104222
float_ble_else.104221:
    or r2 r0 r0
float_ble_cont.104222:
    bne r2 r0 beq_else.104223
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    j beq_cont.104224
beq_else.104223:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.104224:
    addi r4 r0 116
    lw r1 r29 136
    lw r2 r29 120
    lw r3 r29 124
    lw r25 r29 20
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
beq_cont.104220:
    lw r1 r29 128
    addi r28 r0 2
    bne r1 r28 beq_else.104225
    j beq_cont.104226
beq_else.104225:
    lw r2 r29 40
    lw r3 r2 8
    lw r4 r29 124
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 140
    mv r2 r7
    mv r1 r4
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    lw r1 r29 140
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 120
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104227
    addi r2 r0 1
    j float_ble_cont.104228
float_ble_else.104227:
    or r2 r0 r0
float_ble_cont.104228:
    bne r2 r0 beq_else.104229
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
    j beq_cont.104230
beq_else.104229:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
beq_cont.104230:
    addi r4 r0 116
    lw r1 r29 140
    lw r2 r29 120
    lw r3 r29 124
    lw r25 r29 20
    sw r31 r29 144
    addi r29 r29 148
    lw r26 r25 0
    jalr r26
    subi r29 r29 148
    lw r31 r29 144
beq_cont.104226:
    lw r1 r29 128
    addi r28 r0 3
    bne r1 r28 beq_else.104231
    j beq_cont.104232
beq_else.104231:
    lw r2 r29 40
    lw r3 r2 12
    lw r4 r29 124
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 144
    mv r2 r7
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 144
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 120
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104233
    addi r2 r0 1
    j float_ble_cont.104234
float_ble_else.104233:
    or r2 r0 r0
float_ble_cont.104234:
    bne r2 r0 beq_else.104235
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.104236
beq_else.104235:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.104236:
    addi r4 r0 116
    lw r1 r29 144
    lw r2 r29 120
    lw r3 r29 124
    lw r25 r29 20
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.104232:
    lw r1 r29 128
    addi r28 r0 4
    bne r1 r28 beq_else.104237
    j beq_cont.104238
beq_else.104237:
    lw r1 r29 40
    lw r2 r1 16
    lw r3 r29 124
    lwcZ f0 r3 0
    lw r4 r29 36
    swcZ f0 r4 0
    lwcZ f0 r3 4
    swcZ f0 r4 4
    lwcZ f0 r3 8
    swcZ f0 r4 8
    lw r5 r29 32
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 28
    sw r2 r29 148
    mv r2 r6
    mv r1 r3
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    lw r1 r29 148
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 120
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104239
    addi r2 r0 1
    j float_ble_cont.104240
float_ble_else.104239:
    or r2 r0 r0
float_ble_cont.104240:
    bne r2 r0 beq_else.104241
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    j beq_cont.104242
beq_else.104241:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
beq_cont.104242:
    addi r4 r0 116
    lw r1 r29 148
    lw r2 r29 120
    lw r3 r29 124
    lw r25 r29 20
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
beq_cont.104238:
    lw r1 r29 116
    lw r1 r1 8
    lw r2 r29 68
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 48
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.104212:
    addi r2 r0 3
    lw r1 r29 72
    lw r25 r29 16
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    j ble_cont.104210
ble_else.104209:
ble_cont.104210:
    j ble_cont.104206
ble_else.104205:
ble_cont.104206:
    j ble_cont.104172
ble_else.104171:
ble_cont.104172:
    j beq_cont.104170
beq_else.104169:
    sll r18 r1 2
    add r27 r4 r18
    lw r18 r27 0
    lw r19 r18 8
    lw r19 r19 0
    slt r28 r19 r0
    bne r0 r28 ble_else.104243
    sll r19 r1 2
    add r27 r4 r19
    lw r19 r27 0
    lw r19 r19 8
    lw r19 r19 0
    sll r20 r1 2
    add r27 r3 r20
    lw r20 r27 0
    lw r20 r20 8
    lw r20 r20 0
    bne r20 r19 beq_else.104245
    sll r20 r1 2
    add r27 r5 r20
    lw r20 r27 0
    lw r20 r20 8
    lw r20 r20 0
    bne r20 r19 beq_else.104247
    subi r20 r1 1
    sll r20 r20 2
    add r27 r4 r20
    lw r20 r27 0
    lw r20 r20 8
    lw r20 r20 0
    bne r20 r19 beq_else.104249
    addi r20 r1 1
    sll r20 r20 2
    add r27 r4 r20
    lw r20 r27 0
    lw r20 r20 8
    lw r20 r20 0
    bne r20 r19 beq_else.104251
    addi r19 r0 1
    j beq_cont.104252
beq_else.104251:
    or r19 r0 r0
beq_cont.104252:
    j beq_cont.104250
beq_else.104249:
    or r19 r0 r0
beq_cont.104250:
    j beq_cont.104248
beq_else.104247:
    or r19 r0 r0
beq_cont.104248:
    j beq_cont.104246
beq_else.104245:
    or r19 r0 r0
beq_cont.104246:
    bne r19 r0 beq_else.104253
    sll r18 r1 2
    add r27 r4 r18
    lw r18 r27 0
    lw r19 r18 8
    lw r19 r19 0
    slt r28 r19 r0
    bne r0 r28 ble_else.104255
    lw r19 r18 12
    lw r19 r19 0
    sw r18 r29 152
    bne r19 r0 beq_else.104257
    j beq_cont.104258
beq_else.104257:
    lw r19 r18 20
    lw r20 r18 28
    lw r21 r18 4
    lw r22 r18 16
    lw r19 r19 0
    lwcZ f0 r19 0
    swcZ f0 r17 0
    lwcZ f0 r19 4
    swcZ f0 r17 4
    lwcZ f0 r19 8
    swcZ f0 r17 8
    lw r19 r18 24
    lw r19 r19 0
    lw r20 r20 0
    lw r21 r21 0
    sw r22 r29 156
    mv r3 r21
    mv r2 r20
    mv r1 r19
    mv r25 r7
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    lw r1 r29 156
    lw r1 r1 0
    lw r2 r29 68
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 48
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.104258:
    lw r1 r29 152
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.104259
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.104261
    j beq_cont.104262
beq_else.104261:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    lw r2 r2 4
    lwcZ f0 r2 0
    lw r6 r29 48
    swcZ f0 r6 0
    lwcZ f0 r2 4
    swcZ f0 r6 4
    lwcZ f0 r2 8
    swcZ f0 r6 8
    lw r2 r1 24
    lw r2 r2 0
    lw r3 r3 4
    lw r4 r4 4
    sw r5 r29 160
    sw r3 r29 164
    sw r4 r29 168
    sw r2 r29 172
    bne r2 r0 beq_else.104263
    j beq_cont.104264
beq_else.104263:
    lw r7 r29 40
    lw r8 r7 0
    lwcZ f0 r4 0
    lw r9 r29 36
    swcZ f0 r9 0
    lwcZ f0 r4 4
    swcZ f0 r9 4
    lwcZ f0 r4 8
    swcZ f0 r9 8
    lw r10 r29 32
    lw r11 r10 0
    subi r11 r11 1
    lw r25 r29 28
    sw r8 r29 176
    mv r2 r11
    mv r1 r4
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    lw r1 r29 176
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 164
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104265
    addi r2 r0 1
    j float_ble_cont.104266
float_ble_else.104265:
    or r2 r0 r0
float_ble_cont.104266:
    bne r2 r0 beq_else.104267
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
    j beq_cont.104268
beq_else.104267:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.104268:
    addi r4 r0 116
    lw r1 r29 176
    lw r2 r29 164
    lw r3 r29 168
    lw r25 r29 20
    sw r31 r29 180
    addi r29 r29 184
    lw r26 r25 0
    jalr r26
    subi r29 r29 184
    lw r31 r29 180
beq_cont.104264:
    lw r1 r29 172
    addi r28 r0 1
    bne r1 r28 beq_else.104269
    j beq_cont.104270
beq_else.104269:
    lw r2 r29 40
    lw r3 r2 4
    lw r4 r29 168
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 180
    mv r2 r7
    mv r1 r4
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
    lw r1 r29 180
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 164
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104271
    addi r2 r0 1
    j float_ble_cont.104272
float_ble_else.104271:
    or r2 r0 r0
float_ble_cont.104272:
    bne r2 r0 beq_else.104273
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
    j beq_cont.104274
beq_else.104273:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
beq_cont.104274:
    addi r4 r0 116
    lw r1 r29 180
    lw r2 r29 164
    lw r3 r29 168
    lw r25 r29 20
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
beq_cont.104270:
    lw r1 r29 172
    addi r28 r0 2
    bne r1 r28 beq_else.104275
    j beq_cont.104276
beq_else.104275:
    lw r2 r29 40
    lw r3 r2 8
    lw r4 r29 168
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 184
    mv r2 r7
    mv r1 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 184
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 164
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104277
    addi r2 r0 1
    j float_ble_cont.104278
float_ble_else.104277:
    or r2 r0 r0
float_ble_cont.104278:
    bne r2 r0 beq_else.104279
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j beq_cont.104280
beq_else.104279:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.104280:
    addi r4 r0 116
    lw r1 r29 184
    lw r2 r29 164
    lw r3 r29 168
    lw r25 r29 20
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
beq_cont.104276:
    lw r1 r29 172
    addi r28 r0 3
    bne r1 r28 beq_else.104281
    j beq_cont.104282
beq_else.104281:
    lw r2 r29 40
    lw r3 r2 12
    lw r4 r29 168
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 188
    mv r2 r7
    mv r1 r4
    sw r31 r29 192
    addi r29 r29 196
    lw r26 r25 0
    jalr r26
    subi r29 r29 196
    lw r31 r29 192
    lw r1 r29 188
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 164
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104283
    addi r2 r0 1
    j float_ble_cont.104284
float_ble_else.104283:
    or r2 r0 r0
float_ble_cont.104284:
    bne r2 r0 beq_else.104285
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 192
    addi r29 r29 196
    lw r26 r25 0
    jalr r26
    subi r29 r29 196
    lw r31 r29 192
    j beq_cont.104286
beq_else.104285:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 192
    addi r29 r29 196
    lw r26 r25 0
    jalr r26
    subi r29 r29 196
    lw r31 r29 192
beq_cont.104286:
    addi r4 r0 116
    lw r1 r29 188
    lw r2 r29 164
    lw r3 r29 168
    lw r25 r29 20
    sw r31 r29 192
    addi r29 r29 196
    lw r26 r25 0
    jalr r26
    subi r29 r29 196
    lw r31 r29 192
beq_cont.104282:
    lw r1 r29 172
    addi r28 r0 4
    bne r1 r28 beq_else.104287
    j beq_cont.104288
beq_else.104287:
    lw r1 r29 40
    lw r2 r1 16
    lw r3 r29 168
    lwcZ f0 r3 0
    lw r4 r29 36
    swcZ f0 r4 0
    lwcZ f0 r3 4
    swcZ f0 r4 4
    lwcZ f0 r3 8
    swcZ f0 r4 8
    lw r5 r29 32
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 28
    sw r2 r29 192
    mv r2 r6
    mv r1 r3
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r1 r29 192
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 164
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104289
    addi r2 r0 1
    j float_ble_cont.104290
float_ble_else.104289:
    or r2 r0 r0
float_ble_cont.104290:
    bne r2 r0 beq_else.104291
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j beq_cont.104292
beq_else.104291:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.104292:
    addi r4 r0 116
    lw r1 r29 192
    lw r2 r29 164
    lw r3 r29 168
    lw r25 r29 20
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.104288:
    lw r1 r29 160
    lw r1 r1 4
    lw r2 r29 68
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 48
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.104262:
    addi r2 r0 2
    lw r1 r29 152
    lw r25 r29 16
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    j ble_cont.104260
ble_else.104259:
ble_cont.104260:
    j ble_cont.104256
ble_else.104255:
ble_cont.104256:
    j beq_cont.104254
beq_else.104253:
    lw r18 r18 12
    lw r18 r18 0
    bne r18 r0 beq_else.104293
    j beq_cont.104294
beq_else.104293:
    sll r18 r1 2
    add r27 r3 r18
    lw r18 r27 0
    lw r18 r18 20
    subi r19 r1 1
    sll r19 r19 2
    add r27 r4 r19
    lw r19 r27 0
    lw r19 r19 20
    sll r20 r1 2
    add r27 r4 r20
    lw r20 r27 0
    lw r20 r20 20
    addi r21 r1 1
    sll r21 r21 2
    add r27 r4 r21
    lw r21 r27 0
    lw r21 r21 20
    sll r22 r1 2
    add r27 r5 r22
    lw r22 r27 0
    lw r22 r22 20
    lw r18 r18 0
    lwcZ f0 r18 0
    swcZ f0 r17 0
    lwcZ f0 r18 4
    swcZ f0 r17 4
    lwcZ f0 r18 8
    swcZ f0 r17 8
    lw r18 r19 0
    lwcZ f0 r17 0
    lwcZ f1 r18 0
    fadd f0 f0 f1
    swcZ f0 r17 0
    lwcZ f0 r17 4
    lwcZ f1 r18 4
    fadd f0 f0 f1
    swcZ f0 r17 4
    lwcZ f0 r17 8
    lwcZ f1 r18 8
    fadd f0 f0 f1
    swcZ f0 r17 8
    lw r18 r20 0
    lwcZ f0 r17 0
    lwcZ f1 r18 0
    fadd f0 f0 f1
    swcZ f0 r17 0
    lwcZ f0 r17 4
    lwcZ f1 r18 4
    fadd f0 f0 f1
    swcZ f0 r17 4
    lwcZ f0 r17 8
    lwcZ f1 r18 8
    fadd f0 f0 f1
    swcZ f0 r17 8
    lw r18 r21 0
    lwcZ f0 r17 0
    lwcZ f1 r18 0
    fadd f0 f0 f1
    swcZ f0 r17 0
    lwcZ f0 r17 4
    lwcZ f1 r18 4
    fadd f0 f0 f1
    swcZ f0 r17 4
    lwcZ f0 r17 8
    lwcZ f1 r18 8
    fadd f0 f0 f1
    swcZ f0 r17 8
    lw r18 r22 0
    lwcZ f0 r17 0
    lwcZ f1 r18 0
    fadd f0 f0 f1
    swcZ f0 r17 0
    lwcZ f0 r17 4
    lwcZ f1 r18 4
    fadd f0 f0 f1
    swcZ f0 r17 4
    lwcZ f0 r17 8
    lwcZ f1 r18 8
    fadd f0 f0 f1
    swcZ f0 r17 8
    sll r18 r1 2
    add r27 r4 r18
    lw r18 r27 0
    lw r18 r18 16
    lw r18 r18 0
    lwcZ f0 r11 0
    lwcZ f1 r18 0
    lwcZ f2 r17 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r11 0
    lwcZ f0 r11 4
    lwcZ f1 r18 4
    lwcZ f2 r17 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r11 4
    lwcZ f0 r11 8
    lwcZ f1 r18 8
    lwcZ f2 r17 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r11 8
beq_cont.104294:
    addi r18 r0 1
    mv r25 r6
    mv r6 r18
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
beq_cont.104254:
    j ble_cont.104244
ble_else.104243:
ble_cont.104244:
beq_cont.104170:
    lw r1 r29 68
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.104295
    slt r28 r2 r0
    bne r0 r28 ble_else.104297
    j ble_cont.104298
ble_else.104297:
    or r2 r0 r0
ble_cont.104298:
    j ble_cont.104296
ble_else.104295:
    addi r2 r0 255
ble_cont.104296:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.104299
    slt r28 r2 r0
    bne r0 r28 ble_else.104301
    j ble_cont.104302
ble_else.104301:
    or r2 r0 r0
ble_cont.104302:
    j ble_cont.104300
ble_else.104299:
    addi r2 r0 255
ble_cont.104300:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.104303
    slt r28 r2 r0
    bne r0 r28 ble_else.104305
    j ble_cont.104306
ble_else.104305:
    or r2 r0 r0
ble_cont.104306:
    j ble_cont.104304
ble_else.104303:
    addi r2 r0 255
ble_cont.104304:
    out r2 0
    lw r2 r29 64
    addi r2 r2 1
    lw r3 r29 60
    lw r4 r3 0
    slt r28 r2 r4
    bne r0 r28 ble_else.104307
    jr r31
ble_else.104307:
    sll r4 r2 2
    lw r5 r29 56
    add r27 r5 r4
    lw r4 r27 0
    lw r4 r4 0
    lwcZ f0 r4 0
    swcZ f0 r1 0
    lwcZ f0 r4 4
    swcZ f0 r1 4
    lwcZ f0 r4 8
    swcZ f0 r1 8
    lw r4 r3 4
    lw r6 r29 52
    addi r7 r6 1
    slt r28 r7 r4
    bne r0 r28 ble_else.104309
    or r3 r0 r0
    j ble_cont.104310
ble_else.104309:
    slt r28 r0 r6
    bne r0 r28 ble_else.104311
    or r3 r0 r0
    j ble_cont.104312
ble_else.104311:
    lw r3 r3 0
    addi r4 r2 1
    slt r28 r4 r3
    bne r0 r28 ble_else.104313
    or r3 r0 r0
    j ble_cont.104314
ble_else.104313:
    slt r28 r0 r2
    bne r0 r28 ble_else.104315
    or r3 r0 r0
    j ble_cont.104316
ble_else.104315:
    addi r3 r0 1
ble_cont.104316:
ble_cont.104314:
ble_cont.104312:
ble_cont.104310:
    sw r2 r29 196
    bne r3 r0 beq_else.104317
    sll r3 r2 2
    add r27 r5 r3
    lw r3 r27 0
    lw r4 r3 8
    lw r4 r4 0
    slt r28 r4 r0
    bne r0 r28 ble_else.104319
    lw r4 r3 12
    lw r4 r4 0
    sw r3 r29 200
    bne r4 r0 beq_else.104321
    j beq_cont.104322
beq_else.104321:
    lw r4 r3 20
    lw r7 r3 28
    lw r8 r3 4
    lw r9 r3 16
    lw r4 r4 0
    lwcZ f0 r4 0
    lw r10 r29 48
    swcZ f0 r10 0
    lwcZ f0 r4 4
    swcZ f0 r10 4
    lwcZ f0 r4 8
    swcZ f0 r10 8
    lw r4 r3 24
    lw r4 r4 0
    lw r7 r7 0
    lw r8 r8 0
    lw r25 r29 44
    sw r9 r29 204
    mv r3 r8
    mv r2 r7
    mv r1 r4
    sw r31 r29 208
    addi r29 r29 212
    lw r26 r25 0
    jalr r26
    subi r29 r29 212
    lw r31 r29 208
    lw r1 r29 204
    lw r1 r1 0
    lw r2 r29 68
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 48
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.104322:
    lw r1 r29 200
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.104323
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.104325
    j beq_cont.104326
beq_else.104325:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    lw r2 r2 4
    lwcZ f0 r2 0
    lw r6 r29 48
    swcZ f0 r6 0
    lwcZ f0 r2 4
    swcZ f0 r6 4
    lwcZ f0 r2 8
    swcZ f0 r6 8
    lw r2 r1 24
    lw r2 r2 0
    lw r3 r3 4
    lw r4 r4 4
    sw r5 r29 208
    sw r3 r29 212
    sw r4 r29 216
    sw r2 r29 220
    bne r2 r0 beq_else.104327
    j beq_cont.104328
beq_else.104327:
    lw r7 r29 40
    lw r8 r7 0
    lwcZ f0 r4 0
    lw r9 r29 36
    swcZ f0 r9 0
    lwcZ f0 r4 4
    swcZ f0 r9 4
    lwcZ f0 r4 8
    swcZ f0 r9 8
    lw r10 r29 32
    lw r11 r10 0
    subi r11 r11 1
    lw r25 r29 28
    sw r8 r29 224
    mv r2 r11
    mv r1 r4
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    lw r1 r29 224
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 212
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104329
    addi r2 r0 1
    j float_ble_cont.104330
float_ble_else.104329:
    or r2 r0 r0
float_ble_cont.104330:
    bne r2 r0 beq_else.104331
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
    j beq_cont.104332
beq_else.104331:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.104332:
    addi r4 r0 116
    lw r1 r29 224
    lw r2 r29 212
    lw r3 r29 216
    lw r25 r29 20
    sw r31 r29 228
    addi r29 r29 232
    lw r26 r25 0
    jalr r26
    subi r29 r29 232
    lw r31 r29 228
beq_cont.104328:
    lw r1 r29 220
    addi r28 r0 1
    bne r1 r28 beq_else.104333
    j beq_cont.104334
beq_else.104333:
    lw r2 r29 40
    lw r3 r2 4
    lw r4 r29 216
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 228
    mv r2 r7
    mv r1 r4
    sw r31 r29 232
    addi r29 r29 236
    lw r26 r25 0
    jalr r26
    subi r29 r29 236
    lw r31 r29 232
    lw r1 r29 228
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 212
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104335
    addi r2 r0 1
    j float_ble_cont.104336
float_ble_else.104335:
    or r2 r0 r0
float_ble_cont.104336:
    bne r2 r0 beq_else.104337
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 232
    addi r29 r29 236
    lw r26 r25 0
    jalr r26
    subi r29 r29 236
    lw r31 r29 232
    j beq_cont.104338
beq_else.104337:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 232
    addi r29 r29 236
    lw r26 r25 0
    jalr r26
    subi r29 r29 236
    lw r31 r29 232
beq_cont.104338:
    addi r4 r0 116
    lw r1 r29 228
    lw r2 r29 212
    lw r3 r29 216
    lw r25 r29 20
    sw r31 r29 232
    addi r29 r29 236
    lw r26 r25 0
    jalr r26
    subi r29 r29 236
    lw r31 r29 232
beq_cont.104334:
    lw r1 r29 220
    addi r28 r0 2
    bne r1 r28 beq_else.104339
    j beq_cont.104340
beq_else.104339:
    lw r2 r29 40
    lw r3 r2 8
    lw r4 r29 216
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 232
    mv r2 r7
    mv r1 r4
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    lw r1 r29 232
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 212
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104341
    addi r2 r0 1
    j float_ble_cont.104342
float_ble_else.104341:
    or r2 r0 r0
float_ble_cont.104342:
    bne r2 r0 beq_else.104343
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
    j beq_cont.104344
beq_else.104343:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
beq_cont.104344:
    addi r4 r0 116
    lw r1 r29 232
    lw r2 r29 212
    lw r3 r29 216
    lw r25 r29 20
    sw r31 r29 236
    addi r29 r29 240
    lw r26 r25 0
    jalr r26
    subi r29 r29 240
    lw r31 r29 236
beq_cont.104340:
    lw r1 r29 220
    addi r28 r0 3
    bne r1 r28 beq_else.104345
    j beq_cont.104346
beq_else.104345:
    lw r2 r29 40
    lw r3 r2 12
    lw r4 r29 216
    lwcZ f0 r4 0
    lw r5 r29 36
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 32
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 28
    sw r3 r29 236
    mv r2 r7
    mv r1 r4
    sw r31 r29 240
    addi r29 r29 244
    lw r26 r25 0
    jalr r26
    subi r29 r29 244
    lw r31 r29 240
    lw r1 r29 236
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 212
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104347
    addi r2 r0 1
    j float_ble_cont.104348
float_ble_else.104347:
    or r2 r0 r0
float_ble_cont.104348:
    bne r2 r0 beq_else.104349
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 240
    addi r29 r29 244
    lw r26 r25 0
    jalr r26
    subi r29 r29 244
    lw r31 r29 240
    j beq_cont.104350
beq_else.104349:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 240
    addi r29 r29 244
    lw r26 r25 0
    jalr r26
    subi r29 r29 244
    lw r31 r29 240
beq_cont.104350:
    addi r4 r0 116
    lw r1 r29 236
    lw r2 r29 212
    lw r3 r29 216
    lw r25 r29 20
    sw r31 r29 240
    addi r29 r29 244
    lw r26 r25 0
    jalr r26
    subi r29 r29 244
    lw r31 r29 240
beq_cont.104346:
    lw r1 r29 220
    addi r28 r0 4
    bne r1 r28 beq_else.104351
    j beq_cont.104352
beq_else.104351:
    lw r1 r29 40
    lw r1 r1 16
    lw r2 r29 216
    lwcZ f0 r2 0
    lw r3 r29 36
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r3 r29 32
    lw r3 r3 0
    subi r3 r3 1
    lw r25 r29 28
    sw r1 r29 240
    mv r1 r2
    mv r2 r3
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    lw r1 r29 240
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 212
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104353
    addi r2 r0 1
    j float_ble_cont.104354
float_ble_else.104353:
    or r2 r0 r0
float_ble_cont.104354:
    bne r2 r0 beq_else.104355
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j beq_cont.104356
beq_else.104355:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 24
    mv r1 r2
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
beq_cont.104356:
    addi r4 r0 116
    lw r1 r29 240
    lw r2 r29 212
    lw r3 r29 216
    lw r25 r29 20
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
beq_cont.104352:
    lw r1 r29 208
    lw r1 r1 4
    lw r2 r29 68
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 48
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.104326:
    addi r2 r0 2
    lw r1 r29 200
    lw r25 r29 16
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
    j ble_cont.104324
ble_else.104323:
ble_cont.104324:
    j ble_cont.104320
ble_else.104319:
ble_cont.104320:
    j beq_cont.104318
beq_else.104317:
    lw r3 r29 8
    lw r4 r29 4
    lw r25 r29 12
    mv r1 r2
    mv r2 r6
    mv r6 r0
    mv r24 r5
    mv r5 r4
    mv r4 r24
    sw r31 r29 244
    addi r29 r29 248
    lw r26 r25 0
    jalr r26
    subi r29 r29 248
    lw r31 r29 244
beq_cont.104318:
    lw r1 r29 68
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.104357
    slt r28 r2 r0
    bne r0 r28 ble_else.104359
    j ble_cont.104360
ble_else.104359:
    or r2 r0 r0
ble_cont.104360:
    j ble_cont.104358
ble_else.104357:
    addi r2 r0 255
ble_cont.104358:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.104361
    slt r28 r2 r0
    bne r0 r28 ble_else.104363
    j ble_cont.104364
ble_else.104363:
    or r2 r0 r0
ble_cont.104364:
    j ble_cont.104362
ble_else.104361:
    addi r2 r0 255
ble_cont.104362:
    out r2 0
    lwcZ f0 r1 8
    ftoi r1 f0
    addi r28 r0 255
    slt r28 r28 r1
    bne r0 r28 ble_else.104365
    slt r28 r1 r0
    bne r0 r28 ble_else.104367
    j ble_cont.104368
ble_else.104367:
    or r1 r0 r0
ble_cont.104368:
    j ble_cont.104366
ble_else.104365:
    addi r1 r0 255
ble_cont.104366:
    out r1 0
    lw r1 r29 196
    addi r1 r1 1
    lw r2 r29 52
    lw r3 r29 8
    lw r4 r29 56
    lw r5 r29 4
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
scan_line.3024:
    lw r6 r25 96
    lw r7 r25 92
    lw r8 r25 88
    lw r9 r25 84
    lw r10 r25 80
    lw r11 r25 76
    lw r12 r25 72
    lw r13 r25 68
    lw r14 r25 64
    lw r15 r25 60
    lw r16 r25 56
    lw r17 r25 52
    lw r18 r25 48
    lw r19 r25 44
    lw r20 r25 40
    lw r21 r25 36
    lw r22 r25 32
    lw r23 r25 28
    lw r24 r25 24
    sw r22 r29 0
    lw r22 r25 20
    sw r8 r29 4
    lw r8 r25 16
    sw r12 r29 8
    lw r12 r25 12
    sw r6 r29 12
    lw r6 r25 8
    sw r25 r29 16
    lw r25 r25 4
    sw r20 r29 20
    lw r20 r22 4
    slt r28 r1 r20
    bne r0 r28 ble_else.104369
    jr r31
ble_else.104369:
    lw r20 r22 4
    subi r20 r20 1
    sw r21 r29 24
    sw r16 r29 28
    sw r14 r29 32
    sw r15 r29 36
    sw r8 r29 40
    sw r18 r29 44
    sw r5 r29 48
    sw r17 r29 52
    sw r4 r29 56
    sw r2 r29 60
    sw r7 r29 64
    sw r12 r29 68
    sw r24 r29 72
    sw r10 r29 76
    sw r13 r29 80
    sw r23 r29 84
    sw r11 r29 88
    sw r6 r29 92
    sw r9 r29 96
    sw r25 r29 100
    sw r1 r29 104
    sw r19 r29 108
    sw r3 r29 112
    sw r22 r29 116
    slt r28 r1 r20
    bne r0 r28 ble_else.104371
    j ble_cont.104372
ble_else.104371:
    addi r20 r1 1
    lwcZ f0 r18 0
    lw r16 r8 4
    sub r16 r20 r16
    itof f1 r16
    fmul f0 f0 f1
    lwcZ f1 r15 0
    fmul f1 f0 f1
    lwcZ f2 r14 0
    fadd f1 f1 f2
    lwcZ f2 r15 4
    fmul f2 f0 f2
    lwcZ f3 r14 4
    fadd f2 f2 f3
    lwcZ f3 r15 8
    fmul f0 f0 f3
    lwcZ f3 r14 8
    fadd f0 f0 f3
    lw r16 r22 0
    subi r16 r16 1
    mv r3 r5
    mv r2 r16
    mv r1 r4
    mv r25 r21
    fmv  f31 f2
    fmv  f2 f0
    fmv  f0 f1
    fmv  f1 f31
    sw r31 r29 120
    addi r29 r29 124
    lw r26 r25 0
    jalr r26
    subi r29 r29 124
    lw r31 r29 120
ble_cont.104372:
    lw r1 r29 116
    lw r2 r1 0
    slt r28 r0 r2
    bne r0 r28 ble_else.104373
    j ble_cont.104374
ble_else.104373:
    lw r4 r29 112
    lw r2 r4 0
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 108
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r2 r1 4
    lw r5 r29 104
    addi r6 r5 1
    slt r28 r6 r2
    bne r0 r28 ble_else.104375
    or r2 r0 r0
    j ble_cont.104376
ble_else.104375:
    slt r28 r0 r5
    bne r0 r28 ble_else.104377
    or r2 r0 r0
    j ble_cont.104378
ble_else.104377:
    lw r2 r1 0
    addi r28 r0 1
    slt r28 r28 r2
    bne r0 r28 ble_else.104379
    or r2 r0 r0
    j ble_cont.104380
ble_else.104379:
    or r2 r0 r0
ble_cont.104380:
ble_cont.104378:
ble_cont.104376:
    bne r2 r0 beq_else.104381
    lw r2 r4 0
    lw r6 r2 8
    lw r6 r6 0
    slt r28 r6 r0
    bne r0 r28 ble_else.104383
    lw r6 r2 12
    lw r6 r6 0
    sw r2 r29 120
    bne r6 r0 beq_else.104385
    j beq_cont.104386
beq_else.104385:
    lw r6 r2 20
    lw r7 r2 28
    lw r8 r2 4
    lw r9 r2 16
    lw r6 r6 0
    lwcZ f0 r6 0
    lw r10 r29 100
    swcZ f0 r10 0
    lwcZ f0 r6 4
    swcZ f0 r10 4
    lwcZ f0 r6 8
    swcZ f0 r10 8
    lw r6 r2 24
    lw r6 r6 0
    lw r7 r7 0
    lw r8 r8 0
    lw r25 r29 96
    sw r9 r29 124
    mv r3 r8
    mv r2 r7
    mv r1 r6
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    lw r1 r29 124
    lw r1 r1 0
    lw r2 r29 108
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 100
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.104386:
    lw r1 r29 120
    lw r2 r1 8
    lw r2 r2 4
    slt r28 r2 r0
    bne r0 r28 ble_else.104387
    lw r2 r1 12
    lw r2 r2 4
    bne r2 r0 beq_else.104389
    j beq_cont.104390
beq_else.104389:
    lw r2 r1 20
    lw r3 r1 28
    lw r4 r1 4
    lw r5 r1 16
    lw r2 r2 4
    lwcZ f0 r2 0
    lw r6 r29 100
    swcZ f0 r6 0
    lwcZ f0 r2 4
    swcZ f0 r6 4
    lwcZ f0 r2 8
    swcZ f0 r6 8
    lw r2 r1 24
    lw r2 r2 0
    lw r3 r3 4
    lw r4 r4 4
    sw r5 r29 128
    sw r3 r29 132
    sw r4 r29 136
    sw r2 r29 140
    bne r2 r0 beq_else.104391
    j beq_cont.104392
beq_else.104391:
    lw r7 r29 92
    lw r8 r7 0
    lwcZ f0 r4 0
    lw r9 r29 88
    swcZ f0 r9 0
    lwcZ f0 r4 4
    swcZ f0 r9 4
    lwcZ f0 r4 8
    swcZ f0 r9 8
    lw r10 r29 84
    lw r11 r10 0
    subi r11 r11 1
    lw r25 r29 80
    sw r8 r29 144
    mv r2 r11
    mv r1 r4
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    lw r1 r29 144
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 132
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104393
    addi r2 r0 1
    j float_ble_cont.104394
float_ble_else.104393:
    or r2 r0 r0
float_ble_cont.104394:
    bne r2 r0 beq_else.104395
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
    j beq_cont.104396
beq_else.104395:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.104396:
    addi r4 r0 116
    lw r1 r29 144
    lw r2 r29 132
    lw r3 r29 136
    lw r25 r29 72
    sw r31 r29 148
    addi r29 r29 152
    lw r26 r25 0
    jalr r26
    subi r29 r29 152
    lw r31 r29 148
beq_cont.104392:
    lw r1 r29 140
    addi r28 r0 1
    bne r1 r28 beq_else.104397
    j beq_cont.104398
beq_else.104397:
    lw r2 r29 92
    lw r3 r2 4
    lw r4 r29 136
    lwcZ f0 r4 0
    lw r5 r29 88
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 84
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 80
    sw r3 r29 148
    mv r2 r7
    mv r1 r4
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    lw r1 r29 148
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 132
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104399
    addi r2 r0 1
    j float_ble_cont.104400
float_ble_else.104399:
    or r2 r0 r0
float_ble_cont.104400:
    bne r2 r0 beq_else.104401
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
    j beq_cont.104402
beq_else.104401:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
beq_cont.104402:
    addi r4 r0 116
    lw r1 r29 148
    lw r2 r29 132
    lw r3 r29 136
    lw r25 r29 72
    sw r31 r29 152
    addi r29 r29 156
    lw r26 r25 0
    jalr r26
    subi r29 r29 156
    lw r31 r29 152
beq_cont.104398:
    lw r1 r29 140
    addi r28 r0 2
    bne r1 r28 beq_else.104403
    j beq_cont.104404
beq_else.104403:
    lw r2 r29 92
    lw r3 r2 8
    lw r4 r29 136
    lwcZ f0 r4 0
    lw r5 r29 88
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 84
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 80
    sw r3 r29 152
    mv r2 r7
    mv r1 r4
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    lw r1 r29 152
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 132
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104405
    addi r2 r0 1
    j float_ble_cont.104406
float_ble_else.104405:
    or r2 r0 r0
float_ble_cont.104406:
    bne r2 r0 beq_else.104407
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
    j beq_cont.104408
beq_else.104407:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.104408:
    addi r4 r0 116
    lw r1 r29 152
    lw r2 r29 132
    lw r3 r29 136
    lw r25 r29 72
    sw r31 r29 156
    addi r29 r29 160
    lw r26 r25 0
    jalr r26
    subi r29 r29 160
    lw r31 r29 156
beq_cont.104404:
    lw r1 r29 140
    addi r28 r0 3
    bne r1 r28 beq_else.104409
    j beq_cont.104410
beq_else.104409:
    lw r2 r29 92
    lw r3 r2 12
    lw r4 r29 136
    lwcZ f0 r4 0
    lw r5 r29 88
    swcZ f0 r5 0
    lwcZ f0 r4 4
    swcZ f0 r5 4
    lwcZ f0 r4 8
    swcZ f0 r5 8
    lw r6 r29 84
    lw r7 r6 0
    subi r7 r7 1
    lw r25 r29 80
    sw r3 r29 156
    mv r2 r7
    mv r1 r4
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    lw r1 r29 156
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 132
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104411
    addi r2 r0 1
    j float_ble_cont.104412
float_ble_else.104411:
    or r2 r0 r0
float_ble_cont.104412:
    bne r2 r0 beq_else.104413
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    j beq_cont.104414
beq_else.104413:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
beq_cont.104414:
    addi r4 r0 116
    lw r1 r29 156
    lw r2 r29 132
    lw r3 r29 136
    lw r25 r29 72
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
beq_cont.104410:
    lw r1 r29 140
    addi r28 r0 4
    bne r1 r28 beq_else.104415
    j beq_cont.104416
beq_else.104415:
    lw r1 r29 92
    lw r1 r1 16
    lw r2 r29 136
    lwcZ f0 r2 0
    lw r3 r29 88
    swcZ f0 r3 0
    lwcZ f0 r2 4
    swcZ f0 r3 4
    lwcZ f0 r2 8
    swcZ f0 r3 8
    lw r3 r29 84
    lw r3 r3 0
    subi r3 r3 1
    lw r25 r29 80
    sw r1 r29 160
    mv r1 r2
    mv r2 r3
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    lw r1 r29 160
    lw r2 r1 472
    lw r2 r2 0
    lwcZ f0 r2 0
    lw r3 r29 132
    lwcZ f1 r3 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.104417
    addi r2 r0 1
    j float_ble_cont.104418
float_ble_else.104417:
    or r2 r0 r0
float_ble_cont.104418:
    bne r2 r0 beq_else.104419
    lw r2 r1 472
    flui f1 15322
    # 0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j beq_cont.104420
beq_else.104419:
    lw r2 r1 476
    flui f1 -17446
    # -0.006667
    fori f1 f1 29710
    fmul f0 f0 f1
    lw r25 r29 76
    mv r1 r2
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.104420:
    addi r4 r0 116
    lw r1 r29 160
    lw r2 r29 132
    lw r3 r29 136
    lw r25 r29 72
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.104416:
    lw r1 r29 128
    lw r1 r1 4
    lw r2 r29 108
    lwcZ f0 r2 0
    lwcZ f1 r1 0
    lw r3 r29 100
    lwcZ f2 r3 0
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 0
    lwcZ f0 r2 4
    lwcZ f1 r1 4
    lwcZ f2 r3 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 4
    lwcZ f0 r2 8
    lwcZ f1 r1 8
    lwcZ f2 r3 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    swcZ f0 r2 8
beq_cont.104390:
    addi r2 r0 2
    lw r1 r29 120
    lw r25 r29 68
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
    j ble_cont.104388
ble_else.104387:
ble_cont.104388:
    j ble_cont.104384
ble_else.104383:
ble_cont.104384:
    j beq_cont.104382
beq_else.104381:
    lw r2 r29 60
    lw r6 r29 56
    lw r25 r29 64
    mv r3 r2
    mv r1 r0
    mv r2 r5
    mv r5 r6
    mv r6 r0
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
beq_cont.104382:
    lw r1 r29 108
    lwcZ f0 r1 0
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.104421
    slt r28 r2 r0
    bne r0 r28 ble_else.104423
    j ble_cont.104424
ble_else.104423:
    or r2 r0 r0
ble_cont.104424:
    j ble_cont.104422
ble_else.104421:
    addi r2 r0 255
ble_cont.104422:
    out r2 0
    lwcZ f0 r1 4
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.104425
    slt r28 r2 r0
    bne r0 r28 ble_else.104427
    j ble_cont.104428
ble_else.104427:
    or r2 r0 r0
ble_cont.104428:
    j ble_cont.104426
ble_else.104425:
    addi r2 r0 255
ble_cont.104426:
    out r2 0
    lwcZ f0 r1 8
    ftoi r2 f0
    addi r28 r0 255
    slt r28 r28 r2
    bne r0 r28 ble_else.104429
    slt r28 r2 r0
    bne r0 r28 ble_else.104431
    j ble_cont.104432
ble_else.104431:
    or r2 r0 r0
ble_cont.104432:
    j ble_cont.104430
ble_else.104429:
    addi r2 r0 255
ble_cont.104430:
    out r2 0
    addi r2 r0 1
    lw r3 r29 104
    lw r4 r29 60
    lw r5 r29 112
    lw r6 r29 56
    lw r25 r29 52
    mv r1 r2
    mv r2 r3
    mv r3 r4
    mv r4 r5
    mv r5 r6
    sw r31 r29 164
    addi r29 r29 168
    lw r26 r25 0
    jalr r26
    subi r29 r29 168
    lw r31 r29 164
ble_cont.104374:
    lw r1 r29 104
    addi r2 r1 1
    lw r1 r29 48
    addi r1 r1 2
    slti r28 r1 5
    bne r0 r28 bge_else.104433
    subi r1 r1 5
    j bge_cont.104434
bge_else.104433:
bge_cont.104434:
    lw r3 r29 116
    lw r4 r3 4
    slt r28 r2 r4
    bne r0 r28 ble_else.104435
    jr r31
ble_else.104435:
    lw r4 r3 4
    subi r4 r4 1
    sw r1 r29 164
    sw r2 r29 168
    slt r28 r2 r4
    bne r0 r28 ble_else.104437
    j ble_cont.104438
ble_else.104437:
    addi r4 r2 1
    lw r5 r29 44
    lwcZ f0 r5 0
    lw r6 r29 40
    lw r7 r6 4
    sub r4 r4 r7
    itof f1 r4
    fmul f0 f0 f1
    lw r4 r29 36
    lwcZ f1 r4 0
    fmul f1 f0 f1
    lw r7 r29 32
    lwcZ f2 r7 0
    fadd f1 f1 f2
    lwcZ f2 r4 4
    fmul f2 f0 f2
    lwcZ f3 r7 4
    fadd f2 f2 f3
    lwcZ f3 r4 8
    fmul f0 f0 f3
    lwcZ f3 r7 8
    fadd f0 f0 f3
    lw r3 r3 0
    subi r3 r3 1
    slt r28 r3 r0
    bne r0 r28 ble_else.104439
    lwcZ f3 r5 0
    lw r4 r6 0
    sub r4 r3 r4
    itof f4 r4
    fmul f3 f3 f4
    lw r4 r29 28
    lwcZ f4 r4 0
    fmul f4 f3 f4
    fadd f4 f4 f1
    lw r5 r29 20
    swcZ f4 r5 0
    lwcZ f4 r4 4
    fmul f4 f3 f4
    fadd f4 f4 f2
    swcZ f4 r5 4
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fadd f3 f3 f0
    swcZ f3 r5 8
    lwcZ f3 r5 0
    fmul f3 f3 f3
    lwcZ f4 r5 4
    fmul f4 f4 f4
    fadd f3 f3 f4
    lwcZ f4 r5 8
    fmul f4 f4 f4
    fadd f3 f3 f4
    flui f4 0
    # 0.000000
    fclt f4 f3
    bc1f float_ble_else.104441
    sqrt_init f4 f3
    #unknown instruction
    fmul f5 f4 f4
    fadd f5 f5 f3
    fadd f4 f4 f4
    finv_init f6 f4
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f4 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f4 f4 f6
    fsub f4 f7 f4
    fmul f4 f6 f4
    fmul f4 f5 f4
    fmul f5 f4 f4
    fadd f3 f5 f3
    fadd f4 f4 f4
    finv_init f5 f4
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f4 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f4 f4 f5
    fsub f4 f6 f4
    fmul f4 f5 f4
    fmul f3 f3 f4
    j float_ble_cont.104442
float_ble_else.104441:
    flui f3 0
    # 0.000000
float_ble_cont.104442:
    fcz f3
    bc1f float_eq0.104443
    flui f3 16256
    # 1.000000
    j float_eq0_cont.104444
float_eq0.104443:
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
float_eq0_cont.104444:
    lwcZ f4 r5 0
    fmul f4 f4 f3
    swcZ f4 r5 0
    lwcZ f4 r5 4
    fmul f4 f4 f3
    swcZ f4 r5 4
    lwcZ f4 r5 8
    fmul f3 f4 f3
    swcZ f3 r5 8
    flui f3 0
    # 0.000000
    lw r4 r29 108
    swcZ f3 r4 0
    swcZ f3 r4 4
    swcZ f3 r4 8
    lw r6 r29 12
    lwcZ f3 r6 0
    lw r7 r29 8
    swcZ f3 r7 0
    lwcZ f3 r6 4
    swcZ f3 r7 4
    lwcZ f3 r6 8
    swcZ f3 r7 8
    flui f3 16256
    # 1.000000
    sll r6 r3 2
    lw r7 r29 60
    add r27 r7 r6
    lw r6 r27 0
    flui f4 0
    # 0.000000
    lw r25 r29 4
    swcZ f0 r29 172
    swcZ f2 r29 176
    swcZ f1 r29 180
    sw r3 r29 184
    mv r3 r6
    mv r2 r5
    mv r1 r0
    fmv  f1 f4
    fmv  f0 f3
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 184
    sll r2 r1 2
    lw r3 r29 60
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 0
    lw r4 r29 108
    lwcZ f0 r4 0
    swcZ f0 r2 0
    lwcZ f0 r4 4
    swcZ f0 r2 4
    lwcZ f0 r4 8
    swcZ f0 r2 8
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r2 r2 24
    lw r4 r29 164
    sw r4 r2 0
    sll r2 r1 2
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 0
    mv r1 r2
    mv r2 r0
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 184
    subi r2 r1 1
    lw r1 r29 164
    addi r3 r1 1
    slti r28 r3 5
    bne r0 r28 bge_else.104445
    subi r3 r3 5
    j bge_cont.104446
bge_else.104445:
bge_cont.104446:
    lwcZ f0 r29 180
    lwcZ f1 r29 176
    lwcZ f2 r29 172
    lw r4 r29 60
    lw r25 r29 24
    mv r1 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j ble_cont.104440
ble_else.104439:
ble_cont.104440:
ble_cont.104438:
    lw r2 r29 168
    lw r3 r29 112
    lw r4 r29 56
    lw r5 r29 60
    lw r25 r29 52
    mv r1 r0
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 168
    addi r1 r1 1
    lw r2 r29 164
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.104447
    subi r5 r2 5
    j bge_cont.104448
bge_else.104447:
    or r5 r2 r0
bge_cont.104448:
    lw r2 r29 56
    lw r3 r29 60
    lw r4 r29 112
    lw r25 r29 16
    lw r24 r25 0
    or r26 r0 r24
    jr r26
init_line_elements.3034:
    slt r28 r2 r0
    bne r0 r28 ble_else.104449
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 0
    sw r2 r29 4
    mv r1 r3
    sw r31 r29 8
    addi r29 r29 12
    jal min_caml_create_float_array
    subi r29 r29 12
    lw r31 r29 8
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 8
    mv r1 r2
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_float_array
    subi r29 r29 16
    lw r31 r29 12
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 12
    addi r29 r29 16
    jal min_caml_create_array
    subi r29 r29 16
    lw r31 r29 12
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 12
    mv r1 r2
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_float_array
    subi r29 r29 20
    lw r31 r29 16
    lw r2 r29 12
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_float_array
    subi r29 r29 20
    lw r31 r29 16
    lw r2 r29 12
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_float_array
    subi r29 r29 20
    lw r31 r29 16
    lw r2 r29 12
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_float_array
    subi r29 r29 20
    lw r31 r29 16
    lw r2 r29 12
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_array
    subi r29 r29 20
    lw r31 r29 16
    addi r2 r0 5
    sw r1 r29 16
    mv r1 r2
    mv r2 r0
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 20
    mv r1 r2
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_float_array
    subi r29 r29 28
    lw r31 r29 24
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_array
    subi r29 r29 28
    lw r31 r29 24
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 24
    mv r1 r2
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 24
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_float_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 28
    mv r1 r2
    sw r31 r29 32
    addi r29 r29 36
    jal min_caml_create_float_array
    subi r29 r29 36
    lw r31 r29 32
    lw r2 r29 28
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 32
    addi r29 r29 36
    jal min_caml_create_float_array
    subi r29 r29 36
    lw r31 r29 32
    lw r2 r29 28
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 32
    addi r29 r29 36
    jal min_caml_create_float_array
    subi r29 r29 36
    lw r31 r29 32
    lw r2 r29 28
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 32
    addi r29 r29 36
    jal min_caml_create_float_array
    subi r29 r29 36
    lw r31 r29 32
    lw r2 r29 28
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 32
    addi r29 r29 36
    jal min_caml_create_array
    subi r29 r29 36
    lw r31 r29 32
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 32
    mv r1 r2
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    lw r2 r29 36
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    lw r2 r29 36
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    lw r2 r29 36
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    lw r2 r29 36
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 32
    sw r2 r1 24
    lw r2 r29 28
    sw r2 r1 20
    lw r2 r29 24
    sw r2 r1 16
    lw r2 r29 20
    sw r2 r1 12
    lw r2 r29 16
    sw r2 r1 8
    lw r2 r29 12
    sw r2 r1 4
    lw r2 r29 8
    sw r2 r1 0
    lw r2 r29 4
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.104450
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 40
    mv r1 r2
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 44
    mv r1 r2
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_float_array
    subi r29 r29 52
    lw r31 r29 48
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_array
    subi r29 r29 52
    lw r31 r29 48
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 48
    mv r1 r2
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    addi r2 r0 5
    sw r1 r29 52
    mv r1 r2
    mv r2 r0
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_array
    subi r29 r29 60
    lw r31 r29 56
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 56
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_float_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    mv r1 r2
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    lw r2 r29 60
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    lw r2 r29 60
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    lw r2 r29 60
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    lw r2 r29 60
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_array
    subi r29 r29 68
    lw r31 r29 64
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 64
    mv r1 r2
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    lw r2 r29 64
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 68
    mv r1 r2
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_float_array
    subi r29 r29 76
    lw r31 r29 72
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_array
    subi r29 r29 76
    lw r31 r29 72
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 72
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 68
    sw r2 r1 24
    lw r2 r29 64
    sw r2 r1 20
    lw r2 r29 60
    sw r2 r1 16
    lw r2 r29 56
    sw r2 r1 12
    lw r2 r29 52
    sw r2 r1 8
    lw r2 r29 48
    sw r2 r1 4
    lw r2 r29 44
    sw r2 r1 0
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.104451
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 76
    mv r1 r2
    sw r31 r29 80
    addi r29 r29 84
    jal min_caml_create_float_array
    subi r29 r29 84
    lw r31 r29 80
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 80
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 84
    mv r1 r2
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_float_array
    subi r29 r29 92
    lw r31 r29 88
    lw r2 r29 84
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_float_array
    subi r29 r29 92
    lw r31 r29 88
    lw r2 r29 84
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_float_array
    subi r29 r29 92
    lw r31 r29 88
    lw r2 r29 84
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_float_array
    subi r29 r29 92
    lw r31 r29 88
    lw r2 r29 84
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_array
    subi r29 r29 92
    lw r31 r29 88
    addi r2 r0 5
    sw r1 r29 88
    mv r1 r2
    mv r2 r0
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 96
    addi r29 r29 100
    jal min_caml_create_float_array
    subi r29 r29 100
    lw r31 r29 96
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 96
    addi r29 r29 100
    jal min_caml_create_array
    subi r29 r29 100
    lw r31 r29 96
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 96
    mv r1 r2
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    lw r2 r29 96
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    mv r1 r2
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_float_array
    subi r29 r29 108
    lw r31 r29 104
    lw r2 r29 100
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_float_array
    subi r29 r29 108
    lw r31 r29 104
    lw r2 r29 100
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_float_array
    subi r29 r29 108
    lw r31 r29 104
    lw r2 r29 100
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_float_array
    subi r29 r29 108
    lw r31 r29 104
    lw r2 r29 100
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_array
    subi r29 r29 108
    lw r31 r29 104
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 104
    mv r1 r2
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_array
    subi r29 r29 112
    lw r31 r29 108
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 108
    mv r1 r2
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_float_array
    subi r29 r29 116
    lw r31 r29 112
    lw r2 r29 108
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_float_array
    subi r29 r29 116
    lw r31 r29 112
    lw r2 r29 108
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_float_array
    subi r29 r29 116
    lw r31 r29 112
    lw r2 r29 108
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_float_array
    subi r29 r29 116
    lw r31 r29 112
    lw r2 r29 108
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 104
    sw r2 r1 24
    lw r2 r29 100
    sw r2 r1 20
    lw r2 r29 96
    sw r2 r1 16
    lw r2 r29 92
    sw r2 r1 12
    lw r2 r29 88
    sw r2 r1 8
    lw r2 r29 84
    sw r2 r1 4
    lw r2 r29 80
    sw r2 r1 0
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.104452
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 112
    mv r1 r2
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 116
    mv r1 r2
    sw r31 r29 120
    addi r29 r29 124
    jal min_caml_create_float_array
    subi r29 r29 124
    lw r31 r29 120
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 120
    addi r29 r29 124
    jal min_caml_create_array
    subi r29 r29 124
    lw r31 r29 120
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 120
    mv r1 r2
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    lw r2 r29 120
    sw r1 r2 16
    addi r1 r0 5
    mv r2 r0
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    addi r2 r0 5
    sw r1 r29 124
    mv r1 r2
    mv r2 r0
    sw r31 r29 128
    addi r29 r29 132
    jal min_caml_create_array
    subi r29 r29 132
    lw r31 r29 128
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 128
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 132
    mv r1 r2
    sw r31 r29 136
    addi r29 r29 140
    jal min_caml_create_float_array
    subi r29 r29 140
    lw r31 r29 136
    lw r2 r29 132
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 136
    addi r29 r29 140
    jal min_caml_create_float_array
    subi r29 r29 140
    lw r31 r29 136
    lw r2 r29 132
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 136
    addi r29 r29 140
    jal min_caml_create_float_array
    subi r29 r29 140
    lw r31 r29 136
    lw r2 r29 132
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 136
    addi r29 r29 140
    jal min_caml_create_float_array
    subi r29 r29 140
    lw r31 r29 136
    lw r2 r29 132
    sw r1 r2 16
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 136
    addi r29 r29 140
    jal min_caml_create_float_array
    subi r29 r29 140
    lw r31 r29 136
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 136
    addi r29 r29 140
    jal min_caml_create_array
    subi r29 r29 140
    lw r31 r29 136
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 136
    mv r1 r2
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_float_array
    subi r29 r29 144
    lw r31 r29 140
    lw r2 r29 136
    sw r1 r2 16
    addi r1 r0 1
    mv r2 r0
    sw r31 r29 140
    addi r29 r29 144
    jal min_caml_create_array
    subi r29 r29 144
    lw r31 r29 140
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 140
    mv r1 r2
    sw r31 r29 144
    addi r29 r29 148
    jal min_caml_create_float_array
    subi r29 r29 148
    lw r31 r29 144
    or r2 r0 r1
    addi r1 r0 5
    sw r31 r29 144
    addi r29 r29 148
    jal min_caml_create_array
    subi r29 r29 148
    lw r31 r29 144
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 144
    mv r1 r2
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 4
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 8
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 12
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_float_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 144
    sw r1 r2 16
    or r1 r30 r0
    addi r30 r30 32
    sw r2 r1 28
    lw r2 r29 140
    sw r2 r1 24
    lw r2 r29 136
    sw r2 r1 20
    lw r2 r29 132
    sw r2 r1 16
    lw r2 r29 128
    sw r2 r1 12
    lw r2 r29 124
    sw r2 r1 8
    lw r2 r29 120
    sw r2 r1 4
    lw r2 r29 116
    sw r2 r1 0
    lw r2 r29 112
    sll r3 r2 2
    lw r4 r29 0
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    mv r1 r4
    j init_line_elements.3034
ble_else.104452:
    or r1 r4 r0
    jr r31
ble_else.104451:
    or r1 r4 r0
    jr r31
ble_else.104450:
    or r1 r4 r0
    jr r31
ble_else.104449:
    jr r31
adjust_position.3041:
    fmul f0 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f0 f0 f2
    flui f2 0
    # 0.000000
    fclt f2 f0
    bc1f float_ble_else.104453
    sqrt_init f2 f0
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f0
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f0 f3 f0
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f0 f0 f2
    j float_ble_cont.104454
float_ble_else.104453:
    flui f0 0
    # 0.000000
float_ble_cont.104454:
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.104455
    addi r1 r0 1
    j float_ble_cont.104456
float_ble_else.104455:
    or r1 r0 r0
float_ble_cont.104456:
    bne r1 r0 beq_else.104457
    fneg f2 f2
    j beq_cont.104458
beq_else.104457:
beq_cont.104458:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.104459
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.104460
float_ble_else.104459:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.104461
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.104462
float_ble_else.104461:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.104462:
float_ble_cont.104460:
    bne r1 r0 beq_else.104463
    fneg f2 f2
    j beq_cont.104464
beq_else.104463:
beq_cont.104464:
    fmul f1 f2 f1
    addi r1 r0 3
    swcZ f0 r29 0
    swcZ f1 r29 4
    fmv  f0 f1
    sw r31 r29 8
    addi r29 r29 12
    jal min_caml_create_float_array
    subi r29 r29 12
    lw r31 r29 8
    flui f0 0
    # 0.000000
    lwcZ f1 r29 4
    fclt f1 f0
    bc1f float_ble_else.104465
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104466
float_ble_else.104465:
float_ble_cont.104466:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 8
    fclt f0 f2
    bc1f float_ble_else.104467
    j float_ble_cont.104468
float_ble_else.104467:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104469
    j float_ble_cont.104470
float_ble_else.104469:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104471
    j float_ble_cont.104472
float_ble_else.104471:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104473
    j float_ble_cont.104474
float_ble_else.104473:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub1.2542
    subi r29 r29 16
    lw r31 r29 12
float_ble_cont.104474:
float_ble_cont.104472:
float_ble_cont.104470:
float_ble_cont.104468:
    lw r1 r29 8
    sw r31 r29 12
    addi r29 r29 16
    jal reduction_2pi_sub2.2544
    subi r29 r29 16
    lw r31 r29 12
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 8
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104475
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104476
float_ble_else.104475:
float_ble_cont.104476:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104477
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104478
float_ble_else.104477:
float_ble_cont.104478:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104479
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104480
float_ble_else.104479:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104480:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104481
    fneg f0 f0
    j float_ble_cont.104482
float_ble_else.104481:
float_ble_cont.104482:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 4
    fclt f2 f1
    bc1f float_ble_else.104483
    fneg f1 f2
    j float_ble_cont.104484
float_ble_else.104483:
    fmv f1 f2
float_ble_cont.104484:
    addi r1 r0 3
    swcZ f0 r29 12
    fmv  f0 f1
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_float_array
    subi r29 r29 20
    lw r31 r29 16
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 16
    fclt f0 f1
    bc1f float_ble_else.104485
    j float_ble_cont.104486
float_ble_else.104485:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104487
    j float_ble_cont.104488
float_ble_else.104487:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104489
    j float_ble_cont.104490
float_ble_else.104489:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104491
    j float_ble_cont.104492
float_ble_else.104491:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub1.2542
    subi r29 r29 24
    lw r31 r29 20
float_ble_cont.104492:
float_ble_cont.104490:
float_ble_cont.104488:
float_ble_cont.104486:
    lw r1 r29 16
    sw r31 r29 20
    addi r29 r29 24
    jal reduction_2pi_sub2.2544
    subi r29 r29 24
    lw r31 r29 20
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 16
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104493
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.104494
float_ble_else.104493:
float_ble_cont.104494:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104495
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104496
float_ble_else.104495:
float_ble_cont.104496:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.104497
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104498
float_ble_else.104497:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104498:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104499
    fneg f0 f0
    j float_ble_cont.104500
float_ble_else.104499:
float_ble_cont.104500:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 12
    fmul f0 f1 f0
    lwcZ f1 r29 0
    fmul f0 f0 f1
    jr r31
calc_dirvec.3044:
    lw r4 r25 4
    slti r28 r1 5
    bne r0 r28 bge_else.104501
    fmul f2 f0 f0
    fmul f3 f1 f1
    fadd f2 f2 f3
    flui f3 16256
    # 1.000000
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.104502
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.104503
float_ble_else.104502:
    flui f2 0
    # 0.000000
float_ble_cont.104503:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f0 f0 f3
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f1 f1 f3
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    sll r2 r3 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    swcZ f0 r2 0
    swcZ f1 r2 4
    swcZ f2 r2 8
    addi r2 r3 40
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f1
    swcZ f0 r2 0
    swcZ f2 r2 4
    swcZ f3 r2 8
    addi r2 r3 80
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f1
    swcZ f2 r2 0
    swcZ f3 r2 4
    swcZ f4 r2 8
    addi r2 r3 1
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f1
    fneg f5 f2
    swcZ f3 r2 0
    swcZ f4 r2 4
    swcZ f5 r2 8
    addi r2 r3 41
    sll r2 r2 2
    add r27 r1 r2
    lw r2 r27 0
    lw r2 r2 0
    fneg f3 f0
    fneg f4 f2
    swcZ f3 r2 0
    swcZ f4 r2 4
    swcZ f1 r2 8
    addi r2 r3 81
    sll r2 r2 2
    add r27 r1 r2
    lw r1 r27 0
    lw r1 r1 0
    fneg f2 f2
    swcZ f2 r1 0
    swcZ f0 r1 4
    swcZ f1 r1 8
    jr r31
bge_else.104501:
    fmul f0 f1 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.104505
    sqrt_init f1 f0
    #unknown instruction
    fmul f4 f1 f1
    fadd f4 f4 f0
    fadd f1 f1 f1
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f1 f4 f1
    fmul f4 f1 f1
    fadd f0 f4 f0
    fadd f1 f1 f1
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
    fmul f0 f0 f1
    j float_ble_cont.104506
float_ble_else.104505:
    flui f0 0
    # 0.000000
float_ble_cont.104506:
    finv_init f1 f0
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f0 f1
    fsub f5 f4 f5
    fmul f1 f1 f5
    fmul f5 f0 f1
    fsub f4 f4 f5
    fmul f1 f1 f4
    flui f4 0
    # 0.000000
    fclt f4 f1
    bc1f float_ble_else.104507
    addi r5 r0 1
    j float_ble_cont.104508
float_ble_else.104507:
    or r5 r0 r0
float_ble_cont.104508:
    bne r5 r0 beq_else.104509
    fneg f1 f1
    j beq_cont.104510
beq_else.104509:
beq_cont.104510:
    flui f4 16096
    # 0.437500
    fclt f1 f4
    bc1f float_ble_else.104511
    fmul f4 f1 f1
    fmul f5 f4 f1
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f1 f1 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f1 f1 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f1 f1 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f1 f1 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f1 f1 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f1 f1 f4
    j float_ble_cont.104512
float_ble_else.104511:
    flui f4 16412
    # 2.437500
    fclt f1 f4
    bc1f float_ble_else.104513
    flui f4 16201
    # 0.785398
    fori f4 f4 4059
    flui f5 16256
    # 1.000000
    fsub f5 f1 f5
    flui f6 16256
    # 1.000000
    fadd f1 f1 f6
    finv_init f6 f1
    #unknown instruction
    flui f7 16384
    # 2.000000
    fmul f8 f1 f6
    fsub f8 f7 f8
    fmul f6 f6 f8
    fmul f1 f1 f6
    fsub f1 f7 f1
    fmul f1 f6 f1
    fmul f1 f5 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f1 f1 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f1 f1 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f1 f1 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f1 f1 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f1 f1 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f1 f1 f5
    fadd f1 f4 f1
    j float_ble_cont.104514
float_ble_else.104513:
    flui f4 16329
    # 1.570796
    fori f4 f4 4059
    finv_init f5 f1
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f1 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f1 f1 f5
    fsub f1 f6 f1
    fmul f1 f5 f1
    fmul f5 f1 f1
    fmul f6 f5 f1
    fmul f7 f5 f6
    fmul f8 f5 f7
    fmul f9 f5 f8
    fmul f10 f5 f9
    fmul f5 f5 f10
    flui f11 16042
    # 0.333333
    fori f11 f11 -21846
    fmul f6 f11 f6
    fsub f1 f1 f6
    flui f6 15948
    # 0.200000
    fori f6 f6 -13107
    fmul f6 f6 f7
    fadd f1 f1 f6
    flui f6 15890
    # 0.142857
    fori f6 f6 18725
    fmul f6 f6 f8
    fsub f1 f1 f6
    flui f6 15843
    # 0.111111
    fori f6 f6 -29128
    fmul f6 f6 f9
    fadd f1 f1 f6
    flui f6 15799
    # 0.089764
    fori f6 f6 -10642
    fmul f6 f6 f10
    fsub f1 f1 f6
    flui f6 15733
    # 0.060035
    fori f6 f6 -6203
    fmul f5 f6 f5
    fadd f1 f1 f5
    fsub f1 f4 f1
float_ble_cont.104514:
float_ble_cont.104512:
    bne r5 r0 beq_else.104515
    fneg f1 f1
    j beq_cont.104516
beq_else.104515:
beq_cont.104516:
    fmul f1 f1 f2
    addi r5 r0 3
    sw r25 r29 0
    swcZ f2 r29 4
    sw r3 r29 8
    sw r4 r29 12
    sw r2 r29 16
    swcZ f3 r29 20
    sw r1 r29 24
    swcZ f0 r29 28
    swcZ f1 r29 32
    mv r1 r5
    fmv  f0 f1
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    flui f0 0
    # 0.000000
    lwcZ f1 r29 32
    fclt f1 f0
    bc1f float_ble_else.104517
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104518
float_ble_else.104517:
float_ble_cont.104518:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 36
    fclt f0 f2
    bc1f float_ble_else.104519
    j float_ble_cont.104520
float_ble_else.104519:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104521
    j float_ble_cont.104522
float_ble_else.104521:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104523
    j float_ble_cont.104524
float_ble_else.104523:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 40
    addi r29 r29 44
    jal reduction_2pi_sub1.2542
    subi r29 r29 44
    lw r31 r29 40
float_ble_cont.104524:
float_ble_cont.104522:
float_ble_cont.104520:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104525
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104527
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104528
float_ble_else.104527:
float_ble_cont.104528:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104529
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104531
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104532
float_ble_else.104531:
float_ble_cont.104532:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104533
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104535
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104536
float_ble_else.104535:
float_ble_cont.104536:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 40
    addi r29 r29 44
    jal reduction_2pi_sub2.2544
    subi r29 r29 44
    lw r31 r29 40
    j float_ble_cont.104534
float_ble_else.104533:
float_ble_cont.104534:
    j float_ble_cont.104530
float_ble_else.104529:
float_ble_cont.104530:
    j float_ble_cont.104526
float_ble_else.104525:
float_ble_cont.104526:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104537
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104538
float_ble_else.104537:
float_ble_cont.104538:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104539
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104540
float_ble_else.104539:
float_ble_cont.104540:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104541
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104542
float_ble_else.104541:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104542:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104543
    fneg f0 f0
    j float_ble_cont.104544
float_ble_else.104543:
float_ble_cont.104544:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 32
    fclt f2 f1
    bc1f float_ble_else.104545
    fneg f1 f2
    j float_ble_cont.104546
float_ble_else.104545:
    fmv f1 f2
float_ble_cont.104546:
    addi r1 r0 3
    swcZ f0 r29 40
    fmv  f0 f1
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 44
    fclt f0 f1
    bc1f float_ble_else.104547
    j float_ble_cont.104548
float_ble_else.104547:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104549
    j float_ble_cont.104550
float_ble_else.104549:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104551
    j float_ble_cont.104552
float_ble_else.104551:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 48
    addi r29 r29 52
    jal reduction_2pi_sub1.2542
    subi r29 r29 52
    lw r31 r29 48
float_ble_cont.104552:
float_ble_cont.104550:
float_ble_cont.104548:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104553
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104555
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104556
float_ble_else.104555:
float_ble_cont.104556:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104557
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104559
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104560
float_ble_else.104559:
float_ble_cont.104560:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104561
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104563
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104564
float_ble_else.104563:
float_ble_cont.104564:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 48
    addi r29 r29 52
    jal reduction_2pi_sub2.2544
    subi r29 r29 52
    lw r31 r29 48
    j float_ble_cont.104562
float_ble_else.104561:
float_ble_cont.104562:
    j float_ble_cont.104558
float_ble_else.104557:
float_ble_cont.104558:
    j float_ble_cont.104554
float_ble_else.104553:
float_ble_cont.104554:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104565
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.104566
float_ble_else.104565:
float_ble_cont.104566:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104567
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104568
float_ble_else.104567:
float_ble_cont.104568:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.104569
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104570
float_ble_else.104569:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104570:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104571
    fneg f0 f0
    j float_ble_cont.104572
float_ble_else.104571:
float_ble_cont.104572:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 40
    fmul f0 f1 f0
    lwcZ f1 r29 28
    fmul f0 f0 f1
    lw r1 r29 24
    addi r1 r1 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.104573
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.104574
float_ble_else.104573:
    flui f1 0
    # 0.000000
float_ble_cont.104574:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.104575
    addi r2 r0 1
    j float_ble_cont.104576
float_ble_else.104575:
    or r2 r0 r0
float_ble_cont.104576:
    bne r2 r0 beq_else.104577
    fneg f2 f2
    j beq_cont.104578
beq_else.104577:
beq_cont.104578:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.104579
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.104580
float_ble_else.104579:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.104581
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.104582
float_ble_else.104581:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.104582:
float_ble_cont.104580:
    bne r2 r0 beq_else.104583
    fneg f2 f2
    j beq_cont.104584
beq_else.104583:
beq_cont.104584:
    lwcZ f3 r29 20
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 48
    sw r1 r29 52
    swcZ f1 r29 56
    swcZ f2 r29 60
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    flui f0 0
    # 0.000000
    lwcZ f1 r29 60
    fclt f1 f0
    bc1f float_ble_else.104585
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104586
float_ble_else.104585:
float_ble_cont.104586:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 64
    fclt f0 f2
    bc1f float_ble_else.104587
    j float_ble_cont.104588
float_ble_else.104587:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104589
    j float_ble_cont.104590
float_ble_else.104589:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104591
    j float_ble_cont.104592
float_ble_else.104591:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2542
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.104592:
float_ble_cont.104590:
float_ble_cont.104588:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104593
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104595
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104596
float_ble_else.104595:
float_ble_cont.104596:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104597
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104599
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104600
float_ble_else.104599:
float_ble_cont.104600:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104601
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104603
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104604
float_ble_else.104603:
float_ble_cont.104604:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2544
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.104602
float_ble_else.104601:
float_ble_cont.104602:
    j float_ble_cont.104598
float_ble_else.104597:
float_ble_cont.104598:
    j float_ble_cont.104594
float_ble_else.104593:
float_ble_cont.104594:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104605
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104606
float_ble_else.104605:
float_ble_cont.104606:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104607
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104608
float_ble_else.104607:
float_ble_cont.104608:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104609
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104610
float_ble_else.104609:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104610:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104611
    fneg f0 f0
    j float_ble_cont.104612
float_ble_else.104611:
float_ble_cont.104612:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 60
    fclt f2 f1
    bc1f float_ble_else.104613
    fneg f1 f2
    j float_ble_cont.104614
float_ble_else.104613:
    fmv f1 f2
float_ble_cont.104614:
    addi r1 r0 3
    swcZ f0 r29 68
    fmv  f0 f1
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_float_array
    subi r29 r29 76
    lw r31 r29 72
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 72
    fclt f0 f1
    bc1f float_ble_else.104615
    j float_ble_cont.104616
float_ble_else.104615:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104617
    j float_ble_cont.104618
float_ble_else.104617:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104619
    j float_ble_cont.104620
float_ble_else.104619:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub1.2542
    subi r29 r29 80
    lw r31 r29 76
float_ble_cont.104620:
float_ble_cont.104618:
float_ble_cont.104616:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104621
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104623
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104624
float_ble_else.104623:
float_ble_cont.104624:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104625
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104627
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104628
float_ble_else.104627:
float_ble_cont.104628:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104629
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104631
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104632
float_ble_else.104631:
float_ble_cont.104632:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub2.2544
    subi r29 r29 80
    lw r31 r29 76
    j float_ble_cont.104630
float_ble_else.104629:
float_ble_cont.104630:
    j float_ble_cont.104626
float_ble_else.104625:
float_ble_cont.104626:
    j float_ble_cont.104622
float_ble_else.104621:
float_ble_cont.104622:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104633
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.104634
float_ble_else.104633:
float_ble_cont.104634:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104635
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104636
float_ble_else.104635:
float_ble_cont.104636:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.104637
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104638
float_ble_else.104637:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104638:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104639
    fneg f0 f0
    j float_ble_cont.104640
float_ble_else.104639:
float_ble_cont.104640:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 68
    fmul f0 f1 f0
    lwcZ f1 r29 56
    fmul f0 f0 f1
    lw r1 r29 52
    slti r28 r1 5
    bne r0 r28 bge_else.104641
    lwcZ f1 r29 48
    fmul f2 f1 f1
    fmul f3 f0 f0
    fadd f2 f2 f3
    flui f3 16256
    # 1.000000
    fadd f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.104642
    sqrt_init f3 f2
    #unknown instruction
    fmul f4 f3 f3
    fadd f4 f4 f2
    fadd f3 f3 f3
    finv_init f5 f3
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f3 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f3 f3 f5
    fsub f3 f6 f3
    fmul f3 f5 f3
    fmul f3 f4 f3
    fmul f4 f3 f3
    fadd f2 f4 f2
    fadd f3 f3 f3
    finv_init f4 f3
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f3 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f3 f3 f4
    fsub f3 f5 f3
    fmul f3 f4 f3
    fmul f2 f2 f3
    j float_ble_cont.104643
float_ble_else.104642:
    flui f2 0
    # 0.000000
float_ble_cont.104643:
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f1 f1 f3
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f5 f2 f3
    fsub f4 f4 f5
    fmul f3 f3 f4
    fmul f0 f0 f3
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    lw r1 r29 16
    sll r1 r1 2
    lw r2 r29 12
    add r27 r2 r1
    lw r1 r27 0
    lw r2 r29 8
    sll r3 r2 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    swcZ f1 r3 0
    swcZ f0 r3 4
    swcZ f2 r3 8
    addi r3 r2 40
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f0
    swcZ f1 r3 0
    swcZ f2 r3 4
    swcZ f3 r3 8
    addi r3 r2 80
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f1
    fneg f4 f0
    swcZ f2 r3 0
    swcZ f3 r3 4
    swcZ f4 r3 8
    addi r3 r2 1
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f1
    fneg f4 f0
    fneg f5 f2
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f5 r3 8
    addi r3 r2 41
    sll r3 r3 2
    add r27 r1 r3
    lw r3 r27 0
    lw r3 r3 0
    fneg f3 f1
    fneg f4 f2
    swcZ f3 r3 0
    swcZ f4 r3 4
    swcZ f0 r3 8
    addi r2 r2 81
    sll r2 r2 2
    add r27 r1 r2
    lw r1 r27 0
    lw r1 r1 0
    fneg f2 f2
    swcZ f2 r1 0
    swcZ f1 r1 4
    swcZ f0 r1 8
    jr r31
bge_else.104641:
    fmul f0 f0 f0
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.104645
    sqrt_init f1 f0
    #unknown instruction
    fmul f2 f1 f1
    fadd f2 f2 f0
    fadd f1 f1 f1
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f1 f2 f1
    fmul f2 f1 f1
    fadd f0 f2 f0
    fadd f1 f1 f1
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f1 f1 f2
    fsub f1 f3 f1
    fmul f1 f2 f1
    fmul f0 f0 f1
    j float_ble_cont.104646
float_ble_else.104645:
    flui f0 0
    # 0.000000
float_ble_cont.104646:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f3 f0 f1
    fsub f2 f2 f3
    fmul f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.104647
    addi r2 r0 1
    j float_ble_cont.104648
float_ble_else.104647:
    or r2 r0 r0
float_ble_cont.104648:
    bne r2 r0 beq_else.104649
    fneg f1 f1
    j beq_cont.104650
beq_else.104649:
beq_cont.104650:
    flui f2 16096
    # 0.437500
    fclt f1 f2
    bc1f float_ble_else.104651
    fmul f2 f1 f1
    fmul f3 f2 f1
    fmul f4 f2 f3
    fmul f5 f2 f4
    fmul f6 f2 f5
    fmul f7 f2 f6
    fmul f2 f2 f7
    flui f8 16042
    # 0.333333
    fori f8 f8 -21846
    fmul f3 f8 f3
    fsub f1 f1 f3
    flui f3 15948
    # 0.200000
    fori f3 f3 -13107
    fmul f3 f3 f4
    fadd f1 f1 f3
    flui f3 15890
    # 0.142857
    fori f3 f3 18725
    fmul f3 f3 f5
    fsub f1 f1 f3
    flui f3 15843
    # 0.111111
    fori f3 f3 -29128
    fmul f3 f3 f6
    fadd f1 f1 f3
    flui f3 15799
    # 0.089764
    fori f3 f3 -10642
    fmul f3 f3 f7
    fsub f1 f1 f3
    flui f3 15733
    # 0.060035
    fori f3 f3 -6203
    fmul f2 f3 f2
    fadd f1 f1 f2
    j float_ble_cont.104652
float_ble_else.104651:
    flui f2 16412
    # 2.437500
    fclt f1 f2
    bc1f float_ble_else.104653
    flui f2 16201
    # 0.785398
    fori f2 f2 4059
    flui f3 16256
    # 1.000000
    fsub f3 f1 f3
    flui f4 16256
    # 1.000000
    fadd f1 f1 f4
    finv_init f4 f1
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f1 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f1 f1 f4
    fsub f1 f5 f1
    fmul f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fadd f1 f2 f1
    j float_ble_cont.104654
float_ble_else.104653:
    flui f2 16329
    # 1.570796
    fori f2 f2 4059
    finv_init f3 f1
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f1 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f1 f1 f3
    fsub f1 f4 f1
    fmul f1 f3 f1
    fmul f3 f1 f1
    fmul f4 f3 f1
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f1 f1 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f1 f1 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f1 f1 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f1 f1 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f1 f1 f3
    fsub f1 f2 f1
float_ble_cont.104654:
float_ble_cont.104652:
    bne r2 r0 beq_else.104655
    fneg f1 f1
    j beq_cont.104656
beq_else.104655:
beq_cont.104656:
    lwcZ f2 r29 4
    fmul f1 f1 f2
    addi r2 r0 3
    swcZ f0 r29 76
    swcZ f1 r29 80
    mv r1 r2
    fmv  f0 f1
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    flui f0 0
    # 0.000000
    lwcZ f1 r29 80
    fclt f1 f0
    bc1f float_ble_else.104657
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104658
float_ble_else.104657:
float_ble_cont.104658:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 84
    fclt f0 f2
    bc1f float_ble_else.104659
    j float_ble_cont.104660
float_ble_else.104659:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104661
    j float_ble_cont.104662
float_ble_else.104661:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 88
    addi r29 r29 92
    jal reduction_2pi_sub1.2542
    subi r29 r29 92
    lw r31 r29 88
float_ble_cont.104662:
float_ble_cont.104660:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104663
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104665
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104666
float_ble_else.104665:
float_ble_cont.104666:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104667
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104669
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104670
float_ble_else.104669:
float_ble_cont.104670:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 88
    addi r29 r29 92
    jal reduction_2pi_sub2.2544
    subi r29 r29 92
    lw r31 r29 88
    j float_ble_cont.104668
float_ble_else.104667:
float_ble_cont.104668:
    j float_ble_cont.104664
float_ble_else.104663:
float_ble_cont.104664:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 84
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104671
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104672
float_ble_else.104671:
float_ble_cont.104672:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104673
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104674
float_ble_else.104673:
float_ble_cont.104674:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104675
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104676
float_ble_else.104675:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104676:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104677
    fneg f0 f0
    j float_ble_cont.104678
float_ble_else.104677:
float_ble_cont.104678:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 80
    fclt f2 f1
    bc1f float_ble_else.104679
    fneg f1 f2
    j float_ble_cont.104680
float_ble_else.104679:
    fmv f1 f2
float_ble_cont.104680:
    addi r1 r0 3
    swcZ f0 r29 88
    fmv  f0 f1
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 92
    fclt f0 f1
    bc1f float_ble_else.104681
    j float_ble_cont.104682
float_ble_else.104681:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104683
    j float_ble_cont.104684
float_ble_else.104683:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 96
    addi r29 r29 100
    jal reduction_2pi_sub1.2542
    subi r29 r29 100
    lw r31 r29 96
float_ble_cont.104684:
float_ble_cont.104682:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104685
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104687
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104688
float_ble_else.104687:
float_ble_cont.104688:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104689
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104691
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104692
float_ble_else.104691:
float_ble_cont.104692:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 96
    addi r29 r29 100
    jal reduction_2pi_sub2.2544
    subi r29 r29 100
    lw r31 r29 96
    j float_ble_cont.104690
float_ble_else.104689:
float_ble_cont.104690:
    j float_ble_cont.104686
float_ble_else.104685:
float_ble_cont.104686:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104693
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.104694
float_ble_else.104693:
float_ble_cont.104694:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104695
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104696
float_ble_else.104695:
float_ble_cont.104696:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.104697
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104698
float_ble_else.104697:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104698:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104699
    fneg f0 f0
    j float_ble_cont.104700
float_ble_else.104699:
float_ble_cont.104700:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 88
    fmul f0 f1 f0
    lwcZ f1 r29 76
    fmul f0 f0 f1
    lw r1 r29 52
    addi r1 r1 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.104701
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.104702
float_ble_else.104701:
    flui f1 0
    # 0.000000
float_ble_cont.104702:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.104703
    addi r2 r0 1
    j float_ble_cont.104704
float_ble_else.104703:
    or r2 r0 r0
float_ble_cont.104704:
    bne r2 r0 beq_else.104705
    fneg f2 f2
    j beq_cont.104706
beq_else.104705:
beq_cont.104706:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.104707
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.104708
float_ble_else.104707:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.104709
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.104710
float_ble_else.104709:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.104710:
float_ble_cont.104708:
    bne r2 r0 beq_else.104711
    fneg f2 f2
    j beq_cont.104712
beq_else.104711:
beq_cont.104712:
    lwcZ f3 r29 20
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 96
    sw r1 r29 100
    swcZ f1 r29 104
    swcZ f2 r29 108
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_float_array
    subi r29 r29 116
    lw r31 r29 112
    flui f0 0
    # 0.000000
    lwcZ f1 r29 108
    fclt f1 f0
    bc1f float_ble_else.104713
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104714
float_ble_else.104713:
float_ble_cont.104714:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 112
    fclt f0 f2
    bc1f float_ble_else.104715
    j float_ble_cont.104716
float_ble_else.104715:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104717
    j float_ble_cont.104718
float_ble_else.104717:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 116
    addi r29 r29 120
    jal reduction_2pi_sub1.2542
    subi r29 r29 120
    lw r31 r29 116
float_ble_cont.104718:
float_ble_cont.104716:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 112
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104719
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104721
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104722
float_ble_else.104721:
float_ble_cont.104722:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104723
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104725
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104726
float_ble_else.104725:
float_ble_cont.104726:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 116
    addi r29 r29 120
    jal reduction_2pi_sub2.2544
    subi r29 r29 120
    lw r31 r29 116
    j float_ble_cont.104724
float_ble_else.104723:
float_ble_cont.104724:
    j float_ble_cont.104720
float_ble_else.104719:
float_ble_cont.104720:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 112
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104727
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104728
float_ble_else.104727:
float_ble_cont.104728:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104729
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104730
float_ble_else.104729:
float_ble_cont.104730:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104731
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104732
float_ble_else.104731:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104732:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104733
    fneg f0 f0
    j float_ble_cont.104734
float_ble_else.104733:
float_ble_cont.104734:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 108
    fclt f2 f1
    bc1f float_ble_else.104735
    fneg f1 f2
    j float_ble_cont.104736
float_ble_else.104735:
    fmv f1 f2
float_ble_cont.104736:
    addi r1 r0 3
    swcZ f0 r29 116
    fmv  f0 f1
    sw r31 r29 120
    addi r29 r29 124
    jal min_caml_create_float_array
    subi r29 r29 124
    lw r31 r29 120
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 120
    fclt f0 f1
    bc1f float_ble_else.104737
    j float_ble_cont.104738
float_ble_else.104737:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104739
    j float_ble_cont.104740
float_ble_else.104739:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub1.2542
    subi r29 r29 128
    lw r31 r29 124
float_ble_cont.104740:
float_ble_cont.104738:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104741
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104743
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104744
float_ble_else.104743:
float_ble_cont.104744:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104745
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104747
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104748
float_ble_else.104747:
float_ble_cont.104748:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub2.2544
    subi r29 r29 128
    lw r31 r29 124
    j float_ble_cont.104746
float_ble_else.104745:
float_ble_cont.104746:
    j float_ble_cont.104742
float_ble_else.104741:
float_ble_cont.104742:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104749
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.104750
float_ble_else.104749:
float_ble_cont.104750:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104751
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104752
float_ble_else.104751:
float_ble_cont.104752:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.104753
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104754
float_ble_else.104753:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104754:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104755
    fneg f0 f0
    j float_ble_cont.104756
float_ble_else.104755:
float_ble_cont.104756:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 116
    fmul f0 f1 f0
    lwcZ f1 r29 104
    fmul f1 f0 f1
    lwcZ f0 r29 96
    lwcZ f2 r29 4
    lwcZ f3 r29 20
    lw r1 r29 100
    lw r2 r29 16
    lw r3 r29 8
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
calc_dirvecs.3052:
    lw r4 r25 4
    slt r28 r1 r0
    bne r0 r28 ble_else.104757
    itof f1 r1
    flui f2 15948
    # 0.200000
    fori f2 f2 -13107
    fmul f1 f1 f2
    flui f2 16230
    # 0.900000
    fori f2 f2 26214
    fsub f1 f1 f2
    flui f2 16033
    # 0.316228
    fori f2 f2 -5989
    flui f3 16289
    # 1.264519
    fori f3 f3 -9278
    fmul f3 f3 f1
    addi r5 r0 3
    sw r25 r29 0
    sw r1 r29 4
    swcZ f1 r29 8
    sw r3 r29 12
    sw r2 r29 16
    sw r4 r29 20
    swcZ f0 r29 24
    swcZ f2 r29 28
    swcZ f3 r29 32
    mv r1 r5
    fmv  f0 f3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    flui f0 0
    # 0.000000
    lwcZ f1 r29 32
    fclt f1 f0
    bc1f float_ble_else.104758
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104759
float_ble_else.104758:
float_ble_cont.104759:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 36
    fclt f0 f2
    bc1f float_ble_else.104760
    j float_ble_cont.104761
float_ble_else.104760:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104762
    j float_ble_cont.104763
float_ble_else.104762:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 40
    addi r29 r29 44
    jal reduction_2pi_sub1.2542
    subi r29 r29 44
    lw r31 r29 40
float_ble_cont.104763:
float_ble_cont.104761:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104764
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104766
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104767
float_ble_else.104766:
float_ble_cont.104767:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104768
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104770
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104771
float_ble_else.104770:
float_ble_cont.104771:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 40
    addi r29 r29 44
    jal reduction_2pi_sub2.2544
    subi r29 r29 44
    lw r31 r29 40
    j float_ble_cont.104769
float_ble_else.104768:
float_ble_cont.104769:
    j float_ble_cont.104765
float_ble_else.104764:
float_ble_cont.104765:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 36
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104772
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104773
float_ble_else.104772:
float_ble_cont.104773:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104774
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104775
float_ble_else.104774:
float_ble_cont.104775:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104776
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104777
float_ble_else.104776:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104777:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104778
    fneg f0 f0
    j float_ble_cont.104779
float_ble_else.104778:
float_ble_cont.104779:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 32
    fclt f2 f1
    bc1f float_ble_else.104780
    fneg f1 f2
    j float_ble_cont.104781
float_ble_else.104780:
    fmv f1 f2
float_ble_cont.104781:
    addi r1 r0 3
    swcZ f0 r29 40
    fmv  f0 f1
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 44
    fclt f0 f1
    bc1f float_ble_else.104782
    j float_ble_cont.104783
float_ble_else.104782:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104784
    j float_ble_cont.104785
float_ble_else.104784:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 48
    addi r29 r29 52
    jal reduction_2pi_sub1.2542
    subi r29 r29 52
    lw r31 r29 48
float_ble_cont.104785:
float_ble_cont.104783:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104786
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104788
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104789
float_ble_else.104788:
float_ble_cont.104789:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104790
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104792
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104793
float_ble_else.104792:
float_ble_cont.104793:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 48
    addi r29 r29 52
    jal reduction_2pi_sub2.2544
    subi r29 r29 52
    lw r31 r29 48
    j float_ble_cont.104791
float_ble_else.104790:
float_ble_cont.104791:
    j float_ble_cont.104787
float_ble_else.104786:
float_ble_cont.104787:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 44
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104794
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.104795
float_ble_else.104794:
float_ble_cont.104795:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104796
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104797
float_ble_else.104796:
float_ble_cont.104797:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.104798
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104799
float_ble_else.104798:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104799:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104800
    fneg f0 f0
    j float_ble_cont.104801
float_ble_else.104800:
float_ble_cont.104801:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 40
    fmul f0 f1 f0
    lwcZ f1 r29 28
    fmul f0 f0 f1
    addi r1 r0 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.104802
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.104803
float_ble_else.104802:
    flui f1 0
    # 0.000000
float_ble_cont.104803:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.104804
    addi r2 r0 1
    j float_ble_cont.104805
float_ble_else.104804:
    or r2 r0 r0
float_ble_cont.104805:
    bne r2 r0 beq_else.104806
    fneg f2 f2
    j beq_cont.104807
beq_else.104806:
beq_cont.104807:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.104808
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.104809
float_ble_else.104808:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.104810
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.104811
float_ble_else.104810:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.104811:
float_ble_cont.104809:
    bne r2 r0 beq_else.104812
    fneg f2 f2
    j beq_cont.104813
beq_else.104812:
beq_cont.104813:
    lwcZ f3 r29 24
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 48
    sw r1 r29 52
    swcZ f1 r29 56
    swcZ f2 r29 60
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    flui f0 0
    # 0.000000
    lwcZ f1 r29 60
    fclt f1 f0
    bc1f float_ble_else.104814
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104815
float_ble_else.104814:
float_ble_cont.104815:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 64
    fclt f0 f2
    bc1f float_ble_else.104816
    j float_ble_cont.104817
float_ble_else.104816:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104818
    j float_ble_cont.104819
float_ble_else.104818:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub1.2542
    subi r29 r29 72
    lw r31 r29 68
float_ble_cont.104819:
float_ble_cont.104817:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104820
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104822
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104823
float_ble_else.104822:
float_ble_cont.104823:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104824
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104826
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104827
float_ble_else.104826:
float_ble_cont.104827:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 68
    addi r29 r29 72
    jal reduction_2pi_sub2.2544
    subi r29 r29 72
    lw r31 r29 68
    j float_ble_cont.104825
float_ble_else.104824:
float_ble_cont.104825:
    j float_ble_cont.104821
float_ble_else.104820:
float_ble_cont.104821:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 64
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104828
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104829
float_ble_else.104828:
float_ble_cont.104829:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104830
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104831
float_ble_else.104830:
float_ble_cont.104831:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104832
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104833
float_ble_else.104832:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104833:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104834
    fneg f0 f0
    j float_ble_cont.104835
float_ble_else.104834:
float_ble_cont.104835:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 60
    fclt f2 f1
    bc1f float_ble_else.104836
    fneg f1 f2
    j float_ble_cont.104837
float_ble_else.104836:
    fmv f1 f2
float_ble_cont.104837:
    addi r1 r0 3
    swcZ f0 r29 68
    fmv  f0 f1
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_float_array
    subi r29 r29 76
    lw r31 r29 72
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 72
    fclt f0 f1
    bc1f float_ble_else.104838
    j float_ble_cont.104839
float_ble_else.104838:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104840
    j float_ble_cont.104841
float_ble_else.104840:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub1.2542
    subi r29 r29 80
    lw r31 r29 76
float_ble_cont.104841:
float_ble_cont.104839:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104842
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104844
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104845
float_ble_else.104844:
float_ble_cont.104845:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104846
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104848
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104849
float_ble_else.104848:
float_ble_cont.104849:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 76
    addi r29 r29 80
    jal reduction_2pi_sub2.2544
    subi r29 r29 80
    lw r31 r29 76
    j float_ble_cont.104847
float_ble_else.104846:
float_ble_cont.104847:
    j float_ble_cont.104843
float_ble_else.104842:
float_ble_cont.104843:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 72
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104850
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.104851
float_ble_else.104850:
float_ble_cont.104851:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104852
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104853
float_ble_else.104852:
float_ble_cont.104853:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.104854
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104855
float_ble_else.104854:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104855:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104856
    fneg f0 f0
    j float_ble_cont.104857
float_ble_else.104856:
float_ble_cont.104857:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 68
    fmul f0 f1 f0
    lwcZ f1 r29 56
    fmul f1 f0 f1
    lwcZ f0 r29 48
    lwcZ f2 r29 8
    lwcZ f3 r29 24
    lw r1 r29 52
    lw r2 r29 16
    lw r3 r29 12
    lw r25 r29 20
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 4
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f0 f0 f1
    lw r2 r29 12
    addi r3 r2 2
    flui f1 16033
    # 0.316228
    fori f1 f1 -5989
    flui f2 16289
    # 1.264519
    fori f2 f2 -9278
    fmul f2 f2 f0
    addi r4 r0 3
    swcZ f0 r29 76
    sw r3 r29 80
    swcZ f1 r29 84
    swcZ f2 r29 88
    mv r1 r4
    fmv  f0 f2
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    flui f0 0
    # 0.000000
    lwcZ f1 r29 88
    fclt f1 f0
    bc1f float_ble_else.104858
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104859
float_ble_else.104858:
float_ble_cont.104859:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 92
    fclt f0 f2
    bc1f float_ble_else.104860
    j float_ble_cont.104861
float_ble_else.104860:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104862
    j float_ble_cont.104863
float_ble_else.104862:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 96
    addi r29 r29 100
    jal reduction_2pi_sub1.2542
    subi r29 r29 100
    lw r31 r29 96
float_ble_cont.104863:
float_ble_cont.104861:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104864
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104866
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104867
float_ble_else.104866:
float_ble_cont.104867:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104868
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104870
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104871
float_ble_else.104870:
float_ble_cont.104871:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 96
    addi r29 r29 100
    jal reduction_2pi_sub2.2544
    subi r29 r29 100
    lw r31 r29 96
    j float_ble_cont.104869
float_ble_else.104868:
float_ble_cont.104869:
    j float_ble_cont.104865
float_ble_else.104864:
float_ble_cont.104865:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 92
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104872
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104873
float_ble_else.104872:
float_ble_cont.104873:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104874
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104875
float_ble_else.104874:
float_ble_cont.104875:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104876
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104877
float_ble_else.104876:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104877:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104878
    fneg f0 f0
    j float_ble_cont.104879
float_ble_else.104878:
float_ble_cont.104879:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 88
    fclt f2 f1
    bc1f float_ble_else.104880
    fneg f1 f2
    j float_ble_cont.104881
float_ble_else.104880:
    fmv f1 f2
float_ble_cont.104881:
    addi r1 r0 3
    swcZ f0 r29 96
    fmv  f0 f1
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_float_array
    subi r29 r29 104
    lw r31 r29 100
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 100
    fclt f0 f1
    bc1f float_ble_else.104882
    j float_ble_cont.104883
float_ble_else.104882:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104884
    j float_ble_cont.104885
float_ble_else.104884:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 104
    addi r29 r29 108
    jal reduction_2pi_sub1.2542
    subi r29 r29 108
    lw r31 r29 104
float_ble_cont.104885:
float_ble_cont.104883:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 100
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104886
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104888
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104889
float_ble_else.104888:
float_ble_cont.104889:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104890
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104892
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104893
float_ble_else.104892:
float_ble_cont.104893:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 104
    addi r29 r29 108
    jal reduction_2pi_sub2.2544
    subi r29 r29 108
    lw r31 r29 104
    j float_ble_cont.104891
float_ble_else.104890:
float_ble_cont.104891:
    j float_ble_cont.104887
float_ble_else.104886:
float_ble_cont.104887:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 100
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104894
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.104895
float_ble_else.104894:
float_ble_cont.104895:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104896
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104897
float_ble_else.104896:
float_ble_cont.104897:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.104898
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104899
float_ble_else.104898:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104899:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104900
    fneg f0 f0
    j float_ble_cont.104901
float_ble_else.104900:
float_ble_cont.104901:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 96
    fmul f0 f1 f0
    lwcZ f1 r29 84
    fmul f0 f0 f1
    addi r1 r0 1
    fmul f1 f0 f0
    flui f2 15820
    # 0.100000
    fori f2 f2 -13107
    fadd f1 f1 f2
    flui f2 0
    # 0.000000
    fclt f2 f1
    bc1f float_ble_else.104902
    sqrt_init f2 f1
    #unknown instruction
    fmul f3 f2 f2
    fadd f3 f3 f1
    fadd f2 f2 f2
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f2 f3 f2
    fmul f3 f2 f2
    fadd f1 f3 f1
    fadd f2 f2 f2
    finv_init f3 f2
    #unknown instruction
    flui f4 16384
    # 2.000000
    fmul f5 f2 f3
    fsub f5 f4 f5
    fmul f3 f3 f5
    fmul f2 f2 f3
    fsub f2 f4 f2
    fmul f2 f3 f2
    fmul f1 f1 f2
    j float_ble_cont.104903
float_ble_else.104902:
    flui f1 0
    # 0.000000
float_ble_cont.104903:
    finv_init f2 f1
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f1 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f1 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    flui f3 0
    # 0.000000
    fclt f3 f2
    bc1f float_ble_else.104904
    addi r2 r0 1
    j float_ble_cont.104905
float_ble_else.104904:
    or r2 r0 r0
float_ble_cont.104905:
    bne r2 r0 beq_else.104906
    fneg f2 f2
    j beq_cont.104907
beq_else.104906:
beq_cont.104907:
    flui f3 16096
    # 0.437500
    fclt f2 f3
    bc1f float_ble_else.104908
    fmul f3 f2 f2
    fmul f4 f3 f2
    fmul f5 f3 f4
    fmul f6 f3 f5
    fmul f7 f3 f6
    fmul f8 f3 f7
    fmul f3 f3 f8
    flui f9 16042
    # 0.333333
    fori f9 f9 -21846
    fmul f4 f9 f4
    fsub f2 f2 f4
    flui f4 15948
    # 0.200000
    fori f4 f4 -13107
    fmul f4 f4 f5
    fadd f2 f2 f4
    flui f4 15890
    # 0.142857
    fori f4 f4 18725
    fmul f4 f4 f6
    fsub f2 f2 f4
    flui f4 15843
    # 0.111111
    fori f4 f4 -29128
    fmul f4 f4 f7
    fadd f2 f2 f4
    flui f4 15799
    # 0.089764
    fori f4 f4 -10642
    fmul f4 f4 f8
    fsub f2 f2 f4
    flui f4 15733
    # 0.060035
    fori f4 f4 -6203
    fmul f3 f4 f3
    fadd f2 f2 f3
    j float_ble_cont.104909
float_ble_else.104908:
    flui f3 16412
    # 2.437500
    fclt f2 f3
    bc1f float_ble_else.104910
    flui f3 16201
    # 0.785398
    fori f3 f3 4059
    flui f4 16256
    # 1.000000
    fsub f4 f2 f4
    flui f5 16256
    # 1.000000
    fadd f2 f2 f5
    finv_init f5 f2
    #unknown instruction
    flui f6 16384
    # 2.000000
    fmul f7 f2 f5
    fsub f7 f6 f7
    fmul f5 f5 f7
    fmul f2 f2 f5
    fsub f2 f6 f2
    fmul f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fadd f2 f3 f2
    j float_ble_cont.104911
float_ble_else.104910:
    flui f3 16329
    # 1.570796
    fori f3 f3 4059
    finv_init f4 f2
    #unknown instruction
    flui f5 16384
    # 2.000000
    fmul f6 f2 f4
    fsub f6 f5 f6
    fmul f4 f4 f6
    fmul f2 f2 f4
    fsub f2 f5 f2
    fmul f2 f4 f2
    fmul f4 f2 f2
    fmul f5 f4 f2
    fmul f6 f4 f5
    fmul f7 f4 f6
    fmul f8 f4 f7
    fmul f9 f4 f8
    fmul f4 f4 f9
    flui f10 16042
    # 0.333333
    fori f10 f10 -21846
    fmul f5 f10 f5
    fsub f2 f2 f5
    flui f5 15948
    # 0.200000
    fori f5 f5 -13107
    fmul f5 f5 f6
    fadd f2 f2 f5
    flui f5 15890
    # 0.142857
    fori f5 f5 18725
    fmul f5 f5 f7
    fsub f2 f2 f5
    flui f5 15843
    # 0.111111
    fori f5 f5 -29128
    fmul f5 f5 f8
    fadd f2 f2 f5
    flui f5 15799
    # 0.089764
    fori f5 f5 -10642
    fmul f5 f5 f9
    fsub f2 f2 f5
    flui f5 15733
    # 0.060035
    fori f5 f5 -6203
    fmul f4 f5 f4
    fadd f2 f2 f4
    fsub f2 f3 f2
float_ble_cont.104911:
float_ble_cont.104909:
    bne r2 r0 beq_else.104912
    fneg f2 f2
    j beq_cont.104913
beq_else.104912:
beq_cont.104913:
    lwcZ f3 r29 24
    fmul f2 f2 f3
    addi r2 r0 3
    swcZ f0 r29 104
    sw r1 r29 108
    swcZ f1 r29 112
    swcZ f2 r29 116
    mv r1 r2
    fmv  f0 f2
    sw r31 r29 120
    addi r29 r29 124
    jal min_caml_create_float_array
    subi r29 r29 124
    lw r31 r29 120
    flui f0 0
    # 0.000000
    lwcZ f1 r29 116
    fclt f1 f0
    bc1f float_ble_else.104914
    fneg f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104915
float_ble_else.104914:
float_ble_cont.104915:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    sw r1 r29 120
    fclt f0 f2
    bc1f float_ble_else.104916
    j float_ble_cont.104917
float_ble_else.104916:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f2 r1 4
    fclt f0 f2
    bc1f float_ble_else.104918
    j float_ble_cont.104919
float_ble_else.104918:
    lwcZ f0 r1 4
    flui f2 16384
    # 2.000000
    fmul f0 f0 f2
    swcZ f0 r1 4
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub1.2542
    subi r29 r29 128
    lw r31 r29 124
float_ble_cont.104919:
float_ble_cont.104917:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104920
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104922
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104923
float_ble_else.104922:
float_ble_cont.104923:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104924
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104926
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104927
float_ble_else.104926:
float_ble_cont.104927:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 124
    addi r29 r29 128
    jal reduction_2pi_sub2.2544
    subi r29 r29 128
    lw r31 r29 124
    j float_ble_cont.104925
float_ble_else.104924:
float_ble_cont.104925:
    j float_ble_cont.104921
float_ble_else.104920:
float_ble_cont.104921:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 120
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104928
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104929
float_ble_else.104928:
float_ble_cont.104929:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104930
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104931
float_ble_else.104930:
float_ble_cont.104931:
    flui f0 16201
    # 0.785398
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104932
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104933
float_ble_else.104932:
    lwcZ f0 r1 0
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104933:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104934
    fneg f0 f0
    j float_ble_cont.104935
float_ble_else.104934:
float_ble_cont.104935:
    flui f1 0
    # 0.000000
    lwcZ f2 r29 116
    fclt f2 f1
    bc1f float_ble_else.104936
    fneg f1 f2
    j float_ble_cont.104937
float_ble_else.104936:
    fmv f1 f2
float_ble_cont.104937:
    addi r1 r0 3
    swcZ f0 r29 124
    fmv  f0 f1
    sw r31 r29 128
    addi r29 r29 132
    jal min_caml_create_float_array
    subi r29 r29 132
    lw r31 r29 128
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    sw r1 r29 128
    fclt f0 f1
    bc1f float_ble_else.104938
    j float_ble_cont.104939
float_ble_else.104938:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fclt f0 f1
    bc1f float_ble_else.104940
    j float_ble_cont.104941
float_ble_else.104940:
    lwcZ f0 r1 4
    flui f1 16384
    # 2.000000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 132
    addi r29 r29 136
    jal reduction_2pi_sub1.2542
    subi r29 r29 136
    lw r31 r29 132
float_ble_cont.104941:
float_ble_cont.104939:
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lw r1 r29 128
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104942
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104944
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104945
float_ble_else.104944:
float_ble_cont.104945:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    flui f0 16585
    # 6.283185
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104946
    lwcZ f0 r1 4
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104948
    lwcZ f0 r1 0
    lwcZ f1 r1 4
    fsub f0 f0 f1
    swcZ f0 r1 0
    j float_ble_cont.104949
float_ble_else.104948:
float_ble_cont.104949:
    lwcZ f0 r1 4
    flui f1 16128
    # 0.500000
    fmul f0 f0 f1
    swcZ f0 r1 4
    sw r31 r29 132
    addi r29 r29 136
    jal reduction_2pi_sub2.2544
    subi r29 r29 136
    lw r31 r29 132
    j float_ble_cont.104947
float_ble_else.104946:
float_ble_cont.104947:
    j float_ble_cont.104943
float_ble_else.104942:
float_ble_cont.104943:
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lw r1 r29 128
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104950
    lwcZ f0 r1 0
    flui f1 16457
    # 3.141593
    fori f1 f1 4059
    fsub f0 f0 f1
    swcZ f0 r1 0
    flui f0 -16512
    # -1.000000
    swcZ f0 r1 8
    j float_ble_cont.104951
float_ble_else.104950:
float_ble_cont.104951:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fclt f0 f1
    bc1f float_ble_else.104952
    flui f0 16457
    # 3.141593
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    swcZ f0 r1 0
    lwcZ f0 r1 8
    fneg f0 f0
    swcZ f0 r1 8
    j float_ble_cont.104953
float_ble_else.104952:
float_ble_cont.104953:
    lwcZ f0 r1 0
    flui f1 16201
    # 0.785398
    fori f1 f1 4059
    fclt f0 f1
    bc1f float_ble_else.104954
    lwcZ f0 r1 0
    fmul f0 f0 f0
    fmul f1 f0 f0
    fmul f2 f1 f0
    flui f3 16256
    # 1.000000
    flui f4 16128
    # 0.500000
    fmul f0 f4 f0
    fsub f0 f3 f0
    flui f3 15658
    # 0.041664
    fori f3 f3 -22647
    fmul f1 f3 f1
    fadd f0 f0 f1
    flui f1 15027
    # 0.001370
    fori f1 f1 -32506
    fmul f1 f1 f2
    fsub f0 f0 f1
    j float_ble_cont.104955
float_ble_else.104954:
    flui f0 16329
    # 1.570796
    fori f0 f0 4059
    lwcZ f1 r1 0
    fsub f0 f0 f1
    fmul f1 f0 f0
    fmul f2 f1 f0
    fmul f3 f2 f1
    fmul f1 f3 f1
    flui f4 15914
    # 0.166667
    fori f4 f4 -21844
    fmul f2 f4 f2
    fsub f0 f0 f2
    flui f2 15368
    # 0.008333
    fori f2 f2 -31130
    fmul f2 f2 f3
    fadd f0 f0 f2
    flui f2 14669
    # 0.000196
    fori f2 f2 25782
    fmul f1 f2 f1
    fsub f0 f0 f1
float_ble_cont.104955:
    lwcZ f1 r1 8
    flui f2 0
    # 0.000000
    fclt f1 f2
    bc1f float_ble_else.104956
    fneg f0 f0
    j float_ble_cont.104957
float_ble_else.104956:
float_ble_cont.104957:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    lwcZ f1 r29 124
    fmul f0 f1 f0
    lwcZ f1 r29 112
    fmul f1 f0 f1
    lwcZ f0 r29 104
    lwcZ f2 r29 76
    lwcZ f3 r29 24
    lw r1 r29 108
    lw r2 r29 16
    lw r3 r29 80
    lw r25 r29 20
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 4
    subi r1 r1 1
    lw r2 r29 16
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.104958
    subi r2 r2 5
    j bge_cont.104959
bge_else.104958:
bge_cont.104959:
    slt r28 r1 r0
    bne r0 r28 ble_else.104960
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 24
    lw r3 r29 12
    lw r25 r29 20
    sw r2 r29 132
    sw r1 r29 136
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r2 r29 12
    addi r3 r2 2
    lwcZ f3 r29 24
    lw r4 r29 132
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    subi r1 r1 1
    lw r2 r29 132
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.104961
    subi r2 r2 5
    j bge_cont.104962
bge_else.104961:
bge_cont.104962:
    slt r28 r1 r0
    bne r0 r28 ble_else.104963
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f1 f0 f1
    flui f0 0
    # 0.000000
    sw r1 r29 140
    swcZ f1 r29 144
    sw r2 r29 148
    sw r31 r29 152
    addi r29 r29 156
    jal adjust_position.3041
    subi r29 r29 156
    lw r31 r29 152
    addi r1 r0 1
    lwcZ f1 r29 24
    swcZ f0 r29 152
    sw r1 r29 156
    sw r31 r29 160
    addi r29 r29 164
    jal adjust_position.3041
    subi r29 r29 164
    lw r31 r29 160
    fmv f1 f0
    lwcZ f0 r29 152
    lwcZ f2 r29 144
    lwcZ f3 r29 24
    lw r1 r29 156
    lw r2 r29 148
    lw r3 r29 12
    lw r25 r29 20
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    lw r1 r29 140
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f1 f0 f1
    flui f0 0
    # 0.000000
    lw r2 r29 12
    addi r3 r2 2
    swcZ f1 r29 160
    sw r3 r29 164
    sw r31 r29 168
    addi r29 r29 172
    jal adjust_position.3041
    subi r29 r29 172
    lw r31 r29 168
    addi r1 r0 1
    lwcZ f1 r29 24
    swcZ f0 r29 168
    sw r1 r29 172
    sw r31 r29 176
    addi r29 r29 180
    jal adjust_position.3041
    subi r29 r29 180
    lw r31 r29 176
    fmv f1 f0
    lwcZ f0 r29 168
    lwcZ f2 r29 160
    lwcZ f3 r29 24
    lw r1 r29 172
    lw r2 r29 148
    lw r3 r29 164
    lw r25 r29 20
    sw r31 r29 176
    addi r29 r29 180
    lw r26 r25 0
    jalr r26
    subi r29 r29 180
    lw r31 r29 176
    lw r1 r29 140
    subi r1 r1 1
    lw r2 r29 148
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.104964
    subi r2 r2 5
    j bge_cont.104965
bge_else.104964:
bge_cont.104965:
    slt r28 r1 r0
    bne r0 r28 ble_else.104966
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f2 f0 f1
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 24
    lw r3 r29 12
    lw r25 r29 20
    sw r2 r29 176
    sw r1 r29 180
    mv r1 r0
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
    lw r1 r29 180
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 15820
    # 0.100000
    fori f1 f1 -13107
    fadd f2 f0 f1
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r2 r29 12
    addi r3 r2 2
    lwcZ f3 r29 24
    lw r4 r29 176
    lw r25 r29 20
    mv r2 r4
    mv r1 r0
    sw r31 r29 184
    addi r29 r29 188
    lw r26 r25 0
    jalr r26
    subi r29 r29 188
    lw r31 r29 184
    lw r1 r29 180
    subi r1 r1 1
    lw r2 r29 176
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.104967
    subi r2 r2 5
    j bge_cont.104968
bge_else.104967:
bge_cont.104968:
    lwcZ f0 r29 24
    lw r3 r29 12
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.104966:
    jr r31
ble_else.104963:
    jr r31
ble_else.104960:
    jr r31
ble_else.104757:
    jr r31
calc_dirvec_rows.3057:
    lw r4 r25 8
    lw r5 r25 4
    slt r28 r1 r0
    bne r0 r28 ble_else.104973
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f3 f0 f1
    flui f2 -16948
    # -0.100000
    fori f2 f2 -13107
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    sw r25 r29 0
    sw r1 r29 4
    sw r4 r29 8
    swcZ f3 r29 12
    sw r2 r29 16
    sw r5 r29 20
    sw r3 r29 24
    mv r1 r0
    mv r25 r5
    sw r31 r29 28
    addi r29 r29 32
    lw r26 r25 0
    jalr r26
    subi r29 r29 32
    lw r31 r29 28
    flui f2 16230
    # 0.900000
    fori f2 f2 26214
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r1 r29 24
    addi r3 r1 2
    lwcZ f3 r29 12
    lw r2 r29 16
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 28
    addi r29 r29 32
    lw r26 r25 0
    jalr r26
    subi r29 r29 32
    lw r31 r29 28
    lw r1 r29 16
    addi r2 r1 1
    slti r28 r2 5
    bne r0 r28 bge_else.104974
    subi r2 r2 5
    j bge_cont.104975
bge_else.104974:
bge_cont.104975:
    flui f1 -16743
    # -0.300000
    fori f1 f1 -26214
    flui f0 0
    # 0.000000
    swcZ f1 r29 28
    sw r2 r29 32
    sw r31 r29 36
    addi r29 r29 40
    jal adjust_position.3041
    subi r29 r29 40
    lw r31 r29 36
    addi r1 r0 1
    lwcZ f1 r29 12
    swcZ f0 r29 36
    sw r1 r29 40
    sw r31 r29 44
    addi r29 r29 48
    jal adjust_position.3041
    subi r29 r29 48
    lw r31 r29 44
    fmv f1 f0
    lwcZ f0 r29 36
    lwcZ f2 r29 28
    lwcZ f3 r29 12
    lw r1 r29 40
    lw r2 r29 32
    lw r3 r29 24
    lw r25 r29 20
    sw r31 r29 44
    addi r29 r29 48
    lw r26 r25 0
    jalr r26
    subi r29 r29 48
    lw r31 r29 44
    flui f1 16179
    # 0.700000
    fori f1 f1 13107
    flui f0 0
    # 0.000000
    lw r1 r29 24
    addi r2 r1 2
    swcZ f1 r29 44
    sw r2 r29 48
    sw r31 r29 52
    addi r29 r29 56
    jal adjust_position.3041
    subi r29 r29 56
    lw r31 r29 52
    addi r1 r0 1
    lwcZ f1 r29 12
    swcZ f0 r29 52
    sw r1 r29 56
    sw r31 r29 60
    addi r29 r29 64
    jal adjust_position.3041
    subi r29 r29 64
    lw r31 r29 60
    fmv f1 f0
    lwcZ f0 r29 52
    lwcZ f2 r29 44
    lwcZ f3 r29 12
    lw r1 r29 56
    lw r2 r29 32
    lw r3 r29 48
    lw r25 r29 20
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 32
    addi r1 r1 1
    slti r28 r1 5
    bne r0 r28 bge_else.104976
    subi r2 r1 5
    j bge_cont.104977
bge_else.104976:
    or r2 r1 r0
bge_cont.104977:
    flui f2 -16640
    # -0.500000
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 12
    lw r3 r29 24
    lw r25 r29 20
    sw r2 r29 60
    mv r1 r0
    sw r31 r29 64
    addi r29 r29 68
    lw r26 r25 0
    jalr r26
    subi r29 r29 68
    lw r31 r29 64
    flui f2 16128
    # 0.500000
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r1 r29 24
    addi r3 r1 2
    lwcZ f3 r29 12
    lw r2 r29 60
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 64
    addi r29 r29 68
    lw r26 r25 0
    jalr r26
    subi r29 r29 68
    lw r31 r29 64
    addi r1 r0 1
    lw r2 r29 60
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.104978
    subi r2 r2 5
    j bge_cont.104979
bge_else.104978:
bge_cont.104979:
    lwcZ f0 r29 12
    lw r3 r29 24
    lw r25 r29 8
    sw r31 r29 64
    addi r29 r29 68
    lw r26 r25 0
    jalr r26
    subi r29 r29 68
    lw r31 r29 64
    lw r1 r29 4
    subi r1 r1 1
    lw r2 r29 16
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.104980
    subi r2 r2 5
    j bge_cont.104981
bge_else.104980:
bge_cont.104981:
    lw r3 r29 24
    addi r3 r3 4
    slt r28 r1 r0
    bne r0 r28 ble_else.104982
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f0 f0 f1
    flui f1 -16948
    # -0.100000
    fori f1 f1 -13107
    flui f2 0
    # 0.000000
    sw r1 r29 64
    swcZ f1 r29 68
    sw r3 r29 72
    sw r2 r29 76
    swcZ f0 r29 80
    fmv  f0 f2
    sw r31 r29 84
    addi r29 r29 88
    jal adjust_position.3041
    subi r29 r29 88
    lw r31 r29 84
    addi r1 r0 1
    lwcZ f1 r29 80
    swcZ f0 r29 84
    sw r1 r29 88
    sw r31 r29 92
    addi r29 r29 96
    jal adjust_position.3041
    subi r29 r29 96
    lw r31 r29 92
    fmv f1 f0
    lwcZ f0 r29 84
    lwcZ f2 r29 68
    lwcZ f3 r29 80
    lw r1 r29 88
    lw r2 r29 76
    lw r3 r29 72
    lw r25 r29 20
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    flui f0 0
    # 0.000000
    lw r1 r29 72
    addi r2 r1 2
    swcZ f1 r29 92
    sw r2 r29 96
    sw r31 r29 100
    addi r29 r29 104
    jal adjust_position.3041
    subi r29 r29 104
    lw r31 r29 100
    addi r1 r0 1
    lwcZ f1 r29 80
    swcZ f0 r29 100
    sw r1 r29 104
    sw r31 r29 108
    addi r29 r29 112
    jal adjust_position.3041
    subi r29 r29 112
    lw r31 r29 108
    fmv f1 f0
    lwcZ f0 r29 100
    lwcZ f2 r29 92
    lwcZ f3 r29 80
    lw r1 r29 104
    lw r2 r29 76
    lw r3 r29 96
    lw r25 r29 20
    sw r31 r29 108
    addi r29 r29 112
    lw r26 r25 0
    jalr r26
    subi r29 r29 112
    lw r31 r29 108
    lw r1 r29 76
    addi r2 r1 1
    slti r28 r2 5
    bne r0 r28 bge_else.104983
    subi r2 r2 5
    j bge_cont.104984
bge_else.104983:
bge_cont.104984:
    flui f2 -16743
    # -0.300000
    fori f2 f2 -26214
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lwcZ f3 r29 80
    lw r3 r29 72
    lw r25 r29 20
    sw r2 r29 108
    mv r1 r0
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    flui f2 16179
    # 0.700000
    fori f2 f2 13107
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r1 r29 72
    addi r3 r1 2
    lwcZ f3 r29 80
    lw r2 r29 108
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    addi r1 r0 2
    lw r2 r29 108
    addi r2 r2 1
    slti r28 r2 5
    bne r0 r28 bge_else.104985
    subi r2 r2 5
    j bge_cont.104986
bge_else.104985:
bge_cont.104986:
    lwcZ f0 r29 80
    lw r3 r29 72
    lw r25 r29 8
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    lw r1 r29 64
    subi r1 r1 1
    lw r2 r29 76
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.104987
    subi r2 r2 5
    j bge_cont.104988
bge_else.104987:
bge_cont.104988:
    lw r3 r29 72
    addi r3 r3 4
    slt r28 r1 r0
    bne r0 r28 ble_else.104989
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f3 f0 f1
    flui f2 -16948
    # -0.100000
    fori f2 f2 -13107
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r25 r29 20
    sw r1 r29 112
    swcZ f3 r29 116
    sw r2 r29 120
    sw r3 r29 124
    mv r1 r0
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    flui f2 16230
    # 0.900000
    fori f2 f2 26214
    flui f0 0
    # 0.000000
    flui f1 0
    # 0.000000
    lw r1 r29 124
    addi r3 r1 2
    lwcZ f3 r29 116
    lw r2 r29 120
    lw r25 r29 20
    mv r1 r0
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    addi r1 r0 3
    lw r2 r29 120
    addi r3 r2 1
    slti r28 r3 5
    bne r0 r28 bge_else.104990
    subi r3 r3 5
    j bge_cont.104991
bge_else.104990:
bge_cont.104991:
    lwcZ f0 r29 116
    lw r4 r29 124
    lw r25 r29 8
    mv r2 r3
    mv r3 r4
    sw r31 r29 128
    addi r29 r29 132
    lw r26 r25 0
    jalr r26
    subi r29 r29 132
    lw r31 r29 128
    lw r1 r29 112
    subi r1 r1 1
    lw r2 r29 120
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.104992
    subi r2 r2 5
    j bge_cont.104993
bge_else.104992:
bge_cont.104993:
    lw r3 r29 124
    addi r3 r3 4
    slt r28 r1 r0
    bne r0 r28 ble_else.104994
    itof f0 r1
    flui f1 15948
    # 0.200000
    fori f1 f1 -13107
    fmul f0 f0 f1
    flui f1 16230
    # 0.900000
    fori f1 f1 26214
    fsub f0 f0 f1
    addi r4 r0 4
    lw r25 r29 8
    sw r3 r29 128
    sw r2 r29 132
    sw r1 r29 136
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    subi r1 r1 1
    lw r2 r29 132
    addi r2 r2 2
    slti r28 r2 5
    bne r0 r28 bge_else.104995
    subi r2 r2 5
    j bge_cont.104996
bge_else.104995:
bge_cont.104996:
    lw r3 r29 128
    addi r3 r3 4
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.104994:
    jr r31
ble_else.104989:
    jr r31
ble_else.104982:
    jr r31
ble_else.104973:
    jr r31
create_dirvec_elements.3063:
    lw r3 r25 4
    slt r28 r2 r0
    bne r0 r28 ble_else.105001
    addi r4 r0 3
    flui f0 0
    # 0.000000
    sw r25 r29 0
    sw r1 r29 4
    sw r2 r29 8
    sw r3 r29 12
    mv r1 r4
    sw r31 r29 16
    addi r29 r29 20
    jal min_caml_create_float_array
    subi r29 r29 20
    lw r31 r29 16
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 16
    mv r1 r3
    sw r31 r29 20
    addi r29 r29 24
    jal min_caml_create_array
    subi r29 r29 24
    lw r31 r29 20
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 16
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 8
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105002
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 20
    mv r1 r2
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_float_array
    subi r29 r29 28
    lw r31 r29 24
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 24
    mv r1 r3
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 24
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 20
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105003
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 28
    mv r1 r2
    sw r31 r29 32
    addi r29 r29 36
    jal min_caml_create_float_array
    subi r29 r29 36
    lw r31 r29 32
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 32
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 32
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105004
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 36
    mv r1 r2
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 40
    mv r1 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 40
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 36
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105005
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 44
    mv r1 r2
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_float_array
    subi r29 r29 52
    lw r31 r29 48
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 48
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 48
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105006
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 52
    mv r1 r2
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_float_array
    subi r29 r29 60
    lw r31 r29 56
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 56
    mv r1 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 56
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 52
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105007
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    mv r1 r2
    sw r31 r29 64
    addi r29 r29 68
    jal min_caml_create_float_array
    subi r29 r29 68
    lw r31 r29 64
    or r2 r0 r1
    lw r1 r29 12
    lw r3 r1 0
    sw r2 r29 64
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 64
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 60
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r1 r2 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105008
    addi r2 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 68
    mv r1 r2
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_float_array
    subi r29 r29 76
    lw r31 r29 72
    or r2 r0 r1
    lw r1 r29 12
    lw r1 r1 0
    sw r2 r29 72
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 72
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 68
    sll r3 r2 2
    lw r4 r29 4
    add r27 r4 r3
    sw r1 r27 0
    subi r2 r2 1
    lw r25 r29 0
    mv r1 r4
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.105008:
    jr r31
ble_else.105007:
    jr r31
ble_else.105006:
    jr r31
ble_else.105005:
    jr r31
ble_else.105004:
    jr r31
ble_else.105003:
    jr r31
ble_else.105002:
    jr r31
ble_else.105001:
    jr r31
create_dirvecs.3066:
    lw r2 r25 12
    lw r3 r25 8
    lw r4 r25 4
    slt r28 r1 r0
    bne r0 r28 ble_else.105017
    addi r5 r0 120
    addi r6 r0 3
    flui f0 0
    # 0.000000
    sw r25 r29 0
    sw r4 r29 4
    sw r3 r29 8
    sw r1 r29 12
    sw r5 r29 16
    sw r2 r29 20
    mv r1 r6
    sw r31 r29 24
    addi r29 r29 28
    jal min_caml_create_float_array
    subi r29 r29 28
    lw r31 r29 24
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 24
    mv r1 r3
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 24
    sw r1 r2 0
    lw r1 r29 16
    sw r31 r29 28
    addi r29 r29 32
    jal min_caml_create_array
    subi r29 r29 32
    lw r31 r29 28
    lw r2 r29 12
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 28
    mv r1 r3
    sw r31 r29 32
    addi r29 r29 36
    jal min_caml_create_float_array
    subi r29 r29 36
    lw r31 r29 32
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 32
    mv r1 r3
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 32
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 36
    addi r29 r29 40
    jal min_caml_create_float_array
    subi r29 r29 40
    lw r31 r29 36
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 36
    mv r1 r3
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_array
    subi r29 r29 44
    lw r31 r29 40
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 36
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 40
    addi r29 r29 44
    jal min_caml_create_float_array
    subi r29 r29 44
    lw r31 r29 40
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 40
    mv r1 r3
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 40
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 44
    addi r29 r29 48
    jal min_caml_create_float_array
    subi r29 r29 48
    lw r31 r29 44
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 44
    mv r1 r3
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_array
    subi r29 r29 52
    lw r31 r29 48
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 44
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 48
    addi r29 r29 52
    jal min_caml_create_float_array
    subi r29 r29 52
    lw r31 r29 48
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 48
    mv r1 r3
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 48
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 52
    mv r1 r3
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_array
    subi r29 r29 60
    lw r31 r29 56
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 52
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 452
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_float_array
    subi r29 r29 60
    lw r31 r29 56
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 56
    mv r1 r3
    sw r31 r29 60
    addi r29 r29 64
    jal min_caml_create_array
    subi r29 r29 64
    lw r31 r29 60
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 56
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 28
    sw r1 r2 448
    addi r1 r0 111
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 12
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105018
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 60
    sw r2 r29 64
    mv r1 r3
    sw r31 r29 68
    addi r29 r29 72
    jal min_caml_create_float_array
    subi r29 r29 72
    lw r31 r29 68
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 68
    mv r1 r3
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_array
    subi r29 r29 76
    lw r31 r29 72
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 68
    sw r1 r2 0
    lw r1 r29 64
    sw r31 r29 72
    addi r29 r29 76
    jal min_caml_create_array
    subi r29 r29 76
    lw r31 r29 72
    lw r2 r29 60
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 72
    mv r1 r3
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 76
    mv r1 r3
    sw r31 r29 80
    addi r29 r29 84
    jal min_caml_create_array
    subi r29 r29 84
    lw r31 r29 80
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 76
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 72
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 80
    addi r29 r29 84
    jal min_caml_create_float_array
    subi r29 r29 84
    lw r31 r29 80
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 80
    mv r1 r3
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 80
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 72
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 84
    addi r29 r29 88
    jal min_caml_create_float_array
    subi r29 r29 88
    lw r31 r29 84
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 84
    mv r1 r3
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_array
    subi r29 r29 92
    lw r31 r29 88
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 84
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 72
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_float_array
    subi r29 r29 92
    lw r31 r29 88
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 88
    mv r1 r3
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 88
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 72
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 92
    addi r29 r29 96
    jal min_caml_create_float_array
    subi r29 r29 96
    lw r31 r29 92
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 92
    mv r1 r3
    sw r31 r29 96
    addi r29 r29 100
    jal min_caml_create_array
    subi r29 r29 100
    lw r31 r29 96
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 92
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 72
    sw r1 r2 456
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 96
    addi r29 r29 100
    jal min_caml_create_float_array
    subi r29 r29 100
    lw r31 r29 96
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 96
    mv r1 r3
    sw r31 r29 100
    addi r29 r29 104
    jal min_caml_create_array
    subi r29 r29 104
    lw r31 r29 100
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 96
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 72
    sw r1 r2 452
    addi r1 r0 112
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 100
    addi r29 r29 104
    lw r26 r25 0
    jalr r26
    subi r29 r29 104
    lw r31 r29 100
    lw r1 r29 60
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105019
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 100
    sw r2 r29 104
    mv r1 r3
    sw r31 r29 108
    addi r29 r29 112
    jal min_caml_create_float_array
    subi r29 r29 112
    lw r31 r29 108
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 108
    mv r1 r3
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_array
    subi r29 r29 116
    lw r31 r29 112
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 108
    sw r1 r2 0
    lw r1 r29 104
    sw r31 r29 112
    addi r29 r29 116
    jal min_caml_create_array
    subi r29 r29 116
    lw r31 r29 112
    lw r2 r29 100
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 112
    mv r1 r3
    sw r31 r29 116
    addi r29 r29 120
    jal min_caml_create_float_array
    subi r29 r29 120
    lw r31 r29 116
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 116
    mv r1 r3
    sw r31 r29 120
    addi r29 r29 124
    jal min_caml_create_array
    subi r29 r29 124
    lw r31 r29 120
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 116
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 112
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 120
    addi r29 r29 124
    jal min_caml_create_float_array
    subi r29 r29 124
    lw r31 r29 120
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 120
    mv r1 r3
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 120
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 112
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 124
    addi r29 r29 128
    jal min_caml_create_float_array
    subi r29 r29 128
    lw r31 r29 124
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 124
    mv r1 r3
    sw r31 r29 128
    addi r29 r29 132
    jal min_caml_create_array
    subi r29 r29 132
    lw r31 r29 128
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 124
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 112
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 128
    addi r29 r29 132
    jal min_caml_create_float_array
    subi r29 r29 132
    lw r31 r29 128
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 128
    mv r1 r3
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 128
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 112
    sw r1 r2 460
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 132
    mv r1 r3
    sw r31 r29 136
    addi r29 r29 140
    jal min_caml_create_array
    subi r29 r29 140
    lw r31 r29 136
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 132
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 112
    sw r1 r2 456
    addi r1 r0 113
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 136
    addi r29 r29 140
    lw r26 r25 0
    jalr r26
    subi r29 r29 140
    lw r31 r29 136
    lw r1 r29 100
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105020
    addi r2 r0 120
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 136
    sw r2 r29 140
    mv r1 r3
    sw r31 r29 144
    addi r29 r29 148
    jal min_caml_create_float_array
    subi r29 r29 148
    lw r31 r29 144
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 144
    mv r1 r3
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 144
    sw r1 r2 0
    lw r1 r29 140
    sw r31 r29 148
    addi r29 r29 152
    jal min_caml_create_array
    subi r29 r29 152
    lw r31 r29 148
    lw r2 r29 136
    sll r3 r2 2
    lw r4 r29 8
    add r27 r4 r3
    sw r1 r27 0
    sll r1 r2 2
    add r27 r4 r1
    lw r1 r27 0
    addi r3 r0 3
    flui f0 0
    # 0.000000
    sw r1 r29 148
    mv r1 r3
    sw r31 r29 152
    addi r29 r29 156
    jal min_caml_create_float_array
    subi r29 r29 156
    lw r31 r29 152
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 152
    mv r1 r3
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 152
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 148
    sw r1 r2 472
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 156
    addi r29 r29 160
    jal min_caml_create_float_array
    subi r29 r29 160
    lw r31 r29 156
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 156
    mv r1 r3
    sw r31 r29 160
    addi r29 r29 164
    jal min_caml_create_array
    subi r29 r29 164
    lw r31 r29 160
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 156
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 148
    sw r1 r2 468
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 160
    addi r29 r29 164
    jal min_caml_create_float_array
    subi r29 r29 164
    lw r31 r29 160
    or r2 r0 r1
    lw r1 r29 20
    lw r3 r1 0
    sw r2 r29 160
    mv r1 r3
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_array
    subi r29 r29 168
    lw r31 r29 164
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 160
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 148
    sw r1 r2 464
    addi r1 r0 3
    flui f0 0
    # 0.000000
    sw r31 r29 164
    addi r29 r29 168
    jal min_caml_create_float_array
    subi r29 r29 168
    lw r31 r29 164
    or r2 r0 r1
    lw r1 r29 20
    lw r1 r1 0
    sw r2 r29 164
    sw r31 r29 168
    addi r29 r29 172
    jal min_caml_create_array
    subi r29 r29 172
    lw r31 r29 168
    or r2 r30 r0
    addi r30 r30 8
    sw r1 r2 4
    lw r1 r29 164
    sw r1 r2 0
    or r1 r2 r0
    lw r2 r29 148
    sw r1 r2 460
    addi r1 r0 114
    lw r25 r29 4
    mv r24 r2
    mv r2 r1
    mv r1 r24
    sw r31 r29 168
    addi r29 r29 172
    lw r26 r25 0
    jalr r26
    subi r29 r29 172
    lw r31 r29 168
    lw r1 r29 136
    subi r1 r1 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.105020:
    jr r31
ble_else.105019:
    jr r31
ble_else.105018:
    jr r31
ble_else.105017:
    jr r31
init_dirvec_constants.3068:
    lw r3 r25 16
    lw r4 r25 12
    lw r5 r25 8
    lw r6 r25 4
    slt r28 r2 r0
    bne r0 r28 ble_else.105025
    sll r7 r2 2
    add r27 r1 r7
    lw r7 r27 0
    lw r8 r5 0
    subi r8 r8 1
    sw r25 r29 0
    sw r3 r29 4
    sw r6 r29 8
    sw r4 r29 12
    sw r5 r29 16
    sw r1 r29 20
    sw r2 r29 24
    mv r2 r8
    mv r1 r7
    mv r25 r6
    sw r31 r29 28
    addi r29 r29 32
    lw r26 r25 0
    jalr r26
    subi r29 r29 32
    lw r31 r29 28
    lw r1 r29 24
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105026
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    sw r1 r29 28
    slt r28 r5 r0
    bne r0 r28 ble_else.105027
    sll r6 r5 2
    lw r7 r29 12
    add r27 r7 r6
    lw r6 r27 0
    lw r8 r2 4
    lw r9 r2 0
    lw r10 r6 4
    sw r2 r29 32
    addi r28 r0 1
    bne r10 r28 beq_else.105029
    addi r10 r0 6
    flui f0 0
    # 0.000000
    sw r8 r29 36
    sw r5 r29 40
    sw r6 r29 44
    sw r9 r29 48
    mv r1 r10
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.105031
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.105032
float_eq0.105031:
    lw r3 r29 44
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105033
    addi r5 r0 1
    j float_ble_cont.105034
float_ble_else.105033:
    or r5 r0 r0
float_ble_cont.105034:
    bne r4 r0 beq_else.105035
    or r4 r5 r0
    j beq_cont.105036
beq_else.105035:
    bne r5 r0 beq_else.105037
    addi r4 r0 1
    j beq_cont.105038
beq_else.105037:
    or r4 r0 r0
beq_cont.105038:
beq_cont.105036:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.105039
    fneg f0 f0
    j beq_cont.105040
beq_else.105039:
beq_cont.105040:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.105032:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.105041
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.105042
float_eq0.105041:
    lw r3 r29 44
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105043
    addi r5 r0 1
    j float_ble_cont.105044
float_ble_else.105043:
    or r5 r0 r0
float_ble_cont.105044:
    bne r4 r0 beq_else.105045
    or r4 r5 r0
    j beq_cont.105046
beq_else.105045:
    bne r5 r0 beq_else.105047
    addi r4 r0 1
    j beq_cont.105048
beq_else.105047:
    or r4 r0 r0
beq_cont.105048:
beq_cont.105046:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.105049
    fneg f0 f0
    j beq_cont.105050
beq_else.105049:
beq_cont.105050:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.105042:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.105051
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.105052
float_eq0.105051:
    lw r3 r29 44
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105053
    addi r5 r0 1
    j float_ble_cont.105054
float_ble_else.105053:
    or r5 r0 r0
float_ble_cont.105054:
    bne r4 r0 beq_else.105055
    or r4 r5 r0
    j beq_cont.105056
beq_else.105055:
    bne r5 r0 beq_else.105057
    addi r4 r0 1
    j beq_cont.105058
beq_else.105057:
    or r4 r0 r0
beq_cont.105058:
beq_cont.105056:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.105059
    fneg f0 f0
    j beq_cont.105060
beq_else.105059:
beq_cont.105060:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.105052:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 36
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105030
beq_else.105029:
    addi r28 r0 2
    bne r10 r28 beq_else.105061
    addi r10 r0 4
    flui f0 0
    # 0.000000
    sw r8 r29 36
    sw r5 r29 40
    sw r6 r29 44
    sw r9 r29 48
    mv r1 r10
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    lw r3 r29 44
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.105063
    addi r2 r0 1
    j float_ble_cont.105064
float_ble_else.105063:
    or r2 r0 r0
float_ble_cont.105064:
    bne r2 r0 beq_else.105065
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.105066
beq_else.105065:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.105066:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 36
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105062
beq_else.105061:
    addi r10 r0 5
    flui f0 0
    # 0.000000
    sw r8 r29 36
    sw r5 r29 40
    sw r6 r29 44
    sw r9 r29 48
    mv r1 r10
    sw r31 r29 52
    addi r29 r29 56
    jal min_caml_create_float_array
    subi r29 r29 56
    lw r31 r29 52
    lw r2 r29 48
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 44
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.105067
    fmv f0 f3
    j beq_cont.105068
beq_else.105067:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.105068:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.105069
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.105070
beq_else.105069:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.105070:
    fcz f0
    bc1f float_eq0.105071
    j float_eq0_cont.105072
float_eq0.105071:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.105072:
    lw r2 r29 40
    sll r3 r2 2
    lw r4 r29 36
    add r27 r4 r3
    sw r1 r27 0
beq_cont.105062:
beq_cont.105030:
    subi r2 r2 1
    lw r1 r29 32
    lw r25 r29 8
    sw r31 r29 52
    addi r29 r29 56
    lw r26 r25 0
    jalr r26
    subi r29 r29 56
    lw r31 r29 52
    j ble_cont.105028
ble_else.105027:
ble_cont.105028:
    lw r1 r29 28
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105073
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 8
    sw r1 r29 52
    mv r1 r2
    mv r2 r5
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    lw r1 r29 52
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105074
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 4
    sw r1 r29 56
    mv r1 r2
    sw r31 r29 60
    addi r29 r29 64
    lw r26 r25 0
    jalr r26
    subi r29 r29 64
    lw r31 r29 60
    lw r1 r29 56
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105075
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    lw r25 r29 8
    sw r1 r29 60
    mv r1 r2
    mv r2 r5
    sw r31 r29 64
    addi r29 r29 68
    lw r26 r25 0
    jalr r26
    subi r29 r29 68
    lw r31 r29 64
    lw r1 r29 60
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105076
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r5 r4 0
    subi r5 r5 1
    sw r1 r29 64
    slt r28 r5 r0
    bne r0 r28 ble_else.105077
    sll r6 r5 2
    lw r7 r29 12
    add r27 r7 r6
    lw r6 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r6 4
    sw r2 r29 68
    addi r28 r0 1
    bne r9 r28 beq_else.105079
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 72
    sw r5 r29 76
    sw r6 r29 80
    sw r8 r29 84
    mv r1 r9
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_float_array
    subi r29 r29 92
    lw r31 r29 88
    lw r2 r29 84
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.105081
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.105082
float_eq0.105081:
    lw r3 r29 80
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105083
    addi r5 r0 1
    j float_ble_cont.105084
float_ble_else.105083:
    or r5 r0 r0
float_ble_cont.105084:
    bne r4 r0 beq_else.105085
    or r4 r5 r0
    j beq_cont.105086
beq_else.105085:
    bne r5 r0 beq_else.105087
    addi r4 r0 1
    j beq_cont.105088
beq_else.105087:
    or r4 r0 r0
beq_cont.105088:
beq_cont.105086:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.105089
    fneg f0 f0
    j beq_cont.105090
beq_else.105089:
beq_cont.105090:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.105082:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.105091
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.105092
float_eq0.105091:
    lw r3 r29 80
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105093
    addi r5 r0 1
    j float_ble_cont.105094
float_ble_else.105093:
    or r5 r0 r0
float_ble_cont.105094:
    bne r4 r0 beq_else.105095
    or r4 r5 r0
    j beq_cont.105096
beq_else.105095:
    bne r5 r0 beq_else.105097
    addi r4 r0 1
    j beq_cont.105098
beq_else.105097:
    or r4 r0 r0
beq_cont.105098:
beq_cont.105096:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.105099
    fneg f0 f0
    j beq_cont.105100
beq_else.105099:
beq_cont.105100:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.105092:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.105101
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.105102
float_eq0.105101:
    lw r3 r29 80
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105103
    addi r5 r0 1
    j float_ble_cont.105104
float_ble_else.105103:
    or r5 r0 r0
float_ble_cont.105104:
    bne r4 r0 beq_else.105105
    or r4 r5 r0
    j beq_cont.105106
beq_else.105105:
    bne r5 r0 beq_else.105107
    addi r4 r0 1
    j beq_cont.105108
beq_else.105107:
    or r4 r0 r0
beq_cont.105108:
beq_cont.105106:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.105109
    fneg f0 f0
    j beq_cont.105110
beq_else.105109:
beq_cont.105110:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.105102:
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 72
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105080
beq_else.105079:
    addi r28 r0 2
    bne r9 r28 beq_else.105111
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 72
    sw r5 r29 76
    sw r6 r29 80
    sw r8 r29 84
    mv r1 r9
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_float_array
    subi r29 r29 92
    lw r31 r29 88
    lw r2 r29 84
    lwcZ f0 r2 0
    lw r3 r29 80
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.105113
    addi r2 r0 1
    j float_ble_cont.105114
float_ble_else.105113:
    or r2 r0 r0
float_ble_cont.105114:
    bne r2 r0 beq_else.105115
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.105116
beq_else.105115:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.105116:
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 72
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105112
beq_else.105111:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 72
    sw r5 r29 76
    sw r6 r29 80
    sw r8 r29 84
    mv r1 r9
    sw r31 r29 88
    addi r29 r29 92
    jal min_caml_create_float_array
    subi r29 r29 92
    lw r31 r29 88
    lw r2 r29 84
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 80
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.105117
    fmv f0 f3
    j beq_cont.105118
beq_else.105117:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.105118:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.105119
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.105120
beq_else.105119:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.105120:
    fcz f0
    bc1f float_eq0.105121
    j float_eq0_cont.105122
float_eq0.105121:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.105122:
    lw r2 r29 76
    sll r3 r2 2
    lw r4 r29 72
    add r27 r4 r3
    sw r1 r27 0
beq_cont.105112:
beq_cont.105080:
    subi r2 r2 1
    lw r1 r29 68
    lw r25 r29 8
    sw r31 r29 88
    addi r29 r29 92
    lw r26 r25 0
    jalr r26
    subi r29 r29 92
    lw r31 r29 88
    j ble_cont.105078
ble_else.105077:
ble_cont.105078:
    lw r1 r29 64
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105123
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r29 16
    lw r4 r4 0
    subi r4 r4 1
    lw r25 r29 8
    sw r1 r29 88
    mv r1 r2
    mv r2 r4
    sw r31 r29 92
    addi r29 r29 96
    lw r26 r25 0
    jalr r26
    subi r29 r29 96
    lw r31 r29 92
    lw r1 r29 88
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105124
    sll r2 r1 2
    lw r3 r29 20
    add r27 r3 r2
    lw r2 r27 0
    lw r25 r29 4
    sw r1 r29 92
    mv r1 r2
    sw r31 r29 96
    addi r29 r29 100
    lw r26 r25 0
    jalr r26
    subi r29 r29 100
    lw r31 r29 96
    lw r1 r29 92
    subi r2 r1 1
    lw r1 r29 20
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.105124:
    jr r31
ble_else.105123:
    jr r31
ble_else.105076:
    jr r31
ble_else.105075:
    jr r31
ble_else.105074:
    jr r31
ble_else.105073:
    jr r31
ble_else.105026:
    jr r31
ble_else.105025:
    jr r31
init_vecset_constants.3071:
    lw r2 r25 24
    lw r3 r25 20
    lw r4 r25 16
    lw r5 r25 12
    lw r6 r25 8
    lw r7 r25 4
    slt r28 r1 r0
    bne r0 r28 ble_else.105133
    sll r8 r1 2
    add r27 r7 r8
    lw r8 r27 0
    lw r9 r8 476
    lw r10 r4 0
    subi r10 r10 1
    sw r25 r29 0
    sw r7 r29 4
    sw r1 r29 8
    sw r6 r29 12
    sw r3 r29 16
    sw r2 r29 20
    sw r5 r29 24
    sw r4 r29 28
    sw r8 r29 32
    slt r28 r10 r0
    bne r0 r28 ble_else.105134
    sll r11 r10 2
    add r27 r3 r11
    lw r11 r27 0
    lw r12 r9 4
    lw r13 r9 0
    lw r14 r11 4
    sw r9 r29 36
    addi r28 r0 1
    bne r14 r28 beq_else.105136
    addi r14 r0 6
    flui f0 0
    # 0.000000
    sw r12 r29 40
    sw r10 r29 44
    sw r11 r29 48
    sw r13 r29 52
    mv r1 r14
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_float_array
    subi r29 r29 60
    lw r31 r29 56
    lw r2 r29 52
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.105138
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.105139
float_eq0.105138:
    lw r3 r29 48
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105140
    addi r5 r0 1
    j float_ble_cont.105141
float_ble_else.105140:
    or r5 r0 r0
float_ble_cont.105141:
    bne r4 r0 beq_else.105142
    or r4 r5 r0
    j beq_cont.105143
beq_else.105142:
    bne r5 r0 beq_else.105144
    addi r4 r0 1
    j beq_cont.105145
beq_else.105144:
    or r4 r0 r0
beq_cont.105145:
beq_cont.105143:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.105146
    fneg f0 f0
    j beq_cont.105147
beq_else.105146:
beq_cont.105147:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.105139:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.105148
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.105149
float_eq0.105148:
    lw r3 r29 48
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105150
    addi r5 r0 1
    j float_ble_cont.105151
float_ble_else.105150:
    or r5 r0 r0
float_ble_cont.105151:
    bne r4 r0 beq_else.105152
    or r4 r5 r0
    j beq_cont.105153
beq_else.105152:
    bne r5 r0 beq_else.105154
    addi r4 r0 1
    j beq_cont.105155
beq_else.105154:
    or r4 r0 r0
beq_cont.105155:
beq_cont.105153:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.105156
    fneg f0 f0
    j beq_cont.105157
beq_else.105156:
beq_cont.105157:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.105149:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.105158
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.105159
float_eq0.105158:
    lw r3 r29 48
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105160
    addi r5 r0 1
    j float_ble_cont.105161
float_ble_else.105160:
    or r5 r0 r0
float_ble_cont.105161:
    bne r4 r0 beq_else.105162
    or r4 r5 r0
    j beq_cont.105163
beq_else.105162:
    bne r5 r0 beq_else.105164
    addi r4 r0 1
    j beq_cont.105165
beq_else.105164:
    or r4 r0 r0
beq_cont.105165:
beq_cont.105163:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.105166
    fneg f0 f0
    j beq_cont.105167
beq_else.105166:
beq_cont.105167:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.105159:
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 40
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105137
beq_else.105136:
    addi r28 r0 2
    bne r14 r28 beq_else.105168
    addi r14 r0 4
    flui f0 0
    # 0.000000
    sw r12 r29 40
    sw r10 r29 44
    sw r11 r29 48
    sw r13 r29 52
    mv r1 r14
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_float_array
    subi r29 r29 60
    lw r31 r29 56
    lw r2 r29 52
    lwcZ f0 r2 0
    lw r3 r29 48
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.105170
    addi r2 r0 1
    j float_ble_cont.105171
float_ble_else.105170:
    or r2 r0 r0
float_ble_cont.105171:
    bne r2 r0 beq_else.105172
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.105173
beq_else.105172:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.105173:
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 40
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105169
beq_else.105168:
    addi r14 r0 5
    flui f0 0
    # 0.000000
    sw r12 r29 40
    sw r10 r29 44
    sw r11 r29 48
    sw r13 r29 52
    mv r1 r14
    sw r31 r29 56
    addi r29 r29 60
    jal min_caml_create_float_array
    subi r29 r29 60
    lw r31 r29 56
    lw r2 r29 52
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 48
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.105174
    fmv f0 f3
    j beq_cont.105175
beq_else.105174:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.105175:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.105176
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.105177
beq_else.105176:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.105177:
    fcz f0
    bc1f float_eq0.105178
    j float_eq0_cont.105179
float_eq0.105178:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.105179:
    lw r2 r29 44
    sll r3 r2 2
    lw r4 r29 40
    add r27 r4 r3
    sw r1 r27 0
beq_cont.105169:
beq_cont.105137:
    subi r2 r2 1
    lw r1 r29 36
    lw r25 r29 24
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    j ble_cont.105135
ble_else.105134:
ble_cont.105135:
    lw r1 r29 32
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    lw r1 r29 32
    lw r2 r1 468
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    lw r1 r29 32
    lw r2 r1 464
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 56
    addi r29 r29 60
    lw r26 r25 0
    jalr r26
    subi r29 r29 60
    lw r31 r29 56
    lw r1 r29 32
    lw r2 r1 460
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.105180
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 56
    addi r28 r0 1
    bne r9 r28 beq_else.105182
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 60
    sw r4 r29 64
    sw r5 r29 68
    sw r8 r29 72
    mv r1 r9
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.105184
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.105185
float_eq0.105184:
    lw r3 r29 68
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105186
    addi r5 r0 1
    j float_ble_cont.105187
float_ble_else.105186:
    or r5 r0 r0
float_ble_cont.105187:
    bne r4 r0 beq_else.105188
    or r4 r5 r0
    j beq_cont.105189
beq_else.105188:
    bne r5 r0 beq_else.105190
    addi r4 r0 1
    j beq_cont.105191
beq_else.105190:
    or r4 r0 r0
beq_cont.105191:
beq_cont.105189:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.105192
    fneg f0 f0
    j beq_cont.105193
beq_else.105192:
beq_cont.105193:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.105185:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.105194
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.105195
float_eq0.105194:
    lw r3 r29 68
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105196
    addi r5 r0 1
    j float_ble_cont.105197
float_ble_else.105196:
    or r5 r0 r0
float_ble_cont.105197:
    bne r4 r0 beq_else.105198
    or r4 r5 r0
    j beq_cont.105199
beq_else.105198:
    bne r5 r0 beq_else.105200
    addi r4 r0 1
    j beq_cont.105201
beq_else.105200:
    or r4 r0 r0
beq_cont.105201:
beq_cont.105199:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.105202
    fneg f0 f0
    j beq_cont.105203
beq_else.105202:
beq_cont.105203:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.105195:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.105204
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.105205
float_eq0.105204:
    lw r3 r29 68
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105206
    addi r5 r0 1
    j float_ble_cont.105207
float_ble_else.105206:
    or r5 r0 r0
float_ble_cont.105207:
    bne r4 r0 beq_else.105208
    or r4 r5 r0
    j beq_cont.105209
beq_else.105208:
    bne r5 r0 beq_else.105210
    addi r4 r0 1
    j beq_cont.105211
beq_else.105210:
    or r4 r0 r0
beq_cont.105211:
beq_cont.105209:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.105212
    fneg f0 f0
    j beq_cont.105213
beq_else.105212:
beq_cont.105213:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.105205:
    lw r2 r29 64
    sll r3 r2 2
    lw r4 r29 60
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105183
beq_else.105182:
    addi r28 r0 2
    bne r9 r28 beq_else.105214
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 60
    sw r4 r29 64
    sw r5 r29 68
    sw r8 r29 72
    mv r1 r9
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    lwcZ f0 r2 0
    lw r3 r29 68
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.105216
    addi r2 r0 1
    j float_ble_cont.105217
float_ble_else.105216:
    or r2 r0 r0
float_ble_cont.105217:
    bne r2 r0 beq_else.105218
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.105219
beq_else.105218:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.105219:
    lw r2 r29 64
    sll r3 r2 2
    lw r4 r29 60
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105215
beq_else.105214:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 60
    sw r4 r29 64
    sw r5 r29 68
    sw r8 r29 72
    mv r1 r9
    sw r31 r29 76
    addi r29 r29 80
    jal min_caml_create_float_array
    subi r29 r29 80
    lw r31 r29 76
    lw r2 r29 72
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 68
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.105220
    fmv f0 f3
    j beq_cont.105221
beq_else.105220:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.105221:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.105222
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.105223
beq_else.105222:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.105223:
    fcz f0
    bc1f float_eq0.105224
    j float_eq0_cont.105225
float_eq0.105224:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.105225:
    lw r2 r29 64
    sll r3 r2 2
    lw r4 r29 60
    add r27 r4 r3
    sw r1 r27 0
beq_cont.105215:
beq_cont.105183:
    subi r2 r2 1
    lw r1 r29 56
    lw r25 r29 24
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    j ble_cont.105181
ble_else.105180:
ble_cont.105181:
    lw r1 r29 32
    lw r2 r1 456
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 32
    lw r2 r1 452
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    addi r2 r0 112
    lw r1 r29 32
    lw r25 r29 12
    sw r31 r29 76
    addi r29 r29 80
    lw r26 r25 0
    jalr r26
    subi r29 r29 80
    lw r31 r29 76
    lw r1 r29 8
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105226
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 24
    sw r1 r29 76
    sw r2 r29 80
    mv r2 r6
    mv r1 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 472
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 468
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 84
    addi r29 r29 88
    lw r26 r25 0
    jalr r26
    subi r29 r29 88
    lw r31 r29 84
    lw r1 r29 80
    lw r2 r1 464
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.105227
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 84
    addi r28 r0 1
    bne r9 r28 beq_else.105229
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 88
    sw r4 r29 92
    sw r5 r29 96
    sw r8 r29 100
    mv r1 r9
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_float_array
    subi r29 r29 108
    lw r31 r29 104
    lw r2 r29 100
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.105231
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.105232
float_eq0.105231:
    lw r3 r29 96
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105233
    addi r5 r0 1
    j float_ble_cont.105234
float_ble_else.105233:
    or r5 r0 r0
float_ble_cont.105234:
    bne r4 r0 beq_else.105235
    or r4 r5 r0
    j beq_cont.105236
beq_else.105235:
    bne r5 r0 beq_else.105237
    addi r4 r0 1
    j beq_cont.105238
beq_else.105237:
    or r4 r0 r0
beq_cont.105238:
beq_cont.105236:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.105239
    fneg f0 f0
    j beq_cont.105240
beq_else.105239:
beq_cont.105240:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.105232:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.105241
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.105242
float_eq0.105241:
    lw r3 r29 96
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105243
    addi r5 r0 1
    j float_ble_cont.105244
float_ble_else.105243:
    or r5 r0 r0
float_ble_cont.105244:
    bne r4 r0 beq_else.105245
    or r4 r5 r0
    j beq_cont.105246
beq_else.105245:
    bne r5 r0 beq_else.105247
    addi r4 r0 1
    j beq_cont.105248
beq_else.105247:
    or r4 r0 r0
beq_cont.105248:
beq_cont.105246:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.105249
    fneg f0 f0
    j beq_cont.105250
beq_else.105249:
beq_cont.105250:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.105242:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.105251
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.105252
float_eq0.105251:
    lw r3 r29 96
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105253
    addi r5 r0 1
    j float_ble_cont.105254
float_ble_else.105253:
    or r5 r0 r0
float_ble_cont.105254:
    bne r4 r0 beq_else.105255
    or r4 r5 r0
    j beq_cont.105256
beq_else.105255:
    bne r5 r0 beq_else.105257
    addi r4 r0 1
    j beq_cont.105258
beq_else.105257:
    or r4 r0 r0
beq_cont.105258:
beq_cont.105256:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.105259
    fneg f0 f0
    j beq_cont.105260
beq_else.105259:
beq_cont.105260:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.105252:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 88
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105230
beq_else.105229:
    addi r28 r0 2
    bne r9 r28 beq_else.105261
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 88
    sw r4 r29 92
    sw r5 r29 96
    sw r8 r29 100
    mv r1 r9
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_float_array
    subi r29 r29 108
    lw r31 r29 104
    lw r2 r29 100
    lwcZ f0 r2 0
    lw r3 r29 96
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.105263
    addi r2 r0 1
    j float_ble_cont.105264
float_ble_else.105263:
    or r2 r0 r0
float_ble_cont.105264:
    bne r2 r0 beq_else.105265
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.105266
beq_else.105265:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.105266:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 88
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105262
beq_else.105261:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 88
    sw r4 r29 92
    sw r5 r29 96
    sw r8 r29 100
    mv r1 r9
    sw r31 r29 104
    addi r29 r29 108
    jal min_caml_create_float_array
    subi r29 r29 108
    lw r31 r29 104
    lw r2 r29 100
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 96
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.105267
    fmv f0 f3
    j beq_cont.105268
beq_else.105267:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.105268:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.105269
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.105270
beq_else.105269:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.105270:
    fcz f0
    bc1f float_eq0.105271
    j float_eq0_cont.105272
float_eq0.105271:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.105272:
    lw r2 r29 92
    sll r3 r2 2
    lw r4 r29 88
    add r27 r4 r3
    sw r1 r27 0
beq_cont.105262:
beq_cont.105230:
    subi r2 r2 1
    lw r1 r29 84
    lw r25 r29 24
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    j ble_cont.105228
ble_else.105227:
ble_cont.105228:
    lw r1 r29 80
    lw r2 r1 460
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    lw r1 r29 80
    lw r2 r1 456
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    addi r2 r0 113
    lw r1 r29 80
    lw r25 r29 12
    sw r31 r29 104
    addi r29 r29 108
    lw r26 r25 0
    jalr r26
    subi r29 r29 108
    lw r31 r29 104
    lw r1 r29 76
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105273
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r25 r29 20
    sw r1 r29 104
    sw r2 r29 108
    mv r1 r4
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    lw r1 r29 108
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 112
    addi r29 r29 116
    lw r26 r25 0
    jalr r26
    subi r29 r29 116
    lw r31 r29 112
    lw r1 r29 108
    lw r2 r1 468
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.105274
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 112
    addi r28 r0 1
    bne r9 r28 beq_else.105276
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 116
    sw r4 r29 120
    sw r5 r29 124
    sw r8 r29 128
    mv r1 r9
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.105278
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.105279
float_eq0.105278:
    lw r3 r29 124
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105280
    addi r5 r0 1
    j float_ble_cont.105281
float_ble_else.105280:
    or r5 r0 r0
float_ble_cont.105281:
    bne r4 r0 beq_else.105282
    or r4 r5 r0
    j beq_cont.105283
beq_else.105282:
    bne r5 r0 beq_else.105284
    addi r4 r0 1
    j beq_cont.105285
beq_else.105284:
    or r4 r0 r0
beq_cont.105285:
beq_cont.105283:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.105286
    fneg f0 f0
    j beq_cont.105287
beq_else.105286:
beq_cont.105287:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.105279:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.105288
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.105289
float_eq0.105288:
    lw r3 r29 124
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105290
    addi r5 r0 1
    j float_ble_cont.105291
float_ble_else.105290:
    or r5 r0 r0
float_ble_cont.105291:
    bne r4 r0 beq_else.105292
    or r4 r5 r0
    j beq_cont.105293
beq_else.105292:
    bne r5 r0 beq_else.105294
    addi r4 r0 1
    j beq_cont.105295
beq_else.105294:
    or r4 r0 r0
beq_cont.105295:
beq_cont.105293:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.105296
    fneg f0 f0
    j beq_cont.105297
beq_else.105296:
beq_cont.105297:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.105289:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.105298
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.105299
float_eq0.105298:
    lw r3 r29 124
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105300
    addi r5 r0 1
    j float_ble_cont.105301
float_ble_else.105300:
    or r5 r0 r0
float_ble_cont.105301:
    bne r4 r0 beq_else.105302
    or r4 r5 r0
    j beq_cont.105303
beq_else.105302:
    bne r5 r0 beq_else.105304
    addi r4 r0 1
    j beq_cont.105305
beq_else.105304:
    or r4 r0 r0
beq_cont.105305:
beq_cont.105303:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.105306
    fneg f0 f0
    j beq_cont.105307
beq_else.105306:
beq_cont.105307:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.105299:
    lw r2 r29 120
    sll r3 r2 2
    lw r4 r29 116
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105277
beq_else.105276:
    addi r28 r0 2
    bne r9 r28 beq_else.105308
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 116
    sw r4 r29 120
    sw r5 r29 124
    sw r8 r29 128
    mv r1 r9
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    lwcZ f0 r2 0
    lw r3 r29 124
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.105310
    addi r2 r0 1
    j float_ble_cont.105311
float_ble_else.105310:
    or r2 r0 r0
float_ble_cont.105311:
    bne r2 r0 beq_else.105312
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.105313
beq_else.105312:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.105313:
    lw r2 r29 120
    sll r3 r2 2
    lw r4 r29 116
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105309
beq_else.105308:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 116
    sw r4 r29 120
    sw r5 r29 124
    sw r8 r29 128
    mv r1 r9
    sw r31 r29 132
    addi r29 r29 136
    jal min_caml_create_float_array
    subi r29 r29 136
    lw r31 r29 132
    lw r2 r29 128
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 124
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.105314
    fmv f0 f3
    j beq_cont.105315
beq_else.105314:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.105315:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.105316
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.105317
beq_else.105316:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.105317:
    fcz f0
    bc1f float_eq0.105318
    j float_eq0_cont.105319
float_eq0.105318:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.105319:
    lw r2 r29 120
    sll r3 r2 2
    lw r4 r29 116
    add r27 r4 r3
    sw r1 r27 0
beq_cont.105309:
beq_cont.105277:
    subi r2 r2 1
    lw r1 r29 112
    lw r25 r29 24
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    j ble_cont.105275
ble_else.105274:
ble_cont.105275:
    lw r1 r29 108
    lw r2 r1 464
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 108
    lw r2 r1 460
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    addi r2 r0 114
    lw r1 r29 108
    lw r25 r29 12
    sw r31 r29 132
    addi r29 r29 136
    lw r26 r25 0
    jalr r26
    subi r29 r29 136
    lw r31 r29 132
    lw r1 r29 104
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105320
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r6 r5 0
    subi r6 r6 1
    lw r25 r29 24
    sw r1 r29 132
    sw r2 r29 136
    mv r2 r6
    mv r1 r4
    sw r31 r29 140
    addi r29 r29 144
    lw r26 r25 0
    jalr r26
    subi r29 r29 144
    lw r31 r29 140
    lw r1 r29 136
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    slt r28 r4 r0
    bne r0 r28 ble_else.105321
    sll r5 r4 2
    lw r6 r29 16
    add r27 r6 r5
    lw r5 r27 0
    lw r7 r2 4
    lw r8 r2 0
    lw r9 r5 4
    sw r2 r29 140
    addi r28 r0 1
    bne r9 r28 beq_else.105323
    addi r9 r0 6
    flui f0 0
    # 0.000000
    sw r7 r29 144
    sw r4 r29 148
    sw r5 r29 152
    sw r8 r29 156
    mv r1 r9
    sw r31 r29 160
    addi r29 r29 164
    jal min_caml_create_float_array
    subi r29 r29 164
    lw r31 r29 160
    lw r2 r29 156
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.105325
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.105326
float_eq0.105325:
    lw r3 r29 152
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105327
    addi r5 r0 1
    j float_ble_cont.105328
float_ble_else.105327:
    or r5 r0 r0
float_ble_cont.105328:
    bne r4 r0 beq_else.105329
    or r4 r5 r0
    j beq_cont.105330
beq_else.105329:
    bne r5 r0 beq_else.105331
    addi r4 r0 1
    j beq_cont.105332
beq_else.105331:
    or r4 r0 r0
beq_cont.105332:
beq_cont.105330:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.105333
    fneg f0 f0
    j beq_cont.105334
beq_else.105333:
beq_cont.105334:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.105326:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.105335
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.105336
float_eq0.105335:
    lw r3 r29 152
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105337
    addi r5 r0 1
    j float_ble_cont.105338
float_ble_else.105337:
    or r5 r0 r0
float_ble_cont.105338:
    bne r4 r0 beq_else.105339
    or r4 r5 r0
    j beq_cont.105340
beq_else.105339:
    bne r5 r0 beq_else.105341
    addi r4 r0 1
    j beq_cont.105342
beq_else.105341:
    or r4 r0 r0
beq_cont.105342:
beq_cont.105340:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.105343
    fneg f0 f0
    j beq_cont.105344
beq_else.105343:
beq_cont.105344:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.105336:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.105345
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.105346
float_eq0.105345:
    lw r3 r29 152
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105347
    addi r5 r0 1
    j float_ble_cont.105348
float_ble_else.105347:
    or r5 r0 r0
float_ble_cont.105348:
    bne r4 r0 beq_else.105349
    or r4 r5 r0
    j beq_cont.105350
beq_else.105349:
    bne r5 r0 beq_else.105351
    addi r4 r0 1
    j beq_cont.105352
beq_else.105351:
    or r4 r0 r0
beq_cont.105352:
beq_cont.105350:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.105353
    fneg f0 f0
    j beq_cont.105354
beq_else.105353:
beq_cont.105354:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.105346:
    lw r2 r29 148
    sll r3 r2 2
    lw r4 r29 144
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105324
beq_else.105323:
    addi r28 r0 2
    bne r9 r28 beq_else.105355
    addi r9 r0 4
    flui f0 0
    # 0.000000
    sw r7 r29 144
    sw r4 r29 148
    sw r5 r29 152
    sw r8 r29 156
    mv r1 r9
    sw r31 r29 160
    addi r29 r29 164
    jal min_caml_create_float_array
    subi r29 r29 164
    lw r31 r29 160
    lw r2 r29 156
    lwcZ f0 r2 0
    lw r3 r29 152
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.105357
    addi r2 r0 1
    j float_ble_cont.105358
float_ble_else.105357:
    or r2 r0 r0
float_ble_cont.105358:
    bne r2 r0 beq_else.105359
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.105360
beq_else.105359:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.105360:
    lw r2 r29 148
    sll r3 r2 2
    lw r4 r29 144
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105356
beq_else.105355:
    addi r9 r0 5
    flui f0 0
    # 0.000000
    sw r7 r29 144
    sw r4 r29 148
    sw r5 r29 152
    sw r8 r29 156
    mv r1 r9
    sw r31 r29 160
    addi r29 r29 164
    jal min_caml_create_float_array
    subi r29 r29 164
    lw r31 r29 160
    lw r2 r29 156
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 152
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.105361
    fmv f0 f3
    j beq_cont.105362
beq_else.105361:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.105362:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.105363
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.105364
beq_else.105363:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.105364:
    fcz f0
    bc1f float_eq0.105365
    j float_eq0_cont.105366
float_eq0.105365:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.105366:
    lw r2 r29 148
    sll r3 r2 2
    lw r4 r29 144
    add r27 r4 r3
    sw r1 r27 0
beq_cont.105356:
beq_cont.105324:
    subi r2 r2 1
    lw r1 r29 140
    lw r25 r29 24
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    j ble_cont.105322
ble_else.105321:
ble_cont.105322:
    lw r1 r29 136
    lw r2 r1 468
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    lw r1 r29 136
    lw r2 r1 464
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    addi r2 r0 115
    lw r1 r29 136
    lw r25 r29 12
    sw r31 r29 160
    addi r29 r29 164
    lw r26 r25 0
    jalr r26
    subi r29 r29 164
    lw r31 r29 160
    lw r1 r29 132
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105367
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r6 r5 0
    subi r6 r6 1
    sw r1 r29 160
    sw r2 r29 164
    slt r28 r6 r0
    bne r0 r28 ble_else.105368
    sll r7 r6 2
    lw r8 r29 16
    add r27 r8 r7
    lw r7 r27 0
    lw r8 r4 4
    lw r9 r4 0
    lw r10 r7 4
    sw r4 r29 168
    addi r28 r0 1
    bne r10 r28 beq_else.105370
    addi r10 r0 6
    flui f0 0
    # 0.000000
    sw r8 r29 172
    sw r6 r29 176
    sw r7 r29 180
    sw r9 r29 184
    mv r1 r10
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    lwcZ f0 r2 0
    fcz f0
    bc1f float_eq0.105372
    flui f0 0
    # 0.000000
    swcZ f0 r1 4
    j float_eq0_cont.105373
float_eq0.105372:
    lw r3 r29 180
    lw r4 r3 24
    lwcZ f0 r2 0
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105374
    addi r5 r0 1
    j float_ble_cont.105375
float_ble_else.105374:
    or r5 r0 r0
float_ble_cont.105375:
    bne r4 r0 beq_else.105376
    or r4 r5 r0
    j beq_cont.105377
beq_else.105376:
    bne r5 r0 beq_else.105378
    addi r4 r0 1
    j beq_cont.105379
beq_else.105378:
    or r4 r0 r0
beq_cont.105379:
beq_cont.105377:
    lw r5 r3 16
    lwcZ f0 r5 0
    bne r4 r0 beq_else.105380
    fneg f0 f0
    j beq_cont.105381
beq_else.105380:
beq_cont.105381:
    swcZ f0 r1 0
    lwcZ f0 r2 0
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 4
float_eq0_cont.105373:
    lwcZ f0 r2 4
    fcz f0
    bc1f float_eq0.105382
    flui f0 0
    # 0.000000
    swcZ f0 r1 12
    j float_eq0_cont.105383
float_eq0.105382:
    lw r3 r29 180
    lw r4 r3 24
    lwcZ f0 r2 4
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105384
    addi r5 r0 1
    j float_ble_cont.105385
float_ble_else.105384:
    or r5 r0 r0
float_ble_cont.105385:
    bne r4 r0 beq_else.105386
    or r4 r5 r0
    j beq_cont.105387
beq_else.105386:
    bne r5 r0 beq_else.105388
    addi r4 r0 1
    j beq_cont.105389
beq_else.105388:
    or r4 r0 r0
beq_cont.105389:
beq_cont.105387:
    lw r5 r3 16
    lwcZ f0 r5 4
    bne r4 r0 beq_else.105390
    fneg f0 f0
    j beq_cont.105391
beq_else.105390:
beq_cont.105391:
    swcZ f0 r1 8
    lwcZ f0 r2 4
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 12
float_eq0_cont.105383:
    lwcZ f0 r2 8
    fcz f0
    bc1f float_eq0.105392
    flui f0 0
    # 0.000000
    swcZ f0 r1 20
    j float_eq0_cont.105393
float_eq0.105392:
    lw r3 r29 180
    lw r4 r3 24
    lwcZ f0 r2 8
    flui f1 0
    # 0.000000
    fclt f0 f1
    bc1f float_ble_else.105394
    addi r5 r0 1
    j float_ble_cont.105395
float_ble_else.105394:
    or r5 r0 r0
float_ble_cont.105395:
    bne r4 r0 beq_else.105396
    or r4 r5 r0
    j beq_cont.105397
beq_else.105396:
    bne r5 r0 beq_else.105398
    addi r4 r0 1
    j beq_cont.105399
beq_else.105398:
    or r4 r0 r0
beq_cont.105399:
beq_cont.105397:
    lw r3 r3 16
    lwcZ f0 r3 8
    bne r4 r0 beq_else.105400
    fneg f0 f0
    j beq_cont.105401
beq_else.105400:
beq_cont.105401:
    swcZ f0 r1 16
    lwcZ f0 r2 8
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 20
float_eq0_cont.105393:
    lw r2 r29 176
    sll r3 r2 2
    lw r4 r29 172
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105371
beq_else.105370:
    addi r28 r0 2
    bne r10 r28 beq_else.105402
    addi r10 r0 4
    flui f0 0
    # 0.000000
    sw r8 r29 172
    sw r6 r29 176
    sw r7 r29 180
    sw r9 r29 184
    mv r1 r10
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    lwcZ f0 r2 0
    lw r3 r29 180
    lw r4 r3 16
    lwcZ f1 r4 0
    fmul f0 f0 f1
    lwcZ f1 r2 4
    lw r4 r3 16
    lwcZ f2 r4 4
    fmul f1 f1 f2
    fadd f0 f0 f1
    lwcZ f1 r2 8
    lw r2 r3 16
    lwcZ f2 r2 8
    fmul f1 f1 f2
    fadd f0 f0 f1
    flui f1 0
    # 0.000000
    fclt f1 f0
    bc1f float_ble_else.105404
    addi r2 r0 1
    j float_ble_cont.105405
float_ble_else.105404:
    or r2 r0 r0
float_ble_cont.105405:
    bne r2 r0 beq_else.105406
    flui f0 0
    # 0.000000
    swcZ f0 r1 0
    j beq_cont.105407
beq_else.105406:
    flui f1 -16512
    # -1.000000
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    swcZ f1 r1 0
    lw r2 r3 16
    lwcZ f1 r2 0
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 4
    lw r2 r3 16
    lwcZ f1 r2 4
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f4 f0 f2
    fsub f3 f3 f4
    fmul f2 f2 f3
    fmul f1 f1 f2
    fneg f1 f1
    swcZ f1 r1 8
    lw r2 r3 16
    lwcZ f1 r2 8
    finv_init f2 f0
    #unknown instruction
    flui f3 16384
    # 2.000000
    fmul f4 f0 f2
    fsub f4 f3 f4
    fmul f2 f2 f4
    fmul f0 f0 f2
    fsub f0 f3 f0
    fmul f0 f2 f0
    fmul f0 f1 f0
    fneg f0 f0
    swcZ f0 r1 12
beq_cont.105407:
    lw r2 r29 176
    sll r3 r2 2
    lw r4 r29 172
    add r27 r4 r3
    sw r1 r27 0
    j beq_cont.105403
beq_else.105402:
    addi r10 r0 5
    flui f0 0
    # 0.000000
    sw r8 r29 172
    sw r6 r29 176
    sw r7 r29 180
    sw r9 r29 184
    mv r1 r10
    sw r31 r29 188
    addi r29 r29 192
    jal min_caml_create_float_array
    subi r29 r29 192
    lw r31 r29 188
    lw r2 r29 184
    lwcZ f0 r2 0
    lwcZ f1 r2 4
    lwcZ f2 r2 8
    fmul f3 f0 f0
    lw r3 r29 180
    lw r4 r3 16
    lwcZ f4 r4 0
    fmul f3 f3 f4
    fmul f4 f1 f1
    lw r4 r3 16
    lwcZ f5 r4 4
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f4 f2 f2
    lw r4 r3 16
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f3 f3 f4
    lw r4 r3 12
    bne r4 r0 beq_else.105408
    fmv f0 f3
    j beq_cont.105409
beq_else.105408:
    fmul f4 f1 f2
    lw r4 r3 36
    lwcZ f5 r4 0
    fmul f4 f4 f5
    fadd f3 f3 f4
    fmul f2 f2 f0
    lw r4 r3 36
    lwcZ f4 r4 4
    fmul f2 f2 f4
    fadd f2 f3 f2
    fmul f0 f0 f1
    lw r4 r3 36
    lwcZ f1 r4 8
    fmul f0 f0 f1
    fadd f0 f2 f0
beq_cont.105409:
    lwcZ f1 r2 0
    lw r4 r3 16
    lwcZ f2 r4 0
    fmul f1 f1 f2
    fneg f1 f1
    lwcZ f2 r2 4
    lw r4 r3 16
    lwcZ f3 r4 4
    fmul f2 f2 f3
    fneg f2 f2
    lwcZ f3 r2 8
    lw r4 r3 16
    lwcZ f4 r4 8
    fmul f3 f3 f4
    fneg f3 f3
    swcZ f0 r1 0
    lw r4 r3 12
    bne r4 r0 beq_else.105410
    swcZ f1 r1 4
    swcZ f2 r1 8
    swcZ f3 r1 12
    j beq_cont.105411
beq_else.105410:
    lwcZ f4 r2 8
    lw r4 r3 36
    lwcZ f5 r4 4
    fmul f4 f4 f5
    lwcZ f5 r2 4
    lw r4 r3 36
    lwcZ f6 r4 8
    fmul f5 f5 f6
    fadd f4 f4 f5
    flui f5 16128
    # 0.500000
    fmul f4 f4 f5
    fsub f1 f1 f4
    swcZ f1 r1 4
    lwcZ f1 r2 8
    lw r4 r3 36
    lwcZ f4 r4 0
    fmul f1 f1 f4
    lwcZ f4 r2 0
    lw r4 r3 36
    lwcZ f5 r4 8
    fmul f4 f4 f5
    fadd f1 f1 f4
    flui f4 16128
    # 0.500000
    fmul f1 f1 f4
    fsub f1 f2 f1
    swcZ f1 r1 8
    lwcZ f1 r2 4
    lw r4 r3 36
    lwcZ f2 r4 0
    fmul f1 f1 f2
    lwcZ f2 r2 0
    lw r2 r3 36
    lwcZ f4 r2 4
    fmul f2 f2 f4
    fadd f1 f1 f2
    flui f2 16128
    # 0.500000
    fmul f1 f1 f2
    fsub f1 f3 f1
    swcZ f1 r1 12
beq_cont.105411:
    fcz f0
    bc1f float_eq0.105412
    j float_eq0_cont.105413
float_eq0.105412:
    finv_init f1 f0
    #unknown instruction
    flui f2 16384
    # 2.000000
    fmul f3 f0 f1
    fsub f3 f2 f3
    fmul f1 f1 f3
    fmul f0 f0 f1
    fsub f0 f2 f0
    fmul f0 f1 f0
    swcZ f0 r1 16
float_eq0_cont.105413:
    lw r2 r29 176
    sll r3 r2 2
    lw r4 r29 172
    add r27 r4 r3
    sw r1 r27 0
beq_cont.105403:
beq_cont.105371:
    subi r2 r2 1
    lw r1 r29 168
    lw r25 r29 24
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    j ble_cont.105369
ble_else.105368:
ble_cont.105369:
    lw r1 r29 164
    lw r2 r1 472
    lw r3 r29 28
    lw r4 r3 0
    subi r4 r4 1
    lw r25 r29 24
    mv r1 r2
    mv r2 r4
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 164
    lw r2 r1 468
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    addi r2 r0 116
    lw r1 r29 164
    lw r25 r29 12
    sw r31 r29 188
    addi r29 r29 192
    lw r26 r25 0
    jalr r26
    subi r29 r29 192
    lw r31 r29 188
    lw r1 r29 160
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105414
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r5 r29 28
    lw r5 r5 0
    subi r5 r5 1
    lw r25 r29 24
    sw r1 r29 188
    sw r2 r29 192
    mv r2 r5
    mv r1 r4
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r1 r29 192
    lw r2 r1 472
    lw r25 r29 20
    mv r1 r2
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    addi r2 r0 117
    lw r1 r29 192
    lw r25 r29 12
    sw r31 r29 196
    addi r29 r29 200
    lw r26 r25 0
    jalr r26
    subi r29 r29 200
    lw r31 r29 196
    lw r1 r29 188
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105415
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    lw r4 r2 476
    lw r25 r29 20
    sw r1 r29 196
    sw r2 r29 200
    mv r1 r4
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    addi r2 r0 118
    lw r1 r29 200
    lw r25 r29 12
    sw r31 r29 204
    addi r29 r29 208
    lw r26 r25 0
    jalr r26
    subi r29 r29 208
    lw r31 r29 204
    lw r1 r29 196
    subi r1 r1 1
    slt r28 r1 r0
    bne r0 r28 ble_else.105416
    sll r2 r1 2
    lw r3 r29 4
    add r27 r3 r2
    lw r2 r27 0
    addi r3 r0 119
    lw r25 r29 12
    sw r1 r29 204
    mv r1 r2
    mv r2 r3
    sw r31 r29 208
    addi r29 r29 212
    lw r26 r25 0
    jalr r26
    subi r29 r29 212
    lw r31 r29 208
    lw r1 r29 204
    subi r1 r1 1
    lw r25 r29 0
    lw r24 r25 0
    or r26 r0 r24
    jr r26
ble_else.105416:
    jr r31
ble_else.105415:
    jr r31
ble_else.105414:
    jr r31
ble_else.105367:
    jr r31
ble_else.105320:
    jr r31
ble_else.105273:
    jr r31
ble_else.105226:
    jr r31
ble_else.105133:
    jr r31
#   create_array
#     r1 = pointer in heap
#     r3 = conter
#     r2 = value
#     r31= heap pointer
min_caml_create_array:
    mv r3 r1
    mv r1 r30
create_array_loop:
    bne r3 r0 create_array_cont
create_array_exit:
    jr r31
create_array_cont:
    sw r2 r30 0
    subi r3 r3 1
    addi r30 r30 4
    j create_array_loop
#   create_float_array
#     r1 = pointer in heap
#     r2 = conter
#     f0 = value
#     r31= heap pointer
min_caml_create_float_array:
    mv r2 r1
    mv r1 r30
create_float_array_loop:
    bne r2 r0 create_float_array_cont
    jr r31
create_float_array_cont:
    swcZ f0 r30 0
    subi r2 r2 1
    addi r30 r30 4
    j create_float_array_loop
