// Seed: 3085723544
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_11 = 0;
  input wire id_2;
  output wire id_1;
  wire id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    output wire id_2,
    output supply1 id_3,
    output wire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output wire id_8,
    input wand id_9,
    input supply0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input wand id_13,
    input tri1 id_14
);
  assign id_2 = 1;
  wire [1 : 1] id_16;
  wor id_17 = 1'h0;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16
  );
endmodule
