{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687311868487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687311868488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 04:44:28 2023 " "Processing started: Wed Jun 21 04:44:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687311868488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687311868488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687311868488 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687311868772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687311868805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687311868805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_and_vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_and_vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_and_vertical_counter " "Found entity 1: horizontal_and_vertical_counter" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/horizontal_and_vertical_counter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687311868807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687311868807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_vga_module " "Found entity 1: main_vga_module" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687311868809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687311868809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_vga_module " "Elaborating entity \"main_vga_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687311868832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(45) " "Verilog HDL assignment warning at main_vga_module.v(45): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687311895926 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(46) " "Verilog HDL assignment warning at main_vga_module.v(46): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687311895927 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(47) " "Verilog HDL assignment warning at main_vga_module.v(47): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687311895928 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_r.data_a 0 main_vga_module.v(13) " "Net \"rom_r.data_a\" at main_vga_module.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687311896242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_r.waddr_a 0 main_vga_module.v(13) " "Net \"rom_r.waddr_a\" at main_vga_module.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687311896242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_g.data_a 0 main_vga_module.v(14) " "Net \"rom_g.data_a\" at main_vga_module.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687311896242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_g.waddr_a 0 main_vga_module.v(14) " "Net \"rom_g.waddr_a\" at main_vga_module.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687311896242 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_b.data_a 0 main_vga_module.v(15) " "Net \"rom_b.data_a\" at main_vga_module.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687311896243 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_b.waddr_a 0 main_vga_module.v(15) " "Net \"rom_b.waddr_a\" at main_vga_module.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687311896243 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_r.we_a 0 main_vga_module.v(13) " "Net \"rom_r.we_a\" at main_vga_module.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687311896246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_g.we_a 0 main_vga_module.v(14) " "Net \"rom_g.we_a\" at main_vga_module.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687311896246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_b.we_a 0 main_vga_module.v(15) " "Net \"rom_b.we_a\" at main_vga_module.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687311896247 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "v_sync_led main_vga_module.v(10) " "Output port \"v_sync_led\" at main_vga_module.v(10) has no driver" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1687311896247 "|main_vga_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:instance_1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:instance_1\"" {  } { { "main_vga_module.v" "instance_1" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687311896352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_and_vertical_counter horizontal_and_vertical_counter:instance_2 " "Elaborating entity \"horizontal_and_vertical_counter\" for hierarchy \"horizontal_and_vertical_counter:instance_2\"" {  } { { "main_vga_module.v" "instance_2" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687311896356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(67) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(67): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/horizontal_and_vertical_counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687311896358 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(74) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(74): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/horizontal_and_vertical_counter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687311896358 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rom_r " "RAM logic \"rom_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "rom_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687311896923 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rom_g " "RAM logic \"rom_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "rom_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687311896923 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rom_b " "RAM logic \"rom_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "rom_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687311896923 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1687311896923 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 50400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/db/vga_rgb.ram0_main_vga_module_e3f38872.hdl.mif " "Memory depth (65536) in the design file differs from memory depth (50400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/db/vga_rgb.ram0_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687311897430 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 50400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/db/vga_rgb.ram1_main_vga_module_e3f38872.hdl.mif " "Memory depth (65536) in the design file differs from memory depth (50400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/db/vga_rgb.ram1_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687311897995 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 50400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/db/vga_rgb.ram2_main_vga_module_e3f38872.hdl.mif " "Memory depth (65536) in the design file differs from memory depth (50400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/db/vga_rgb.ram2_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687311898538 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "v_sync_led GND " "Pin \"v_sync_led\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|v_sync_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_8bit\[0\] GND " "Pin \"red_8bit\[0\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|red_8bit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_8bit\[1\] GND " "Pin \"red_8bit\[1\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|red_8bit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_8bit\[2\] GND " "Pin \"red_8bit\[2\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|red_8bit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_8bit\[3\] GND " "Pin \"red_8bit\[3\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|red_8bit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_8bit\[4\] GND " "Pin \"red_8bit\[4\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|red_8bit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[0\] GND " "Pin \"green_8bit\[0\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|green_8bit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[1\] GND " "Pin \"green_8bit\[1\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|green_8bit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[2\] GND " "Pin \"green_8bit\[2\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|green_8bit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[3\] GND " "Pin \"green_8bit\[3\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|green_8bit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_8bit\[4\] GND " "Pin \"green_8bit\[4\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|green_8bit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[0\] GND " "Pin \"blue_8bit\[0\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|blue_8bit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[1\] GND " "Pin \"blue_8bit\[1\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|blue_8bit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[2\] GND " "Pin \"blue_8bit\[2\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|blue_8bit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[3\] GND " "Pin \"blue_8bit\[3\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|blue_8bit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_8bit\[4\] GND " "Pin \"blue_8bit\[4\]\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/main_vga_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687312072743 "|main_vga_module|blue_8bit[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687312072743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687312075674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687312080604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687312080604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7483 " "Implemented 7483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687312081442 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687312081442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7453 " "Implemented 7453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687312081442 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1687312081442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687312081442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687312081491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 04:48:01 2023 " "Processing ended: Wed Jun 21 04:48:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687312081491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:33 " "Elapsed time: 00:03:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687312081491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:32 " "Total CPU time (on all processors): 00:03:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687312081491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687312081491 ""}
