{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686805592424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686805592425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 23:06:32 2023 " "Processing started: Wed Jun 14 23:06:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686805592425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1686805592425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1686805592425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1686805592734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1686805592734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu " "Found entity 1: test_alu" {  } { { "test_alu.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/test_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablero.sv 1 1 " "Found 1 design units, including 1 entities, in source file tablero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tablero " "Found entity 1: tablero" {  } { { "tablero.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/tablero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SyncXY.sv(4) " "Verilog HDL information at SyncXY.sv(4): always construct contains both blocking and non-blocking assignments" {  } { { "SyncXY.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/SyncXY.sv" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1686805598716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file syncxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyncXY " "Found entity 1: SyncXY" {  } { { "SyncXY.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/SyncXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screendraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file screendraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screenDraw " "Found entity 1: screenDraw" {  } { { "screenDraw.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/screenDraw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_space.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_space.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_space " "Found entity 1: mux_space" {  } { { "mux_space.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/mux_space.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598720 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux_dibujar.sv(11) " "Verilog HDL information at mux_dibujar.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/mux_dibujar.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1686805598721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dibujar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_dibujar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dibujar " "Found entity 1: mux_dibujar" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/mux_dibujar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "memory_tb.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/memory_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_vga " "Found entity 1: main_vga" {  } { { "main_vga.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598729 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1686805598730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(28) " "Verilog HDL warning at decoder.sv(28): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/decoder.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1686805598733 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(43) " "Verilog HDL warning at decoder.sv(43): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/decoder.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1686805598733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598736 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/condlogic.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckPos " "Found entity 1: CheckPos" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/CheckPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686805598742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686805598742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset main.sv(14) " "Verilog HDL Implicit Net warning at main.sv(14): created implicit net for \"reset\"" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1686805598742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WriteData main.sv(14) " "Verilog HDL Implicit Net warning at main.sv(14): created implicit net for \"WriteData\"" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1686805598742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DataAdr main.sv(14) " "Verilog HDL Implicit Net warning at main.sv(14): created implicit net for \"DataAdr\"" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1686805598742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1686805598766 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAMout main.sv(10) " "Verilog HDL or VHDL warning at main.sv(10): object \"RAMout\" assigned a value but never read" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686805598773 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ROMout main.sv(11) " "Verilog HDL or VHDL warning at main.sv(11): object \"ROMout\" assigned a value but never read" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686805598773 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset 0 main.sv(14) " "Net \"reset\" at main.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686805598773 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:t1 " "Elaborating entity \"top\" for hierarchy \"top:t1\"" {  } { { "main.sv" "t1" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm top:t1\|arm:arm " "Elaborating entity \"arm\" for hierarchy \"top:t1\|arm:arm\"" {  } { { "top.sv" "arm" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:t1\|arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:t1\|arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:t1\|arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"top:t1\|arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic top:t1\|arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"top:t1\|arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr top:t1\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"top:t1\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck top:t1\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"top:t1\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/condlogic.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:t1\|arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:t1\|arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/arm.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:t1\|arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"top:t1\|arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:t1\|arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:t1\|arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:t1\|arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"top:t1\|arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:t1\|arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"top:t1\|arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:t1\|arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:t1\|arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:t1\|arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:t1\|arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:t1\|arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"top:t1\|arm:arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 alu.sv(31) " "Verilog HDL assignment warning at alu.sv(31): truncated value with size 63 to match size of target (32)" {  } { { "alu.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/alu.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686805598807 "|main|top:t1|arm:arm|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(32) " "Verilog HDL assignment warning at alu.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/alu.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686805598807 "|main|top:t1|arm:arm|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(33) " "Verilog HDL assignment warning at alu.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/alu.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686805598807 "|main|top:t1|arm:arm|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(34) " "Verilog HDL assignment warning at alu.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/alu.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686805598807 "|main|top:t1|arm:arm|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(35) " "Verilog HDL assignment warning at alu.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/alu.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686805598807 "|main|top:t1|arm:arm|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:t1\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:t1\|imem:imem\"" {  } { { "top.sv" "imem" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598808 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "27 0 63 imem.sv(6) " "Verilog HDL warning at imem.sv(6): number of words (27) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/imem.sv" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1686805598808 "|main|top:t1|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(3) " "Net \"RAM.data_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686805598808 "|main|top:t1|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(3) " "Net \"RAM.waddr_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686805598808 "|main|top:t1|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(3) " "Net \"RAM.we_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686805598808 "|main|top:t1|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory top:t1\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"top:t1\|memory:mem\"" {  } { { "top.sv" "mem" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:t1\|memory:mem\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"top:t1\|memory:mem\|dmem:dmem\"" {  } { { "memory.sv" "dmem" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/memory.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM top:t1\|memory:mem\|ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"top:t1\|memory:mem\|ROM:rom\"" {  } { { "memory.sv" "rom" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/memory.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598857 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 255 ROM.sv(8) " "Verilog HDL warning at ROM.sv(8): number of words (25) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "ROM.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/ROM.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1686805598862 "|main|top:t1|memory:mem|ROM:rom"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ROM ROM.sv(7) " "Verilog HDL warning at ROM.sv(7): initial value for variable ROM should be constant" {  } { { "ROM.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/ROM.sv" 7 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1686805598862 "|main|top:t1|memory:mem|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM 0 ROM.sv(5) " "Net \"ROM\" at ROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/ROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686805598862 "|main|top:t1|memory:mem|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_vga main_vga:vga1 " "Elaborating entity \"main_vga\" for hierarchy \"main_vga:vga1\"" {  } { { "main.sv" "vga1" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv main_vga:vga1\|clkdiv:div " "Elaborating entity \"clkdiv\" for hierarchy \"main_vga:vga1\|clkdiv:div\"" {  } { { "main_vga.sv" "div" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main_vga.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController main_vga:vga1\|vgaController:cgr " "Elaborating entity \"vgaController\" for hierarchy \"main_vga:vga1\|vgaController:cgr\"" {  } { { "main_vga.sv" "cgr" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main_vga.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenDraw main_vga:vga1\|screenDraw:sd2 " "Elaborating entity \"screenDraw\" for hierarchy \"main_vga:vga1\|screenDraw:sd2\"" {  } { { "main_vga.sv" "sd2" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/main_vga.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckPos main_vga:vga1\|screenDraw:sd2\|CheckPos:check " "Elaborating entity \"CheckPos\" for hierarchy \"main_vga:vga1\|screenDraw:sd2\|CheckPos:check\"" {  } { { "screenDraw.sv" "check" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/screenDraw.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686805598866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(5) " "Verilog HDL assignment warning at CheckPos.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/CheckPos.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686805598867 "|main|main_vga:vga1|screenDraw:sd2|CheckPos:check"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/cpu.map.smsg " "Generated suppressed messages file C:/Users/Rachel/Desktop/Proyecto de Taller/Archivos/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1686805600093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686805600115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 23:06:40 2023 " "Processing ended: Wed Jun 14 23:06:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686805600115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686805600115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686805600115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1686805600115 ""}
