{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445960226851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445960226851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 11:37:06 2015 " "Processing started: Tue Oct 27 11:37:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445960226851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445960226851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445960226851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445960227226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445960234399 ""} { "Info" "ISGN_ENTITY_NAME" "2 count_26 " "Found entity 2: count_26" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445960234399 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec_5to7 " "Found entity 3: dec_5to7" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445960234399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445960234399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1445960234461 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "countfast part5.v(15) " "Verilog HDL Always Construct warning at part5.v(15): variable \"countfast\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445960234461 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "countfast part5.v(18) " "Verilog HDL Always Construct warning at part5.v(18): variable \"countfast\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445960234461 "|part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset part5.v(14) " "Verilog HDL Always Construct warning at part5.v(14): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445960234461 "|part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "countslow part5.v(28) " "Verilog HDL Always Construct warning at part5.v(28): variable \"countslow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445960234461 "|part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset part5.v(14) " "Inferred latch for \"reset\" at part5.v(14)" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445960234461 "|part5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_26 count_26:U0 " "Elaborating entity \"count_26\" for hierarchy \"count_26:U0\"" {  } { { "part5.v" "U0" { Text "W:/QuartusII/exercise5/part5/part5.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445960234477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 part5.v(42) " "Verilog HDL assignment warning at part5.v(42): truncated value with size 32 to match size of target (26)" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445960234477 "|part5|count_26:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_5to7 dec_5to7:U2 " "Elaborating entity \"dec_5to7\" for hierarchy \"dec_5to7:U2\"" {  } { { "part5.v" "U2" { Text "W:/QuartusII/exercise5/part5/part5.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445960234508 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part5.v(50) " "Verilog HDL Case Statement warning at part5.v(50): incomplete case statement has no default case item" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1445960234508 "|part5|dec_5to7:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 part5.v(49) " "Verilog HDL Always Construct warning at part5.v(49): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445960234508 "|part5|dec_5to7:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] part5.v(49) " "Inferred latch for \"out1\[0\]\" at part5.v(49)" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445960234508 "|part5|dec_5to7:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] part5.v(49) " "Inferred latch for \"out1\[1\]\" at part5.v(49)" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445960234508 "|part5|dec_5to7:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] part5.v(49) " "Inferred latch for \"out1\[2\]\" at part5.v(49)" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445960234508 "|part5|dec_5to7:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] part5.v(49) " "Inferred latch for \"out1\[3\]\" at part5.v(49)" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445960234508 "|part5|dec_5to7:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] part5.v(49) " "Inferred latch for \"out1\[4\]\" at part5.v(49)" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445960234508 "|part5|dec_5to7:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] part5.v(49) " "Inferred latch for \"out1\[5\]\" at part5.v(49)" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445960234508 "|part5|dec_5to7:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] part5.v(49) " "Inferred latch for \"out1\[6\]\" at part5.v(49)" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445960234508 "|part5|dec_5to7:U2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1445960235054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_5to7:U2\|out1\[0\] " "Latch dec_5to7:U2\|out1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_26:U1\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal count_26:U1\|Q\[1\]" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445960235054 ""}  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445960235054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_5to7:U2\|out1\[1\] " "Latch dec_5to7:U2\|out1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_26:U1\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal count_26:U1\|Q\[2\]" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445960235054 ""}  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445960235054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_5to7:U2\|out1\[2\] " "Latch dec_5to7:U2\|out1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_26:U1\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal count_26:U1\|Q\[2\]" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445960235054 ""}  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445960235054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_5to7:U2\|out1\[3\] " "Latch dec_5to7:U2\|out1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_26:U1\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal count_26:U1\|Q\[1\]" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445960235054 ""}  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445960235054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_5to7:U2\|out1\[4\] " "Latch dec_5to7:U2\|out1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_26:U1\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal count_26:U1\|Q\[2\]" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445960235054 ""}  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445960235054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_5to7:U2\|out1\[5\] " "Latch dec_5to7:U2\|out1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_26:U1\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal count_26:U1\|Q\[1\]" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445960235054 ""}  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445960235054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dec_5to7:U2\|out1\[6\] " "Latch dec_5to7:U2\|out1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_26:U1\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal count_26:U1\|Q\[1\]" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445960235054 ""}  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445960235054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1445960235148 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1445960235398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1445960235647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445960235647 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part5.v" "" { Text "W:/QuartusII/exercise5/part5/part5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445960235772 "|part5|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1445960235772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1445960235772 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1445960235772 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1445960235772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1445960235772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445960235834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 11:37:15 2015 " "Processing ended: Tue Oct 27 11:37:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445960235834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445960235834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445960235834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445960235834 ""}
