
*** Running vivado
    with args -log design_1_auto_pc_9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_pc_9.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Oct 29 10:34:54 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_auto_pc_9.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 635.723 ; gain = 202.648
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/ip_repo/axi_myVGA_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/Text Mode VGA/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_9
Command: synth_design -top design_1_auto_pc_9 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1494.441 ; gain = 446.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_9' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_9/synth/design_1_auto_pc_9.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_32_axi_protocol_converter' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_32_axi_protocol_converter' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/d59d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_9' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_9/synth/design_1_auto_pc_9.v:53]
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1735.754 ; gain = 688.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1735.754 ; gain = 688.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1735.754 ; gain = 688.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1735.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_9_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_9_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1742.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1742.066 ; gain = 0.047
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_9_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_protocol_converter_v2_1_32_axi_protocol_converter is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1742.066 ; gain = 694.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1742.066 ; gain = 688.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1742.066 ; gain = 694.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1742.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2b6d8aee
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1742.066 ; gain = 1094.383
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_9_synth_1/design_1_auto_pc_9.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_pc_9, cache-ID = 7153161974c7d1d2
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_auto_pc_9_synth_1/design_1_auto_pc_9.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_auto_pc_9_utilization_synth.rpt -pb design_1_auto_pc_9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 10:36:07 2024...
