Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,13
design__inferred_latch__count,0
design__instance__count,2060
design__instance__area,251452
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,80
design__max_fanout_violation__count__corner:min_ss_100C_1v60,8
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
power__internal__total,41872752.0
power__switching__total,0.00025225785793736577
power__leakage__total,0.000020905647033941932
power__total,41872752.0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.34892945076488263
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.1489294424382097
timing__hold__ws__corner:min_ss_100C_1v60,0.8196411559242779
timing__setup__ws__corner:min_ss_100C_1v60,0.014846346794380806
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.819641
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.071335
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count,88
design__max_fanout_violation__count,8
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.34892945076488263
clock__skew__worst_setup,-0.18802139544157956
timing__hold__ws,0.8196411559242779
timing__setup__ws,-0.12687007359335573
timing__hold__tns,0.0
timing__setup__tns,-1.4534927006719847
timing__hold__wns,0
timing__setup__wns,-0.12687007359335573
timing__hold_vio__count,0
timing__hold_r2r__ws,0.819641
timing__hold_r2r_vio__count,0
timing__setup_vio__count,34
timing__setup_r2r__ws,-0.090291
timing__setup_r2r_vio__count,6
design__die__bbox,0.0 0.0 550.0 750.0
design__core__bbox,5.52 10.88 544.18 737.12
design__io,70
design__die__area,412500
design__core__area,391196
design__instance__count__stdcell,2058
design__instance__area__stdcell,4421.74
design__instance__count__macros,2
design__instance__area__macros,247031
design__instance__utilization,0.642778
design__instance__utilization__stdcell,0.0306712
design__instance__count__class:macro,2
design__instance__count__class:inverter,26
design__instance__count__class:sequential_cell,25
design__instance__count__class:multi_input_combinational_cell,35
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10188
design__instance__count__class:tap_cell,1530
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count,0
floorplan__design__io,68
design__io__hpwl,11722911
design__max_slew_violation__count__corner:nom_tt_025C_1v80,32
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,8
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.244292
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.123359
timing__hold__ws__corner:nom_tt_025C_1v80,0.358174
timing__setup__ws__corner:nom_tt_025C_1v80,1.20152
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.358174
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.36167
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,25272.9
design__violations,0
design__instance__count__class:timing_repair_buffer,113
design__instance__count__class:clock_buffer,6
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,322
antenna_diodes_count,1
route__net,288
route__net__special,2
route__drc_errors__iter:1,74
route__wirelength__iter:1,31271
route__drc_errors__iter:2,20
route__wirelength__iter:2,31235
route__drc_errors__iter:3,19
route__wirelength__iter:3,31244
route__drc_errors__iter:4,0
route__wirelength__iter:4,31235
route__drc_errors,0
route__wirelength,31235
route__vias,1900
route__vias__singlecut,1900
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,741.8
timing__unannotated_net__count__corner:min_ss_100C_1v60,4
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,88
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,8
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3720472923935621
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.17204728406688916
timing__hold__ws__corner:nom_ss_100C_1v60,0.8254284156484163
timing__setup__ws__corner:nom_ss_100C_1v60,-0.07191580867703712
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.5608527134795179
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.07191580867703712
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.825428
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,16
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.039400
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,3
timing__unannotated_net__count__corner:nom_ss_100C_1v60,4
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,88
design__max_fanout_violation__count__corner:max_ss_100C_1v60,8
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3880214037682525
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.18802139544157956
timing__hold__ws__corner:max_ss_100C_1v60,0.8292844423666003
timing__setup__ws__corner:max_ss_100C_1v60,-0.12687007359335573
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1.4534927006719847
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.12687007359335573
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.829284
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,18
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.090291
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,3
timing__unannotated_net__count__corner:max_ss_100C_1v60,4
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count,4
timing__unannotated_net_filtered__count,0
