v 20100214 2
C 40000 40000 0 0 0 title-B.sym
C 50900 46300 1 0 0 resistor-1.sym
{
T 51200 46700 5 10 0 0 0 0 1
device=RESISTOR
T 51100 46600 5 10 1 1 0 0 1
refdes=R4
T 50900 46800 5 10 1 0 0 0 1
value=10k
}
C 50900 45800 1 0 0 resistor-1.sym
{
T 51200 46200 5 10 0 0 0 0 1
device=RESISTOR
T 51100 46100 5 10 1 1 0 0 1
refdes=R5
T 50800 45500 5 10 1 0 0 0 1
value=10k
}
C 52900 47700 1 0 0 resistor-1.sym
{
T 53200 48100 5 10 0 0 0 0 1
device=RESISTOR
T 53100 48000 5 10 1 1 0 0 1
refdes=R7
T 52900 47500 5 10 1 0 0 0 1
value=10k
}
C 48600 46800 1 0 0 resistor-1.sym
{
T 48900 47200 5 10 0 0 0 0 1
device=RESISTOR
T 48800 47100 5 10 1 1 0 0 1
refdes=R2
T 48600 46600 5 10 1 0 0 0 1
value=100k
}
C 48600 45100 1 0 0 resistor-1.sym
{
T 48900 45500 5 10 0 0 0 0 1
device=RESISTOR
T 48800 45400 5 10 1 1 0 0 1
refdes=R3
T 48500 44700 5 10 1 0 0 0 1
value=100k
}
C 52600 44200 1 90 0 resistor-1.sym
{
T 52200 44500 5 10 0 0 90 0 1
device=RESISTOR
T 52300 44400 5 10 1 1 90 0 1
refdes=R6
T 52800 44200 5 10 1 0 90 0 1
value=10k
}
C 45900 47900 1 180 0 vdc-1.sym
{
T 45200 47250 5 10 1 1 180 0 1
refdes=Vdc1
T 45200 47050 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 45200 46850 5 10 0 0 180 0 1
footprint=none
T 45200 47450 5 10 1 1 180 0 1
value=DC 10mV
}
C 45900 44700 1 180 0 vdc-1.sym
{
T 45200 44050 5 10 1 1 180 0 1
refdes=Vdc2
T 45200 43850 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 45200 43650 5 10 0 0 180 0 1
footprint=none
T 45200 44250 5 10 1 1 180 0 1
value=DC 10mV
}
C 42500 44500 1 0 0 vsin-1.sym
{
T 43200 45150 5 10 1 1 0 0 1
refdes=Vcm
T 43200 45350 5 10 0 0 0 0 1
device=vsin
T 43200 45550 5 10 0 0 0 0 1
footprint=none
T 43200 44950 5 10 1 1 0 0 1
value=sin 0 25V 65Hz
}
C 47400 45400 1 90 0 resistor-1.sym
{
T 47000 45700 5 10 0 0 90 0 1
device=RESISTOR
T 47100 45600 5 10 1 1 90 0 1
refdes=R1
T 47600 45400 5 10 1 0 90 0 1
value=10k
}
N 51800 46400 53500 46400 4
{
T 52000 46500 5 10 1 0 0 0 1
netname=8
}
N 51800 45900 53500 45900 4
{
T 52000 46000 5 10 1 0 0 0 1
netname=9
}
N 52500 45100 52500 45900 4
N 53800 47800 55200 47800 4
N 52900 47800 52500 47800 4
N 52500 47800 52500 46400 4
N 50900 46400 50700 46400 4
N 50700 46400 50700 48200 4
N 49800 48200 49800 46900 4
N 49800 46900 49500 46900 4
N 50900 45900 50700 45900 4
N 50700 45900 50700 43500 4
N 49500 45200 49900 45200 4
N 49900 45200 49900 43500 4
N 47300 46300 47300 47900 4
{
T 46900 47100 5 10 1 0 0 0 1
netname=5
}
N 48600 46900 47300 46900 4
N 45600 47900 45600 48400 4
N 45600 48400 47700 48400 4
{
T 45800 48500 5 10 1 0 0 0 1
netname=2
}
N 45600 46700 45600 44700 4
N 42800 45700 45600 45700 4
{
T 44400 45800 5 10 1 0 0 0 1
netname=1
}
C 42700 42900 1 0 0 gnd-1.sym
C 52400 42900 1 0 0 gnd-1.sym
N 42800 44500 42800 43200 4
N 52500 44200 52500 43200 4
C 47700 47700 1 0 0 ideal_opamp.sym
{
T 47500 49862 5 10 0 1 0 0 1
device=raj_ideal_opamp
T 47700 48700 5 10 1 1 0 0 1
refdes=Xop_A1
T 47700 47700 5 10 0 0 0 0 1
model-name=raj_ideal_opamp
}
C 48000 44000 1 180 1 ideal_opamp.sym
{
T 47800 41838 5 10 0 1 180 6 1
device=raj_ideal_opamp
T 48000 43000 5 10 1 1 180 6 1
refdes=Xop_A2
T 48000 44000 5 10 0 0 180 6 1
model-name=raj_ideal_opamp
}
C 53500 46600 1 180 1 ideal_opamp.sym
{
T 53300 44438 5 10 0 1 180 6 1
device=raj_ideal_opamp
T 53500 45600 5 10 1 1 180 6 1
refdes=Xop_A3
T 53500 46600 5 10 0 0 180 6 1
model-name=raj_ideal_opamp
}
N 47300 47900 47700 47900 4
N 49400 48200 50700 48200 4
{
T 49400 48200 5 10 1 0 0 0 1
netname=6
}
N 49700 43500 50700 43500 4
{
T 49500 43500 5 10 1 0 0 0 1
netname=7
}
N 55200 47800 55200 46100 4
{
T 55200 47000 5 10 1 0 0 0 1
netname=10
}
N 47300 45400 47300 43800 4
{
T 46900 44700 5 10 1 0 0 0 1
netname=4
}
N 47300 43800 48000 43800 4
N 45600 43500 45600 43300 4
N 45600 43300 48000 43300 4
{
T 45700 43400 5 10 1 0 0 0 1
netname=3
}
N 48600 45200 47300 45200 4
