// Seed: 1174822642
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8, id_9;
  assign id_3 = 1'b0;
  always begin
    begin
      if (id_3) begin
        id_4 = id_2;
      end
    end
  end
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    output wand id_4
);
  assign id_4 = 1;
  tri0 id_6, id_7;
  tri1 id_8 = id_7 == 1'b0 * id_7;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
  assign id_6 = id_0;
endmodule
