---
ASIZE: 65536
BASEADDRPORT: 1
COUNT: 2
DESCRIPTION: MUH DN Adapter CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: Qsys FIFO 3 memory uncorrectable error.
      NAME: qsys_fifo_3_ucerr
      WIDTH: 1
    - DESCRIPTION: Qsys FIFO 2 memory uncorrectable error.
      NAME: qsys_fifo_2_ucerr
      WIDTH: 1
    - DESCRIPTION: Qsys FIFO 1 memory uncorrectable error.
      NAME: qsys_fifo_1_ucerr
      WIDTH: 1
    - DESCRIPTION: Qsys FIFO 0 memory uncorrectable error.
      NAME: qsys_fifo_0_ucerr
      WIDTH: 1
    - DESCRIPTION: MID buffer memory uncorrectable error.
      NAME: mid_buf_ucerr
      WIDTH: 1
    - DESCRIPTION: MID free buffer memory uncorrectable error.
      NAME: mid_fb_ucerr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Qsys FIFO 3 memory correctable error.
      NAME: qsys_fifo_3_cerr
      WIDTH: 1
    - DESCRIPTION: Qsys FIFO 2 memory correctable error.
      NAME: qsys_fifo_2_cerr
      WIDTH: 1
    - DESCRIPTION: Qsys FIFO 1 memory correctable error.
      NAME: qsys_fifo_1_cerr
      WIDTH: 1
    - DESCRIPTION: Qsys FIFO 0 memory correctable error.
      NAME: qsys_fifo_0_cerr
      WIDTH: 1
    - DESCRIPTION: MID buffer memory correctable error.
      NAME: mid_buf_cerr
      WIDTH: 1
    - DESCRIPTION: MID free buffer memory correctable error.
      NAME: mid_fb_cerr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: MUH_DNA_AN
PARENTNAME: MUH_1_AN_MUH_SOC_CLK_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: muh_dna_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: muh_dna_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: muh_dna_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: Qsys FIFO 3 memory uncorrectable error.
        NAME: qsys_fifo_3_ucerr
        WIDTH: 1
      - &2
        DESCRIPTION: Qsys FIFO 2 memory uncorrectable error.
        NAME: qsys_fifo_2_ucerr
        WIDTH: 1
      - &3
        DESCRIPTION: Qsys FIFO 1 memory uncorrectable error.
        NAME: qsys_fifo_1_ucerr
        WIDTH: 1
      - &4
        DESCRIPTION: Qsys FIFO 0 memory uncorrectable error.
        NAME: qsys_fifo_0_ucerr
        WIDTH: 1
      - &5
        DESCRIPTION: MID buffer memory uncorrectable error.
        NAME: mid_buf_ucerr
        WIDTH: 1
      - &6
        DESCRIPTION: MID free buffer memory uncorrectable error.
        NAME: mid_fb_ucerr
        WIDTH: 1
    NAME: muh_dna_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
    NAME: muh_dna_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
    NAME: muh_dna_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
    NAME: muh_dna_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
    NAME: muh_dna_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &7
        DESCRIPTION: Qsys FIFO 3 memory correctable error.
        NAME: qsys_fifo_3_cerr
        WIDTH: 1
      - &8
        DESCRIPTION: Qsys FIFO 2 memory correctable error.
        NAME: qsys_fifo_2_cerr
        WIDTH: 1
      - &9
        DESCRIPTION: Qsys FIFO 1 memory correctable error.
        NAME: qsys_fifo_1_cerr
        WIDTH: 1
      - &10
        DESCRIPTION: Qsys FIFO 0 memory correctable error.
        NAME: qsys_fifo_0_cerr
        WIDTH: 1
      - &11
        DESCRIPTION: MID buffer memory correctable error.
        NAME: mid_buf_cerr
        WIDTH: 1
      - &12
        DESCRIPTION: MID free buffer memory correctable error.
        NAME: mid_fb_cerr
        WIDTH: 1
    NAME: muh_dna_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
    NAME: muh_dna_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
    NAME: muh_dna_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
    NAME: muh_dna_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
    NAME: muh_dna_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for MU_CFG Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: muh_dna_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: muh_dna_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: muh_dna_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU DNA configuration regsiter.
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: '00 2H, 01 4H, 10 8H, 11 Unused.'
        NAME: hbm_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-
          Fabric address bits extracted: 
                                            0 for [33:8] used in 4 HBM shards mode, 
                                            1 for [32:7] used in 2 HBM shards mode, 
                                            2 for [31:6] used in 1 HBM shard debug mode, 
                                            3 is unused.
        NAME: hbm_addr_sel
        WIDTH: 2
    NAME: muh_dna_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU address hash configuration regsiter 0.
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: 'Qsys number bit 0, QSN0, mask'
        NAME: qsn_0_mask
        WIDTH: 26
      - DEFAULT: 2
        DESCRIPTION: 'Qsys number bit 1, QSN1, mask'
        NAME: qsn_1_mask
        WIDTH: 26
    NAME: muh_dna_hash_cfg_0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU address hash configuration regsiter 1.
    FLDLST:
      - DEFAULT: 384
        DESCRIPTION: 'Queue number bit 1, QN1, mask'
        NAME: qn_1_mask
        WIDTH: 26
      - DEFAULT: 576
        DESCRIPTION: 'Queue number bit 2, QN2, mask'
        NAME: qn_2_mask
        WIDTH: 26
    NAME: muh_dna_hash_cfg_1
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU address hash configuration regsiter 2.
    FLDLST:
      - DEFAULT: 40
        DESCRIPTION: 'Queue number bit 3, QN3, mask'
        NAME: qn_3_mask
        WIDTH: 26
      - DEFAULT: 1040
        DESCRIPTION: 'Queue number bit 4, QN4, mask'
        NAME: qn_4_mask
        WIDTH: 26
    NAME: muh_dna_hash_cfg_2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU address hash configuration regsiter 3.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Queue number bit 5, QN5, mask'
        NAME: qn_5_mask
        WIDTH: 26
      - DEFAULT: 4
        DESCRIPTION: 'Queue number bit 6, QN6, mask'
        NAME: qn_6_mask
        WIDTH: 26
    NAME: muh_dna_hash_cfg_3
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: MU DNA write requests counter.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Number of write requests received.
        NAME: count
        WIDTH: 64
    NAME: muh_dna_wr_rq_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: MU DNA write requests that are partial counter.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Number of write requests received that are partial.
        NAME: count
        WIDTH: 64
    NAME: muh_dna_pw_rq_cntr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU DNA memory error inject valid
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: MID buffer memory
        NAME: mid_buf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: MID free buffer memory
        NAME: mid_fb
        WIDTH: 1
    NAME: muh_dna_err_inj_valid
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU DNA memory error inject valid
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Qsys FIFO 0 memory
        NAME: qsys_fifo_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: MID buffer memory
        NAME: mid_buf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: MID free buffer memory
        NAME: mid_fb
        WIDTH: 1
    NAME: muh_dna_err_inj_type
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM ECC error detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                            [11]"qsys_fifo_3_cerr",
                                            [10]"qsys_fifo_2_cerr",
                                            [9]"qsys_fifo_1_cerr",
                                            [8]"qsys_fifo_0_cerr",
                                            [7]"mid_buf_cerr",
                                            [6]"mid_fb_cerr",
                                            [5]"qsys_fifo_3_ucerr",
                                            [4]"qsys_fifo_2_ucerr",
                                            [3]"qsys_fifo_1_ucerr",
                                            [2]"qsys_fifo_0_ucerr",
                                            [1]"mid_buf_ucerr",
                                            [0]"mid_fb_ucerr",
                                           
        NAME: val
        WIDTH: 12
    NAME: muh_dna_log_err
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 11
    NAME: muh_dna_log_syn
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 7
    NAME: muh_dna_log_addr
    TEST_ATTR: 0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MU DNA FLA slave module_id
    FLDLST:
      - DEFAULT: 10
        DESCRIPTION: Module_id
        NAME: data
        WIDTH: 8
    NAME: muh_dna_fla_slave_module_id_cfg
XASIZE: 65536
