#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Tue Sep 19 19:18:40 2017
# Process ID: 3600
# Current directory: D:/xilinx/vivado/arty/2017/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2088 D:\xilinx\vivado\arty\2017\lab2\lab2.xpr
# Log file: D:/xilinx/vivado/arty/2017/lab2/vivado.log
# Journal file: D:/xilinx/vivado/arty/2017/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinx/vivado/arty/2017/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/dev_tools/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mmult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj mmult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sources_1/new/mmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/dev_tools/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto f8c74caa1c264706b767816e4e7fa478 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmult_tb_behav xil_defaultlib.mmult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmult
Compiling module xil_defaultlib.mmult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmult_tb_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xsim.dir/mmult_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 19 19:38:52 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mmult_tb_behav -key {Behavioral:sim_1:Functional:mmult_tb} -tclbatch {mmult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source mmult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mmult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 842.246 ; gain = 5.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mmult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj mmult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sources_1/new/mmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/dev_tools/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto f8c74caa1c264706b767816e4e7fa478 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmult_tb_behav xil_defaultlib.mmult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmult
Compiling module xil_defaultlib.mmult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmult_tb_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xsim.dir/mmult_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 19 19:40:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mmult_tb_behav -key {Behavioral:sim_1:Functional:mmult_tb} -tclbatch {mmult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source mmult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mmult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mmult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj mmult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sources_1/new/mmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
ERROR: [VRFC 10-1412] syntax error near end [D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v:86]
ERROR: [VRFC 10-1040] module mmult_tb ignored due to previous errors [D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mmult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj mmult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sources_1/new/mmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register valid is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v:85]
ERROR: [VRFC 10-1280] procedural assignment to a non-register valid is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v:85]
ERROR: [VRFC 10-1040] module mmult_tb ignored due to previous errors [D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mmult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj mmult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sources_1/new/mmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register valid is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v:85]
ERROR: [VRFC 10-1280] procedural assignment to a non-register valid is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v:85]
ERROR: [VRFC 10-1040] module mmult_tb ignored due to previous errors [D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mmult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj mmult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sources_1/new/mmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/dev_tools/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto f8c74caa1c264706b767816e4e7fa478 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmult_tb_behav xil_defaultlib.mmult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmult
Compiling module xil_defaultlib.mmult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmult_tb_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xsim.dir/mmult_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 19 19:46:04 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mmult_tb_behav -key {Behavioral:sim_1:Functional:mmult_tb} -tclbatch {mmult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source mmult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Matrix A is:

  79  126   87 
  15   20  123 
  33   76   84 

Matrix B is:

  23   40   58 
  64   47   51 
 108   34  119 

The result of C = A x B is:

  19277   12040   21361 
  14909    5722   16527 
  14695    7748   15786 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mmult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mmult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
"xvlog -m64 --relax -prj mmult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sources_1/new/mmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.srcs/sim_1/new/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/dev_tools/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto f8c74caa1c264706b767816e4e7fa478 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmult_tb_behav xil_defaultlib.mmult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmult
Compiling module xil_defaultlib.mmult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mmult_tb_behav

****** Webtalk v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav/xsim.dir/mmult_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 19 20:00:03 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/vivado/arty/2017/lab2/lab2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mmult_tb_behav -key {Behavioral:sim_1:Functional:mmult_tb} -tclbatch {mmult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source mmult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

Matrix A is:

  79  126   87 
  15   20  123 
  33   76   84 

Matrix B is:

  23   40   58 
  64   47   51 
 108   34  119 

The result of C = A x B is:

  19277   12040   21361 
  14909    5722   16527 
  14695    7748   15786 

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mmult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 20:18:03 2017...
