
---------- Begin Simulation Statistics ----------
final_tick                               818542609600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195407                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976084                       # Number of bytes of host memory used
host_op_rate                                   199886                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.12                       # Real time elapsed on the host
host_tick_rate                              133835902                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1022957                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000685                       # Number of seconds simulated
sim_ticks                                   684932000                       # Number of ticks simulated
system.cpu.Branches                                 9                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           4                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        19     76.00%     76.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     24.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28598                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            861231                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           695472                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1022932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.712305                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.712305                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24682                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           411521                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3264                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.986294                       # Inst execution rate
system.switch_cpus.iew.exec_refs               635616                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             100195                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          407464                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        633785                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       140617                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2277003                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        535421                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        34846                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1688836                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            595                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          22636                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1118                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         9558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1913696                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1542153                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.515180                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            985897                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.900630                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1550817                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1842267                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1100795                       # number of integer regfile writes
system.switch_cpus.ipc                       0.584008                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.584008                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1052676     61.07%     61.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3360      0.19%     61.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1356      0.08%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     61.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       560762     32.53%     93.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       105498      6.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1723684                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              766548                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.444715                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          363932     47.48%     47.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            283      0.04%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               1      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     47.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         380491     49.64%     97.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21841      2.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2490200                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6042767                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1542153                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3524480                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2273739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1723684                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1250697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       120544                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1286707                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1708309                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.009000                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.278179                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       940575     55.06%     55.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       210199     12.30%     67.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       207836     12.17%     79.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       301126     17.63%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        48430      2.83%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          143      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1708309                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.006645                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        42982                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16424                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       633785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       140617                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         4214473                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1712305                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        42523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        85348                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            253                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data       383716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           383716                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data       383716                       # number of overall hits
system.cpu.dcache.overall_hits::total          383716                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        82078                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          82084                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        82078                       # number of overall misses
system.cpu.dcache.overall_misses::total         82084                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3468466217                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3468466217                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3468466217                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3468466217                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       465794                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       465800                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       465794                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       465800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.176211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.176222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.176211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.176222                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 42258.171703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42255.082805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42258.171703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42255.082805                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       350582                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        40854                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17774                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             655                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.724429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.372519                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        42524                       # number of writebacks
system.cpu.dcache.writebacks::total             42524                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        39300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        39300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        42778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        42778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42778                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1731516341                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1731516341                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1731516341                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1731516341                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.091839                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.091838                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.091839                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.091838                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40476.795105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40476.795105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40476.795105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40476.795105                       # average overall mshr miss latency
system.cpu.dcache.replacements                  42524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       329135                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          329135                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        71416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3344926800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3344926800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       400551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       400557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.178294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.178307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46837.218550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46833.283862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        32048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32048                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        39368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1693646800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1693646800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.098285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.098283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43020.900224                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43020.900224                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        54581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    123539417                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    123539417                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        65243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.163420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.163420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11586.889608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11586.889608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7252                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         3410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     37869541                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37869541                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.052266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11105.437243                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11105.437243                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.160746                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              421674                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             42524                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.916141                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      817857681200                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.153875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   253.006871                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.988308                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3769180                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3769180                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       543502                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           543523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       543502                       # number of overall hits
system.cpu.icache.overall_hits::total          543523                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4409200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4409200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4409200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4409200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       543557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       543582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       543557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       543582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.160000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000109                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.160000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80167.272727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74732.203390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80167.272727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74732.203390                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          774                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2846000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2846000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76918.918919                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76918.918919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76918.918919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76918.918919                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       543502                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          543523                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4409200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4409200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       543557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       543582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.160000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80167.272727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74732.203390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2846000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2846000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76918.918919                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76918.918919                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            39.761151                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      817857678000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.999981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    35.761170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.069846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.077658                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.080078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4348697                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4348697                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 817857687600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    684922000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        26666                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26666                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        26666                       # number of overall hits
system.l2.overall_hits::total                   26666                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        16112                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16159                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        16112                       # number of overall misses
system.l2.overall_misses::total                 16159                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2815600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1506569200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1509384800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2815600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1506569200                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1509384800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        42778                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42825                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        42778                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42825                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.376642                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.377326                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.376642                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.377326                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76097.297297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93506.032771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93408.304969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76097.297297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93506.032771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93408.304969                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2930                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 330                       # number of writebacks
system.l2.writebacks::total                       330                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          616                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 616                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          616                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                616                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        15496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15533                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         3193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        15496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18726                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2633200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1397103000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1399736200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    255708746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2633200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1397103000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1655444946                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.362242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.362709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.362242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.437268                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71167.567568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90158.944244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90113.706303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80084.167241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71167.567568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90158.944244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88403.553669                       # average overall mshr miss latency
system.l2.replacements                          10113                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7918                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7918                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        34605                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            34605                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        34605                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        34605                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         3193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3193                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    255708746                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    255708746                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80084.167241                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80084.167241                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3203                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 207                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     14969600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14969600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.060704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.060704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72316.908213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72316.908213                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     13954000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13954000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.060704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67410.628019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67410.628019                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2815600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2815600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76097.297297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 68673.170732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2633200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2633200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71167.567568                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71167.567568                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        23463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        15905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15911                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1491599600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1491599600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        39368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.404008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.404099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93781.804464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93746.439570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          616                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          616                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1383149000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1383149000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.388361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.388302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90466.937014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90466.937014                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   10225                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               10339                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   43                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1653                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6540.364912                       # Cycle average of tags in use
system.l2.tags.total_refs                       64061                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37395                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.713090                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              817861250000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6530.456924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.907988                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.797175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.798384                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5017                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001221                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984009                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1411034                       # Number of tag accesses
system.l2.tags.data_accesses                  1411034                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      5855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     30812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000276065726                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           38                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           38                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               48165                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                595                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        330                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36952                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      660                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    211                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36952                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  660                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     964.289474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    589.570425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2440.186345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            14     36.84%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           23     60.53%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            38                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.657895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.624529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.097326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               27     71.05%     71.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9     23.68%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.63%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2364928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                42240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3452.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     61.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     684808000                       # Total gap between requests
system.mem_ctrls.avgGap                      36414.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       374720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1971968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        40512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 547090806.094619631767                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 6914555.021520384587                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2879071207.068730831146                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 59147477.413816265762                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         5880                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           74                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        30998                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          660                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    301888750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2434328                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1576506018                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  11186071614                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     51341.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32896.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     50858.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16948593.35                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       376320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1983872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2366208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        42240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        42240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         2940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        15499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          18486                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          330                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           330                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       747519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1121279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    549426804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      6914555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2896451035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3454661193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       747519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      6914555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7662074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     61670356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        61670356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     61670356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       747519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1121279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    549426804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      6914555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2896451035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3516331548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                36741                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 633                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1262037174                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             137852232                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1880829096                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34349.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51191.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               26749                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                526                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   236.945354                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   175.991522                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   252.735559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           42      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7681     76.18%     76.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          787      7.81%     84.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          364      3.61%     88.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          174      1.73%     89.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          132      1.31%     91.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          107      1.06%     92.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           83      0.82%     92.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          713      7.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2351424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              40512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3433.076568                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               59.147477                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               20.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    53194325.184000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    26214571.152000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   122462623.584000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  2131751.328000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 56080948.896000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 302746463.712000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 49502694.864000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  612333378.720000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   894.006089                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    109315985                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     22620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    552986015                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    53204860.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    26219771.424000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   120708713.664000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1088770.368000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 56080948.896000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 296420951.904000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 54822291.720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  608546308.776000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   888.476971                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    121323902                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     22620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    540978098                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18276                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          330                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9782                       # Transaction distribution
system.membus.trans_dist::ReadExReq               207                       # Transaction distribution
system.membus.trans_dist::ReadExResp              207                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          18279                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        47081                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  47081                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2408064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2408064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18486                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            41288098                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          169527701                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          773943                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       550542                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        22616                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       251249                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          250884                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.854726                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           84232                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        86584                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        78538                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         8046                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          475                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1185696                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        22603                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1372811                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.745981                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.371715                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       984996     71.75%     71.75% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       111968      8.16%     79.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        80185      5.84%     85.75% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        30895      2.25%     88.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       164767     12.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1372811                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1001159                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1024091                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              355342                       # Number of memory references committed
system.switch_cpus.commit.loads                290099                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             263257                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              827526                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         28693                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       665362     64.97%     64.97% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         2344      0.23%     65.20% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         1043      0.10%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       290099     28.33%     93.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        65243      6.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1024091                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       164767                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            87259                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1071484                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            466648                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         60279                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          22636                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       219751                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            78                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        2533491                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        156620                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        18556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                2923276                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              773943                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       413654                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1666311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           45336                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                  2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles          167                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          563                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            543558                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            43                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1708309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.755989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.527360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           947294     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           113450      6.64%     62.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           137749      8.06%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           139779      8.18%     78.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           167582      9.81%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            11930      0.70%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            12113      0.71%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            38466      2.25%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           139946      8.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1708309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.451989                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.707217                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               24724                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          343649                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          75374                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          16564                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    684932000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          22636                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           161219                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          869523                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            450206                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        204722                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        2346700                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         78388                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4834                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          63696                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            145                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.fullRegistersEvents       164751                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      2772723                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             3959795                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          2555504                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1220213                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1552347                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            233838                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  3417831                       # The number of ROB reads
system.switch_cpus.rob.writes                 4756605                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1022932                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             39412                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        34605                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9783                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            41                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39374                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           82                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       128087                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                128169                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10918784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10924032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           14579                       # Total snoops (count)
system.tol2bus.snoopTraffic                     42240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            57404                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004407                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  57151     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    253      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              57404                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 818542609600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          102172000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             74000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          85548000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               825841861200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210664                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977108                       # Number of bytes of host memory used
host_op_rate                                   215650                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    52.22                       # Real time elapsed on the host
host_tick_rate                              139789598                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11260396                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007299                       # Number of seconds simulated
sim_ticks                                  7299251600                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       194804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        389496                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8864316                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7174455                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10237439                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.824813                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.824813                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts       231476                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          4207002                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 26178                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.936694                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6399109                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             999380                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         4488488                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6344687                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1352737                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     22879390                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5399729                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       344748                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      17092911                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          12158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         219042                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         18235                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       118849                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       112627                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          19498402                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              15579578                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.513201                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10006595                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.853763                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               15661894                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         18615751                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11059186                       # number of integer regfile writes
system.switch_cpus.ipc                       0.548001                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.548001                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10682795     61.26%     61.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        31917      0.18%     61.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         11922      0.07%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           38      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc           61      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     61.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5653334     32.42%     93.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1057593      6.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       17437660                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             7561826                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.433649                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3604310     47.66%     47.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           2002      0.03%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              22      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             21      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            1      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3752926     49.63%     97.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        202544      2.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24999365                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61866247                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15579529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35469004                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           22853212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          17437660                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     12615767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1181202                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     12783197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18248129                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.955586                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.256556                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10405918     57.02%     57.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2184614     11.97%     69.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2204193     12.08%     81.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2970241     16.28%     97.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       481885      2.64%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1271      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            7      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18248129                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.955586                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            121                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          229                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           49                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          264                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       413632                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       228008                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6344687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1352737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        42817124                       # number of misc regfile reads
system.switch_cpus.numCycles                 18248129                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads              10                       # number of predicate regfile reads
system.switch_cpus.vec_regfile_reads              124                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              49                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       456497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1861                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       912995                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1861                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3783533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3783533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3783533                       # number of overall hits
system.cpu.dcache.overall_hits::total         3783533                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       881927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         881927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       881927                       # number of overall misses
system.cpu.dcache.overall_misses::total        881927                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  39882400707                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39882400707                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  39882400707                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39882400707                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4665460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4665460                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4665460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4665460                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.189033                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189033                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.189033                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189033                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45221.884246                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45221.884246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45221.884246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45221.884246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3667106                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       553956                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            200541                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            7921                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.286066                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.935109                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       456496                       # number of writebacks
system.cpu.dcache.writebacks::total            456496                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       425435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       425435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       425435                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       425435                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       456492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       456492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       456492                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       456492                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  18759828286                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18759828286                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  18759828286                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18759828286                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.097845                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.097845                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.097845                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.097845                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41095.634285                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41095.634285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41095.634285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41095.634285                       # average overall mshr miss latency
system.cpu.dcache.replacements                 456496                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3245878                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3245878                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       784470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        784470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  38459335200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  38459335200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4030348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4030348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.194641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.194641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49025.883973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49025.883973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       359213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       359213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       425257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       425257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  18331336000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18331336000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.105514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.105514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43106.488547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43106.488547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       537655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         537655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        97457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        97457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1423065507                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1423065507                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       635112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       635112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.153449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.153449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14601.983511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14601.983511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        66222                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        66222                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31235                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31235                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    428492286                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    428492286                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.049180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13718.337954                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13718.337954                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4244851                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            456752                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.293558                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37780176                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37780176                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      5580276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5580276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      5580276                       # number of overall hits
system.cpu.icache.overall_hits::total         5580276                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              6                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::total             6                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       410400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       410400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       410400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       410400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      5580282                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5580282                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      5580282                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5580282                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        68400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        68400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        68400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        68400                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       408000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       408000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       408000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       408000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        68000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        68000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        68000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        68000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      5580276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5580276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             6                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       410400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       410400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      5580282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5580282                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        68400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        68400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       408000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       408000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        68000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        68000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            44.118075                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6123846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                47                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          130294.595745                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            4                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    40.118075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.078356                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.086168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44642262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44642262                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7299251600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       281183                       # number of demand (read+write) hits
system.l2.demand_hits::total                   281184                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       281183                       # number of overall hits
system.l2.overall_hits::total                  281184                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       175309                       # number of demand (read+write) misses
system.l2.demand_misses::total                 175314                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       175309                       # number of overall misses
system.l2.overall_misses::total                175314                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       398000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  16381136800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16381534800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       398000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  16381136800                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16381534800                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       456492                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               456498                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       456492                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              456498                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.833333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.384035                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.384041                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.833333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.384035                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.384041                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        79600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93441.505000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93441.110236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        79600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93441.505000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93441.110236                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     25559                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                9099                       # number of writebacks
system.l2.writebacks::total                      9099                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         6215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6215                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         6215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6215                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       169094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            169099                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        27418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       169094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           196517                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       373600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  15236415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15236788600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2256581631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       373600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  15236415000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17493370231                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.833333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.370421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.370427                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.833333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.370421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.430488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        74720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90106.183543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90105.728597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82302.926216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        74720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90106.183543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89017.083667                       # average overall mshr miss latency
system.l2.replacements                         194790                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        81229                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            81229                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        81229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        81229                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       375255                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           375255                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       375255                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       375255                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        27418                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          27418                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2256581631                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2256581631                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82302.926216                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82302.926216                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        28298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28298                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2937                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    225793200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     225793200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.094029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.094029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76878.855975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76878.855975                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    211393800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    211393800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.094029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.094029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71976.098059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71976.098059                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       398000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       398000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.833333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        79600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        79600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       373600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       373600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.833333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        74720                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        74720                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       252885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            252885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       172372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          172372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16155343600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16155343600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       425257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.405336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.405336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93723.711508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93723.711508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         6215                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         6215                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       166157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       166157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15025021200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15025021200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.390721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.390721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90426.651902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90426.651902                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   84915                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               86456                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  633                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 14260                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8026.632342                       # Cycle average of tags in use
system.l2.tags.total_refs                      771345                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    490161                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.573656                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8017.718045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.914296                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.978725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979814                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7964                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.972168                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15089802                       # Number of tag accesses
system.l2.tags.data_accesses                 15089802                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     18136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     50931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    335662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000318019598                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1102                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1102                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              509686                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17070                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      194705                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9099                       # Number of write requests accepted
system.mem_ctrls.readBursts                    389410                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18198                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2807                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    62                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                389410                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18198                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   42298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   44675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   45362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   35494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   22701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   19877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     350.381125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    229.079904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    268.229002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            175     15.88%     15.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          150     13.61%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           87      7.89%     37.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           65      5.90%     43.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           67      6.08%     49.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           85      7.71%     57.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           89      8.08%     65.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           85      7.71%     72.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           66      5.99%     78.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           67      6.08%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           45      4.08%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           32      2.90%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           29      2.63%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           19      1.72%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           14      1.27%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           11      1.00%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            8      0.73%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1102                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.451906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.422904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              891     80.85%     80.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      1.63%     82.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              139     12.61%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      2.36%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      1.91%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.36%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.09%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1102                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  179648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24922240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1164672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3414.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7293093600                       # Total gap between requests
system.mem_ctrls.avgGap                      35784.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3259584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     21482368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1160320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 446564138.164520859718                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 87680.221901105586                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2943091864.376890659332                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 158964242.306704431772                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        51114                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           10                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       338286                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        18198                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   2680544122                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       370440                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  17203761993                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 169819355492                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     52442.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     37044.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     50855.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9331759.29                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3271296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     21650304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24922240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1164672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1164672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        25557                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       169143                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         194705                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9099                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9099                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    448168686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        87680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2966099155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3414355521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        87680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        87680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    159560468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       159560468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    159560468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    448168686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        87680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2966099155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3573915989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               386603                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               18130                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        25870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        23194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        25962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        23439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        27292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        25210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        26143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        25226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        21520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        23172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          624                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13373508829                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1450534456                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        19884676555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34592.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51434.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              280482                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              13028                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           71.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       111239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   232.883503                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   174.320811                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.343793                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          727      0.65%      0.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        84612     76.06%     76.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9589      8.62%     85.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3372      3.03%     88.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2054      1.85%     90.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1514      1.36%     91.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1024      0.92%     92.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          890      0.80%     93.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7457      6.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       111239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24742592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1160320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3389.743683                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              158.964242                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.80                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               19.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    589983960.383999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    291251633.904001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1290646052.639995                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  52759573.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 604642874.303998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3578892565.247993                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 231344365.391998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  6639521025.312004                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   909.616683                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    495659516                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    243880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6559712084                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    581818857.983999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    287221423.104000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1268096727.743996                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  39480645.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 604642874.303998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 3558170224.223989                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 248769970.343999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  6588200722.823991                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   902.585783                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    535097400                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    243880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6520274200                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             191771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9099                       # Transaction distribution
system.membus.trans_dist::CleanEvict           185692                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2937                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2937                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         191768                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       584204                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 584204                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26087296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26087296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            194705                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  194705    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              194705                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           593400711                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1788056995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         7779791                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      5598136                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       218792                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2761200                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2757577                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.868789                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          861134                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       829046                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       800799                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        28247                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1755                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     12034848                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       218786                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     14851207                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.690073                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.332366                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     10963487     73.82%     73.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1119629      7.54%     81.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       815979      5.49%     86.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       311617      2.10%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1640495     11.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     14851207                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10010979                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10248418                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3518907                       # Number of memory references committed
system.switch_cpus.commit.loads               2883795                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2657507                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8263897                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        284234                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6697349     65.35%     65.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        22299      0.22%     65.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         9863      0.10%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2883795     28.14%     93.80% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       635112      6.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10248418                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1640495                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           859312                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      11859825                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4692727                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        617223                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         219042                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2408581                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       25162351                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1346091                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       157611                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               28803458                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             7779791                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      4419510                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              17871470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          438096                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           5580282                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     18248129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.616199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.413998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         10452440     57.28%     57.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          1209543      6.63%     63.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1567236      8.59%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          1482829      8.13%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1650595      9.05%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           107249      0.59%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           124542      0.68%     90.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           415324      2.28%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1238371      6.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     18248129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.426334                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.578433                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              232699                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3460894                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         717616                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          598                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         185126                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7299251600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         219042                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1589358                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         9301674                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4549898                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       2588157                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       23489715                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        682418                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         60877                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         683709                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents      2138959                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     27884404                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            39764994                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         25457766                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              349                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups           26                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps      12263202                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         15621229                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2476614                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 35493978                       # The number of ROB reads
system.switch_cpus.rob.writes                47977421                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10237439                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            425266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        90328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       375268                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          185691                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            39770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31235                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31236                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           12                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1369485                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1369497                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    116863104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              116863872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          234560                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1164672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           691058                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002712                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052004                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 689184     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1874      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             691058                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7299251600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1095593200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         912992000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
