// Seed: 600768732
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd86
) (
    input tri id_0[-1 : id_2],
    input supply1 id_1[1 : -1 'b0],
    output wire _id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
endmodule
module module_2 #(
    parameter id_3 = 32'd60,
    parameter id_4 = 32'd20
) (
    input tri id_0
);
  logic [7:0] id_2 = id_0, _id_3 = id_2[1];
  logic _id_4;
  ;
  logic [7:0][1] id_5 = 1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  tri1 [id_3 : id_4] id_6 = id_0 & 1, id_7 = 1;
endmodule
