{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679617813555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679617813556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 21:30:13 2023 " "Processing started: Thu Mar 23 21:30:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679617813556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1679617813556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_LT -c circuito_LT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_LT -c circuito_LT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1679617813556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1679617813882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1679617813882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_lt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_lt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_LT-arq " "Found design unit 1: circuito_LT-arq" {  } { { "circuito_LT.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679617822677 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_LT " "Found entity 1: circuito_LT" {  } { { "circuito_LT.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679617822677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679617822677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_circuito_lt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_circuito_lt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_circuito_LT-tb_arq " "Found design unit 1: tb_circuito_LT-tb_arq" {  } { { "tb_circuito_LT.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/tb_circuito_LT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679617822680 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_circuito_LT " "Found entity 1: tb_circuito_LT" {  } { { "tb_circuito_LT.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/tb_circuito_LT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679617822680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679617822680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_LT " "Elaborating entity \"circuito_LT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1679617822727 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s1 circuito_LT.vhd(10) " "VHDL Signal Declaration warning at circuito_LT.vhd(10): used implicit default value for signal \"s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "circuito_LT.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1679617822733 "|circuito_LT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s2 circuito_LT.vhd(10) " "VHDL Signal Declaration warning at circuito_LT.vhd(10): used implicit default value for signal \"s2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "circuito_LT.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1679617822733 "|circuito_LT"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679617822925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 21:30:22 2023 " "Processing ended: Thu Mar 23 21:30:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679617822925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679617822925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679617822925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1679617822925 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1679617823560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679617824163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679617824163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 21:30:23 2023 " "Processing started: Thu Mar 23 21:30:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679617824163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1679617824163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim circuito_LT circuito_LT " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim circuito_LT circuito_LT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1679617824163 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim circuito_LT circuito_LT " "Quartus(args): --rtl_sim circuito_LT circuito_LT" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1679617824163 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1679617826003 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1679617826139 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1679617826141 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/simulation/modelsim/circuito_LT_run_msim_rtl_vhdl.do" {  } { { "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/simulation/modelsim/circuito_LT_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/simulation/modelsim/circuito_LT_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/simulation/modelsim/circuito_LT_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1679617826461 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1679617826462 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1679617826467 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1679617826467 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT_nativelink_simulation.rpt" {  } { { "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT_nativelink_simulation.rpt" "0" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_1/circuito_LT_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1679617826467 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1679617826468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679617826468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 21:30:26 2023 " "Processing ended: Thu Mar 23 21:30:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679617826468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679617826468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679617826468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1679617826468 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1679617966809 ""}
