<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\impl\gwsynthesis\lvds_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 15 18:35:10 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7021</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4402</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>135</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>eclko</td>
<td>Base</td>
<td>3.422</td>
<td>292.227
<td>0.000</td>
<td>1.711</td>
<td></td>
<td></td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko </td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>3</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>11.976</td>
<td>83.500
<td>0.000</td>
<td>5.988</td>
<td></td>
<td></td>
<td>I_clkin_p </td>
</tr>
<tr>
<td>4</td>
<td>rx_sclk</td>
<td>Base</td>
<td>11.976</td>
<td>83.500
<td>0.000</td>
<td>5.988</td>
<td></td>
<td></td>
<td>rx_sclk </td>
</tr>
<tr>
<td>5</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>6</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.422</td>
<td>292.251
<td>0.000</td>
<td>1.711</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.843</td>
<td>146.126
<td>0.000</td>
<td>3.422</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>10.265</td>
<td>97.417
<td>0.000</td>
<td>5.133</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>11</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>0.962
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>12</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>13</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.422</td>
<td>292.251
<td>0.000</td>
<td>1.711</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.422</td>
<td>292.251
<td>0.000</td>
<td>1.711</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>15</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.843</td>
<td>146.126
<td>0.000</td>
<td>3.422</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>16</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>10.265</td>
<td>97.417
<td>0.000</td>
<td>5.133</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clkin_p</td>
<td>83.500(MHz)</td>
<td>465.019(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rx_sclk</td>
<td>83.500(MHz)</td>
<td>211.624(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>143.796(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>105.802(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>203.426(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of eclko!</h4>
<h4>No timing paths to get frequency of I_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>eclko</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>eclko</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.021</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_24_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/gt_flag_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>6.441</td>
</tr>
<tr>
<td>2</td>
<td>4.535</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_24_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/ge_flag_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.927</td>
</tr>
<tr>
<td>3</td>
<td>4.699</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.763</td>
</tr>
<tr>
<td>4</td>
<td>4.778</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/lt_flag_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.683</td>
</tr>
<tr>
<td>5</td>
<td>4.850</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/le_flag_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.612</td>
</tr>
<tr>
<td>6</td>
<td>5.038</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.424</td>
</tr>
<tr>
<td>7</td>
<td>5.038</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.424</td>
</tr>
<tr>
<td>8</td>
<td>5.144</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.318</td>
</tr>
<tr>
<td>9</td>
<td>5.188</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.274</td>
</tr>
<tr>
<td>10</td>
<td>5.203</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.259</td>
</tr>
<tr>
<td>11</td>
<td>5.203</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.259</td>
</tr>
<tr>
<td>12</td>
<td>5.313</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.149</td>
</tr>
<tr>
<td>13</td>
<td>5.321</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.141</td>
</tr>
<tr>
<td>14</td>
<td>5.378</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.084</td>
</tr>
<tr>
<td>15</td>
<td>5.413</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.049</td>
</tr>
<tr>
<td>16</td>
<td>5.429</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>5.033</td>
</tr>
<tr>
<td>17</td>
<td>5.620</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>4.842</td>
</tr>
<tr>
<td>18</td>
<td>5.629</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>4.833</td>
</tr>
<tr>
<td>19</td>
<td>5.726</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>0.532</td>
<td>3.672</td>
</tr>
<tr>
<td>20</td>
<td>5.788</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>4.674</td>
</tr>
<tr>
<td>21</td>
<td>5.897</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>4.565</td>
</tr>
<tr>
<td>22</td>
<td>5.941</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>4.521</td>
</tr>
<tr>
<td>23</td>
<td>6.188</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>4.274</td>
</tr>
<tr>
<td>24</td>
<td>6.188</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>4.274</td>
</tr>
<tr>
<td>25</td>
<td>6.194</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.532</td>
<td>4.267</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.778</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_47_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_29_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.255</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.222</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.250</td>
<td>led_light_flatted_63_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>I_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.431</td>
<td>1.227</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.537</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>0.535</td>
<td>1.858</td>
</tr>
<tr>
<td>2</td>
<td>7.537</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>0.535</td>
<td>1.858</td>
</tr>
<tr>
<td>3</td>
<td>7.537</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>10.000</td>
<td>0.535</td>
<td>1.858</td>
</tr>
<tr>
<td>4</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>5</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>6</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>7</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>8</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>9</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>10</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>11</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>12</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>13</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>14</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>15</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>16</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>17</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>18</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>19</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>20</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>21</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>22</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>23</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>24</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
<tr>
<td>25</td>
<td>18.103</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>1.858</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.565</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>1.377</td>
<td>1.234</td>
</tr>
<tr>
<td>2</td>
<td>2.565</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>1.377</td>
<td>1.234</td>
</tr>
<tr>
<td>3</td>
<td>2.565</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>1.377</td>
<td>1.234</td>
</tr>
<tr>
<td>4</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>5</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>6</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>7</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>8</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>9</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>10</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>11</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>12</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>13</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>14</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>15</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>16</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>17</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>18</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>19</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>20</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>21</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>22</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>23</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>24</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
<tr>
<td>25</td>
<td>21.225</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0/CLEAR</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-20.000</td>
<td>0.002</td>
<td>1.234</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_16_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_15_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/release_reset_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_0_s2</td>
</tr>
<tr>
<td>10</td>
<td>3.392</td>
<td>4.392</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/gt_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_24_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R39C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_24_s0/Q</td>
</tr>
<tr>
<td>157.582</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C57[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s264/I0</td>
</tr>
<tr>
<td>158.137</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s264/F</td>
</tr>
<tr>
<td>158.550</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s257/I1</td>
</tr>
<tr>
<td>159.099</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s257/F</td>
</tr>
<tr>
<td>159.101</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s255/I1</td>
</tr>
<tr>
<td>159.656</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C54[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s255/F</td>
</tr>
<tr>
<td>160.174</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s244/I0</td>
</tr>
<tr>
<td>160.723</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s244/COUT</td>
</tr>
<tr>
<td>160.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C55[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s245/CIN</td>
</tr>
<tr>
<td>160.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C55[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s245/COUT</td>
</tr>
<tr>
<td>160.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s246/CIN</td>
</tr>
<tr>
<td>160.793</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s246/COUT</td>
</tr>
<tr>
<td>160.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s247/CIN</td>
</tr>
<tr>
<td>160.828</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s247/COUT</td>
</tr>
<tr>
<td>160.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s248/CIN</td>
</tr>
<tr>
<td>160.864</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s248/COUT</td>
</tr>
<tr>
<td>160.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s249/CIN</td>
</tr>
<tr>
<td>160.899</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s249/COUT</td>
</tr>
<tr>
<td>160.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C56[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s250/CIN</td>
</tr>
<tr>
<td>160.934</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C56[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s250/COUT</td>
</tr>
<tr>
<td>160.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C56[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s251/CIN</td>
</tr>
<tr>
<td>160.969</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C56[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s251/COUT</td>
</tr>
<tr>
<td>160.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s252/CIN</td>
</tr>
<tr>
<td>161.004</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C56[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s252/COUT</td>
</tr>
<tr>
<td>162.163</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s254/I2</td>
</tr>
<tr>
<td>162.534</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C50[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s254/F</td>
</tr>
<tr>
<td>162.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C50[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/gt_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/gt_flag_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/gt_flag_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C50[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/gt_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.861, 44.414%; route: 3.348, 51.984%; tC2Q: 0.232, 3.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>162.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/ge_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_24_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R39C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m0_en_24_s0/Q</td>
</tr>
<tr>
<td>157.582</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C57[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s264/I0</td>
</tr>
<tr>
<td>158.137</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s264/F</td>
</tr>
<tr>
<td>158.550</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s257/I1</td>
</tr>
<tr>
<td>159.099</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C54[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s257/F</td>
</tr>
<tr>
<td>159.101</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C54[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s255/I1</td>
</tr>
<tr>
<td>159.656</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C54[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s255/F</td>
</tr>
<tr>
<td>160.174</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s244/I0</td>
</tr>
<tr>
<td>160.723</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s244/COUT</td>
</tr>
<tr>
<td>160.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C55[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s245/CIN</td>
</tr>
<tr>
<td>160.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C55[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s245/COUT</td>
</tr>
<tr>
<td>160.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s246/CIN</td>
</tr>
<tr>
<td>160.793</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s246/COUT</td>
</tr>
<tr>
<td>160.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s247/CIN</td>
</tr>
<tr>
<td>160.828</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s247/COUT</td>
</tr>
<tr>
<td>160.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s248/CIN</td>
</tr>
<tr>
<td>160.864</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s248/COUT</td>
</tr>
<tr>
<td>160.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s249/CIN</td>
</tr>
<tr>
<td>160.899</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s249/COUT</td>
</tr>
<tr>
<td>160.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C56[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s250/CIN</td>
</tr>
<tr>
<td>160.934</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C56[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s250/COUT</td>
</tr>
<tr>
<td>160.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C56[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s251/CIN</td>
</tr>
<tr>
<td>160.969</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C56[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s251/COUT</td>
</tr>
<tr>
<td>160.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s252/CIN</td>
</tr>
<tr>
<td>161.004</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C56[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_gt_s252/COUT</td>
</tr>
<tr>
<td>161.649</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_ge_s1/I2</td>
</tr>
<tr>
<td>162.020</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C57[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_ge_s1/F</td>
</tr>
<tr>
<td>162.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/ge_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/ge_flag_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/ge_flag_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/ge_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.861, 48.263%; route: 2.834, 47.823%; tC2Q: 0.232, 3.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>161.142</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>161.712</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C58[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>161.856</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C58[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C58[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 35.695%; route: 3.474, 60.279%; tC2Q: 0.232, 4.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/lt_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R35C49[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0/Q</td>
</tr>
<tr>
<td>157.492</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s120/I0</td>
</tr>
<tr>
<td>158.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s120/COUT</td>
</tr>
<tr>
<td>158.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s121/CIN</td>
</tr>
<tr>
<td>158.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C55[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s121/COUT</td>
</tr>
<tr>
<td>158.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s122/CIN</td>
</tr>
<tr>
<td>158.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s122/COUT</td>
</tr>
<tr>
<td>158.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s123/CIN</td>
</tr>
<tr>
<td>158.147</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s123/COUT</td>
</tr>
<tr>
<td>158.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s124/CIN</td>
</tr>
<tr>
<td>158.182</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s124/COUT</td>
</tr>
<tr>
<td>158.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s125/CIN</td>
</tr>
<tr>
<td>158.217</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s125/COUT</td>
</tr>
<tr>
<td>158.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s126/CIN</td>
</tr>
<tr>
<td>158.252</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s126/COUT</td>
</tr>
<tr>
<td>158.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s127/CIN</td>
</tr>
<tr>
<td>158.287</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s127/COUT</td>
</tr>
<tr>
<td>158.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s128/CIN</td>
</tr>
<tr>
<td>158.323</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s128/COUT</td>
</tr>
<tr>
<td>158.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s129/CIN</td>
</tr>
<tr>
<td>158.358</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s129/COUT</td>
</tr>
<tr>
<td>158.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s130/CIN</td>
</tr>
<tr>
<td>158.393</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s130/COUT</td>
</tr>
<tr>
<td>158.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s131/CIN</td>
</tr>
<tr>
<td>158.428</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s131/COUT</td>
</tr>
<tr>
<td>158.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s132/CIN</td>
</tr>
<tr>
<td>158.463</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s132/COUT</td>
</tr>
<tr>
<td>158.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s133/CIN</td>
</tr>
<tr>
<td>158.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s133/COUT</td>
</tr>
<tr>
<td>158.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s134/CIN</td>
</tr>
<tr>
<td>158.534</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s134/COUT</td>
</tr>
<tr>
<td>158.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s135/CIN</td>
</tr>
<tr>
<td>158.569</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s135/COUT</td>
</tr>
<tr>
<td>158.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s136/CIN</td>
</tr>
<tr>
<td>158.604</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s136/COUT</td>
</tr>
<tr>
<td>158.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s137/CIN</td>
</tr>
<tr>
<td>158.639</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s137/COUT</td>
</tr>
<tr>
<td>158.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s138/CIN</td>
</tr>
<tr>
<td>158.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s138/COUT</td>
</tr>
<tr>
<td>158.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s139/CIN</td>
</tr>
<tr>
<td>158.710</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s139/COUT</td>
</tr>
<tr>
<td>158.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s140/CIN</td>
</tr>
<tr>
<td>158.745</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s140/COUT</td>
</tr>
<tr>
<td>158.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s141/CIN</td>
</tr>
<tr>
<td>158.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s141/COUT</td>
</tr>
<tr>
<td>158.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s142/CIN</td>
</tr>
<tr>
<td>158.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s142/COUT</td>
</tr>
<tr>
<td>158.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s143/CIN</td>
</tr>
<tr>
<td>158.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s143/COUT</td>
</tr>
<tr>
<td>158.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s144/CIN</td>
</tr>
<tr>
<td>158.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s144/COUT</td>
</tr>
<tr>
<td>158.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s145/CIN</td>
</tr>
<tr>
<td>158.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s145/COUT</td>
</tr>
<tr>
<td>158.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s146/CIN</td>
</tr>
<tr>
<td>158.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s146/COUT</td>
</tr>
<tr>
<td>158.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s147/CIN</td>
</tr>
<tr>
<td>158.991</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s147/COUT</td>
</tr>
<tr>
<td>158.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s148/CIN</td>
</tr>
<tr>
<td>159.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s148/COUT</td>
</tr>
<tr>
<td>159.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s149/CIN</td>
</tr>
<tr>
<td>159.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s149/COUT</td>
</tr>
<tr>
<td>159.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s150/CIN</td>
</tr>
<tr>
<td>159.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s150/COUT</td>
</tr>
<tr>
<td>159.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s151/CIN</td>
</tr>
<tr>
<td>159.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s151/COUT</td>
</tr>
<tr>
<td>159.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s152/CIN</td>
</tr>
<tr>
<td>159.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s152/COUT</td>
</tr>
<tr>
<td>159.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s153/CIN</td>
</tr>
<tr>
<td>159.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s153/COUT</td>
</tr>
<tr>
<td>159.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s154/CIN</td>
</tr>
<tr>
<td>159.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s154/COUT</td>
</tr>
<tr>
<td>159.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s155/CIN</td>
</tr>
<tr>
<td>159.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s155/COUT</td>
</tr>
<tr>
<td>159.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s156/CIN</td>
</tr>
<tr>
<td>159.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s156/COUT</td>
</tr>
<tr>
<td>159.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s157/CIN</td>
</tr>
<tr>
<td>159.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s157/COUT</td>
</tr>
<tr>
<td>159.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s158/CIN</td>
</tr>
<tr>
<td>159.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s158/COUT</td>
</tr>
<tr>
<td>159.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s159/CIN</td>
</tr>
<tr>
<td>159.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s159/COUT</td>
</tr>
<tr>
<td>159.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s160/CIN</td>
</tr>
<tr>
<td>159.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s160/COUT</td>
</tr>
<tr>
<td>159.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s161/CIN</td>
</tr>
<tr>
<td>159.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s161/COUT</td>
</tr>
<tr>
<td>159.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s162/CIN</td>
</tr>
<tr>
<td>159.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s162/COUT</td>
</tr>
<tr>
<td>159.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s163/CIN</td>
</tr>
<tr>
<td>159.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s163/COUT</td>
</tr>
<tr>
<td>159.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s164/CIN</td>
</tr>
<tr>
<td>159.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s164/COUT</td>
</tr>
<tr>
<td>159.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s165/CIN</td>
</tr>
<tr>
<td>159.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s165/COUT</td>
</tr>
<tr>
<td>159.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s166/CIN</td>
</tr>
<tr>
<td>159.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s166/COUT</td>
</tr>
<tr>
<td>159.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s167/CIN</td>
</tr>
<tr>
<td>159.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s167/COUT</td>
</tr>
<tr>
<td>159.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s168/CIN</td>
</tr>
<tr>
<td>159.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s168/COUT</td>
</tr>
<tr>
<td>159.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s169/CIN</td>
</tr>
<tr>
<td>159.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s169/COUT</td>
</tr>
<tr>
<td>159.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s170/CIN</td>
</tr>
<tr>
<td>159.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s170/COUT</td>
</tr>
<tr>
<td>159.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s171/CIN</td>
</tr>
<tr>
<td>159.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s171/COUT</td>
</tr>
<tr>
<td>159.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s172/CIN</td>
</tr>
<tr>
<td>159.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s172/COUT</td>
</tr>
<tr>
<td>161.406</td>
<td>1.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s173/I2</td>
</tr>
<tr>
<td>161.777</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C50[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s173/F</td>
</tr>
<tr>
<td>161.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/lt_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/lt_flag_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/lt_flag_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/lt_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.750, 48.393%; route: 2.701, 47.525%; tC2Q: 0.232, 4.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/le_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R35C49[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_m1_en_4_s0/Q</td>
</tr>
<tr>
<td>157.492</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s120/I0</td>
</tr>
<tr>
<td>158.041</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C55[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s120/COUT</td>
</tr>
<tr>
<td>158.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s121/CIN</td>
</tr>
<tr>
<td>158.076</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C55[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s121/COUT</td>
</tr>
<tr>
<td>158.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s122/CIN</td>
</tr>
<tr>
<td>158.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s122/COUT</td>
</tr>
<tr>
<td>158.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s123/CIN</td>
</tr>
<tr>
<td>158.147</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s123/COUT</td>
</tr>
<tr>
<td>158.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s124/CIN</td>
</tr>
<tr>
<td>158.182</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s124/COUT</td>
</tr>
<tr>
<td>158.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s125/CIN</td>
</tr>
<tr>
<td>158.217</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s125/COUT</td>
</tr>
<tr>
<td>158.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s126/CIN</td>
</tr>
<tr>
<td>158.252</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s126/COUT</td>
</tr>
<tr>
<td>158.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C56[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s127/CIN</td>
</tr>
<tr>
<td>158.287</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C56[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s127/COUT</td>
</tr>
<tr>
<td>158.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s128/CIN</td>
</tr>
<tr>
<td>158.323</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s128/COUT</td>
</tr>
<tr>
<td>158.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s129/CIN</td>
</tr>
<tr>
<td>158.358</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s129/COUT</td>
</tr>
<tr>
<td>158.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s130/CIN</td>
</tr>
<tr>
<td>158.393</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s130/COUT</td>
</tr>
<tr>
<td>158.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s131/CIN</td>
</tr>
<tr>
<td>158.428</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s131/COUT</td>
</tr>
<tr>
<td>158.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s132/CIN</td>
</tr>
<tr>
<td>158.463</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s132/COUT</td>
</tr>
<tr>
<td>158.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C57[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s133/CIN</td>
</tr>
<tr>
<td>158.499</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C57[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s133/COUT</td>
</tr>
<tr>
<td>158.499</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s134/CIN</td>
</tr>
<tr>
<td>158.534</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s134/COUT</td>
</tr>
<tr>
<td>158.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s135/CIN</td>
</tr>
<tr>
<td>158.569</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s135/COUT</td>
</tr>
<tr>
<td>158.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s136/CIN</td>
</tr>
<tr>
<td>158.604</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s136/COUT</td>
</tr>
<tr>
<td>158.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s137/CIN</td>
</tr>
<tr>
<td>158.639</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s137/COUT</td>
</tr>
<tr>
<td>158.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s138/CIN</td>
</tr>
<tr>
<td>158.675</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s138/COUT</td>
</tr>
<tr>
<td>158.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s139/CIN</td>
</tr>
<tr>
<td>158.710</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C58[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s139/COUT</td>
</tr>
<tr>
<td>158.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s140/CIN</td>
</tr>
<tr>
<td>158.745</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s140/COUT</td>
</tr>
<tr>
<td>158.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s141/CIN</td>
</tr>
<tr>
<td>158.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s141/COUT</td>
</tr>
<tr>
<td>158.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s142/CIN</td>
</tr>
<tr>
<td>158.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s142/COUT</td>
</tr>
<tr>
<td>158.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s143/CIN</td>
</tr>
<tr>
<td>158.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s143/COUT</td>
</tr>
<tr>
<td>158.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s144/CIN</td>
</tr>
<tr>
<td>158.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s144/COUT</td>
</tr>
<tr>
<td>158.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s145/CIN</td>
</tr>
<tr>
<td>158.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C59[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s145/COUT</td>
</tr>
<tr>
<td>158.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s146/CIN</td>
</tr>
<tr>
<td>158.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s146/COUT</td>
</tr>
<tr>
<td>158.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s147/CIN</td>
</tr>
<tr>
<td>158.991</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s147/COUT</td>
</tr>
<tr>
<td>158.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s148/CIN</td>
</tr>
<tr>
<td>159.027</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s148/COUT</td>
</tr>
<tr>
<td>159.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s149/CIN</td>
</tr>
<tr>
<td>159.062</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s149/COUT</td>
</tr>
<tr>
<td>159.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s150/CIN</td>
</tr>
<tr>
<td>159.097</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s150/COUT</td>
</tr>
<tr>
<td>159.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C60[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s151/CIN</td>
</tr>
<tr>
<td>159.132</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C60[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s151/COUT</td>
</tr>
<tr>
<td>159.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s152/CIN</td>
</tr>
<tr>
<td>159.167</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s152/COUT</td>
</tr>
<tr>
<td>159.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s153/CIN</td>
</tr>
<tr>
<td>159.203</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s153/COUT</td>
</tr>
<tr>
<td>159.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s154/CIN</td>
</tr>
<tr>
<td>159.238</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s154/COUT</td>
</tr>
<tr>
<td>159.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s155/CIN</td>
</tr>
<tr>
<td>159.273</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s155/COUT</td>
</tr>
<tr>
<td>159.273</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s156/CIN</td>
</tr>
<tr>
<td>159.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s156/COUT</td>
</tr>
<tr>
<td>159.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C61[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s157/CIN</td>
</tr>
<tr>
<td>159.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C61[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s157/COUT</td>
</tr>
<tr>
<td>159.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s158/CIN</td>
</tr>
<tr>
<td>159.379</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s158/COUT</td>
</tr>
<tr>
<td>159.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s159/CIN</td>
</tr>
<tr>
<td>159.414</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s159/COUT</td>
</tr>
<tr>
<td>159.414</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s160/CIN</td>
</tr>
<tr>
<td>159.449</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s160/COUT</td>
</tr>
<tr>
<td>159.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s161/CIN</td>
</tr>
<tr>
<td>159.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s161/COUT</td>
</tr>
<tr>
<td>159.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s162/CIN</td>
</tr>
<tr>
<td>159.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s162/COUT</td>
</tr>
<tr>
<td>159.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C62[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s163/CIN</td>
</tr>
<tr>
<td>159.555</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C62[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s163/COUT</td>
</tr>
<tr>
<td>159.555</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s164/CIN</td>
</tr>
<tr>
<td>159.590</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s164/COUT</td>
</tr>
<tr>
<td>159.590</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s165/CIN</td>
</tr>
<tr>
<td>159.625</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s165/COUT</td>
</tr>
<tr>
<td>159.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s166/CIN</td>
</tr>
<tr>
<td>159.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s166/COUT</td>
</tr>
<tr>
<td>159.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s167/CIN</td>
</tr>
<tr>
<td>159.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s167/COUT</td>
</tr>
<tr>
<td>159.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s168/CIN</td>
</tr>
<tr>
<td>159.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s168/COUT</td>
</tr>
<tr>
<td>159.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C63[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s169/CIN</td>
</tr>
<tr>
<td>159.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C63[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s169/COUT</td>
</tr>
<tr>
<td>159.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C64[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s170/CIN</td>
</tr>
<tr>
<td>159.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C64[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s170/COUT</td>
</tr>
<tr>
<td>159.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C64[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s171/CIN</td>
</tr>
<tr>
<td>159.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C64[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s171/COUT</td>
</tr>
<tr>
<td>159.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C64[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s172/CIN</td>
</tr>
<tr>
<td>159.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C64[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_lt_s172/COUT</td>
</tr>
<tr>
<td>161.135</td>
<td>1.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_le_s1/I2</td>
</tr>
<tr>
<td>161.705</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C59[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_le_s1/F</td>
</tr>
<tr>
<td>161.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/le_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/le_flag_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/le_flag_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/le_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.949, 52.559%; route: 2.430, 43.307%; tC2Q: 0.232, 4.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>161.055</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n525_s1/I2</td>
</tr>
<tr>
<td>161.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C59[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n525_s1/F</td>
</tr>
<tr>
<td>161.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C59[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 35.934%; route: 3.243, 59.788%; tC2Q: 0.232, 4.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>161.055</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n524_s1/I2</td>
</tr>
<tr>
<td>161.517</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C59[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n524_s1/F</td>
</tr>
<tr>
<td>161.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C59[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 35.934%; route: 3.243, 59.788%; tC2Q: 0.232, 4.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>161.040</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n526_s1/I3</td>
</tr>
<tr>
<td>161.411</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C58[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n526_s1/F</td>
</tr>
<tr>
<td>161.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C58[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.858, 34.938%; route: 3.228, 60.700%; tC2Q: 0.232, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>160.797</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n528_s1/I2</td>
</tr>
<tr>
<td>161.367</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C59[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n528_s1/F</td>
</tr>
<tr>
<td>161.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C59[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.057, 39.001%; route: 2.985, 56.601%; tC2Q: 0.232, 4.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>160.803</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C59[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n530_s1/I3</td>
</tr>
<tr>
<td>161.352</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C59[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n530_s1/F</td>
</tr>
<tr>
<td>161.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C59[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C59[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C59[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.036, 38.715%; route: 2.991, 56.874%; tC2Q: 0.232, 4.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>160.803</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n527_s1/I3</td>
</tr>
<tr>
<td>161.352</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C59[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n527_s1/F</td>
</tr>
<tr>
<td>161.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C59[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.036, 38.715%; route: 2.991, 56.874%; tC2Q: 0.232, 4.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>160.871</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s2/I3</td>
</tr>
<tr>
<td>161.242</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C58[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s2/F</td>
</tr>
<tr>
<td>161.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C58[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.858, 36.087%; route: 3.059, 59.407%; tC2Q: 0.232, 4.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>160.772</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s1/I3</td>
</tr>
<tr>
<td>161.234</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C59[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n532_s1/F</td>
</tr>
<tr>
<td>161.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C59[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 37.911%; route: 2.960, 57.577%; tC2Q: 0.232, 4.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>160.806</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n531_s1/I2</td>
</tr>
<tr>
<td>161.177</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C59[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n531_s1/F</td>
</tr>
<tr>
<td>161.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C59[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.858, 36.544%; route: 2.994, 58.893%; tC2Q: 0.232, 4.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_1_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R41C59[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/internal_reg_match_ctl_en_1_s0/Q</td>
</tr>
<tr>
<td>157.589</td>
<td>1.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s32/I0</td>
</tr>
<tr>
<td>157.960</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C50[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s32/F</td>
</tr>
<tr>
<td>158.130</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s18/I1</td>
</tr>
<tr>
<td>158.501</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s18/F</td>
</tr>
<tr>
<td>158.898</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s13/I1</td>
</tr>
<tr>
<td>159.360</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C49[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s13/F</td>
</tr>
<tr>
<td>159.362</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s10/I2</td>
</tr>
<tr>
<td>159.917</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C49[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s10/F</td>
</tr>
<tr>
<td>160.572</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s9/I0</td>
</tr>
<tr>
<td>161.142</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C53[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_match_0/n1531_s9/F</td>
</tr>
<tr>
<td>161.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.329, 46.124%; route: 2.488, 49.281%; tC2Q: 0.232, 4.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>161.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C52[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_9_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R43C52[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_9_s0/Q</td>
</tr>
<tr>
<td>157.540</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C58[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_3_s6/I0</td>
</tr>
<tr>
<td>157.993</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R49C58[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_3_s6/F</td>
</tr>
<tr>
<td>158.821</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C60[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/I1</td>
</tr>
<tr>
<td>159.370</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C60[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s18/F</td>
</tr>
<tr>
<td>159.542</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C60[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s19/I3</td>
</tr>
<tr>
<td>160.112</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C60[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s19/F</td>
</tr>
<tr>
<td>160.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C60[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s13/I2</td>
</tr>
<tr>
<td>160.575</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C60[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s13/F</td>
</tr>
<tr>
<td>160.577</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C60[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/I3</td>
</tr>
<tr>
<td>161.126</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C60[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11/F</td>
</tr>
<tr>
<td>161.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C60[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C60[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C60[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 51.324%; route: 2.218, 44.066%; tC2Q: 0.232, 4.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>160.564</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n533_s1/I2</td>
</tr>
<tr>
<td>160.935</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C59[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n533_s1/F</td>
</tr>
<tr>
<td>160.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C59[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.858, 38.376%; route: 2.752, 56.832%; tC2Q: 0.232, 4.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/I1</td>
</tr>
<tr>
<td>160.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R52C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s4/F</td>
</tr>
<tr>
<td>160.555</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n529_s1/I2</td>
</tr>
<tr>
<td>160.926</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C60[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n529_s1/F</td>
</tr>
<tr>
<td>160.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.858, 38.448%; route: 2.743, 56.752%; tC2Q: 0.232, 4.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>46.857</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R41C56[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/Q</td>
</tr>
<tr>
<td>48.302</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C59[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s24/I1</td>
</tr>
<tr>
<td>48.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C59[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s24/COUT</td>
</tr>
<tr>
<td>48.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C59[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s25/CIN</td>
</tr>
<tr>
<td>48.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C59[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s25/COUT</td>
</tr>
<tr>
<td>48.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s26/CIN</td>
</tr>
<tr>
<td>48.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C59[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s26/COUT</td>
</tr>
<tr>
<td>48.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C59[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s27/CIN</td>
</tr>
<tr>
<td>48.779</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C59[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s27/COUT</td>
</tr>
<tr>
<td>48.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C59[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s28/CIN</td>
</tr>
<tr>
<td>48.814</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C59[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s28/COUT</td>
</tr>
<tr>
<td>48.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s29/CIN</td>
</tr>
<tr>
<td>48.849</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C59[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s29/COUT</td>
</tr>
<tr>
<td>48.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s30/CIN</td>
</tr>
<tr>
<td>48.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s30/COUT</td>
</tr>
<tr>
<td>48.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C60[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s31/CIN</td>
</tr>
<tr>
<td>48.920</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C60[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s31/COUT</td>
</tr>
<tr>
<td>48.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s32/CIN</td>
</tr>
<tr>
<td>48.955</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C60[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s32/COUT</td>
</tr>
<tr>
<td>48.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s33/CIN</td>
</tr>
<tr>
<td>48.990</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C60[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s33/COUT</td>
</tr>
<tr>
<td>48.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s34/CIN</td>
</tr>
<tr>
<td>49.025</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C60[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s34/COUT</td>
</tr>
<tr>
<td>49.748</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3453_s1/I1</td>
</tr>
<tr>
<td>50.297</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C58[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3453_s1/F</td>
</tr>
<tr>
<td>50.297</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>52.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>52.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>53.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>56.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>56.058</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>56.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.272, 34.638%; route: 2.168, 59.045%; tC2Q: 0.232, 6.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R43C53[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>157.463</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/I2</td>
</tr>
<tr>
<td>158.012</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C58[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/F</td>
</tr>
<tr>
<td>158.193</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C58[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s13/I2</td>
</tr>
<tr>
<td>158.763</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C58[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s13/F</td>
</tr>
<tr>
<td>158.767</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s14/I3</td>
</tr>
<tr>
<td>159.337</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C58[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s14/F</td>
</tr>
<tr>
<td>159.482</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/I3</td>
</tr>
<tr>
<td>159.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C58[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/F</td>
</tr>
<tr>
<td>160.396</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/I0</td>
</tr>
<tr>
<td>160.767</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C60[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/F</td>
</tr>
<tr>
<td>160.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.577, 55.140%; route: 1.865, 39.896%; tC2Q: 0.232, 4.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R43C53[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>157.463</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/I2</td>
</tr>
<tr>
<td>158.012</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C58[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/F</td>
</tr>
<tr>
<td>158.193</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C58[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s15/I2</td>
</tr>
<tr>
<td>158.564</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R48C58[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s15/F</td>
</tr>
<tr>
<td>158.766</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C59[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s18/I3</td>
</tr>
<tr>
<td>159.137</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C59[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s18/F</td>
</tr>
<tr>
<td>159.141</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C59[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s15/I2</td>
</tr>
<tr>
<td>159.696</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C59[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s15/F</td>
</tr>
<tr>
<td>160.109</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/I3</td>
</tr>
<tr>
<td>160.658</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12/F</td>
</tr>
<tr>
<td>160.658</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.395, 52.460%; route: 1.938, 42.458%; tC2Q: 0.232, 5.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R43C53[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>157.463</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/I2</td>
</tr>
<tr>
<td>158.012</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C58[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/F</td>
</tr>
<tr>
<td>158.193</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C58[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s13/I2</td>
</tr>
<tr>
<td>158.748</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R48C58[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s13/F</td>
</tr>
<tr>
<td>159.329</td>
<td>0.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C59[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/I0</td>
</tr>
<tr>
<td>159.846</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C59[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/F</td>
</tr>
<tr>
<td>160.243</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/I2</td>
</tr>
<tr>
<td>160.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C60[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/F</td>
</tr>
<tr>
<td>160.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C60[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.992, 44.059%; route: 2.297, 50.809%; tC2Q: 0.232, 5.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R43C53[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_10_s0/Q</td>
</tr>
<tr>
<td>157.463</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C58[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/I2</td>
</tr>
<tr>
<td>158.012</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R49C58[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16/F</td>
</tr>
<tr>
<td>158.193</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s6/I1</td>
</tr>
<tr>
<td>158.748</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R48C58[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s6/F</td>
</tr>
<tr>
<td>159.334</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C58[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s7/I1</td>
</tr>
<tr>
<td>159.904</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C58[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s7/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s6/I0</td>
</tr>
<tr>
<td>160.367</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C58[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_5_s6/F</td>
</tr>
<tr>
<td>160.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C58[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.136, 49.977%; route: 1.906, 44.595%; tC2Q: 0.232, 5.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_8_s0/Q</td>
</tr>
<tr>
<td>157.497</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/I1</td>
</tr>
<tr>
<td>158.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C50[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s13/F</td>
</tr>
<tr>
<td>158.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C51[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/I3</td>
</tr>
<tr>
<td>158.944</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C51[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n523_s6/F</td>
</tr>
<tr>
<td>159.905</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n534_s2/I2</td>
</tr>
<tr>
<td>160.367</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n534_s2/F</td>
</tr>
<tr>
<td>160.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 35.006%; route: 2.546, 59.565%; tC2Q: 0.232, 5.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>160.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>166.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_windows_num_5_s0/CLK</td>
</tr>
<tr>
<td>156.325</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R43C53[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_windows_num_5_s0/Q</td>
</tr>
<tr>
<td>157.558</td>
<td>1.233</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C59[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s29/I0</td>
</tr>
<tr>
<td>158.107</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C59[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s29/COUT</td>
</tr>
<tr>
<td>158.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C60[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s30/CIN</td>
</tr>
<tr>
<td>158.143</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C60[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s30/COUT</td>
</tr>
<tr>
<td>158.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C60[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s31/CIN</td>
</tr>
<tr>
<td>158.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C60[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s31/COUT</td>
</tr>
<tr>
<td>158.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C60[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s32/CIN</td>
</tr>
<tr>
<td>158.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C60[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s32/COUT</td>
</tr>
<tr>
<td>158.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C60[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s33/CIN</td>
</tr>
<tr>
<td>158.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C60[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s33/COUT</td>
</tr>
<tr>
<td>158.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n3391_s34/CIN</td>
</tr>
<tr>
<td>158.283</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C60[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n3391_s34/COUT</td>
</tr>
<tr>
<td>159.249</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C56[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s1/I1</td>
</tr>
<tr>
<td>159.620</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C56[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s1/F</td>
</tr>
<tr>
<td>159.790</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg1_s0/I1</td>
</tr>
<tr>
<td>160.361</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C56[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/start_reg1_s0/F</td>
</tr>
<tr>
<td>160.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C56[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>164.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>166.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>166.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td>166.555</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.666, 39.040%; route: 2.369, 55.523%; tC2Q: 0.232, 5.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.133</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_47_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_47_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C51[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.134%; tC2Q: 0.202, 28.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C56[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C56[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C55[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C56[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C56[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C56[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C55[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C55[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C55[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C55[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_29_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_29_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C56[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C56[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C57[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C57[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C55[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C55[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_46_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.656</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.473%; tC2Q: 0.202, 16.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_light_flatted_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>41.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>43.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C48[2][A]</td>
<td>led_light_flatted_63_s0/CLK</td>
</tr>
<tr>
<td>43.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R32C48[2][A]</td>
<td style=" font-weight:bold;">led_light_flatted_63_s0/Q</td>
</tr>
<tr>
<td>44.661</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C56[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>45.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C56[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>45.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>45.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C56[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.431</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 83.540%; tC2Q: 0.202, 16.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>156.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>144.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>146.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>146.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>148.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C58[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>156.058</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>156.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.535</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>156.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>144.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>146.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>146.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>148.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C58[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>156.058</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>156.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C58[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.535</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>156.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>144.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>146.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>146.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>148.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C58[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>150.000</td>
<td>150.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>150.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>152.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>152.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>153.283</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>156.093</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>156.058</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>156.023</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.535</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.283, 53.886%; route: 2.810, 46.114%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C60[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C58[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C53[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R37C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C50[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C50[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C49[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>26.628</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>28.487</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.625</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0/CLK</td>
</tr>
<tr>
<td>46.590</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>105.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>106.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>107.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>101.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>101.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>102.598</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.490</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>104.525</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>104.536</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C58[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.377</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.598, 57.856%; route: 1.892, 42.144%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>105.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>106.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>107.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>101.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>101.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>102.598</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.490</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>104.525</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>104.536</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C58[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.377</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.598, 57.856%; route: 1.892, 42.144%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>105.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>106.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>107.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>101.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>101.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>102.598</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>668</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.490</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>104.525</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>104.536</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C58[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.377</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.598, 57.856%; route: 1.892, 42.144%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C60[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C60[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C58[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C53[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C50[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C50[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C50[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C50[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>24.354</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.867</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C61[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>26.069</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>143</td>
<td>R43C61[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>27.101</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>640</td>
<td>PLL_R[1]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0/CLK</td>
</tr>
<tr>
<td>5.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_15_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/release_reset_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/release_reset_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/release_reset_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_0_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.392</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clkin_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>5.988</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>8.477</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>11.415</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clkin_p</td>
</tr>
<tr>
<td>11.976</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
</tr>
<tr>
<td>13.898</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/O</td>
</tr>
<tr>
<td>15.807</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>LVDS_7to1_RX_Top_inst/delay_count_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>668</td>
<td>control0[0]</td>
<td>4.021</td>
<td>2.925</td>
</tr>
<tr>
<td>640</td>
<td>MiniLED_driver_inst_58</td>
<td>5.726</td>
<td>2.274</td>
</tr>
<tr>
<td>224</td>
<td>clk1M</td>
<td>36.758</td>
<td>2.274</td>
</tr>
<tr>
<td>195</td>
<td>jtag_strobe_i</td>
<td>43.637</td>
<td>1.583</td>
</tr>
<tr>
<td>194</td>
<td>trig_dly_in[47]</td>
<td>33.965</td>
<td>2.201</td>
</tr>
<tr>
<td>192</td>
<td>data96_reg_95_8</td>
<td>16.548</td>
<td>1.523</td>
</tr>
<tr>
<td>143</td>
<td>rst_ao</td>
<td>7.537</td>
<td>1.626</td>
</tr>
<tr>
<td>104</td>
<td>state_cnt[7]</td>
<td>32.281</td>
<td>1.553</td>
</tr>
<tr>
<td>104</td>
<td>sram_top_ins_cntlatch_6_8</td>
<td>1035.718</td>
<td>1.028</td>
</tr>
<tr>
<td>104</td>
<td>sdbpflag</td>
<td>37.250</td>
<td>1.862</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R37C56</td>
<td>88.89%</td>
</tr>
<tr>
<td>R46C50</td>
<td>87.50%</td>
</tr>
<tr>
<td>R46C53</td>
<td>87.50%</td>
</tr>
<tr>
<td>R39C47</td>
<td>87.50%</td>
</tr>
<tr>
<td>R46C59</td>
<td>86.11%</td>
</tr>
<tr>
<td>R46C60</td>
<td>86.11%</td>
</tr>
<tr>
<td>R35C55</td>
<td>86.11%</td>
</tr>
<tr>
<td>R37C48</td>
<td>86.11%</td>
</tr>
<tr>
<td>R55C47</td>
<td>86.11%</td>
</tr>
<tr>
<td>R37C49</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name eclko -period 3.422 -waveform {0 1.711} [get_nets {LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clkin_p -period 11.976 -waveform {0 5.988} [get_ports {I_clkin_p}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rx_sclk -period 11.976 -waveform {0 5.988} [get_nets {rx_sclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {I_clkin_p}] -group [get_clocks {rx_sclk}] -group [get_clocks {eclko}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
