
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -0.71

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.03

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.03

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30693_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 2945.41    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ _30693_/RN (DFFR_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _30693_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _22306_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _22306_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _22306_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.68    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01117_ (net)
                  0.01    0.00    0.07 ^ _26431_/A1 (NOR3_X1)
     2    2.47    0.01    0.01    0.08 v _26431_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_i (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30697_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 2945.41    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ _30697_/SN (DFFS_X1)
                                  0.44   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _30697_/CK (DFFS_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  1.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _22306_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.89    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _22306_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _22306_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[927]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     2    5.18    0.02    0.09    0.09 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.02    0.00    0.09 ^ _22693_/A (BUF_X4)
     6   25.29    0.02    0.03    0.13 ^ _22693_/Z (BUF_X4)
                                         _10821_ (net)
                  0.02    0.00    0.13 ^ _22708_/A (BUF_X16)
     7   50.52    0.01    0.03    0.16 ^ _22708_/Z (BUF_X16)
                                         _10836_ (net)
                  0.01    0.00    0.16 ^ _22744_/A (BUF_X32)
     7   59.00    0.01    0.02    0.18 ^ _22744_/Z (BUF_X32)
                                         _10872_ (net)
                  0.01    0.00    0.18 ^ _22806_/A (BUF_X32)
     5   43.93    0.01    0.02    0.20 ^ _22806_/Z (BUF_X32)
                                         _10932_ (net)
                  0.01    0.00    0.20 ^ _24244_/A (BUF_X32)
     6   46.79    0.01    0.02    0.22 ^ _24244_/Z (BUF_X32)
                                         _12306_ (net)
                  0.01    0.00    0.22 ^ _24245_/A (BUF_X32)
     6   82.93    0.01    0.02    0.24 ^ _24245_/Z (BUF_X32)
                                         _12307_ (net)
                  0.01    0.00    0.24 ^ _24246_/A (BUF_X32)
     5   53.05    0.01    0.02    0.27 ^ _24246_/Z (BUF_X32)
                                         _12308_ (net)
                  0.01    0.00    0.27 ^ _25163_/A (BUF_X16)
    10   19.20    0.01    0.02    0.29 ^ _25163_/Z (BUF_X16)
                                         _13174_ (net)
                  0.01    0.00    0.29 ^ _25575_/S (MUX2_X1)
     1    0.90    0.01    0.05    0.34 v _25575_/Z (MUX2_X1)
                                         _13564_ (net)
                  0.01    0.00    0.34 v _25576_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.40 v _25576_/Z (MUX2_X1)
                                         _13565_ (net)
                  0.01    0.00    0.40 v _25577_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.45 v _25577_/Z (MUX2_X1)
                                         _13566_ (net)
                  0.01    0.00    0.45 v _25578_/B (MUX2_X1)
     1    5.61    0.01    0.07    0.52 v _25578_/Z (MUX2_X1)
                                         _13567_ (net)
                  0.01    0.00    0.52 v _25579_/B1 (AOI21_X4)
     8   11.53    0.03    0.03    0.55 ^ _25579_/ZN (AOI21_X4)
                                         _13568_ (net)
                  0.03    0.00    0.55 ^ _26880_/B (MUX2_X1)
     7   13.54    0.03    0.07    0.63 ^ _26880_/Z (MUX2_X1)
                                         _03903_ (net)
                  0.03    0.00    0.63 ^ _27122_/A (BUF_X4)
     5   10.11    0.01    0.03    0.65 ^ _27122_/Z (BUF_X4)
                                         _04062_ (net)
                  0.01    0.00    0.65 ^ _27182_/A2 (NAND2_X2)
     1    3.40    0.01    0.01    0.67 v _27182_/ZN (NAND2_X2)
                                         _14972_ (net)
                  0.01    0.00    0.67 v _30236_/B (FA_X1)
     1    3.40    0.02    0.10    0.77 v _30236_/S (FA_X1)
                                         _14975_ (net)
                  0.02    0.00    0.77 v _30238_/B (FA_X1)
     1    1.70    0.01    0.12    0.89 ^ _30238_/S (FA_X1)
                                         _14983_ (net)
                  0.01    0.00    0.89 ^ _27454_/A (INV_X1)
     1    2.66    0.01    0.01    0.90 v _27454_/ZN (INV_X1)
                                         _14985_ (net)
                  0.01    0.00    0.90 v _30239_/CI (FA_X1)
     1    1.70    0.01    0.11    1.01 ^ _30239_/S (FA_X1)
                                         _14988_ (net)
                  0.01    0.00    1.01 ^ _27220_/A (INV_X1)
     1    2.66    0.01    0.01    1.02 v _27220_/ZN (INV_X1)
                                         _14989_ (net)
                  0.01    0.00    1.02 v _30240_/CI (FA_X1)
     1    3.40    0.02    0.09    1.11 v _30240_/S (FA_X1)
                                         _14991_ (net)
                  0.02    0.00    1.11 v _30241_/B (FA_X1)
     1    3.25    0.01    0.13    1.23 ^ _30241_/S (FA_X1)
                                         _14994_ (net)
                  0.01    0.00    1.23 ^ _27590_/A (INV_X2)
     1    3.40    0.01    0.01    1.24 v _27590_/ZN (INV_X2)
                                         _14997_ (net)
                  0.01    0.00    1.24 v _30242_/B (FA_X1)
     1    3.34    0.02    0.10    1.34 v _30242_/S (FA_X1)
                                         _14999_ (net)
                  0.02    0.00    1.34 v _30579_/B (HA_X1)
     4    7.50    0.02    0.07    1.41 v _30579_/S (HA_X1)
                                         _16139_ (net)
                  0.02    0.00    1.41 v _17692_/A1 (AND2_X2)
     3    5.37    0.01    0.03    1.44 v _17692_/ZN (AND2_X2)
                                         _07303_ (net)
                  0.01    0.00    1.44 v _17693_/B2 (AOI221_X2)
     1    3.18    0.04    0.08    1.52 ^ _17693_/ZN (AOI221_X2)
                                         _07304_ (net)
                  0.04    0.00    1.52 ^ _17695_/A (OAI21_X2)
     2    5.34    0.02    0.03    1.54 v _17695_/ZN (OAI21_X2)
                                         _07306_ (net)
                  0.02    0.00    1.54 v _17770_/B1 (OAI221_X2)
     3    7.33    0.05    0.06    1.60 ^ _17770_/ZN (OAI221_X2)
                                         _07379_ (net)
                  0.05    0.00    1.60 ^ _17874_/B1 (OAI21_X2)
     3    5.43    0.02    0.02    1.63 v _17874_/ZN (OAI21_X2)
                                         _07480_ (net)
                  0.02    0.00    1.63 v _17985_/B1 (OAI221_X2)
     2    4.76    0.04    0.05    1.68 ^ _17985_/ZN (OAI221_X2)
                                         _07587_ (net)
                  0.04    0.00    1.68 ^ _18057_/B1 (OAI21_X2)
     2    4.54    0.01    0.02    1.70 v _18057_/ZN (OAI21_X2)
                                         _07657_ (net)
                  0.01    0.00    1.70 v _18110_/B1 (OAI221_X2)
     3    7.04    0.05    0.06    1.76 ^ _18110_/ZN (OAI221_X2)
                                         _07708_ (net)
                  0.05    0.00    1.76 ^ _18270_/B1 (OAI21_X2)
     1    2.75    0.01    0.02    1.78 v _18270_/ZN (OAI21_X2)
                                         _07863_ (net)
                  0.01    0.00    1.78 v _18271_/A1 (OR2_X4)
     1    5.64    0.01    0.04    1.82 v _18271_/ZN (OR2_X4)
                                         _07864_ (net)
                  0.01    0.00    1.82 v _18272_/B2 (AOI21_X4)
     2    3.80    0.02    0.03    1.85 ^ _18272_/ZN (AOI21_X4)
                                         _07865_ (net)
                  0.02    0.00    1.85 ^ _18273_/A (XOR2_X1)
     1    0.94    0.02    0.05    1.89 ^ _18273_/Z (XOR2_X1)
                                         _07866_ (net)
                  0.02    0.00    1.89 ^ _18274_/B (MUX2_X1)
     2    4.84    0.02    0.05    1.94 ^ _18274_/Z (MUX2_X1)
                                         _07867_ (net)
                  0.02    0.00    1.94 ^ _18275_/B2 (AOI221_X2)
     1    1.47    0.02    0.02    1.96 v _18275_/ZN (AOI221_X2)
                                         _07868_ (net)
                  0.02    0.00    1.96 v _18293_/B2 (OAI33_X1)
     7   12.25    0.14    0.16    2.13 ^ _18293_/ZN (OAI33_X1)
                                         _07886_ (net)
                  0.14    0.00    2.13 ^ _19617_/A (BUF_X2)
     5    7.86    0.02    0.04    2.17 ^ _19617_/Z (BUF_X2)
                                         _08570_ (net)
                  0.02    0.00    2.17 ^ _20040_/B2 (OAI21_X1)
     1    1.05    0.01    0.02    2.18 v _20040_/ZN (OAI21_X1)
                                         _02551_ (net)
                  0.01    0.00    2.18 v gen_regfile_ff.register_file_i.rf_reg[927]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.18   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg[927]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30697_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 2945.41    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ _30697_/SN (DFFS_X1)
                                  0.44   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _30697_/CK (DFFS_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  1.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _22306_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.89    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _22306_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _22306_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[927]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     2    5.18    0.02    0.09    0.09 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.02    0.00    0.09 ^ _22693_/A (BUF_X4)
     6   25.29    0.02    0.03    0.13 ^ _22693_/Z (BUF_X4)
                                         _10821_ (net)
                  0.02    0.00    0.13 ^ _22708_/A (BUF_X16)
     7   50.52    0.01    0.03    0.16 ^ _22708_/Z (BUF_X16)
                                         _10836_ (net)
                  0.01    0.00    0.16 ^ _22744_/A (BUF_X32)
     7   59.00    0.01    0.02    0.18 ^ _22744_/Z (BUF_X32)
                                         _10872_ (net)
                  0.01    0.00    0.18 ^ _22806_/A (BUF_X32)
     5   43.93    0.01    0.02    0.20 ^ _22806_/Z (BUF_X32)
                                         _10932_ (net)
                  0.01    0.00    0.20 ^ _24244_/A (BUF_X32)
     6   46.79    0.01    0.02    0.22 ^ _24244_/Z (BUF_X32)
                                         _12306_ (net)
                  0.01    0.00    0.22 ^ _24245_/A (BUF_X32)
     6   82.93    0.01    0.02    0.24 ^ _24245_/Z (BUF_X32)
                                         _12307_ (net)
                  0.01    0.00    0.24 ^ _24246_/A (BUF_X32)
     5   53.05    0.01    0.02    0.27 ^ _24246_/Z (BUF_X32)
                                         _12308_ (net)
                  0.01    0.00    0.27 ^ _25163_/A (BUF_X16)
    10   19.20    0.01    0.02    0.29 ^ _25163_/Z (BUF_X16)
                                         _13174_ (net)
                  0.01    0.00    0.29 ^ _25575_/S (MUX2_X1)
     1    0.90    0.01    0.05    0.34 v _25575_/Z (MUX2_X1)
                                         _13564_ (net)
                  0.01    0.00    0.34 v _25576_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.40 v _25576_/Z (MUX2_X1)
                                         _13565_ (net)
                  0.01    0.00    0.40 v _25577_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.45 v _25577_/Z (MUX2_X1)
                                         _13566_ (net)
                  0.01    0.00    0.45 v _25578_/B (MUX2_X1)
     1    5.61    0.01    0.07    0.52 v _25578_/Z (MUX2_X1)
                                         _13567_ (net)
                  0.01    0.00    0.52 v _25579_/B1 (AOI21_X4)
     8   11.53    0.03    0.03    0.55 ^ _25579_/ZN (AOI21_X4)
                                         _13568_ (net)
                  0.03    0.00    0.55 ^ _26880_/B (MUX2_X1)
     7   13.54    0.03    0.07    0.63 ^ _26880_/Z (MUX2_X1)
                                         _03903_ (net)
                  0.03    0.00    0.63 ^ _27122_/A (BUF_X4)
     5   10.11    0.01    0.03    0.65 ^ _27122_/Z (BUF_X4)
                                         _04062_ (net)
                  0.01    0.00    0.65 ^ _27182_/A2 (NAND2_X2)
     1    3.40    0.01    0.01    0.67 v _27182_/ZN (NAND2_X2)
                                         _14972_ (net)
                  0.01    0.00    0.67 v _30236_/B (FA_X1)
     1    3.40    0.02    0.10    0.77 v _30236_/S (FA_X1)
                                         _14975_ (net)
                  0.02    0.00    0.77 v _30238_/B (FA_X1)
     1    1.70    0.01    0.12    0.89 ^ _30238_/S (FA_X1)
                                         _14983_ (net)
                  0.01    0.00    0.89 ^ _27454_/A (INV_X1)
     1    2.66    0.01    0.01    0.90 v _27454_/ZN (INV_X1)
                                         _14985_ (net)
                  0.01    0.00    0.90 v _30239_/CI (FA_X1)
     1    1.70    0.01    0.11    1.01 ^ _30239_/S (FA_X1)
                                         _14988_ (net)
                  0.01    0.00    1.01 ^ _27220_/A (INV_X1)
     1    2.66    0.01    0.01    1.02 v _27220_/ZN (INV_X1)
                                         _14989_ (net)
                  0.01    0.00    1.02 v _30240_/CI (FA_X1)
     1    3.40    0.02    0.09    1.11 v _30240_/S (FA_X1)
                                         _14991_ (net)
                  0.02    0.00    1.11 v _30241_/B (FA_X1)
     1    3.25    0.01    0.13    1.23 ^ _30241_/S (FA_X1)
                                         _14994_ (net)
                  0.01    0.00    1.23 ^ _27590_/A (INV_X2)
     1    3.40    0.01    0.01    1.24 v _27590_/ZN (INV_X2)
                                         _14997_ (net)
                  0.01    0.00    1.24 v _30242_/B (FA_X1)
     1    3.34    0.02    0.10    1.34 v _30242_/S (FA_X1)
                                         _14999_ (net)
                  0.02    0.00    1.34 v _30579_/B (HA_X1)
     4    7.50    0.02    0.07    1.41 v _30579_/S (HA_X1)
                                         _16139_ (net)
                  0.02    0.00    1.41 v _17692_/A1 (AND2_X2)
     3    5.37    0.01    0.03    1.44 v _17692_/ZN (AND2_X2)
                                         _07303_ (net)
                  0.01    0.00    1.44 v _17693_/B2 (AOI221_X2)
     1    3.18    0.04    0.08    1.52 ^ _17693_/ZN (AOI221_X2)
                                         _07304_ (net)
                  0.04    0.00    1.52 ^ _17695_/A (OAI21_X2)
     2    5.34    0.02    0.03    1.54 v _17695_/ZN (OAI21_X2)
                                         _07306_ (net)
                  0.02    0.00    1.54 v _17770_/B1 (OAI221_X2)
     3    7.33    0.05    0.06    1.60 ^ _17770_/ZN (OAI221_X2)
                                         _07379_ (net)
                  0.05    0.00    1.60 ^ _17874_/B1 (OAI21_X2)
     3    5.43    0.02    0.02    1.63 v _17874_/ZN (OAI21_X2)
                                         _07480_ (net)
                  0.02    0.00    1.63 v _17985_/B1 (OAI221_X2)
     2    4.76    0.04    0.05    1.68 ^ _17985_/ZN (OAI221_X2)
                                         _07587_ (net)
                  0.04    0.00    1.68 ^ _18057_/B1 (OAI21_X2)
     2    4.54    0.01    0.02    1.70 v _18057_/ZN (OAI21_X2)
                                         _07657_ (net)
                  0.01    0.00    1.70 v _18110_/B1 (OAI221_X2)
     3    7.04    0.05    0.06    1.76 ^ _18110_/ZN (OAI221_X2)
                                         _07708_ (net)
                  0.05    0.00    1.76 ^ _18270_/B1 (OAI21_X2)
     1    2.75    0.01    0.02    1.78 v _18270_/ZN (OAI21_X2)
                                         _07863_ (net)
                  0.01    0.00    1.78 v _18271_/A1 (OR2_X4)
     1    5.64    0.01    0.04    1.82 v _18271_/ZN (OR2_X4)
                                         _07864_ (net)
                  0.01    0.00    1.82 v _18272_/B2 (AOI21_X4)
     2    3.80    0.02    0.03    1.85 ^ _18272_/ZN (AOI21_X4)
                                         _07865_ (net)
                  0.02    0.00    1.85 ^ _18273_/A (XOR2_X1)
     1    0.94    0.02    0.05    1.89 ^ _18273_/Z (XOR2_X1)
                                         _07866_ (net)
                  0.02    0.00    1.89 ^ _18274_/B (MUX2_X1)
     2    4.84    0.02    0.05    1.94 ^ _18274_/Z (MUX2_X1)
                                         _07867_ (net)
                  0.02    0.00    1.94 ^ _18275_/B2 (AOI221_X2)
     1    1.47    0.02    0.02    1.96 v _18275_/ZN (AOI221_X2)
                                         _07868_ (net)
                  0.02    0.00    1.96 v _18293_/B2 (OAI33_X1)
     7   12.25    0.14    0.16    2.13 ^ _18293_/ZN (OAI33_X1)
                                         _07886_ (net)
                  0.14    0.00    2.13 ^ _19617_/A (BUF_X2)
     5    7.86    0.02    0.04    2.17 ^ _19617_/Z (BUF_X2)
                                         _08570_ (net)
                  0.02    0.00    2.17 ^ _20040_/B2 (OAI21_X1)
     1    1.05    0.01    0.02    2.18 v _20040_/ZN (OAI21_X1)
                                         _02551_ (net)
                  0.01    0.00    2.18 v gen_regfile_ff.register_file_i.rf_reg[927]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.18   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg[927]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.23e-03   1.57e-04   1.27e-02  19.1%
Combinational          2.94e-02   2.37e-02   4.50e-04   5.36e-02  80.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.08e-02   2.54e-02   6.07e-04   6.68e-02 100.0%
                          61.1%      38.0%       0.9%
