<profile>

<section name = "Vivado HLS Report for 'toplevel'" level="0">
<item name = "Date">Thu Mar  3 10:29:22 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">divcore</item>
<item name = "Solution">solution1</item>
<item name = "Product family">spartan3e</item>
<item name = "Target device">xc3s500efg320-4</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">20.00</item>
<item name = "Clock uncertainty (ns)">2.50</item>
<item name = "Estimated clock period (ns)">6.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">57, 57, 58, 58, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">55, 55, 38, 2, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, FF, LUT, MULT18x18</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 9, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 2272, 2272, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, 11, -</column>
<column name="Register">-, 64, 1, -</column>
<specialColumn name="Available">20, 9312, 9312, 20</specialColumn>
<specialColumn name="Utilization (%)">0, 25, 24, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="toplevel_udiv_32ns_32ns_32_36_U1">toplevel_udiv_32ns_32ns_32_36, 0, 0, 2272, 2272</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_80_p2">+, 0, 0, 4, 4, 1</column>
<column name="ap_sig_bdd_115">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_38">and, 0, 0, 1, 1, 1</column>
<column name="exitcond_fu_74_p2">icmp, 0, 0, 3, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">2, 5, 1, 5</column>
<column name="ap_reg_ppiten_pp0_it18">1, 2, 1, 2</column>
<column name="i_phi_fu_67_p4">4, 2, 4, 8</column>
<column name="i_reg_63">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it10">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it11">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it12">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it13">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it14">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it15">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it16">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it17">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it18">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it9">1, 0, 1, 0</column>
<column name="exitcond_reg_92">1, 0, 1, 0</column>
<column name="i_1_reg_96">4, 0, 4, 0</column>
<column name="i_reg_63">4, 0, 4, 0</column>
<column name="tmp_V_reg_101">32, 0, 32, 0</column>
<column name="exitcond_reg_92">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, toplevel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, toplevel, return value</column>
<column name="input_V_V_dout">in, 32, ap_fifo, input_V_V, pointer</column>
<column name="input_V_V_empty_n">in, 1, ap_fifo, input_V_V, pointer</column>
<column name="input_V_V_read">out, 1, ap_fifo, input_V_V, pointer</column>
<column name="output_V_V_din">out, 32, ap_fifo, output_V_V, pointer</column>
<column name="output_V_V_full_n">in, 1, ap_fifo, output_V_V, pointer</column>
<column name="output_V_V_write">out, 1, ap_fifo, output_V_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp.V', divcore/solution1/src/toplevel.cpp:12">read, 0.00, 0.00, -, -, -, fifo, read, &apos;input_V_V&apos;, -, -, -, -, -</column>
<column name="'r.V', divcore/solution1/src/toplevel.cpp:14">udiv, 6.75, 6.75, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
