add wave sim:/testbench/d3/rvsys_gen(0)/rvsys_inst/rvex_block/rvex_inst/rv2sim

