--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf constraints.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 325 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.977ns.
--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X4Y26.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.AQ       Tcko                  0.447   counter<3>
                                                       counter_0
    SLICE_X4Y21.A5       net (fanout=1)        0.390   counter<0>
    SLICE_X4Y21.COUT     Topcya                0.379   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X4Y22.COUT     Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X4Y23.COUT     Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X4Y24.COUT     Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X4Y25.COUT     Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X4Y26.CLK      Tcinck                0.314   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (1.444ns logic, 0.484ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.272 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.447   counter<7>
                                                       counter_4
    SLICE_X4Y22.A5       net (fanout=1)        0.390   counter<4>
    SLICE_X4Y22.COUT     Topcya                0.379   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X4Y23.COUT     Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X4Y24.COUT     Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X4Y25.COUT     Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X4Y26.CLK      Tcinck                0.314   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.368ns logic, 0.481ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.447   counter<3>
                                                       counter_3
    SLICE_X4Y21.D5       net (fanout=1)        0.363   counter<3>
    SLICE_X4Y21.COUT     Topcyd                0.261   counter<3>
                                                       counter<3>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X4Y22.COUT     Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X4Y23.COUT     Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X4Y24.COUT     Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X4Y25.COUT     Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X4Y26.CLK      Tcinck                0.314   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (1.326ns logic, 0.457ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_21 (SLICE_X4Y26.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.918ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.AQ       Tcko                  0.447   counter<3>
                                                       counter_0
    SLICE_X4Y21.A5       net (fanout=1)        0.390   counter<0>
    SLICE_X4Y21.COUT     Topcya                0.379   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X4Y22.COUT     Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X4Y23.COUT     Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X4Y24.COUT     Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X4Y25.COUT     Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X4Y26.CLK      Tcinck                0.304   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (1.434ns logic, 0.484ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.272 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.447   counter<7>
                                                       counter_4
    SLICE_X4Y22.A5       net (fanout=1)        0.390   counter<4>
    SLICE_X4Y22.COUT     Topcya                0.379   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X4Y23.COUT     Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X4Y24.COUT     Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X4Y25.COUT     Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X4Y26.CLK      Tcinck                0.304   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (1.358ns logic, 0.481ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.447   counter<3>
                                                       counter_3
    SLICE_X4Y21.D5       net (fanout=1)        0.363   counter<3>
    SLICE_X4Y21.COUT     Topcyd                0.261   counter<3>
                                                       counter<3>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X4Y22.COUT     Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X4Y23.COUT     Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X4Y24.COUT     Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X4Y25.COUT     Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X4Y26.CLK      Tcinck                0.304   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (1.316ns logic, 0.457ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X4Y27.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.907ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.275 - 0.286)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.AQ       Tcko                  0.447   counter<3>
                                                       counter_0
    SLICE_X4Y21.A5       net (fanout=1)        0.390   counter<0>
    SLICE_X4Y21.COUT     Topcya                0.379   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X4Y22.COUT     Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X4Y23.COUT     Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X4Y24.COUT     Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X4Y25.COUT     Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X4Y26.COUT     Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X4Y27.CLK      Tcinck                0.214   counter<24>
                                                       Mcount_counter_xor<24>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (1.420ns logic, 0.487ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.828ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.275 - 0.284)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.AQ       Tcko                  0.447   counter<7>
                                                       counter_4
    SLICE_X4Y22.A5       net (fanout=1)        0.390   counter<4>
    SLICE_X4Y22.COUT     Topcya                0.379   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X4Y23.COUT     Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X4Y24.COUT     Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X4Y25.COUT     Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X4Y26.COUT     Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X4Y27.CLK      Tcinck                0.214   counter<24>
                                                       Mcount_counter_xor<24>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (1.344ns logic, 0.484ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.762ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.275 - 0.286)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.447   counter<3>
                                                       counter_3
    SLICE_X4Y21.D5       net (fanout=1)        0.363   counter<3>
    SLICE_X4Y21.COUT     Topcyd                0.261   counter<3>
                                                       counter<3>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X4Y22.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X4Y22.COUT     Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X4Y23.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X4Y23.COUT     Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X4Y24.CIN      net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X4Y24.COUT     Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X4Y25.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X4Y25.COUT     Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X4Y26.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X4Y26.COUT     Tbyp                  0.076   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X4Y27.CIN      net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X4Y27.CLK      Tcinck                0.214   counter<24>
                                                       Mcount_counter_xor<24>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.762ns (1.302ns logic, 0.460ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X4Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_24 (FF)
  Destination:          counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_24 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.234   counter<24>
                                                       counter_24
    SLICE_X4Y27.A6       net (fanout=2)        0.027   counter<24>
    SLICE_X4Y27.CLK      Tah         (-Th)    -0.243   counter<24>
                                                       counter<24>_rt
                                                       Mcount_counter_xor<24>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.477ns logic, 0.027ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X4Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.BQ       Tcko                  0.234   counter<3>
                                                       counter_1
    SLICE_X4Y21.B5       net (fanout=1)        0.058   counter<1>
    SLICE_X4Y21.CLK      Tah         (-Th)    -0.237   counter<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X4Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y22.BQ       Tcko                  0.234   counter<7>
                                                       counter_5
    SLICE_X4Y22.B5       net (fanout=1)        0.058   counter<5>
    SLICE_X4Y22.CLK      Tah         (-Th)    -0.237   counter<7>
                                                       counter<5>_rt
                                                       Mcount_counter_cy<7>
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: counter<3>/SR
  Logical resource: counter_0/SR
  Location pin: SLICE_X4Y21.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: counter<3>/SR
  Logical resource: counter_1/SR
  Location pin: SLICE_X4Y21.SR
  Clock network: rst_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.977|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   1.977ns{1}   (Maximum frequency: 505.817MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 01 10:07:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



