
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/Processor_project/processor7777/pa.fromNetlist.tcl
# create_project -name processor7777 -dir "E:/Processor_project/processor7777/planAhead_run_4" -part xc6slx45csg324-3
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 467.543 ; gain = 81.875
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Processor_project/processor7777/realCPU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Processor_project/processor7777} {ipcore_dir} }
# add_files [list {ipcore_dir/RamMem.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/RomIns.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "realCPU.ucf" [current_fileset -constrset]
Adding file 'E:/Processor_project/processor7777/realCPU.ucf' to fileset 'constrs_1'
# add_files [list {realCPU.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design realCPU.ngc ...
WARNING:NetListWriters:298 - No output is written to realCPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus counter<10 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/mir<26 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/cntr/GND_34_o_address[7]_mux_9_OUT<7 :
   1> on block realCPU is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file realCPU.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design realCPU.ngc ...
WARNING:NetListWriters:298 - No output is written to realCPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus counter<10 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/mir<26 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/cntr/GND_34_o_address[7]_mux_9_OUT<7 :
   1> on block realCPU is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file realCPU.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Parsing EDIF File [./.Xil/PlanAhead-2844-DESKTOP-O51QISI/ngc2edif/realCPU.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-2844-DESKTOP-O51QISI/ngc2edif/realCPU.edif]
Reading core file 'E:/Processor_project/processor7777/ipcore_dir/RamMem.ngc' for (cell view 'RamMem', library 'realCPU_lib', file 'realCPU.ngc')
Parsing EDIF File [./planAhead_run_4/processor7777.data/cache/RamMem_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/processor7777.data/cache/RamMem_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RomIns.ngc ...
WARNING:NetListWriters:298 - No output is written to RomIns.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RomIns.edif ...
ngc2edif: Total memory usage is 84412 kilobytes

Reading core file 'E:/Processor_project/processor7777/ipcore_dir/RomIns.ngc' for (cell view 'RomIns', library 'realCPU_lib', file 'realCPU.ngc')
Parsing EDIF File [./planAhead_run_4/processor7777.data/cache/RomIns_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/processor7777.data/cache/RomIns_ngc_zx.edif]
WARNING: [Netlist 29-43] Netlist 'realCPU' is not ideal for floorplanning, since the cellview 'realCPU' defined in file 'realCPU.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/Processor_project/processor7777/ipcore_dir/RamMem.ncf]
Finished Parsing UCF File [E:/Processor_project/processor7777/ipcore_dir/RamMem.ncf]
Parsing UCF File [E:/Processor_project/processor7777/ipcore_dir/RomIns.ncf]
Finished Parsing UCF File [E:/Processor_project/processor7777/ipcore_dir/RomIns.ncf]
Parsing UCF File [E:/Processor_project/processor7777/realCPU.ucf]
Finished Parsing UCF File [E:/Processor_project/processor7777/realCPU.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 59c5d05f
link_design: Time (s): elapsed = 00:00:38 . Memory (MB): peak = 643.660 ; gain = 176.117
startgroup
set_property package_pin N12 [get_ports {led[7]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Aug 21 14:47:34 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
