INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/project_1/project_1.srcs/sources_1/new/AndLogic1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/project_2/project_2.srcs/sim_1/new/AndLogic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndLogic_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
