vhdl
====

generic adder (N bits) with carry in and carry out -  using  the [fullAdder](https://github.com/dalmago/vhdl/tree/master/fullAdder)

To compile and simulate, go to the folder in Modelsim and run:

<code>
do compile.tcl
</code>

status: Working! (21/11/13)
