/*
 * PS4Delta : PS4 emulation and research project
 *
 * GCN -> SPIR-V translator: per-instruction dispatch, control-flow lowering,
 * and the per-stage (VS/PS/CS) drivers. The ALU and memory emitters live in
 * translate_alu.cc / translate_mem.cc; the shared context in translator.h.
 */

#include "gpu/gcn/spirv/gcn_spirv.h"

#ifndef DELTA_HAVE_SPIRV_BACKEND
// Backend disabled at build time (SPIRV-Tools/Headers unavailable). There is
// no other recompiler: every recompile declines and the affected
// draws/dispatches are skipped.
namespace gpu::gcn {
bool RecompileSpirv(const uint32_t*,
                     const uint32_t*,
                     const uint32_t*,
                     const uint32_t*,
                     uint32_t,
                     uint32_t,
                     uint32_t,
                     bool,
                     Recompiled&) {
  return false;
}
bool RecompileComputeSpirv(const uint32_t*,
                           uint32_t,
                           uint32_t,
                           uint32_t,
                           uint32_t,
                           uint32_t,
                           uint32_t,
                           RecompiledCs&) {
  return false;
}
}  // namespace gpu::gcn
#else

#include <algorithm>
#include <cstdio>
#include <cstdlib>
#include <string_view>
#include <string>
#include <unordered_set>

#include "gpu/gcn/gcn_audit.h"
#include "gpu/gcn/gcn_disasm.h"
#include "gpu/gcn/spirv/spv_post.h"
#include "gpu/gcn/spirv/translator.h"
#include <utl/options.h>

namespace {
DELTA_OPTION(uint32_t, kCfgMaxIter, "DELTA_GPU_CFG_MAXITER", 16384);
DELTA_OPTION(uint64_t, kShDisAddr, "DELTA_GPU_SHDIS_ADDR", 0);
DELTA_OPTION(bool, kGpuNokill, "DELTA_GPU_NOKILL", false);
DELTA_OPTION(bool, kGpuPswhite, "DELTA_GPU_PSWHITE", false);
DELTA_OPTION(bool, kProbeAlpha, "DELTA_GPU_PSPROBE_A", false);
DELTA_OPTION(int, kGpuPstex, "DELTA_GPU_PSTEX", 0);
DELTA_OPTION(float, kGpuPstexScale, "DELTA_GPU_PSTEXSCALE", 1.f);
DELTA_OPTION(bool, kGpuShdis, "DELTA_GPU_SHDIS", false);
DELTA_OPTION(bool, kGpuShtrace, "DELTA_GPU_SHTRACE", false);
DELTA_OPTION(bool, kGpuSpirv, "DELTA_GPU_SPIRV", false);
DELTA_OPTION(uint64_t, kSpvDumpAddr, "DELTA_GPU_SPVDUMP_ADDR", 0);
DELTA_OPTION(bool, kGpuSpirvCfg, "DELTA_GPU_SPIRV_CFG", false);
DELTA_OPTION(bool, kGpuSpirvNoopt, "DELTA_GPU_SPIRV_NOOPT", false);
DELTA_OPTION(bool, kGpuVsflipz, "DELTA_GPU_VSFLIPZ", false);
DELTA_OPTION(bool, kGpuNoZRemap, "DELTA_GPU_NOZREMAP", false);
// DELTA_GPU_VSFORCEZ=<0..1>: make every vertex leave clip z = value * w, so
// the depth buffer should read back exactly `value`. Splits "the shader
// computed no depth" from "the depth never reached the attachment", which no
// amount of reading either side can separate on its own.
DELTA_OPTION(float, kGpuVsForceZ, "DELTA_GPU_VSFORCEZ", 0.0f);
// DELTA_GPU_VSPROBEW=<scale>: store z = w*w*scale, so after the perspective
// divide the depth buffer reads w*scale -- i.e. it VISUALISES the clip w
// (view-space depth) the shader computed. Reading an intermediate out of a
// vertex shader is otherwise not observable at all.
DELTA_OPTION(float, kGpuVsProbeW, "DELTA_GPU_VSPROBEW", 0.0f);
DELTA_OPTION(bool, kGpuVsfull, "DELTA_GPU_VSFULL", false);
DELTA_OPTION(bool, kGpuVsNoPred, "DELTA_GPU_VSNOPRED", false);
}  // namespace

namespace gpu::gcn {

namespace {
thread_local bool g_had_unsupported = false;
thread_local std::string g_unsupported_ops;

// The VOPC opcode families whose operands are 64-bit register pairs: f64
// (0x20-0x3f) and its signalling twin V_CMPS (0x60-0x7f), i64 (0xa0-0xbf),
// u64 (0xe0-0xff).
bool IsVopc64(uint32_t op) {
  return (op >= 0x20 && op <= 0x3f) || (op >= 0x60 && op <= 0x7f) ||
         (op >= 0xa0 && op <= 0xbf) || op >= 0xe0;
}
}  // namespace

void ResetUnsupported() {
  g_had_unsupported = false;
  g_unsupported_ops.clear();
}

bool HadUnsupported() {
  return g_had_unsupported;
}

// Which ops made the shader currently being translated unsupported. The
// warn-once dedup hides everything after the first shader that hit a given op,
// so a later shader's rejection is otherwise unattributable.
const std::string& UnsupportedOps() {
  return g_unsupported_ops;
}

bool TraceEnabled() {
  return kGpuShtrace;
}

// An op we do translate, just not to the letter of its spec. The audit still
// wants to know, but rejecting the shader over it throws away a whole draw to
// avoid a NaN or a denorm: Tomb Raider's UI shaders use v_max_legacy_f32 and
// were dropped entirely for it.
void NoteApproximated(const char* enc, uint32_t op) {
  AuditNote(enc, op);
  static std::unordered_set<uint64_t> seen;
  const uint64_t key =
      static_cast<uint64_t>(std::hash<std::string_view>{}(enc)) ^
      (static_cast<uint64_t>(op) << 40);
  if (seen.size() > 512 || !seen.insert(key).second)
    return;
  std::fprintf(stderr, "[gcnspv] APPROXIMATED %s op=%#x\n", enc, op);
}

void WarnUnsupported(const char* enc, uint32_t op, uint32_t w0, uint32_t w1) {
  g_had_unsupported = true;
  {
    char one[64];
    std::snprintf(one, sizeof(one), "%s:%#x", enc, op);
    if (g_unsupported_ops.find(one) == std::string::npos) {
      if (!g_unsupported_ops.empty())
        g_unsupported_ops += ' ';
      g_unsupported_ops += one;
    }
  }
  // Every event feeds the audit (per-shader, per-pc attribution); the
  // warn-once dedup below only limits the stderr flood.
  AuditNote(enc, op);
  static std::unordered_set<uint64_t> seen;
  const uint64_t key =
      static_cast<uint64_t>(std::hash<std::string_view>{}(enc)) ^
      (static_cast<uint64_t>(op) << 40);
  if (seen.size() > 512 || !seen.insert(key).second)
    return;
  std::fprintf(stderr,
               "[gcnspv] UNSUPPORTED %s op=%#x (w0=%#x w1=%#x) -> rejected\n",
               enc, op, w0, w1);
}

// ---- stage-io helpers -------------------------------------------------------
// PS input SLOT -> the VS parameter export it reads (SPI_PS_INPUT_CNTL.OFFSET,
// bits [4:0]). The VS decorates param p as Location p, so this is the Location
// the PS must declare for that slot. Identity when no mapping was supplied.
uint32_t PsAttrLocation(const StageContext& sc, uint32_t attr) {
  // SPI_PS_INPUT_CNTL_<slot>.OFFSET names the VS parameter export this slot
  // reads. It is only DEFINED for slot < NUM_INTERP; above that the registers
  // are don't-care and read 0, and treating that as "reads param0" collapses
  // every such attribute onto Location 0.
  if (!sc.ps_in_cntl || attr >= sc.ps_num_interp)
    return attr;
  const uint32_t off = sc.ps_in_cntl[attr & 31] & 0x1F;
  // OFFSET indexes the parameter CACHE (dense, in export order), not the param
  // number. Resolve it against the exports the VS actually makes; fall back to
  // treating it as a param number when that list is unavailable.
  if (sc.vs_exported_params && off < sc.vs_exported_params->size())
    return (*sc.vs_exported_params)[off];
  return off;
}

Id PsInputVar(Translator& t, StageContext& sc, uint32_t attr) {
  // Cached by resolved LOCATION, not by slot. Two slots may name the SAME
  // parameter export -- P.T.'s ps=0x80b54b4000 has cntl_0.OFFSET =
  // cntl_1.OFFSET = 1 -- and keying by slot then declares two Input variables
  // decorated with the same Location, which is invalid.
  const uint32_t loc0 = PsAttrLocation(sc, attr);
  auto it = sc.in_vars.find(loc0);
  if (it != sc.in_vars.end())
    return it->second;
  // The PS names an input SLOT; SPI_PS_INPUT_CNTL_<slot>.OFFSET names the VS
  // parameter export that slot reads, and it is NOT the identity -- P.T.'s
  // ps=0x80b54b4000 has cntl_0.OFFSET = 1, so its attr0 wants param1 (the
  // texture coordinate) rather than param0 (the clip position it was getting).
  const uint32_t loc = loc0;
  const Id v = t.m.Variable(t.m.TypePointer(spv::StorageClass::Input, t.t_v4),
                            spv::StorageClass::Input);
  t.m.Decorate(v, spv::Decoration::Location, {loc});
  if (sc.flat_attrs && sc.flat_attrs->count(attr))
    t.m.Decorate(v, spv::Decoration::Flat);
  t.m.Name(v, "in_attr" + std::to_string(attr));
  sc.iface->push_back(v);
  sc.in_vars[loc] = v;
  return v;
}

// Attributes any reachable v_interp_mov_f32 reads as P10 (VSRC 0) or P20
// (VSRC 1). Collected before emission because declaring the input decides its
// storage shape, and that must be settled before the first read of it.
std::unordered_set<uint32_t> PlanPerVertexAttrs(const Program& program,
                                                const uint8_t* reachable) {
  std::unordered_set<uint32_t> out;
  for (size_t i = 0; i < program.size(); i++) {
    const Inst& inst = program[i];
    if (inst.enc != Enc::kVintrp || (reachable && !reachable[i]))
      continue;
    const uint32_t w = inst.raw[0];
    if (((w >> 16) & 3) != 2)
      continue;  // not v_interp_mov_f32
    const uint32_t vsrc = w & 0xFF;
    if (vsrc == 0 || vsrc == 1)
      out.insert((w >> 10) & 0x3F);
  }
  return out;
}

// ---- proving a graphics-stage LDS access is the lane's OWN slot -----------
// A fragment shader cannot declare Workgroup storage, so a graphics stage
// backs LDS with Private -- one array per invocation. That is EXACT precisely
// when every address is the lane's own slot, and a spill is the only thing
// these compilers use graphics LDS for:
//
//     v_mbcnt_hi_u32_b32 v44, -1, 0     ; the raw thread id: mbcnt counts bits
//     v_mbcnt_lo_u32_b32 v44, -1, v44   ; of the EXPLICIT mask, so -1 is exec-
//     v_lshlrev_b32      v44, 2, v44    ; independent. Times 4 = a dword slot.
//     ds_write_b32       v44, v12 offset:0x200
//
// with the 256-byte offsets naming successive spill slots (64 lanes x 4B).
// shadPS4 asserts exactly this shape and lowers the same accesses to dedicated
// scratch registers. Proving it here is what lets the audit stop calling a
// correct lowering "approximated" -- while still flagging any shader whose
// LDS address is something else, which Private storage really would get wrong.
//
// The proof is over the WHOLE reachable program, not the nearest producer: an
// address register is only own-lane if nothing else ever writes it. Any
// instruction whose VGPR destination this cannot name gives up on the whole
// program rather than assume it wrote nothing.
struct VgprWrite {
  bool known = true;  // false: this instruction's destination is unknown
  uint32_t dst = 0;
  uint32_t count = 0;  // 0 = writes no VGPR
};

VgprWrite VgprDestOf(const Inst& inst) {
  const uint32_t w = inst.raw[0], w1 = inst.raw[1];
  switch (inst.enc) {
    case Enc::kSop1:
    case Enc::kSop2:
    case Enc::kSopk:
    case Enc::kSopc:
    case Enc::kSopp:
    case Enc::kSmrd:
    case Enc::kVopc:  // scalar destinations only
    case Enc::kExp:
      return {};
    case Enc::kVop1:
      // v_readfirstlane_b32 writes an SGPR; every other VOP1 writes vdst.
      return inst.opcode == 0x02 ? VgprWrite{}
                                 : VgprWrite{true, (w >> 17) & 0xFF, 1};
    case Enc::kVop2:
      return inst.opcode == 0x01 ? VgprWrite{}  // v_readlane_b32 -> SGPR
                                 : VgprWrite{true, (w >> 17) & 0xFF, 1};
    case Enc::kVop3:
      if (inst.opcode < 0x100 || inst.opcode == 0x101)
        return {};  // a compare's predicate, or v_readlane_b32
      // The 64-bit and division forms write a pair; count two to be safe.
      return {true, w & 0xFF, 2};
    case Enc::kVop3p:
      return {true, w & 0xFF, 1};
    case Enc::kVintrp:
      return {true, (w >> 18) & 0xFF, 1};
    case Enc::kDs:
      return {true, (w1 >> 24) & 0xFF, 2};  // vdst of a read; stores write none
    case Enc::kMubuf:
    case Enc::kMtbuf:
    case Enc::kMimg:
      return {true, (w1 >> 8) & 0xFF, 4};  // vdata: up to four for a load
    default:
      return {false, 0, 0};  // kFlat, kUnknown: not modelled
  }
}

// Every pc a branch can land on. A nearest-preceding-definition argument is
// only sound when no other path can reach the use, so the chain below refuses
// to look across a label -- or across an indirect branch, which has no
// statically known target at all.
bool CollectLabels(const Program& program,
                   const uint8_t* reachable,
                   std::unordered_set<uint32_t>& labels) {
  for (size_t i = 0; i < program.size(); i++) {
    const Inst& inst = program[i];
    if (reachable && !reachable[i])
      continue;
    if (inst.enc == Enc::kSop1 && (inst.opcode == 0x20 || inst.opcode == 0x21))
      return false;  // s_setpc / s_swappc: target unknown
    if (inst.enc != Enc::kSopp)
      continue;
    const bool branch =
        inst.opcode == 0x02 || (inst.opcode >= 0x04 && inst.opcode <= 0x0b);
    if (!branch)
      continue;
    const int32_t simm = static_cast<int16_t>(inst.raw[0] & 0xFFFF);
    labels.insert(static_cast<uint32_t>(static_cast<int64_t>(inst.pc) +
                                        inst.size + simm));
  }
  return true;
}

// The instruction that last wrote `reg` before `use`, or -1. Returns -2 when
// the walk crossed something it cannot account for: an unknown destination, or
// a label (some other path could reach `use` with a different value).
int NearestVgprDef(const Program& program,
                   const uint8_t* reachable,
                   const std::unordered_set<uint32_t>& labels,
                   size_t use,
                   uint32_t reg) {
  for (size_t i = use; i-- > 0;) {
    const Inst& inst = program[i];
    if (reachable && !reachable[i])
      continue;
    if (labels.count(inst.pc))
      return -2;
    const VgprWrite d = VgprDestOf(inst);
    if (!d.known)
      return -2;
    if (d.count && reg >= d.dst && reg < d.dst + d.count)
      return static_cast<int>(i);
  }
  return -1;
}

// `def` is `op vdst, src0, src1` in either the VOP2 or the VOP3 spelling, with
// src0 equal to `want_src0`. src1 is returned when it names a VGPR.
bool IsLaneChainStep(const Inst& inst,
                     uint32_t want_op,
                     uint32_t want_src0,
                     int want_src1,
                     uint32_t* src1_reg) {
  const bool vop2 = inst.enc == Enc::kVop2 && inst.opcode == want_op;
  const bool vop3 = inst.enc == Enc::kVop3 && inst.opcode == 0x100 + want_op;
  if (!vop2 && !vop3)
    return false;
  const uint32_t src0 = vop3 ? (inst.raw[1] & 0x1FF) : (inst.raw[0] & 0x1FF);
  const uint32_t src1 =
      vop3 ? ((inst.raw[1] >> 9) & 0x1FF) : (256 + ((inst.raw[0] >> 9) & 0xFF));
  if (src0 != want_src0)
    return false;
  if (want_src1 >= 0)
    return src1 == static_cast<uint32_t>(want_src1);
  if (src1 < 256)
    return false;
  if (src1_reg)
    *src1_reg = src1 - 256;
  return true;
}

// The pcs of the DS instructions whose address is provably the lane's own
// slot, i.e. `v_mbcnt_{hi,lo}(-1) << 2`. Operand fields: 193 = the inline
// constant -1, 130 = 2, 128 = 0.
std::unordered_set<uint32_t> PlanDsOwnLane(const Program& program,
                                           const uint8_t* reachable) {
  std::unordered_set<uint32_t> out;
  std::unordered_set<uint32_t> labels;
  if (!CollectLabels(program, reachable, labels))
    return out;
  for (size_t i = 0; i < program.size(); i++) {
    const Inst& inst = program[i];
    if (inst.enc != Enc::kDs || (reachable && !reachable[i]))
      continue;
    uint32_t reg = inst.raw[1] & 0xFF;
    // addr <- lshlrev(2, lane) <- mbcnt_lo(-1, hi) <- mbcnt_hi(-1, 0)
    static constexpr uint32_t kOps[3] = {0x1a, 0x23, 0x24};
    static constexpr uint32_t kSrc0[3] = {130, 193, 193};
    static constexpr int kSrc1[3] = {-1, -1, 128};
    size_t at = i;
    bool ok = true;
    for (uint32_t step = 0; step < 3 && ok; step++) {
      const int def = NearestVgprDef(program, reachable, labels, at, reg);
      if (def < 0 || !IsLaneChainStep(program[def], kOps[step], kSrc0[step],
                                      kSrc1[step], &reg)) {
        ok = false;
        break;
      }
      at = static_cast<size_t>(def);
    }
    if (ok)
      out.insert(inst.pc);
  }
  return out;
}

// The triangle's three vertex values for one Location, as an array[3] decorated
// PerVertexKHR. Index 0 is the provoking vertex, so P0 = [0], P10 = [1] - [0],
// P20 = [2] - [0].
Id PsPerVertexVar(Translator& t, StageContext& sc, uint32_t attr) {
  // Keyed by resolved Location for the same reason as PsInputVar.
  const uint32_t loc0 = PsAttrLocation(sc, attr);
  auto it = sc.pervertex_vars.find(loc0);
  if (it != sc.pervertex_vars.end())
    return it->second;
  t.m.Capability(spv::Capability::FragmentBarycentricKHR);
  t.m.Extension("SPV_KHR_fragment_shader_barycentric");
  const Id arr = t.m.TypeArray(t.t_v4, 3);
  const Id v = t.m.Variable(t.m.TypePointer(spv::StorageClass::Input, arr),
                            spv::StorageClass::Input);
  const uint32_t loc = loc0;
  t.m.Decorate(v, spv::Decoration::Location, {loc});
  t.m.Decorate(v, spv::Decoration::PerVertexKHR);
  if (sc.flat_attrs && sc.flat_attrs->count(attr))
    t.m.Decorate(v, spv::Decoration::Flat);
  t.m.Name(v, "in_attr" + std::to_string(attr) + "_pv");
  sc.iface->push_back(v);
  sc.pervertex_vars[loc] = v;
  return v;
}

// gl_BaryCoordKHR: perspective-correct weights of the three vertices, so an
// interpolated value can be rebuilt as P0*x + P1*y + P2*z.
Id PsBaryCoord(Translator& t, StageContext& sc) {
  if (sc.bary_var)
    return sc.bary_var;
  t.m.Capability(spv::Capability::FragmentBarycentricKHR);
  t.m.Extension("SPV_KHR_fragment_shader_barycentric");
  const Id v = t.m.Variable(t.m.TypePointer(spv::StorageClass::Input, t.t_v3),
                            spv::StorageClass::Input);
  t.m.Decorate(v, spv::Decoration::BuiltIn,
               {static_cast<uint32_t>(spv::BuiltIn::BaryCoordKHR)});
  t.m.Name(v, "bary");
  sc.iface->push_back(v);
  sc.bary_var = v;
  return v;
}

Id VsParamOut(Translator& t, StageContext& sc, uint32_t p) {
  auto it = sc.param_outs.find(p);
  if (it != sc.param_outs.end())
    return it->second;
  const Id v = t.m.Variable(t.m.TypePointer(spv::StorageClass::Output, t.t_v4),
                            spv::StorageClass::Output);
  t.m.Decorate(v, spv::Decoration::Location, {p});
  if (sc.flat_attrs && sc.flat_attrs->count(p))
    t.m.Decorate(v, spv::Decoration::Flat);
  t.m.Name(v, "out_param" + std::to_string(p));
  sc.iface->push_back(v);
  sc.param_outs[p] = v;
  return v;
}

// Lazily declare the PS color output for an MRT target (location == target)
// and record it in ps_mrt_mask so the renderer masks unwritten attachments.
Id PsColorOut(Translator& t, StageContext& sc, uint32_t target) {
  if (sc.color_outs[target])
    return sc.color_outs[target];
  // An integer-format attachment needs an integer output: Vulkan requires the
  // shader's component type to match the attachment's, and a float output on a
  // UINT target writes nothing usable.
  const bool integer = (sc.mrt_uint_mask >> target) & 1u;
  const Id type = integer ? t.m.TypeVec(t.t_u, 4) : t.t_v4;
  // Initialised, because a partial export now writes only its own components
  // (see the exp handler): channels this shader never exports must still hold
  // something defined rather than whatever the previous wave left.
  const Id init =
      integer ? t.m.ConstComposite(type, {t.U32(0), t.U32(0), t.U32(0),
                                          t.U32(1)})
              : t.m.ConstComposite(type, {t.F32(0.f), t.F32(0.f), t.F32(0.f),
                                          t.F32(1.f)});
  const Id v = t.m.Variable(t.m.TypePointer(spv::StorageClass::Output, type),
                            spv::StorageClass::Output, init);
  t.m.Decorate(v, spv::Decoration::Location, {target});
  t.m.Name(v, "mrt" + std::to_string(target));
  sc.iface->push_back(v);
  sc.color_outs[target] = v;
  sc.r->ps_mrt_mask |= static_cast<uint8_t>(1u << target);
  return v;
}

// Lazily declare gl_FragDepth for the MRTZ export (adds DepthReplacing).
Id PsDepthOut(Translator& t, StageContext& sc) {
  if (sc.depth_out)
    return sc.depth_out;
  const Id v = t.m.Variable(t.m.TypePointer(spv::StorageClass::Output, t.t_f),
                            spv::StorageClass::Output);
  t.m.Decorate(v, spv::Decoration::BuiltIn,
               {static_cast<uint32_t>(spv::BuiltIn::FragDepth)});
  sc.iface->push_back(v);
  sc.depth_out = v;
  if (sc.main_fn)
    t.m.ExecMode(sc.main_fn, spv::ExecutionMode::DepthReplacing);
  return v;
}

namespace {

// Vertex attribute recovered from the Gnm fetch shader: an s_load_dwordx4 of
// the V# (from the vertex-buffer table a user SGPR points at) + a
// buffer_load_format into the destination VGPRs, one per attribute in
// semantic order.
struct FetchAttr {
  uint32_t semantic, num_comps, dest_vgpr, table_sgpr, dword_off;
  bool direct_fetch = false;
  uint32_t pc = ~0u;
  uint32_t dfmt = 0, nfmt = 0;  // MTBUF only: format from the instruction
};

std::vector<FetchAttr> ParseFetch(uint64_t fetch_addr) {
  std::vector<FetchAttr> out;
  if (!InGuest(fetch_addr))
    return out;
  const auto* code = reinterpret_cast<const uint32_t*>(fetch_addr);
  const Program program = Decode(code, 256);
  struct Load {
    uint32_t table_sgpr, dword_off;
  };
  std::unordered_map<uint32_t, Load> loads;
  uint32_t semantic = 0;
  for (const Inst& inst : program) {
    const uint32_t w = inst.raw[0];
    if (inst.enc == Enc::kSop1 && (inst.opcode == 0x20 || inst.opcode == 0x21))
      break;
    if (inst.enc == Enc::kSopp && inst.opcode == 1)
      break;
    if (inst.enc == Enc::kSmrd && inst.opcode == 0x02) {
      const uint32_t sdst = (w >> 15) & 0x7F, sbase = (w >> 9) & 0x3F;
      loads[sdst] = {sbase * 2u, w & 0xFF};
    } else if (inst.enc == Enc::kMubuf || inst.enc == Enc::kMtbuf) {
      const uint32_t w1 = inst.raw[1];
      const uint32_t vdata = (w1 >> 8) & 0xFF;
      const uint32_t srsrc = ((w1 >> 16) & 0x1F) * 4;
      const uint32_t nc = (inst.opcode & 3) + 1;
      const bool typed = inst.enc == Enc::kMtbuf;
      const auto it = loads.find(srsrc);
      const uint32_t tbl = it != loads.end() ? it->second.table_sgpr : 0;
      const uint32_t off = it != loads.end() ? it->second.dword_off : 0;
      out.push_back({semantic, nc, vdata, tbl, off, false, ~0u,
                     typed ? (w >> 19) & 0xF : 0, typed ? (w >> 23) & 0x7 : 0});
      semantic++;
    }
  }
  // A fetch shader we read nothing out of leaves the VS with no vertex inputs,
  // which turns a real mesh into whatever its uninitialised VGPRs describe.
  // DELTA_GPU_SHDIS: show the code we could not read.
  if (out.empty() && kGpuShdis) {
    static int n = 0;
    if (n++ < 8) {
      std::fprintf(stderr, "[gcnspv] fetch shader parsed empty @%#lx\n",
                   static_cast<unsigned long>(fetch_addr));
      DisassembleAt(fetch_addr, "fetch");
    }
  }
  return out;
}

// ---- per-instruction dispatch ----------------------------------------------
// Emit one non-terminator instruction (branches are handled by the CFG driver).
void EmitInst(Translator& t, const Inst& inst, StageContext& sc) {
  const uint32_t w = inst.raw[0], w1 = inst.raw[1];
  if (inst.extension == InstExtension::kSdwa ||
      inst.extension == InstExtension::kDpp) {
    WarnUnsupported(inst.extension == InstExtension::kSdwa ? "sdwa" : "dpp",
                    inst.opcode, w, w1);
    return;
  }
  const bool uses_lds_direct =
      ((inst.enc == Enc::kVop1 || inst.enc == Enc::kVop2 ||
        inst.enc == Enc::kVopc) &&
       (w & 0x1ff) == 254) ||
      ((inst.enc == Enc::kVop3 || inst.enc == Enc::kVop3p) &&
       ((w1 & 0x1ff) == 254 || ((w1 >> 9) & 0x1ff) == 254 ||
        ((w1 >> 18) & 0x1ff) == 254));
  if (uses_lds_direct) {
    WarnUnsupported("lds_direct", inst.opcode, w, w1);
    return;
  }
  const bool uses_neo_inline =
      ((inst.enc == Enc::kVop1 || inst.enc == Enc::kVop2 ||
        inst.enc == Enc::kVopc) &&
       (w & 0x1ff) == 248) ||
      ((inst.enc == Enc::kVop3 || inst.enc == Enc::kVop3p) &&
       ((w1 & 0x1ff) == 248 || ((w1 >> 9) & 0x1ff) == 248 ||
        ((w1 >> 18) & 0x1ff) == 248)) ||
      ((inst.enc == Enc::kSop2 || inst.enc == Enc::kSopc) &&
       ((w & 0xff) == 248 || ((w >> 8) & 0xff) == 248)) ||
      (inst.enc == Enc::kSop1 && (w & 0xff) == 248) ||
      (inst.enc == Enc::kSmrd && ((w >> 8) & 1) == 0 && (w & 0xff) == 248);
  if (inst.isa == IsaMode::kBase && uses_neo_inline) {
    WarnUnsupported("source.inv_2pi.neo", inst.opcode, w, w1);
    return;
  }
  if (inst.isa == IsaMode::kBase && inst.enc == Enc::kVop3 &&
      ((w1 & 0x1ff) == 255 || ((w1 >> 9) & 0x1ff) == 255 ||
       ((w1 >> 18) & 0x1ff) == 255)) {
    WarnUnsupported("vop3.literal.neo", inst.opcode, w, w1);
    return;
  }
  switch (inst.enc) {
    case Enc::kSop1:
      EmitSop1(t, inst);
      break;
    case Enc::kSop2:
      EmitSop2(t, inst);
      break;
    case Enc::kSopc:
      EmitSopc(t, inst);
      break;
    case Enc::kSopk:
      EmitSopk(t, inst);
      break;
    case Enc::kSopp:
      if (inst.opcode == 0x0a && sc.is_cs) {  // s_barrier
        // ControlBarrier(Workgroup, Workgroup, AcquireRelease|WorkgroupMemory)
        t.m.EmitVoid(spv::Op::OpControlBarrier,
                     {t.U32(2), t.U32(2), t.U32(0x108)});
      } else if (inst.opcode >= 0x16 && inst.opcode <= 0x19 &&
                 static_cast<int16_t>(w & 0xffff) == 0) {
        // Debug-state branch to the next instruction: both outcomes fall
        // through.
      } else if (inst.opcode != 0x00 && inst.opcode != 0x01 &&
                 inst.opcode != 0x02 &&
                 !(inst.opcode >= 0x04 && inst.opcode <= 0x0a) &&
                 inst.opcode != 0x0c) {
        WarnUnsupported("sopp", inst.opcode, w, w1);
      }
      break;  // s_nop / s_waitcnt / hints: no-ops in this model
    case Enc::kSmrd:
      if (sc.is_cs)
        EmitCsSmrd(t, inst, sc);
      else
        EmitCbufSmrd(t, inst, sc.cbuf_bind);
      break;
    case Enc::kVop1: {
      if (inst.isa == IsaMode::kNeo && EmitNeoVop1(t, inst))
        break;
      const uint32_t op = inst.opcode, vdst = (w >> 17) & 0xFF,
                     src0 = w & 0x1FF;
      EmitVop1(t, op, vdst, t.SrcF(src0, inst.literal));
      break;
    }
    case Enc::kVop2: {
      if (inst.isa == IsaMode::kNeo && EmitNeoVop2(t, inst))
        break;
      const uint32_t op = inst.opcode, vdst = (w >> 17) & 0xFF;
      const uint32_t vsrc1 = (w >> 9) & 0xFF, src0 = w & 0x1FF;
      const uint32_t src1 = op == 0x01 || op == 0x02 ? vsrc1 : 256 + vsrc1;
      if (EmitLaneSpill(t, op, vdst, src0, src1, inst.literal))
        break;
      EmitVop2(t, op, vdst, t.SrcF(src0, inst.literal),
               t.SrcF(src1, inst.literal), inst.literal);
      break;
    }
    case Enc::kVop3: {
      if (inst.isa == IsaMode::kNeo && EmitNeoVop3(t, inst))
        break;
      const uint32_t op = inst.opcode, vdst = w & 0xFF;
      const bool vop3b = IsVop3b(op);
      const uint32_t sdst = vop3b ? ((w >> 8) & 0x7F) : 106;
      const uint32_t abs = vop3b ? 0 : ((w >> 8) & 7);
      const bool clamp = !vop3b && ((w >> 11) & 1);
      const uint32_t s0 = w1 & 0x1FF, s1 = (w1 >> 9) & 0x1FF;
      const uint32_t s2 = (w1 >> 18) & 0x1FF, neg = (w1 >> 29) & 7;
      const uint32_t omod = (w1 >> 27) & 3;
      // The VOP3 spellings of the lane pair, which name their operands in the
      // second dword; EmitVop3 sees Ids, not register fields.
      if ((op == 0x101 || op == 0x102) &&
          EmitLaneSpill(t, op - 0x100, vdst, s0, s1, inst.literal))
        break;
      Id source0 = t.SrcF(s0, inst.literal, neg & 1, abs & 1);
      if (op == 0x18b) {
        source0 =
            t.m.CompositeExtract(t.t_f,
                                 t.m.ExtInst(t.t_v2, GLSLstd450UnpackHalf2x16,
                                             {t.SrcRaw(s0, inst.literal)}),
                                 0);
        if (abs & 1)
          source0 = t.Ext1(GLSLstd450FAbs, source0);
        if (neg & 1)
          source0 = t.FNeg(source0);
      }
      // Same 64-bit operand caveat as the plain VOPC path above; additionally a
      // VOP3 neg/abs on an f64 source must flip bit 63, while SrcF applies it to
      // the low dword as if it were an f32 -- corrupting the mantissa and
      // leaving the sign alone.
      if (op < 0x100 && IsVopc64(op) &&
          (s0 >= 128 || s1 >= 128 || ((neg | abs) & 3)))
        WarnUnsupported("vopc64.vop3-operand", op, w, w1);
      EmitVop3(t, op, vdst, source0, t.SrcRawHi(s0, inst.literal, op == 0x163),
               t.SrcF(s1, inst.literal, neg & 2, abs & 2),
               t.SrcF(s2, inst.literal, neg & 4, abs & 4),
               t.SrcRawHi(s2, inst.literal, op == 0x177), sdst, clamp, omod,
               t.SrcRawHi(s1, inst.literal, false));
      break;
    }
    case Enc::kVop3p:
      if (!EmitNeoVop3p(t, inst))
        WarnUnsupported("vop3p", inst.opcode, w, w1);
      break;
    case Enc::kVopc: {
      const uint32_t op = inst.opcode;
      const uint32_t vsrc1 = (w >> 9) & 0xFF, src0 = w & 0x1FF;
      if (inst.isa == IsaMode::kNeo &&
          EmitNeoVopc(t, op, 106, src0, 256 + vsrc1, inst.literal))
        break;
      // A 64-bit compare reads register PAIRS. SrcRawHi reconstructs the high
      // dword correctly for registers and for INTEGER inline constants, but not
      // for the two forms the ISA gives special 64-bit meaning: a float inline
      // constant denotes the DOUBLE of that value (so its high dword is not the
      // f32 pattern), and a 32-bit literal occupies bits [63:32] with zeros
      // below. Assembling either from the low dword compares against a
      // denormal. Decline instead of answering wrongly.
      if (IsVopc64(op) && src0 >= 128)
        WarnUnsupported("vopc64.inline-or-literal-operand", op, w, inst.literal);
      EmitVopc(t, op, t.SrcF(src0, inst.literal),
               t.SrcF(256 + vsrc1, inst.literal), t.SrcRaw(src0, inst.literal),
               t.SrcRaw(256 + vsrc1, inst.literal), 106,
               t.SrcRawHi(src0, inst.literal, false),
               t.SrcRawHi(256 + vsrc1, inst.literal, false));
      break;
    }
    case Enc::kVintrp: {
      if (!sc.is_ps)
        break;
      const uint32_t chan = (w >> 8) & 3, attr = (w >> 10) & 0x3F;
      const uint32_t op = (w >> 16) & 3, vdst = (w >> 18) & 0xFF;
      // Attributes read as P10/P20 come from the PerVertexKHR array, and every
      // read of such an attribute must, since the Location no longer carries an
      // interpolated value. VSRC selects the parameter: 0 = P10, 1 = P20,
      // 2 = P0; P10 = P1 - P0 and P20 = P2 - P0 at the provoking vertex.
      if (sc.pervertex_attrs.count(attr)) {
        const Id var = PsPerVertexVar(t, sc, attr);
        const Id p_in_f = t.m.TypePointer(spv::StorageClass::Input, t.t_f);
        const auto vert = [&](uint32_t i) {
          return t.m.Load(t.t_f,
                          t.m.AccessChain(p_in_f, var, {t.U32(i), t.U32(chan)}));
        };
        if (op == 0)
          break;  // p1 is a no-op; p2 below produces the value
        if (op == 1) {
          // Rebuild what interpolation would have produced.
          const Id b = PsBaryCoord(t, sc);
          const Id p_bary_f = t.m.TypePointer(spv::StorageClass::Input, t.t_f);
          const auto weight = [&](uint32_t i) {
            return t.m.Load(t.t_f, t.m.AccessChain(p_bary_f, b, {t.U32(i)}));
          };
          t.SetVgF(vdst, t.FAdd(t.FAdd(t.FMul(vert(0), weight(0)),
                                       t.FMul(vert(1), weight(1))),
                                t.FMul(vert(2), weight(2))));
          break;
        }
        const uint32_t vsrc = w & 0xFF;
        if (vsrc == 2)
          t.SetVgF(vdst, vert(0));  // P0
        else if (vsrc == 0)
          t.SetVgF(vdst, t.FSub(vert(1), vert(0)));  // P10
        else if (vsrc == 1)
          t.SetVgF(vdst, t.FSub(vert(2), vert(0)));  // P20
        break;
      }
      // Attributes nothing reads as P10/P20 keep the plain interpolated input:
      // Vulkan hands back the completed interpolation, so p2 reads it directly
      // and a mov of P0 reads the same Location rather than leaving vdst zero.
      // (p1 is a no-op here.)
      if (op == 1 || (op == 2 && (w & 0xFF) == 2)) {
        // Vulkan provides the completed interpolation directly. P2 reads the
        // final value; MOV P0 reads the selected parameter input instead of
        // leaving the destination zero-initialised. (P1 is a no-op here.)
        const Id v = PsInputVar(t, sc, attr);
        const Id p_in_f = t.m.TypePointer(spv::StorageClass::Input, t.t_f);
        t.SetVgF(vdst,
                 t.m.Load(t.t_f, t.m.AccessChain(p_in_f, v, {t.U32(chan)})));
      }
      break;
    }
    case Enc::kMubuf:
      if (sc.is_cs) {
        EmitCsMubuf(t, inst, sc);
      } else if (!sc.is_ps && sc.direct_vfetch.count(inst.pc)) {
        // Seeded from the vertex-input state instead.
        AuditInstTag("vertex-input");
      } else {
        EmitGfxMubuf(t, inst, sc);
      }
      break;
    case Enc::kMtbuf:
      if (sc.is_cs)
        EmitCsMtbuf(t, inst, sc);
      else if (!sc.is_ps && sc.direct_vfetch.count(inst.pc))
        AuditInstTag("vertex-input");
      else
        EmitGfxMtbuf(t, inst, sc);
      break;
    case Enc::kDs:
      if (sc.is_cs || inst.opcode == 0x35) {
        EmitDs(t, inst, sc);
      } else if (sc.lds_var && DsGraphicsSupported(inst.opcode)) {
        // Private-backed LDS. Exact when the address is the lane's own slot,
        // which PlanDsOwnLane proves from the mbcnt/shift chain the compilers
        // emit for a spill; anything else is recorded, because Private storage
        // cannot carry a value between lanes -- see the note on
        // StageContext::lds_storage.
        if (!sc.ds_own_lane.count(inst.pc))
          NoteApproximated("ds.private", inst.opcode);
        EmitDs(t, inst, sc);
      } else {
        WarnUnsupported("ds.graphics", inst.opcode, w, w1);
      }
      break;
    case Enc::kMimg:
      if (sc.is_cs)
        EmitCsMimg(t, inst, sc);
      else if (sc.is_ps)
        EmitMimg(t, inst, sc);
      else if (sc.mimg_plan && MimgNamesItsLod(inst.opcode))
        // Vertex texture fetch. Only the forms that name their own LOD:
        // an implicit-LOD sample has no derivatives outside a fragment shader.
        EmitMimg(t, inst, sc);
      else
        WarnUnsupported("mimg.vs", inst.opcode, w, w1);
      break;
    case Enc::kExp: {
      if (sc.is_cs) {
        WarnUnsupported("exp.cs", (w >> 4) & 0x3F, w, w1);
        sc.cs_unsupported = true;  // no exports in compute
        break;
      }
      const uint32_t en = w & 0xF, target = (w >> 4) & 0x3F;
      const uint32_t compr = (w >> 10) & 1;
      const uint32_t v[4] = {w1 & 0xFF, (w1 >> 8) & 0xFF, (w1 >> 16) & 0xFF,
                             (w1 >> 24) & 0xFF};
      if (sc.is_ps) {
        if (target <= 7 && en) {  // MRT0..7; EN=0 is a null export
          sc.wrote_color = true;
          Id col;
          const bool int_target = ((sc.mrt_uint_mask >> target) & 1u) != 0;
          if (int_target) {
            // An integer attachment stores the VGPR bits verbatim, compressed
            // or not: under COMPR the register already holds the packed pair
            // the target wants, so unpacking it to floats would be wrong.
            Id c[4];
            const uint32_t lanes = compr ? 2u : 4u;
            for (uint32_t i = 0; i < 4; i++) {
              const bool live =
                  compr ? (i < lanes && (en & (0x3u << (2 * i))) != 0)
                        : (en & (1u << i)) != 0;
              c[i] = live ? t.Vg(v[i]) : t.U32(i == 3 ? 1u : 0u);
            }
            col = t.m.CompositeConstruct(t.m.TypeVec(t.t_u, 4),
                                         {c[0], c[1], c[2], c[3]});
          } else if (compr) {
            // EN pairs up under COMPR (as in the disassembler's OperandsExp):
            // bits 0-1 gate the register with the packed x/y halves, bits 2-3
            // the z/w pair. A disabled pair names no register, not VGPR 0.
            Id c[4];
            for (int i = 0; i < 4; i++)
              c[i] = t.F32(i == 3 ? 1.f : 0.f);
            for (uint32_t p = 0; p < 2; p++) {
              if (!(en & (0x3u << (2 * p))))
                continue;
              const Id pair =
                  t.m.ExtInst(t.t_v2, GLSLstd450UnpackHalf2x16, {t.Vg(v[p])});
              c[2 * p] = t.m.CompositeExtract(t.t_f, pair, 0);
              c[2 * p + 1] = t.m.CompositeExtract(t.t_f, pair, 1);
            }
            col = t.m.CompositeConstruct(t.t_v4, {c[0], c[1], c[2], c[3]});
          } else {
            Id c[4];
            for (int i = 0; i < 4; i++)
              c[i] = (en & (1 << i)) ? t.VgF(v[i]) : t.F32(i == 3 ? 1.f : 0.f);
            col = t.m.CompositeConstruct(t.t_v4, {c[0], c[1], c[2], c[3]});
          }
          // The ISA is explicit that "pixel exports can be performed multiple
          // times to any MRT in any order" and that "write-masks are
          // accumulated separately for each MRT". Storing the whole vec4 made
          // each export clobber the channels an earlier export to the same
          // target had written -- SotC's lighting pass exports its MRT0 in two
          // instructions and only the last one's channels survived, which is
          // why that buffer came out blue-only. Write just the components this
          // export enables.
          const Id out_var = PsColorOut(t, sc, target);
          const Id comp_ty = int_target ? t.t_u : t.t_f;
          const Id comp_ptr_ty =
              t.m.TypePointer(spv::StorageClass::Output, comp_ty);
          bool all_channels = true;
          for (uint32_t i = 0; i < 4; i++) {
            const bool live = compr ? (en & (0x3u << (i & ~1u))) != 0
                                    : (en & (1u << i)) != 0;
            all_channels &= live;
          }
          // DELTA_GPU_PSPROBE_A=1: diagnostic only. Export a colour target's
          // own ALPHA broadcast across RGB, so a term that is only ever written
          // to the alpha channel can be SEEN. Every value in P.T.'s src.a has
          // been verified from constants and disassembly and each is right,
          // while their product measures ~1.3% high; the product itself has
          // never been observed as the shader computes it.
          Id col2 = col;
          if (kProbeAlpha && !int_target) {
            const Id a = t.m.CompositeExtract(t.t_f, col, 3);
            col2 = t.m.CompositeConstruct(t.t_v4, {a, a, a,
                                                   t.m.CompositeExtract(
                                                       t.t_f, col, 3)});
          }
          const Id col_out = col2;
          if (all_channels) {
            t.m.Store(out_var, col_out);
          } else {
            for (uint32_t i = 0; i < 4; i++) {
              const bool live = compr ? (en & (0x3u << (i & ~1u))) != 0
                                      : (en & (1u << i)) != 0;
              if (!live)
                continue;
              t.m.Store(t.m.AccessChain(comp_ptr_ty, out_var, {t.U32(i)}),
                        t.m.CompositeExtract(comp_ty, col_out, i));
            }
          }
          // Mark this fragment as having reached a color export, so the
          // discard idiom (control flow branching over the exp) can be
          // lowered to OpKill.
          if (sc.color_written_var)
            t.m.Store(sc.color_written_var, t.U32(1));
        } else if (target == 8 && (en & 1)) {  // MRTZ: depth export
          const Id depth =
              compr ? t.m.CompositeExtract(
                          t.t_f,
                          t.m.ExtInst(t.t_v2, GLSLstd450UnpackHalf2x16,
                                      {t.Vg(v[0])}),
                          0)
                    : t.VgF(v[0]);
          t.m.Store(PsDepthOut(t, sc), depth);
        }
      } else {
        if (target == 12) {  // POS0 -> gl_Position
          Id c[4];
          for (int i = 0; i < 4; i++)
            c[i] = (en & (1 << i)) ? t.VgF(v[i]) : t.F32(i == 3 ? 1.f : 0.f);
          t.m.Store(sc.pos_out,
                    t.m.CompositeConstruct(t.t_v4, {c[0], c[1], c[2], c[3]}));
        } else if (target >= 32 && target <= 63) {  // PARAM0..31
          const uint32_t p = target - 32;
          if (p + 1 > sc.max_param)
            sc.max_param = p + 1;
          const Id out_var = VsParamOut(t, sc, p);
          Id c[4];
          for (int i = 0; i < 4; i++)
            c[i] = (en & (1 << i)) ? t.VgF(v[i]) : t.F32(0.f);
          t.m.Store(out_var,
                    t.m.CompositeConstruct(t.t_v4, {c[0], c[1], c[2], c[3]}));
        }
      }
      break;
    }
    case Enc::kFlat:
      WarnUnsupported("flat", inst.opcode, w, w1);
      break;
    case Enc::kUnknown:
      WarnUnsupported("encoding.unknown", 0, w, w1);
      break;
    default:
      break;
  }
}

// EmitInst wrapper feeding the shader audit (gcn_audit.h): per-instruction
// SPIR-V word counts expose instructions that silently emitted nothing, and
// with DELTA_GPU_SHDUMP each instruction's ops are preceded by an OpLine
// whose line number is the GCN pc (visible in spirv-dis / RenderDoc).
void EmitInstAudited(Translator& t,
                     const Inst& inst,
                     uint32_t index,
                     StageContext& sc) {
  // Whether a cross-lane op here can synchronise the group (see UniformPoints).
  t.uniform_here = index < sc.uniform_points.size() && sc.uniform_points[index];
  t.readfirstlane_uniform = index < sc.uniform_readfirstlane.size() &&
                            sc.uniform_readfirstlane[index];
  // A barrier the guest compiler was entitled to omit (see PlanLdsBarriers).
  if (!sc.lds_barrier_at.empty() &&
      std::binary_search(sc.lds_barrier_at.begin(), sc.lds_barrier_at.end(),
                         index))
    t.m.EmitVoid(spv::Op::OpControlBarrier,
                 {t.U32(2), t.U32(2), t.U32(0x108)});
  if (!ShaderDebugEnabled()) {
    EmitInst(t, inst, sc);
    return;
  }
  AuditInstBegin(index, inst.pc);
  if (ShaderDumpEnabled()) {
    if (!t.dbg_file)
      t.dbg_file = t.m.String("gcn");
    t.m.Line(t.dbg_file, inst.pc);
  }
  const size_t before = t.m.BodyWords();
  EmitInst(t, inst, sc);
  AuditInstEnd(index, static_cast<uint32_t>(t.m.BodyWords() - before));
}

// ---- control flow: while/switch lowering -----------------------------------
// Branch classification. 0=none, 1=uncond, 2=scc0, 3=scc1, 4=vccz, 5=vccnz,
// 6=execz, 7=execnz, 8=endpgm.
int BranchKind(const Inst& inst) {
  if (inst.enc != Enc::kSopp)
    return 0;
  switch (inst.opcode) {
    case 0x01:
      return 8;
    case 0x02:
      return 1;
    case 0x04:
      return 2;
    case 0x05:
      return 3;
    case 0x06:
      return 4;
    case 0x07:
      return 5;
    case 0x08:
      return 6;
    case 0x09:
      return 7;
    default:
      return 0;
  }
}

bool HasControlFlow(const Program& program) {
  return std::any_of(program.begin(), program.end(), [](const Inst& inst) {
    const int k = BranchKind(inst);
    return k >= 1 && k <= 7;
  });
}

// "Take the branch" condition for a conditional branch kind.
Id BranchTaken(Translator& t, int kind) {
  switch (kind) {
    case 2:
      return t.IsZero(t.Scc());
    case 3:
      return t.IsNonZero(t.Scc());
    case 4:
      return t.IsZero(t.Sg(106));
    case 5:
      return t.IsNonZero(t.Sg(106));
    case 6:
      return t.IsZero(t.Exec());
    case 7:
      return t.IsNonZero(t.Exec());
    default:
      return t.m.ConstBool(false);
  }
}

// The raw per-lane bit a branch kind tests, before the wave-wide reduction.
// Every GCN branch is wave-uniform on hardware: SCC is one scalar bit, and
// VCCZ/EXECZ ask whether a 64-bit MASK is all-zero. A per-invocation model has
// to OR the bit across the wave to get the same answer, so what each block
// publishes is this bit, and whether the kind wants the reduction inverted.
Id BranchRaw(Translator& t, int kind) {
  switch (kind) {
    case 2:
    case 3:
      return t.SelectB(t.IsNonZero(t.Scc()), t.U32(1), t.U32(0));
    case 4:
    case 5:
      return t.SelectB(t.IsNonZero(t.Sg(106)), t.U32(1), t.U32(0));
    case 6:
    case 7:
      return t.SelectB(t.IsNonZero(t.Exec()), t.U32(1), t.U32(0));
    default:
      return t.U32(0);
  }
}

// The *z forms branch when NOTHING is set, i.e. on the negation of the OR.
uint32_t BranchInverts(int kind) {
  return (kind == 2 || kind == 4 || kind == 6) ? 1u : 0u;
}

// Block leaders under the same rule EmitCfg uses: entry, every branch target,
// the slot after a branch.
std::vector<uint32_t> BlockStarts(const Program& program, uint32_t max_pc) {
  std::vector<uint32_t> leaders{0};
  for (const Inst& inst : program) {
    const int k = BranchKind(inst);
    if (k == 0)
      continue;
    leaders.push_back(inst.pc + inst.size);
    if (k >= 1 && k <= 7) {
      const int32_t simm = static_cast<int16_t>(inst.raw[0] & 0xFFFF);
      leaders.push_back(static_cast<uint32_t>(static_cast<int32_t>(inst.pc) +
                                              static_cast<int32_t>(inst.size) +
                                              simm));
    }
  }
  std::sort(leaders.begin(), leaders.end());
  leaders.erase(std::unique(leaders.begin(), leaders.end()), leaders.end());
  std::vector<uint32_t> starts;
  for (uint32_t l : leaders)
    if (l < max_pc)
      starts.push_back(l);
  return starts;
}

// ---- LDS barriers a wave64 guest compiler was entitled to omit ------------
// A threadgroup of exactly 64 threads is ONE wave on GCN, so LDS written by
// one lane is visible to the others with no s_barrier -- the wave is in
// lockstep by construction, and the guest compiler legally emits none. One
// lane per invocation puts those 64 lanes in two subgroups on a 32-wide host,
// where the reads race the writes. The barriers have to be put back.
//
// A barrier is only legal where every invocation of the group reaches the same
// DYNAMIC instance of it. In a straight-line shader that is everywhere. Under
// the while/switch lowering it is not "the same block": two invocations reach
// one block on different iterations whenever their paths to it differ. What IS
// true there is that each iteration runs exactly one block, so a barrier at the
// top of the loop separates any two accesses in different blocks -- which is
// every pair except a write and a read inside one block.

bool IsLdsRead(const Inst& inst) {
  if (inst.enc != Enc::kDs)
    return false;
  const uint32_t op = inst.opcode;
  return op == 0x20 /* ds_add_rtn_u32 */ || (op >= 54 && op <= 56) ||
         op == 118 || op == 119;
}

bool IsLdsWrite(const Inst& inst) {
  if (inst.enc != Enc::kDs)
    return false;
  const uint32_t op = inst.opcode;
  return op == 0x20 /* rtn atomics read AND write */ ||
         (op >= 13 && op <= 15) || op == 77;
}

// ---- wave uniformity -------------------------------------------------------
// v_readfirstlane_b32 moves a value the compiler KNOWS is wave-uniform into a
// scalar register -- that is why it emits it. When the value really is uniform
// every lowering agrees and reading our own lane is exact; only a genuinely
// lane-varying source needs the wave's first active lane. Proving the common
// case removes the whole class rather than papering over it.
//
// The proof is a monotone fixpoint over "this VGPR holds the same value in
// every ACTIVE lane". It only ever goes true -> false, so loops converge, and
// anything not modelled falls to false.

// VCC carries values too, and its state decides two idioms below.
enum class VccState : uint8_t {
  kVaries,      // nothing known
  kUniform,     // written from uniform operands
  kExecOrZero,  // `s_cselect_b64 vcc, exec, 0` / `s_mov_b64 vcc, exec`
};

bool SourceUniform(uint32_t field, const bool* vgpr_uniform) {
  // Below 256 is an SGPR or an inline constant: wave-wide either way.
  return field < 256 || vgpr_uniform[field - 256];
}

// Which VGPRs a memory/interpolation instruction writes. Sizing this exactly
// matters: over-clearing marks uniform values as varying and silently loses
// every proof that depends on them.
void VgprWrites(const Inst& in, uint32_t& first, uint32_t& count) {
  const uint32_t w = in.raw[0], w1 = in.raw[1];
  first = 0;
  count = 0;
  switch (in.enc) {
    case Enc::kVintrp:
      first = (w >> 18) & 0xFF;
      count = 1;
      break;
    case Enc::kDs: {
      const uint32_t op = in.opcode;
      first = (w1 >> 24) & 0xFF;
      if (op == 54 || op == 0x35 || op == 0x20)
        count = 1;  // ds_read_b32 / swizzle / add_rtn
      else if (op == 55 || op == 56 || op == 118)
        count = 2;  // ds_read2_b32 / read2st64 / read_b64
      else if (op == 119)
        count = 4;  // ds_read2_b64
      break;        // writes store nothing
    }
    case Enc::kMubuf: {
      const uint32_t op = (w >> 18) & 0x7F;
      first = (w1 >> 8) & 0xFF;
      if (op <= 0x03)
        count = op + 1;  // buffer_load_format_x..xyzw
      else if (op >= 0x08 && op <= 0x0c)
        count = 1;  // ubyte..sshort, dword
      else if (op == 0x0d)
        count = 2;
      else if (op == 0x0e)
        count = 4;
      else if (op == 0x0f)
        count = 3;
      else if (((op >= 0x30 && op <= 0x3f) || (op >= 0x50 && op <= 0x5f)) &&
               ((w >> 14) & 1))
        count = 1;  // an atomic returns the old value only with GLC
      break;
    }
    case Enc::kMtbuf: {
      const uint32_t op = (w >> 16) & 0x7;
      first = (w1 >> 8) & 0xFF;
      if (op <= 0x03)
        count = op + 1;  // tbuffer_load_format_x..xyzw
      break;
    }
    case Enc::kMimg: {
      const uint32_t op = (w >> 18) & 0x7F;
      first = (w1 >> 8) & 0xFF;
      if (op == 0x08 || op == 0x09)
        break;  // image_store writes nothing
      const uint32_t dmask = (w >> 8) & 0xF;
      for (uint32_t b = 0; b < 4; b++)
        count += (dmask >> b) & 1;
      break;
    }
    case Enc::kFlat: {
      const uint32_t op = (w >> 18) & 0x7F;
      first = (w1 >> 24) & 0xFF;
      if (op >= 0x10 && op <= 0x17)
        count = op == 0x15 ? 2 : op == 0x16 ? 4 : op == 0x17 ? 3 : 1;
      break;
    }
    default:
      break;
  }
}

std::vector<uint8_t> ProvenUniformReadFirstLane(const Program& program,
                                                const uint8_t* reachable) {
  std::vector<uint8_t> proven(program.size(), 0);
  bool uni[256];
  for (uint32_t i = 0; i < 256; i++)
    uni[i] = true;
  uni[0] = uni[1] = uni[2] = false;  // v0..v2 seed the thread id

  for (bool changed = true; changed;) {
    changed = false;
    VccState vcc = VccState::kVaries;
    uint32_t block_pc = 0;
    for (uint32_t i = 0; i < program.size(); i++) {
      const Inst& in = program[i];
      if (reachable && !reachable[i])
        continue;
      // A fact only holds along the path it was established on; entering a new
      // block from an unknown predecessor forgets it.
      if (BranchKind(in) != 0) {
        vcc = VccState::kVaries;
        block_pc = in.pc;
        continue;
      }
      (void)block_pc;
      const uint32_t w = in.raw[0];
      const auto clear = [&](uint32_t vdst) {
        if (vdst < 256 && uni[vdst]) {
          uni[vdst] = false;
          changed = true;
        }
      };
      const auto set_from = [&](uint32_t vdst, bool u) {
        if (!u)
          clear(vdst);
      };

      switch (in.enc) {
        case Enc::kSop1: {  // s_mov_b64 vcc, exec
          const uint32_t sdst = (w >> 16) & 0x7F, ssrc0 = w & 0xFF;
          if (in.opcode == 0x04 && sdst == 106 && ssrc0 == 126)
            vcc = VccState::kExecOrZero;
          else if (sdst == 106 || sdst == 107)
            vcc = VccState::kVaries;
          break;
        }
        case Enc::kSop2: {  // s_cselect_b64 vcc, exec, 0
          const uint32_t sdst = (w >> 16) & 0x7F;
          const uint32_t a = w & 0xFF, b = (w >> 8) & 0xFF;
          if (in.opcode == 0x0b && sdst == 106 && a == 126 && b == 128)
            vcc = VccState::kExecOrZero;
          else if (sdst == 106 || sdst == 107)
            vcc = VccState::kVaries;
          break;
        }
        case Enc::kVop1: {
          const uint32_t vdst = (w >> 17) & 0xFF, src0 = w & 0x1FF;
          if (in.opcode == 0x02)  // v_readfirstlane_b32: writes an SGPR
            break;
          set_from(vdst, SourceUniform(src0, uni));
          break;
        }
        case Enc::kVop2: {
          const uint32_t op = in.opcode, vdst = (w >> 17) & 0xFF;
          const uint32_t src0 = w & 0x1FF, vsrc1 = 256 + ((w >> 9) & 0xFF);
          if (op == 0x01) {  // v_readlane_b32 -> SGPR
            break;
          }
          const bool src_u =
              SourceUniform(src0, uni) && SourceUniform(vsrc1, uni);
          switch (op) {
            case 0x00:  // v_cndmask_b32: the choice is VCC's
              // Uniform when VCC is, and equally when VCC is exec-or-zero:
              // then every ACTIVE lane takes the same side.
              set_from(vdst, src_u && vcc != VccState::kVaries);
              break;
            case 0x02:  // v_writelane_b32: one lane only
              clear(vdst);
              break;
            case 0x23:
            case 0x24:  // v_mbcnt_lo/hi: the lane's own index
              clear(vdst);
              break;
            case 0x28:
            case 0x29:
            case 0x2a:  // v_addc/subb/subbrev: carry comes from VCC
              set_from(vdst, src_u && vcc == VccState::kUniform);
              vcc = src_u && vcc == VccState::kUniform ? VccState::kUniform
                                                      : VccState::kVaries;
              break;
            case 0x25:
            case 0x26:
            case 0x27:  // v_add/sub/subrev_i32: carry OUT to VCC
              set_from(vdst, src_u);
              vcc = src_u ? VccState::kUniform : VccState::kVaries;
              break;
            default:
              set_from(vdst, src_u);
              break;
          }
          break;
        }
        case Enc::kVopc: {  // writes VCC (or an SGPR pair in VOP3 form)
          const uint32_t src0 = w & 0x1FF, vsrc1 = 256 + ((w >> 9) & 0xFF);
          vcc = SourceUniform(src0, uni) && SourceUniform(vsrc1, uni)
                    ? VccState::kUniform
                    : VccState::kVaries;
          break;
        }
        case Enc::kVop3: {
          const uint32_t vdst = w & 0xFF, w1 = in.raw[1];
          const uint32_t s0 = w1 & 0x1FF, s1 = (w1 >> 9) & 0x1FF,
                         s2 = (w1 >> 18) & 0x1FF;
          const bool src_u = SourceUniform(s0, uni) &&
                             SourceUniform(s1, uni) && SourceUniform(s2, uni);
          // VOP3 v_cndmask names its selector explicitly, so a scalar selector
          // makes the choice wave-wide.
          set_from(vdst, src_u);
          break;
        }
        case Enc::kVintrp:
        case Enc::kDs:
        case Enc::kMubuf:
        case Enc::kMtbuf:
        case Enc::kMimg:
        case Enc::kFlat: {
          // A memory or interpolated result is per-lane unless proven
          // otherwise, which we do not attempt. Only the registers the op
          // actually writes may be cleared: a STORE writes none, and clearing
          // its data registers (or a load's neighbours) poisons values that
          // are uniform and breaks proofs downstream.
          uint32_t first = 0, count = 0;
          VgprWrites(in, first, count);
          for (uint32_t d = 0; d < count; d++)
            clear(first + d);
          break;
        }
        default:
          break;
      }
    }
  }

  // Second walk: record which v_readfirstlane sources came out uniform.
  VccState vcc = VccState::kVaries;
  for (uint32_t i = 0; i < program.size(); i++) {
    const Inst& in = program[i];
    if (reachable && !reachable[i])
      continue;
    if (BranchKind(in) != 0) {
      vcc = VccState::kVaries;
      continue;
    }
    if (in.enc == Enc::kVop1 && in.opcode == 0x02) {
      const uint32_t src0 = in.raw[0] & 0x1FF;
      proven[i] = SourceUniform(src0, uni) ? 1 : 0;
    }
  }
  return proven;
}

}  // namespace

std::vector<uint8_t> UniformPoints(const Program& program) {
  // Straight-line: one block, run once by everyone.
  if (!HasControlFlow(program))
    return std::vector<uint8_t>(program.size(), 1);
  // Under the dispatch loop only the entry block has a fixed iteration (the
  // first) for every invocation. Everything after it may be reached on
  // different iterations by different invocations.
  const uint32_t max_pc =
      program.empty() ? 0 : program.back().pc + program.back().size;
  const std::vector<uint32_t> starts = BlockStarts(program, max_pc);
  const uint32_t first_end = starts.size() > 1 ? starts[1] : max_pc;
  std::vector<uint8_t> at(program.size(), 0);
  for (uint32_t i = 0; i < program.size(); i++)
    at[i] = program[i].pc < first_end;
  return at;
}

LdsBarrierPlan PlanLdsBarriers(const Program& program,
                               const uint8_t* reachable,
                               uint32_t threads_per_group) {
  LdsBarrierPlan plan;
  if (!WaveSplitsAcrossSubgroups() || threads_per_group != kGcnWave)
    return plan;  // >1 wave: the guest compiler had to emit its own barriers
  bool any_read = false, any_write = false, has_barrier = false;
  for (uint32_t i = 0; i < program.size(); i++) {
    if (reachable && !reachable[i])
      continue;
    any_read |= IsLdsRead(program[i]);
    any_write |= IsLdsWrite(program[i]);
    has_barrier |= program[i].enc == Enc::kSopp && program[i].opcode == 0x0a;
  }
  if (!any_read || !any_write || has_barrier)
    return plan;

  const bool branchy = HasControlFlow(program);

  // Alternation walk: a read after writes, or a write after reads, needs the
  // group synchronised in between.
  int action = 0;  // 1 = a following write needs one, 2 = a following read does
  for (uint32_t i = 0; i < program.size(); i++) {
    if (reachable && !reachable[i])
      continue;
    const bool r = IsLdsRead(program[i]), w = IsLdsWrite(program[i]);
    if (!r && !w)
      continue;
    if ((r && action == 2) || (w && action == 1)) {
      // A branchy shader gets wave-uniform control flow (see EmitCfg), which
      // puts every invocation in the same block on the same iteration and so
      // makes every point a legal barrier -- inline is right in both cases.
      plan.lockstep = branchy;
      if (plan.at.empty() || plan.at.back() != i)
        plan.at.push_back(i);
    }
    action = r ? 1 : 2;
  }
  return plan;
}

namespace {

// Lower arbitrary control flow (reducible or not) to a while/switch state
// machine over basic blocks. `reachable` (optional, program-index aligned)
// suppresses instructions in dead blocks -- decoded footer padding must not
// influence translation.
void EmitCfg(Translator& t,
             const Program& program,
             StageContext& sc,
             const uint8_t* reachable = nullptr) {
  const uint32_t max_pc =
      program.empty() ? 0 : program.back().pc + program.back().size;
  const std::vector<uint32_t> starts = BlockStarts(program, max_pc);
  const uint32_t num_blocks = static_cast<uint32_t>(starts.size());
  const uint32_t kExit = num_blocks;
  const auto block_of = [&](uint32_t pc) -> uint32_t {
    if (pc >= max_pc)
      return kExit;
    uint32_t b = 0;
    for (uint32_t i = 0; i < num_blocks; i++)
      if (starts[i] <= pc)
        b = i;
      else
        break;
    return b;
  };

  const Id header = t.m.NewBlock(), dispatch = t.m.NewBlock();
  const Id merge_sel = t.m.NewBlock();
  const Id cont = t.m.NewBlock(), merge = t.m.NewBlock();
  const Id exit_blk = t.m.NewBlock();
  const Id lockstep_blk = t.m.NewBlock();
  std::vector<Id> case_labels(num_blocks);
  for (Id& l : case_labels)
    l = t.m.NewBlock();

  // Runaway guard: one mistranslated branch condition/target leaves the state
  // machine spinning forever, and a single spinning invocation takes the whole
  // VkDevice down (DEVICE_LOST). Cap block-steps per invocation; a capped
  // shader renders wrong, loudly bisectable, instead of killing the device.
  // DELTA_GPU_CFG_MAXITER overrides the cap (0 disables the guard).
  const Id iter_var = kCfgMaxIter
                          ? t.m.Variable(t.p_priv_u, spv::StorageClass::Private,
                                         t.m.ConstNull(t.t_u))
                          : 0;

  // Wave-uniform control flow. On hardware a wave has ONE program counter and
  // every branch tests a wave-wide register, so all 64 lanes are always in the
  // same block; a per-invocation `state` lets them drift apart, and then a lane
  // that names another lane (v_readlane) or reads what another lane wrote to
  // LDS can be reading a lane that is somewhere else entirely. Under the
  // lock-step gate a block therefore does not resolve its own branch: it
  // publishes the bit it tests, and the loop head ORs that across the group and
  // decides once for everyone. The group is one wave there (the gate requires a
  // 64-thread threadgroup), so group-uniform IS wave-uniform.
  const bool lockstep = sc.lockstep_loop && t.xchg_var;
  const auto priv = [&]() {
    return t.m.Variable(t.p_priv_u, spv::StorageClass::Private,
                        t.m.ConstNull(t.t_u));
  };
  const Id br_raw = lockstep ? priv() : 0;
  const Id br_invert = lockstep ? priv() : 0;
  const Id br_taken = lockstep ? priv() : 0;
  const Id br_fall = lockstep ? priv() : 0;
  // How a block hands its successor(s) on. Without lock-step this is the old
  // per-lane select, which is what a graphics stage still wants.
  const auto set_next = [&](uint32_t taken_state, uint32_t fall_state, Id raw,
                            uint32_t invert) {
    if (!lockstep) {
      if (taken_state == fall_state) {
        t.SetState(taken_state);
      } else {
        // Same condition the per-lane lowering always used: a *z form branches
        // when the bit is clear, the others when it is set.
        const Id cond = invert ? t.IsZero(raw) : t.IsNonZero(raw);
        t.SetStateId(
            t.SelectB(cond, t.U32(taken_state), t.U32(fall_state)));
      }
      return;
    }
    t.m.Store(br_raw, raw ? raw : t.U32(0));
    t.m.Store(br_invert, t.U32(invert));
    t.m.Store(br_taken, t.U32(taken_state));
    t.m.Store(br_fall, t.U32(fall_state));
  };

  t.SetState(0);
  t.m.Branch(header);
  t.m.OpenBlock(header);
  t.m.LoopMerge(merge, cont);
  // Lock-step dispatch. A barrier inside a case is NOT uniform: two
  // invocations reach the same block on different iterations of this loop
  // whenever they took different-length paths to it, and a workgroup barrier
  // they arrive at on different iterations is undefined. So when the shader
  // needs barriers we (a) keep finished invocations looping instead of leaving
  // the loop early, and (b) put the barrier here, in a block every invocation
  // runs exactly once per iteration, before the switch. Two blocks then
  // synchronise against each other whenever they are in different iterations,
  // which is every cross-block pair.
  //
  // "Is anyone still running" has to be a workgroup-wide OR, and it must be
  // computed without divergence: every invocation stores the zero (idempotent),
  // then every invocation contributes with an atomic, then everyone reads.
  if (lockstep) {
    t.m.Branch(lockstep_blk);
    t.m.OpenBlock(lockstep_blk);
    // OR the published bit across the group. The reset is written by EVERY
    // invocation rather than by lane 0 under an `if`, so nothing here is
    // divergent and both barriers are reached by everyone.
    const Id slot = t.XchgAt(t.U32(t.xchg_lanes * 2));
    t.m.Store(slot, t.U32(0));
    t.Barrier();
    t.m.Emit(spv::Op::OpAtomicOr, t.t_u,
             {slot, t.U32(2), t.U32(0x108), t.m.Load(t.t_u, br_raw)});
    t.Barrier();
    const Id any = t.IsNonZero(t.m.Load(t.t_u, slot));
    const Id inv = t.IsNonZero(t.m.Load(t.t_u, br_invert));
    const Id taken = t.m.Emit(spv::Op::OpLogicalNotEqual, t.t_bool, {any, inv});
    t.SetStateId(t.SelectB(taken, t.m.Load(t.t_u, br_taken),
                           t.m.Load(t.t_u, br_fall)));
    // Every invocation just computed the same state, so leaving the loop is
    // uniform too and needs no second reduction.
    t.m.BranchConditional(
        t.m.Emit(spv::Op::OpINotEqual, t.t_bool, {t.State(), t.U32(kExit)}),
        dispatch, merge);
  } else {
    t.m.Branch(dispatch);
  }
  t.m.OpenBlock(dispatch);
  Id state = t.State();
  if (kCfgMaxIter) {
    const Id it = t.m.Load(t.t_u, iter_var);
    t.m.Store(iter_var, t.m.Emit(spv::Op::OpIAdd, t.t_u, {it, t.U32(1)}));
    const Id over =
        t.m.Emit(spv::Op::OpUGreaterThan, t.t_bool, {it, t.U32(kCfgMaxIter)});
    state = t.SelectB(over, t.U32(kExit), state);
  }
  t.m.SelectionMerge(merge_sel);
  std::vector<std::pair<uint32_t, Id> > cases;
  for (uint32_t i = 0; i < num_blocks; i++)
    cases.push_back({i, case_labels[i]});
  t.m.Switch(state, exit_blk, cases);  // default (incl. EXIT state) -> exit

  for (uint32_t bi = 0; bi < num_blocks; bi++) {
    t.m.OpenBlock(case_labels[bi]);
    const uint32_t blk_start = starts[bi];
    const uint32_t blk_end = (bi + 1 < num_blocks) ? starts[bi + 1] : max_pc;
    bool terminated = false;
    uint32_t idx = 0;
    for (const Inst& inst : program) {
      const uint32_t inst_idx = idx++;
      if (inst.pc < blk_start || inst.pc >= blk_end)
        continue;
      if (reachable && !reachable[inst_idx])
        continue;  // dead block/padding
      const int k = BranchKind(inst);
      if (k == 0) {
        EmitInstAudited(t, inst, inst_idx, sc);
        continue;
      }
      // terminator
      const uint32_t fall = (bi + 1 < num_blocks) ? bi + 1 : kExit;
      if (k == 8) {  // endpgm
        set_next(kExit, kExit, 0, 0);
      } else if (k == 1) {  // unconditional
        const int32_t simm = static_cast<int16_t>(inst.raw[0] & 0xFFFF);
        const uint32_t target = block_of(
            static_cast<uint32_t>(static_cast<int32_t>(inst.pc) +
                                  static_cast<int32_t>(inst.size) + simm));
        set_next(target, target, 0, 0);
      } else {  // conditional
        const int32_t simm = static_cast<int16_t>(inst.raw[0] & 0xFFFF);
        const uint32_t target = block_of(
            static_cast<uint32_t>(static_cast<int32_t>(inst.pc) +
                                  static_cast<int32_t>(inst.size) + simm));
        set_next(target, fall, BranchRaw(t, k), BranchInverts(k));
      }
      terminated = true;
      break;
    }
    if (!terminated)
      set_next((bi + 1 < num_blocks) ? bi + 1 : kExit,
               (bi + 1 < num_blocks) ? bi + 1 : kExit, 0, 0);
    t.m.Branch(merge_sel);
  }
  t.m.OpenBlock(exit_blk);
  t.m.Branch(merge);
  t.m.OpenBlock(merge_sel);
  t.m.Branch(cont);
  t.m.OpenBlock(cont);
  t.m.Branch(header);
  t.m.OpenBlock(merge);  // left open; caller emits the stage epilogue here
}

bool ForceCfg() {
  return kGpuSpirvCfg;
}

// Emit a stage body: branchy shaders take the CFG (while-switch) path so
// their control flow (the GCN alpha-test/discard idiom, conditional shading)
// is honoured; single-basic-block shaders emit the same instruction stream
// straight-line.
void EmitBody(Translator& t,
              const Program& program,
              StageContext& sc,
              const uint8_t* reachable) {
  t.SeedExec();
  t.predicate_vector = !(kGpuVsNoPred && !sc.is_ps && !sc.is_cs);
  if (ForceCfg() || HasControlFlow(program)) {
    EmitCfg(t, program, sc, reachable);
    return;
  }
  uint32_t index = 0;
  for (const Inst& inst : program) {
    const uint32_t inst_idx = index++;
    if (reachable && !reachable[inst_idx])
      continue;
    if (inst.enc == Enc::kSopp && inst.opcode == 1)
      break;  // s_endpgm
    EmitInstAudited(t, inst, inst_idx, sc);
  }
}

bool UsesDsSwizzle(const Program& program, const uint8_t* reachable) {
  for (uint32_t i = 0; i < program.size(); i++)
    if ((!reachable || reachable[i]) && program[i].enc == Enc::kDs &&
        program[i].opcode == 0x35)
      return true;
  return false;
}

void EnableDsSwizzle(Translator& t, StageContext& sc, std::vector<Id>& iface) {
  t.m.Capability(spv::Capability::GroupNonUniform);
  t.m.Capability(spv::Capability::GroupNonUniformShuffle);
  sc.subgroup_local_id =
      t.m.Variable(t.m.TypePointer(spv::StorageClass::Input, t.t_u),
                   spv::StorageClass::Input);
  t.m.Decorate(
      sc.subgroup_local_id, spv::Decoration::BuiltIn,
      {static_cast<uint32_t>(spv::BuiltIn::SubgroupLocalInvocationId)});
  t.m.Decorate(sc.subgroup_local_id, spv::Decoration::Flat);
  iface.push_back(sc.subgroup_local_id);
}

// The push range is shared by both stages, so each takes its own 64-byte half:
// pushing both at offset 0 let the second stage's user data overwrite the
// first's, and a shader that reads an SGPR directly (a buffer stride, say) then
// saw the other stage's registers.
constexpr uint32_t kPsUserDataOffset = 64;
// Past both stages' user data: each stage's own guest code address (VS lo/hi
// at 128/132, PS at 136/140), pushed per draw for s_getpc_b64. Only declared
// when the device budget covers the 144 bytes (PushCodeBase()); at the
// 128-byte Vulkan floor the address stays baked in the module.
constexpr uint32_t kPcBaseOffset = 128;

Id DeclareUserData(Translator& t, uint32_t byte_offset) {
  const Id words = t.m.TypeArray(t.t_u, 16);
  t.m.Decorate(words, spv::Decoration::ArrayStride, {4});
  Id block;
  if (PushCodeBase()) {
    // Members 1/2: this stage's code address {lo, hi}. Read per draw so the
    // module stays address-free and can be cached by code content while the
    // title streams the same shader to fresh addresses.
    block = t.m.TypeStruct({words, t.t_u, t.t_u});
    const uint32_t base = kPcBaseOffset + (byte_offset ? 8u : 0u);
    t.m.MemberDecorate(block, 1, spv::Decoration::Offset, {base});
    t.m.MemberDecorate(block, 2, spv::Decoration::Offset, {base + 4});
  } else {
    block = t.m.TypeStruct({words});
  }
  t.m.Decorate(block, spv::Decoration::Block);
  t.m.MemberDecorate(block, 0, spv::Decoration::Offset, {byte_offset});
  const Id v =
      t.m.Variable(t.m.TypePointer(spv::StorageClass::PushConstant, block),
                   spv::StorageClass::PushConstant);
  t.m.Name(v, "user_data");
  if (PushCodeBase()) {
    t.pc_base_var = v;
    t.pc_base_member = 1;
  }
  return v;
}

void SeedUserData(Translator& t, Id user_data) {
  const Id p_u = t.m.TypePointer(spv::StorageClass::PushConstant, t.t_u);
  for (uint32_t i = 0; i < 16; i++)
    t.SetSg(i, t.m.Load(t.t_u,
                        t.m.AccessChain(p_u, user_data, {t.U32(0), t.U32(i)})));
}

// ---- VS ---------------------------------------------------------------------
bool TranslateVs(const Program& program,
                 const uint32_t* vs_user_data,
                 const std::unordered_set<uint32_t>& flat_attrs,
                 uint32_t tex_binding_base,
                 bool gl_clip_space,
                 Recompiled& r,
                 Translator& t) {
  const uint64_t fetch =
      (static_cast<uint64_t>(vs_user_data[1] & 0xFFFF) << 32) | vs_user_data[0];
  const std::vector<uint8_t> reachable = ComputeReachability(program);
  t.spill_vgprs = PlanLaneSpills(program, reachable.data());
  std::vector<FetchAttr> direct_attrs;
  for (uint32_t i = 0; i < program.size(); i++) {
    const Inst& inst = program[i];
    // MTBUF addresses the buffer exactly as MUBUF does and its load opcodes
    // count components the same way, so a typed fetch of a vertex attribute
    // reaches the vertex-input path unchanged except for its format, which the
    // instruction carries and the attribute has to take along.
    if (!reachable[i] ||
        (inst.enc != Enc::kMubuf && inst.enc != Enc::kMtbuf) ||
        inst.opcode > 0x03)
      continue;
    const uint32_t w = inst.raw[0], w1 = inst.raw[1];
    const bool offen = (w >> 12) & 1, idxen = (w >> 13) & 1;
    const uint32_t srsrc = ((w1 >> 16) & 0x1F) * 4;
    const uint32_t soffset = (w1 >> 24) & 0xFF;
    if (!idxen || offen || soffset != 128)
      continue;
    const bool typed = inst.enc == Enc::kMtbuf;
    direct_attrs.push_back({static_cast<uint32_t>(direct_attrs.size()),
                            inst.opcode + 1, (w1 >> 8) & 0xFF, srsrc, 0, true,
                            inst.pc, typed ? (w >> 19) & 0xF : 0,
                            typed ? (w >> 23) & 0x7 : 0});
  }
  // A shader that calls a fetch shader states its real vertex layout there. A
  // buffer load in the body can have exactly the same shape as an attribute
  // fetch (indexed, no offset, zero soffset) and still be reading per-instance
  // data: P.T. gathers three consecutive 16-byte rows per bone that way, which
  // otherwise displaces every real attribute.
  // s0:s1 names a fetch shader only when the VS actually jumps to it;
  // otherwise it is whatever user data the title parked there (SotC: its
  // per-draw shader-resource-table pointer), and ParseFetch would read phantom
  // vertex attributes out of live constant data.
  std::vector<FetchAttr> attrs;
  if (CallsFetchShader(program))
    attrs = ParseFetch(fetch);
  if (attrs.empty())
    attrs = std::move(direct_attrs);
  t.InitTypes();

  std::vector<Id> iface;
  const Id pos_out =
      t.m.Variable(t.m.TypePointer(spv::StorageClass::Output, t.t_v4),
                   spv::StorageClass::Output);
  t.m.Decorate(pos_out, spv::Decoration::BuiltIn,
               {static_cast<uint32_t>(spv::BuiltIn::Position)});
  iface.push_back(pos_out);

  StageContext sc;
  sc.r = &r;
  sc.iface = &iface;
  sc.pos_out = pos_out;
  sc.flat_attrs = &flat_attrs;
  // A VS that samples a texture gets its own set-0 bindings, after the PS's.
  const MimgBindingPlan vs_mimg_plan =
      PlanMimgBindings(program, reachable.data());
  if (!vs_mimg_plan.binding_srsrc.empty()) {
    if (vs_mimg_plan.binding_srsrc.size() + tex_binding_base >
        StageContext::kMaxPsSamplers) {
      WarnUnsupported("mimg.vs-binding-count",
                      static_cast<uint32_t>(vs_mimg_plan.binding_srsrc.size()));
      return false;
    }
    sc.mimg_plan = &vs_mimg_plan;
    sc.tex_binding_base = tex_binding_base;
    for (uint32_t i = 0; i < vs_mimg_plan.binding_srsrc.size(); i++)
      r.vs_texs.push_back({i + tex_binding_base, vs_mimg_plan.binding_srsrc[i],
                           vs_mimg_plan.binding_storage[i], false, false});
  }
  for (const FetchAttr& attr : attrs)
    if (attr.direct_fetch)
      sc.direct_vfetch.insert(attr.pc);
  if (UsesDsSwizzle(program, reachable.data()))
    EnableDsSwizzle(t, sc, iface);
  const Id user_data = DeclareUserData(t, 0);

  const Id main_fn = t.m.BeginFunction(t.t_void, t.t_fn);
  sc.main_fn = main_fn;
  SeedUserData(t, user_data);

  Id debug_vertex_index = 0;
  if (kGpuVsfull) {
    const Id p_in_u = t.m.TypePointer(spv::StorageClass::Input, t.t_u);
    debug_vertex_index = t.m.Variable(p_in_u, spv::StorageClass::Input);
    t.m.Decorate(debug_vertex_index, spv::Decoration::BuiltIn,
                 {static_cast<uint32_t>(spv::BuiltIn::VertexIndex)});
    iface.push_back(debug_vertex_index);
  }

  if (attrs.empty() || !sc.direct_vfetch.empty()) {
    // A procedural or direct-fetch VS receives VertexID in v0 before its main
    // instruction stream. Attribute loads below overwrite their destination
    // VGPRs just as the direct MUBUF instructions would.
    // On GFX6-8, InstanceID/StepRate0 enters in v1 and raw InstanceID in v3.
    // Seed those ABI inputs from Vulkan's draw built-ins.
    // https://gitlab.freedesktop.org/mesa/mesa/-/blob/be00f53d4d50b87a87f83e8fa243b77e614eb0b8/src/gallium/drivers/radeonsi/gfx/si_state_shaders.cpp#L269-307
    const Id p_in_u = t.m.TypePointer(spv::StorageClass::Input, t.t_u);
    Id vertex_index = debug_vertex_index;
    if (!vertex_index) {
      vertex_index = t.m.Variable(p_in_u, spv::StorageClass::Input);
      t.m.Decorate(vertex_index, spv::Decoration::BuiltIn,
                   {static_cast<uint32_t>(spv::BuiltIn::VertexIndex)});
      iface.push_back(vertex_index);
    }
    const Id instance_index = t.m.Variable(p_in_u, spv::StorageClass::Input);
    t.m.Decorate(instance_index, spv::Decoration::BuiltIn,
                 {static_cast<uint32_t>(spv::BuiltIn::InstanceIndex)});
    iface.push_back(instance_index);
    t.SetVg(0, t.m.Load(t.t_u, vertex_index));
    const Id instance = t.m.Load(t.t_u, instance_index);
    t.SetVg(1, instance);
    t.SetVg(3, instance);
  }

  // Seed destination VGPRs from fetched vertex attributes when present.
  for (const FetchAttr& a : attrs) {
    const Id comp_ty = a.num_comps == 1   ? t.t_f
                       : a.num_comps == 2 ? t.t_v2
                       : a.num_comps == 3 ? t.t_v3
                                          : t.t_v4;
    const Id in_var =
        t.m.Variable(t.m.TypePointer(spv::StorageClass::Input, comp_ty),
                     spv::StorageClass::Input);
    t.m.Decorate(in_var, spv::Decoration::Location, {a.semantic});
    t.m.Name(in_var, "v_attr" + std::to_string(a.semantic));
    iface.push_back(in_var);
    const Id val = t.m.Load(comp_ty, in_var);
    // DELTA_GPU_VSFLIPZ: negate the z of the position attribute (semantic 0,
    // >= 3 comps) -- a projection-convention diagnostic. Default off.
    for (uint32_t c = 0; c < a.num_comps; c++) {
      Id comp = a.num_comps == 1 ? val : t.m.CompositeExtract(t.t_f, val, c);
      if (kGpuVsflipz && a.semantic == 0 && c == 2 && a.num_comps >= 3)
        comp = t.FNeg(comp);
      t.SetVgF(a.dest_vgpr + c, comp);
    }
    r.attrs.push_back({a.semantic, a.num_comps, a.table_sgpr, a.dword_off,
                       a.direct_fetch, 0, a.pc, 0, a.dfmt, a.nfmt});
  }

  if (!PlanCbufs(program, 0, r.vs_cbufs, sc.cbuf_bind, reachable.data()))
    return false;
  // Raw buffer reads left over once the vertex-input state has claimed the
  // direct fetches: the shader indexes them itself, so they become storage
  // buffers the renderer resolves per draw.
  PlanGfxBuffers(program, 0, &sc.direct_vfetch, r.vs_bufs, sc.gfx_buf_bind,
                 reachable.data());

  if (!kGpuVsfull)
    EmitBody(t, program, sc, reachable.data());
  r.num_params = sc.max_param;

  if (debug_vertex_index) {
    const Id vertex = t.m.Load(t.t_u, debug_vertex_index);
    const Id x = t.SelectF(t.IsNonZero(t.And(vertex, t.U32(1))), t.F32(1.f),
                           t.F32(-1.f));
    const Id y = t.SelectF(t.IsNonZero(t.And(vertex, t.U32(2))), t.F32(-1.f),
                           t.F32(1.f));
    t.m.Store(pos_out,
              t.m.CompositeConstruct(t.t_v4, {x, y, t.F32(0.f), t.F32(1.f)}));
  }

  // Clip-space convention, from PA_CL_CLIP_CNTL.DX_CLIP_SPACE_DEF. In DX mode
  // the shader already exports z in [0,w], which is exactly what Vulkan wants;
  // remapping there squeezes depth into the far half of the range, and a
  // reversed-Z title then fails its own depth test against it -- P.T. lost 99%
  // of its deferred lights that way, and with them the whole lit scene. In GL
  // mode z spans [-w,w] and has to be remapped or everything is clipped away.
  // This mirrors what the PS5/RDNA path already does; the PS4 path used to
  // remap unconditionally. DELTA_GPU_NOZREMAP=1 forces DX mode for both.
  if (gl_clip_space && !kGpuNoZRemap) {
    const Id p_out_f = t.m.TypePointer(spv::StorageClass::Output, t.t_f);
    const Id z_ptr = t.m.AccessChain(p_out_f, pos_out, {t.U32(2)});
    const Id w_ptr = t.m.AccessChain(p_out_f, pos_out, {t.U32(3)});
    const Id z = t.m.Load(t.t_f, z_ptr), wv = t.m.Load(t.t_f, w_ptr);
    t.m.Store(z_ptr, t.FMul(t.FAdd(z, wv), t.F32(0.5f)));
  }
  if (kGpuVsProbeW > 0.0f) {
    const Id p_out_f3 = t.m.TypePointer(spv::StorageClass::Output, t.t_f);
    const Id zp = t.m.AccessChain(p_out_f3, pos_out, {t.U32(2)});
    const Id wp = t.m.AccessChain(p_out_f3, pos_out, {t.U32(3)});
    const Id wv2 = t.m.Load(t.t_f, wp);
    t.m.Store(zp, t.FMul(t.FMul(wv2, wv2), t.F32(kGpuVsProbeW)));
  }
  if (kGpuVsForceZ > 0.0f) {
    const Id p_out_f2 = t.m.TypePointer(spv::StorageClass::Output, t.t_f);
    const Id zp = t.m.AccessChain(p_out_f2, pos_out, {t.U32(2)});
    const Id wp = t.m.AccessChain(p_out_f2, pos_out, {t.U32(3)});
    t.m.Store(zp, t.FMul(t.m.Load(t.t_f, wp), t.F32(kGpuVsForceZ)));
  }

  t.m.ReturnVoid();
  t.m.EndFunction();
  t.m.EntryPoint(spv::ExecutionModel::Vertex, main_fn, "main", iface);
  return true;
}

// ---- PS ---------------------------------------------------------------------
bool TranslatePs(const Program& program,
                  const std::unordered_set<uint32_t>& flat_attrs,
                  uint32_t ps_input_ena,
                  const uint32_t* ps_in_cntl,
                  uint32_t ps_num_interp,
                  const std::vector<uint32_t>* vs_exported_params,
                  uint32_t tex_3d_mask,
                  uint32_t tex_1d_mask,
                  uint32_t tex_uint_mask,
                  uint32_t mrt_uint_mask,
                  Recompiled& r,
                  Translator& t) {
  // Color outputs (PsColorOut) are declared lazily per MRT target (location ==
  // target); PS inputs (PsInputVar) likewise as they are read.
  std::vector<Id> iface;
  const std::vector<uint8_t> reachable = ComputeReachability(program);
  t.spill_vgprs = PlanLaneSpills(program, reachable.data());
  StageContext sc;
  sc.is_ps = true;
  sc.r = &r;
  sc.iface = &iface;
  sc.flat_attrs = &flat_attrs;
  sc.pervertex_attrs = PlanPerVertexAttrs(program, reachable.data());
  if (!PlanCbufs(program, r.vs_cbufs.size(), r.ps_cbufs, sc.cbuf_bind,
                 reachable.data()))
    return false;
  // Set 2 is shared with the VS, so PS bindings continue after the VS's.
  PlanGfxBuffers(program, r.vs_bufs.size(), nullptr, r.ps_bufs, sc.gfx_buf_bind,
                 reachable.data());

  // LDS, when the shader spills to it. Private (one array per invocation), not
  // Workgroup, which SPIR-V forbids in a fragment shader. Zero-initialised:
  // hardware returns garbage for a read-before-write and SPIR-V would leave it
  // undefined, so pinning it keeps runs reproducible and stops uninitialised
  // lanes poisoning the NaN audit.
  sc.ds_own_lane = PlanDsOwnLane(program, reachable.data());
  if (const uint32_t lds_dwords = GraphicsLdsDwords(program, reachable.data())) {
    const Id lds_arr = t.m.TypeArray(t.t_u, lds_dwords);
    sc.lds_storage = spv::StorageClass::Private;
    sc.lds_dwords = lds_dwords;
    sc.lds_var = t.m.Variable(t.m.TypePointer(spv::StorageClass::Private, lds_arr),
                              spv::StorageClass::Private, t.m.ConstNull(lds_arr));
    t.m.Name(sc.lds_var, "lds");
  }

  // Sampler bindings: one per unique descriptor (shared plan with
  // TrackTextures). More unique samplers than the renderer's set-0 layout
  // provides cannot be expressed -- decline (the draw falls back).
  const MimgBindingPlan mimg_plan = PlanMimgBindings(program, reachable.data());
  if (mimg_plan.binding_srsrc.size() > StageContext::kMaxPsSamplers) {
    WarnUnsupported("mimg.binding-count",
                    static_cast<uint32_t>(mimg_plan.binding_srsrc.size()));
    return false;
  }
  sc.mimg_plan = &mimg_plan;
  sc.tex_3d_mask = tex_3d_mask;
  sc.tex_1d_mask = tex_1d_mask;
  sc.tex_uint_mask = tex_uint_mask;
  sc.mrt_uint_mask = mrt_uint_mask;
  for (uint32_t i = 0; i < mimg_plan.binding_srsrc.size(); i++)
    r.ps_texs.push_back({i, mimg_plan.binding_srsrc[i],
                         mimg_plan.binding_storage[i],
                         ((tex_3d_mask >> i) & 1u) != 0,
                         ((tex_1d_mask >> i) & 1u) != 0});

  if (UsesDsSwizzle(program, reachable.data()))
    EnableDsSwizzle(t, sc, iface);
  const Id user_data = DeclareUserData(t, kPsUserDataOffset);
  sc.main_fn = t.m.BeginFunction(t.t_void, t.t_fn);
  SeedUserData(t, user_data);
  sc.ps_in_cntl = ps_in_cntl;
  sc.ps_num_interp = ps_num_interp;
  sc.vs_exported_params = vs_exported_params;
  SeedPsInputVgprs(t, ps_input_ena, iface);

  // A PS with no color export writes nothing to the color targets (hardware
  // semantics: only exports write; e.g. depth-only or buffer-store passes).
  // ps_mrt_mask stays 0 and the renderer masks every color attachment.
  bool has_color_export = false;
  for (uint32_t i = 0; i < program.size(); i++) {
    const Inst& inst = program[i];
    if (reachable[i] && inst.enc == Enc::kExp &&
        ((inst.raw[0] >> 4) & 0x3F) <= 7 && (inst.raw[0] & 0xF)) {
      has_color_export = true;
      break;
    }
  }

  const bool cfg = ForceCfg() || HasControlFlow(program);
  if (cfg && has_color_export) {
    // Default MRT0 to transparent so a fragment that never reaches an export
    // leaves a defined value even if the discard lowering is bypassed.
    // The default has to match the output's declared type: an integer target
    // declares uvec4, and storing a float vec4 into it is the one thing the
    // SPIR-V validator rejects outright, which drops the whole shader.
    const bool mrt0_int = (sc.mrt_uint_mask & 1u) != 0;
    t.m.Store(PsColorOut(t, sc, 0),
              mrt0_int ? t.m.ConstComposite(t.m.TypeVec(t.t_u, 4),
                                            {t.U32(0), t.U32(0), t.U32(0),
                                             t.U32(0)})
                       : t.m.ConstComposite(t.t_v4, {t.F32(0.f), t.F32(0.f),
                                                     t.F32(0.f), t.F32(0.f)}));
    sc.color_written_var = t.m.Variable(t.p_priv_u, spv::StorageClass::Private,
                                        t.m.ConstNull(t.t_u));
  }
  // DELTA_GPU_PSTEX's destination, declared before the body so every sample
  // site can store into it regardless of the control flow it sits in.
  if (kGpuPstex != 0)
    t.last_texel_var = t.m.Variable(
        t.m.TypePointer(spv::StorageClass::Private, t.t_v4),
        spv::StorageClass::Private, t.m.ConstNull(t.t_v4));
  if (!kGpuPswhite)
    EmitBody(t, program, sc, reachable.data());

  if (sc.wrote_color && sc.color_written_var) {
    // GCN alpha-test/kill idiom (CFG path): control flow branches over the
    // color export for failing fragments (e.g. s_cmp + s_cbranch_scc0 ->
    // s_endpgm). Discard those (OpKill) instead of leaving the output
    // undefined. DELTA_GPU_NOKILL skips the discard as a diagnostic.
    if (!kGpuNokill) {
      const Id wrote = t.IsNonZero(t.m.Load(t.t_u, sc.color_written_var));
      const Id kill_blk = t.m.NewBlock(), after_kill = t.m.NewBlock();
      t.m.SelectionMerge(after_kill);
      t.m.BranchConditional(wrote, after_kill, kill_blk);
      t.m.OpenBlock(kill_blk);
      t.m.Kill();
      t.m.OpenBlock(after_kill);
    }
  }

  // DELTA_GPU_PSTEX: export a sampled texel instead of the shader's own
  // colour maths. PSWHITE proves the geometry/target/blend path; this separates
  // "the sample reads zero" from "the maths after it is wrong".
  const Id pstex = t.last_texel_var && t.last_texel
                       ? t.m.Load(t.t_v4, t.last_texel_var)
                       : 0;
  if (kGpuPstex != 0 && has_color_export && pstex &&
      !(sc.mrt_uint_mask & 1u))  // an integer MRT0 cannot take a float export
    t.m.Store(PsColorOut(t, sc, 0),
              t.m.CompositeConstruct(
                  t.t_v4,
                  {t.FMul(t.m.CompositeExtract(t.t_f, pstex, 0),
                          t.F32(kGpuPstexScale)),
                   t.FMul(t.m.CompositeExtract(t.t_f, pstex, 1),
                          t.F32(kGpuPstexScale)),
                   t.FMul(t.m.CompositeExtract(t.t_f, pstex, 2),
                          t.F32(kGpuPstexScale)),
                   t.F32(1.f)}));

  // DELTA_GPU_PSWHITE: isolate VS/rasterization from fragment color math.
  if (kGpuPswhite && has_color_export && !(sc.mrt_uint_mask & 1u))
    t.m.Store(PsColorOut(t, sc, 0),
              t.m.ConstComposite(
                  t.t_v4, {t.F32(1.f), t.F32(1.f), t.F32(1.f), t.F32(1.f)}));

  t.m.ReturnVoid();
  t.m.EndFunction();
  t.m.EntryPoint(spv::ExecutionModel::Fragment, sc.main_fn, "main", iface);
  t.m.ExecMode(sc.main_fn, spv::ExecutionMode::OriginUpperLeft);
  return true;
}

// GCN permits depth-only rasterization with SPI_SHADER_PGM_LO_PS=0. Vulkan
// still requires a fragment stage, so emit an empty one: fixed-function depth
// testing/writes run, no color location is declared.
bool TranslateDepthOnlyPs(Translator& t) {
  const Id main_fn = t.m.BeginFunction(t.t_void, t.t_fn);
  t.m.ReturnVoid();
  t.m.EndFunction();
  t.m.EntryPoint(spv::ExecutionModel::Fragment, main_fn, "main", {});
  t.m.ExecMode(main_fn, spv::ExecutionMode::OriginUpperLeft);
  return true;
}

// ---- CS ---------------------------------------------------------------------
bool TranslateCs(const Program& program,
                 uint32_t num_thread_x,
                 uint32_t num_thread_y,
                 uint32_t num_thread_z,
                 uint32_t user_sgpr,
                 uint32_t tgid_enable,
                 uint32_t lds_dwords,
                 RecompiledCs& r,
                 Translator& t) {
  if (program.empty())
    return false;
  StageContext sc;
  sc.is_cs = true;
  // RSRC2.LDS_SIZE is in 128-dword granules.
  sc.lds_dwords = lds_dwords * 128;
  // Footer-bounded decode keeps blocks reached only after an early-out
  // s_endpgm, but also picks up dead padding between the real code and the
  // OrbShdr footer -- only reachable instructions may influence translation.
  const std::vector<uint8_t> reachable = ComputeReachability(program);
  t.spill_vgprs = PlanLaneSpills(program, reachable.data());
  if (!PlanCsResources(program, reachable.data(), sc.lds_dwords, r,
                       sc.cs_bind) ||
      r.resources.empty())
    return false;
  const uint32_t threads_per_group =
      (num_thread_x ? num_thread_x : 1) * (num_thread_y ? num_thread_y : 1) *
      (num_thread_z ? num_thread_z : 1);
  const LdsBarrierPlan lds_bar =
      PlanLdsBarriers(program, reachable.data(), threads_per_group);
  sc.lds_barrier_at = lds_bar.at;
  sc.lockstep_loop = lds_bar.lockstep;

  bool uses_ds_swizzle = false, uses_cross_lane = false;
  for (uint32_t i = 0; i < program.size(); i++) {
    if (!reachable[i])
      continue;
    const Inst& in = program[i];
    if (in.enc == Enc::kDs && in.opcode == 0x35)
      uses_ds_swizzle = true;
    // v_readlane / v_writelane / v_mbcnt_lo / v_mbcnt_hi, and VOP1
    // v_readfirstlane: each names a lane of the wave.
    if (in.enc == Enc::kVop2 &&
        (in.opcode == 0x01 || in.opcode == 0x02 || in.opcode == 0x23 ||
         in.opcode == 0x24))
      uses_cross_lane = true;
    if (in.enc == Enc::kVop1 && in.opcode == 0x02)
      uses_cross_lane = true;
  }

  t.InitTypes();
  // Storage buffers: Buf { uint data[]; } at set 0, binding = resource index.
  const Id t_run = t.m.TypeRuntimeArray(t.t_u);
  t.m.Decorate(t_run, spv::Decoration::ArrayStride, {4});
  const Id t_buf = t.m.TypeStruct({t_run});
  t.m.Decorate(t_buf, spv::Decoration::Block);
  t.m.MemberDecorate(t_buf, 0, spv::Decoration::Offset, {0});
  const Id p_buf = t.m.TypePointer(spv::StorageClass::StorageBuffer, t_buf);
  sc.cs_ssbo.resize(r.resources.size());
  for (const CsResource& res : r.resources) {
    const Id v = t.m.Variable(p_buf, spv::StorageClass::StorageBuffer);
    t.m.Decorate(v, spv::Decoration::DescriptorSet, {0});
    t.m.Decorate(v, spv::Decoration::Binding, {res.binding});
    t.m.Name(v, "buf" + std::to_string(res.binding));
    sc.cs_ssbo[res.binding] = v;
  }

  // LDS: a Workgroup-storage uint array sized by RSRC2.
  if (sc.lds_dwords) {
    const Id lds_arr = t.m.TypeArray(t.t_u, sc.lds_dwords);
    sc.lds_var =
        t.m.Variable(t.m.TypePointer(spv::StorageClass::Workgroup, lds_arr),
                     spv::StorageClass::Workgroup);
    t.m.Name(sc.lds_var, "lds");
  }

  // Push constant: the 16 COMPUTE_USER_DATA dwords seed s0.. (descriptors +
  // params).
  const Id t_arr16 = t.m.TypeArray(t.t_u, 16);
  t.m.Decorate(t_arr16, spv::Decoration::ArrayStride, {4});
  const Id t_pc = t.m.TypeStruct({t_arr16});
  t.m.Decorate(t_pc, spv::Decoration::Block);
  t.m.MemberDecorate(t_pc, 0, spv::Decoration::Offset, {0});
  const Id pc_var =
      t.m.Variable(t.m.TypePointer(spv::StorageClass::PushConstant, t_pc),
                   spv::StorageClass::PushConstant);
  t.m.Name(pc_var, "user_data");

  // Builtins: gl_LocalInvocationID (-> v0..v2) and gl_WorkGroupID (-> the
  // SGPRs after the user data, per tgid_enable).
  const Id t_uv3 = t.m.TypeVec(t.t_u, 3);
  const Id p_in_v3 = t.m.TypePointer(spv::StorageClass::Input, t_uv3);
  const Id local_id = t.m.Variable(p_in_v3, spv::StorageClass::Input);
  t.m.Decorate(local_id, spv::Decoration::BuiltIn,
               {static_cast<uint32_t>(spv::BuiltIn::LocalInvocationId)});
  const Id group_id = t.m.Variable(p_in_v3, spv::StorageClass::Input);
  t.m.Decorate(group_id, spv::Decoration::BuiltIn,
               {static_cast<uint32_t>(spv::BuiltIn::WorkgroupId)});
  std::vector<Id> iface{local_id, group_id};
  // Cross-lane channel: LocalInvocationIndex is the order GCN packs threads
  // into waves, so lane = index % 64 and the wave's lanes are contiguous. Two
  // words per invocation, so one barrier pair can carry two published values.
  const uint32_t threads = threads_per_group;
  // Naming a lane only means anything if that lane is in the same block, so a
  // branchy shader that does it needs the same wave-uniform control flow the
  // LDS barriers need.
  if (uses_cross_lane && HasControlFlow(program) &&
      threads == kGcnWave && WaveSplitsAcrossSubgroups())
    sc.lockstep_loop = true;
  if ((uses_cross_lane || sc.lockstep_loop) && threads) {
    const Id lii = t.m.Variable(
        t.m.TypePointer(spv::StorageClass::Input, t.t_u),
        spv::StorageClass::Input);
    t.m.Decorate(lii, spv::Decoration::BuiltIn,
                 {static_cast<uint32_t>(spv::BuiltIn::LocalInvocationIndex)});
    iface.push_back(lii);
    // Two words per invocation, plus one for the lock-step loop's
    // "is anyone still running" reduction.
    const Id xchg_arr = t.m.TypeArray(t.t_u, threads * 2 + 1);
    t.xchg_var =
        t.m.Variable(t.m.TypePointer(spv::StorageClass::Workgroup, xchg_arr),
                     spv::StorageClass::Workgroup);
    t.m.Name(t.xchg_var, "wave_xchg");
    t.xchg_lanes = threads;
    t.xchg_index = lii;  // loaded once in the body prologue, below
  }
  if (uses_ds_swizzle) {
    t.m.Capability(spv::Capability::GroupNonUniform);
    t.m.Capability(spv::Capability::GroupNonUniformShuffle);
    sc.subgroup_local_id =
        t.m.Variable(t.m.TypePointer(spv::StorageClass::Input, t.t_u),
                     spv::StorageClass::Input);
    t.m.Decorate(
        sc.subgroup_local_id, spv::Decoration::BuiltIn,
        {static_cast<uint32_t>(spv::BuiltIn::SubgroupLocalInvocationId)});
    iface.push_back(sc.subgroup_local_id);
  }

  const Id main_fn = t.m.BeginFunction(t.t_void, t.t_fn);
  sc.main_fn = main_fn;
  const Id p_pc_u = t.m.TypePointer(spv::StorageClass::PushConstant, t.t_u);
  for (uint32_t i = 0; i < 16; i++)  // user data -> s0..s15
    t.SetSg(i, t.m.Load(t.t_u,
                        t.m.AccessChain(p_pc_u, pc_var, {t.U32(0), t.U32(i)})));
  const Id p_in_u = t.m.TypePointer(spv::StorageClass::Input, t.t_u);
  const auto group_comp = [&](uint32_t c) {
    return t.m.Load(t.t_u, t.m.AccessChain(p_in_u, group_id, {t.U32(c)}));
  };
  uint32_t sg = user_sgpr;
  if ((tgid_enable & 1) && sg < 106)
    t.SetSg(sg++, group_comp(0));
  if ((tgid_enable & 2) && sg < 106)
    t.SetSg(sg++, group_comp(1));
  if ((tgid_enable & 4) && sg < 106)
    t.SetSg(sg++, group_comp(2));
  for (uint32_t c = 0; c < 3; c++)  // local invocation id (tidig) -> v0..v2
    t.SetVg(c, t.m.Load(t.t_u, t.m.AccessChain(p_in_u, local_id, {t.U32(c)})));
  if (t.xchg_var) {  // wave lane / wave base, from LocalInvocationIndex
    const Id index = t.m.Load(t.t_u, t.xchg_index);
    t.xchg_index = index;
    t.lane_id = t.And(index, t.U32(63));
    t.wave_base = t.And(index, t.U32(~63u));
  }
  sc.uniform_points = sc.lockstep_loop
                          ? std::vector<uint8_t>(program.size(), 1)
                          : UniformPoints(program);
  sc.uniform_readfirstlane =
      ProvenUniformReadFirstLane(program, reachable.data());
  t.SeedExec();
  t.predicate_vector = true;
  EmitCfg(t, program, sc, reachable.data());
  if (sc.cs_unsupported)
    return false;
  t.m.ReturnVoid();
  t.m.EndFunction();
  t.m.EntryPoint(spv::ExecutionModel::GLCompute, main_fn, "main", iface);
  t.m.ExecMode(
      main_fn, spv::ExecutionMode::LocalSize,
      {num_thread_x ? num_thread_x : 1, num_thread_y ? num_thread_y : 1,
       num_thread_z ? num_thread_z : 1});
  r.local_size[0] = num_thread_x ? num_thread_x : 1;
  r.local_size[1] = num_thread_y ? num_thread_y : 1;
  r.local_size[2] = num_thread_z ? num_thread_z : 1;
  return true;
}

void DumpProgram(const char* tag, const Program& program) {
  std::fprintf(stderr, "[shdis] %s, %zu insts:\n", tag, program.size());
  for (const Inst& inst : program)
    std::fprintf(stderr, "[shdis]  %s\n", DisasmLine(inst).c_str());
}

// One-shot disassembly (DELTA_GPU_SHDIS): for the first branchy shaders, list
// each instruction's encoding + opcode.
void MaybeDumpBranchy(const char* tag, const Program& program) {
  if (!kGpuShdis)
    return;
  static int dumped = 0;
  if (!HasControlFlow(program) || dumped >= 2)
    return;
  dumped++;
  std::fprintf(stderr, "[shdis] (branchy)\n");
  DumpProgram(tag, program);
}

// DELTA_GPU_SHDIS_ADDR=hexaddr: dump the full instruction list of the shader
// whose GCN code lives at that guest address, once, whatever its shape.
void MaybeDumpByAddr(const char* tag,
                     const void* code,
                     const Program& program) {
  if (!kShDisAddr || reinterpret_cast<uint64_t>(code) != kShDisAddr)
    return;
  static bool dumped = false;
  if (dumped)
    return;
  dumped = true;
  std::fprintf(stderr, "[shdis] @%p:\n", code);
  DumpProgram(tag, program);
}

bool NoOpt() {
  // DELTA_GPU_SPIRV_NOOPT: skip the optimize pass (keep the naive
  // memory-backed register SPIR-V). Isolates an emission bug from a spirv-opt
  // mis-promotion.
  return kGpuSpirvNoopt;
}

// Dump-header summaries of the resource plan, so a shader dump is
// self-contained (which user-data slot each cbuffer/texture came from).
std::string PlanSummaryGfx(const Recompiled& r, bool ps) {
  std::string s = ps ? "ps plan:" : "vs plan:";
  if (!ps) {
    s += " attrs=" + std::to_string(r.attrs.size());
  }
  const auto& cbufs = ps ? r.ps_cbufs : r.vs_cbufs;
  const auto& bufs = ps ? r.ps_bufs : r.vs_bufs;
  s += " cbufs:";
  for (const ShaderCbuf& c : cbufs)
    s += " [b" + std::to_string(c.binding) +
         " ud=" + std::to_string(c.ud_sgpr) + (c.pointer ? " ptr" : "") + " " +
         std::to_string(c.num_dwords) + "dw]";
  s += " bufs:";
  for (const ShaderBuffer& b : bufs)
    s += " [b" + std::to_string(b.binding) + " srsrc=s" +
         std::to_string(b.srsrc_sgpr) + " pc=" + std::to_string(b.use_pc) + "]";
  if (ps) {
    s += " texs:";
    for (const ShaderTex& tex : r.ps_texs)
      s += " [t" + std::to_string(tex.binding) +
           " ud=" + std::to_string(tex.ud_sgpr) +
           (tex.storage ? " storage" : "") + (tex.is_3d ? " 3d" : "") +
           (tex.is_1d ? " 1d" : "") + "]";
  }
  return s;
}

std::string PlanSummaryCs(const RecompiledCs& r) {
  // The threadgroup size decides whether the group is one wave, which is what
  // lets the guest compiler omit LDS barriers and what gates our lock-step
  // control flow -- so it belongs in the dump next to the bindings.
  std::string s = "cs plan: tg=" + std::to_string(r.local_size[0]) + "x" +
                  std::to_string(r.local_size[1]) + "x" +
                  std::to_string(r.local_size[2]);
  for (const CsResource& res : r.resources)
    s += " [b" + std::to_string(res.binding) + " s" +
         std::to_string(res.base_sgpr) + " kind=" + std::to_string(res.kind) +
         (res.written ? " w" : "") + " min=" + std::to_string(res.min_bytes) +
         "]";
  return s;
}

}  // namespace

// ---- RECTLIST geometry expansion -------------------------------------------
// RECTLIST consumes three post-VS corners and rasterizes the fourth corner as
// a second triangle. Vulkan has no matching input topology, so insert a
// geometry stage that performs the fixed-function expansion without assuming
// anything about the guest VS.
std::vector<uint32_t> EmitRectListGeometry(
    uint32_t num_params,
    const std::unordered_set<uint32_t>& flat_attrs) {
  spirv::Module m;
  m.Capability(spv::Capability::Geometry);
  const Id t_void = m.TypeVoid(), t_f = m.TypeFloat(32),
           t_v4 = m.TypeVec(t_f, 4);
  const Id t_fn = m.TypeFunction(t_void);
  const Id t_in_v4 = m.TypeArray(t_v4, 3);
  const Id p_in_v4 = m.TypePointer(spv::StorageClass::Input, t_v4);
  const Id p_out_v4 = m.TypePointer(spv::StorageClass::Output, t_v4);

  std::vector<Id> iface;
  const Id in_pos = m.Variable(m.TypePointer(spv::StorageClass::Input, t_in_v4),
                               spv::StorageClass::Input);
  const Id out_pos = m.Variable(p_out_v4, spv::StorageClass::Output);
  m.Decorate(in_pos, spv::Decoration::BuiltIn,
             {static_cast<uint32_t>(spv::BuiltIn::Position)});
  m.Decorate(out_pos, spv::Decoration::BuiltIn,
             {static_cast<uint32_t>(spv::BuiltIn::Position)});
  iface.push_back(in_pos);
  iface.push_back(out_pos);

  std::vector<Id> inputs(num_params), outputs(num_params);
  for (uint32_t p = 0; p < num_params; p++) {
    inputs[p] = m.Variable(m.TypePointer(spv::StorageClass::Input, t_in_v4),
                           spv::StorageClass::Input);
    outputs[p] = m.Variable(p_out_v4, spv::StorageClass::Output);
    m.Decorate(inputs[p], spv::Decoration::Location, {p});
    m.Decorate(outputs[p], spv::Decoration::Location, {p});
    if (flat_attrs.count(p)) {
      m.Decorate(inputs[p], spv::Decoration::Flat);
      m.Decorate(outputs[p], spv::Decoration::Flat);
    }
    iface.push_back(inputs[p]);
    iface.push_back(outputs[p]);
  }

  const Id main_fn = m.BeginFunction(t_void, t_fn);
  const auto load_input = [&](Id input, uint32_t vertex) {
    return m.Load(t_v4, m.AccessChain(p_in_v4, input, {m.ConstU32(vertex)}));
  };
  const auto fourth_corner = [&](Id input) {
    const Id v0 = load_input(input, 0), v1 = load_input(input, 1);
    const Id v2 = load_input(input, 2);
    return m.Emit(spv::Op::OpFSub, t_v4,
                  {m.Emit(spv::Op::OpFAdd, t_v4, {v1, v2}), v0});
  };
  const Id pos3 = fourth_corner(in_pos);
  std::vector<Id> param3(num_params);
  for (uint32_t p = 0; p < num_params; p++)
    if (!flat_attrs.count(p))
      param3[p] = fourth_corner(inputs[p]);

  for (uint32_t vertex = 0; vertex < 4; vertex++) {
    m.Store(out_pos, vertex < 3 ? load_input(in_pos, vertex) : pos3);
    for (uint32_t p = 0; p < num_params; p++) {
      const Id value = flat_attrs.count(p) ? load_input(inputs[p], 0)
                       : vertex < 3        ? load_input(inputs[p], vertex)
                                           : param3[p];
      m.Store(outputs[p], value);
    }
    m.EmitVoid(spv::Op::OpEmitVertex, {});
  }
  m.EmitVoid(spv::Op::OpEndPrimitive, {});
  m.ReturnVoid();
  m.EndFunction();
  m.EntryPoint(spv::ExecutionModel::Geometry, main_fn, "main", iface);
  // A geometry entry point must declare its invocation count -- the spec
  // requires it (VUID-VkPipelineShaderStageCreateInfo-stage-00715), and without
  // it the module is invalid and the pipeline it belongs to is built from
  // undefined state. One invocation is what this pass wants: it expands each
  // RECT_LIST primitive exactly once.
  m.ExecMode(main_fn, spv::ExecutionMode::Invocations, {1});
  m.ExecMode(main_fn, spv::ExecutionMode::Triangles);
  m.ExecMode(main_fn, spv::ExecutionMode::OutputTriangleStrip);
  m.ExecMode(main_fn, spv::ExecutionMode::OutputVertices, {4});
  return m.Assemble();
}

// ---- entry points -----------------------------------------------------------
bool RecompileSpirv(const uint32_t* vs_code,
                     const uint32_t* ps_code,
                     const uint32_t* vs_user_data,
                     const uint32_t* ps_user_data,
                     uint32_t ps_input_ena,
                     const uint32_t* ps_in_cntl,
                     uint32_t ps_num_interp,
                     uint32_t tex_3d_mask,
                     uint32_t tex_1d_mask,
                     uint32_t tex_uint_mask,
                     uint32_t mrt_uint_mask,
                     bool gl_clip_space,
                     Recompiled& r) {
  if (!vs_code || !vs_user_data || !ps_user_data)
    return false;

  // Decode each stage exactly once; every later step works on these programs.
  const Program vs_program = DecodeShader(vs_code, 4096);
  const Program ps_program = ps_code ? DecodeShader(ps_code, 4096) : Program{};
  MaybeDumpBranchy("VS", vs_program);
  if (!ps_program.empty())
    MaybeDumpBranchy("PS", ps_program);
  MaybeDumpByAddr("VS", vs_code, vs_program);
  if (!ps_program.empty())
    MaybeDumpByAddr("PS", ps_code, ps_program);

  // V_INTERP_MOV P0 reads a per-primitive parameter rather than a smoothly
  // interpolated value: represent those locations as flat varyings in both
  // stages.
  std::unordered_set<uint32_t> flat_attrs;
  for (const Inst& inst : ps_program)
    if (inst.enc == Enc::kVintrp && inst.opcode == 2 &&
        (inst.raw[0] & 0xFF) == 2)
      flat_attrs.insert((inst.raw[0] >> 10) & 0x3F);

  // The VS's parameter exports, ascending and deduplicated: the parameter cache
  // packs them densely in export order, which is what SPI_PS_INPUT_CNTL.OFFSET
  // indexes.
  std::vector<uint32_t> vs_exported_params;
  {
    for (const Inst& inst : vs_program)
      if (inst.enc == Enc::kExp) {
        const uint32_t tgt = (inst.raw[0] >> 4) & 0x3F;
        if (tgt >= 32 && tgt <= 63)
          vs_exported_params.push_back(tgt - 32);
      }
    std::sort(vs_exported_params.begin(), vs_exported_params.end());
    vs_exported_params.erase(
        std::unique(vs_exported_params.begin(), vs_exported_params.end()),
        vs_exported_params.end());
  }

  // flat_attrs is keyed by PS input SLOT (that is what v_interp_mov names), but
  // the VS and the rect-list GS decorate their PARAMETER EXPORTS, which are a
  // different index space once SPI_PS_INPUT_CNTL is not the identity. Translate
  // the set through the mapping for the producer side. Getting this wrong
  // leaves a Flat decoration on one side of the interface and not the other,
  // which is undefined -- it is what made the first attempt at honouring these
  // registers far worse than ignoring them.
  std::unordered_set<uint32_t> flat_params;
  for (uint32_t slot : flat_attrs)
    flat_params.insert((ps_in_cntl && slot < ps_num_interp)
                           ? (ps_in_cntl[slot & 31] & 0x1F)
                           : slot);

  // Set 0 is shared, so the VS's samplers are numbered after the PS's. Planning
  // is a pure function of the code, so doing it here costs only the walk.
  uint32_t vs_tex_base = 0;
  if (!ps_program.empty()) {
    const std::vector<uint8_t> ps_reachable = ComputeReachability(ps_program);
    vs_tex_base = static_cast<uint32_t>(
        PlanMimgBindings(ps_program, ps_reachable.data()).binding_srsrc.size());
  }

  // VS and PS are separate SPIR-V modules.
  const bool dbg = ShaderDebugEnabled();
  Translator tv;
  tv.program_base = reinterpret_cast<uint64_t>(vs_code);
  ResetUnsupported();
  if (dbg)
    AuditBegin("vs", vs_code, vs_program);
  const bool vs_ok =
      TranslateVs(vs_program, vs_user_data, flat_params, vs_tex_base,
                  gl_clip_space, r, tv) &&
      !HadUnsupported();
  std::vector<uint32_t> vs;
  if (vs_ok)
    vs = tv.m.Assemble();
  if (dbg) {
    if (vs_ok)
      AuditPlan(PlanSummaryGfx(r, /*ps=*/false));
    else
      AuditDecline("vs translation rejected");
    AuditEnd(vs_ok ? &vs : nullptr);
  }
  if (!vs_ok) {
    if (TraceEnabled())
      std::fprintf(stderr, "[gcnspv] VS translation rejected @%p\n",
                   static_cast<const void*>(vs_code));
    return false;
  }

  Translator tp;
  tp.program_base = reinterpret_cast<uint64_t>(ps_code);
  tp.InitTypes();
  ResetUnsupported();
  if (dbg && ps_code)
    AuditBegin("ps", ps_code, ps_program);
  const bool ps_ok = (ps_code ? TranslatePs(ps_program, flat_attrs,
                                             ps_input_ena, ps_in_cntl, ps_num_interp, &vs_exported_params,
                      tex_3d_mask,
                                             tex_1d_mask, tex_uint_mask,
                                             mrt_uint_mask, r, tp)
                               : TranslateDepthOnlyPs(tp)) &&
                     !HadUnsupported();
  std::vector<uint32_t> ps;
  if (ps_ok)
    ps = tp.m.Assemble();
  if (dbg && ps_code) {
    if (ps_ok)
      AuditPlan(PlanSummaryGfx(r, /*ps=*/true));
    else
      AuditDecline("ps translation rejected");
    AuditEnd(ps_ok ? &ps : nullptr);
  }
  if (!ps_ok) {
    if (TraceEnabled())
      std::fprintf(stderr, "[gcnspv] PS translation rejected @%p\n",
                   static_cast<const void*>(ps_code));
    return false;
  }

  const std::vector<uint32_t> gs =
      EmitRectListGeometry(r.num_params, flat_params);
  // A module the translator emitted but the validator rejects is a translator
  // bug (wrong codegen, not a guest gap): always loud.
  std::string err;
  // Validate + optimize through the disk cache (spv_post::Finalize): the
  // optimizer is ~65% of recompile time and its output is a pure function of
  // its input, so a hit is only faster, never different. NoOpt keeps the
  // uncached diagnostic path, which is the point of that switch.
  if (NoOpt()) {
    if (!spirv::Validate(vs, &err)) {
      std::fprintf(stderr, "[gcnspv] VS invalid @%p: %s\n",
                   static_cast<const void*>(vs_code), err.c_str());
      return false;
    }
    if (!spirv::Validate(ps, &err)) {
      std::fprintf(stderr, "[gcnspv] PS invalid @%p: %s\n",
                   static_cast<const void*>(ps_code), err.c_str());
      return false;
    }
    if (!spirv::Validate(gs, &err)) {
      std::fprintf(stderr, "[gcnspv] RECTLIST GS invalid: %s\n", err.c_str());
      return false;
    }
    r.vs_spirv = vs;
    r.gs_spirv = gs;
    r.fs_spirv = ps;
  } else {
    if (!spirv::Finalize(vs, &r.vs_spirv, &err)) {
      std::fprintf(stderr, "[gcnspv] VS invalid @%p: %s\n",
                   static_cast<const void*>(vs_code), err.c_str());
      return false;
    }
    if (!spirv::Finalize(ps, &r.fs_spirv, &err)) {
      std::fprintf(stderr, "[gcnspv] PS invalid @%p: %s\n",
                   static_cast<const void*>(ps_code), err.c_str());
      return false;
    }
    if (!spirv::Finalize(gs, &r.gs_spirv, &err)) {
      std::fprintf(stderr, "[gcnspv] RECTLIST GS invalid: %s\n", err.c_str());
      return false;
    }
  }
  r.ok = !r.vs_spirv.empty() && !r.gs_spirv.empty() && !r.fs_spirv.empty();

  // DELTA_GPU_SPVDUMP_ADDR=<ps guest addr>: write that shader's emitted
  // fragment SPIR-V to /tmp/delta_ps_<addr>.spv. Reading the GCN with
  // DELTA_GPU_SHDIS_ADDR says what the title asked for; only the module says
  // what we built from it, which is the difference that matters once every
  // constant feeding a shader has been shown correct at the UBO.
  if (kSpvDumpAddr && ps_code &&
      reinterpret_cast<uint64_t>(ps_code) == kSpvDumpAddr.get() &&
      !r.fs_spirv.empty()) {
    static bool once = false;
    if (!once) {
      once = true;
      char path[128];
      std::snprintf(path, sizeof(path), "/tmp/delta_ps_%lx.spv",
                    (unsigned long)kSpvDumpAddr.get());
      if (FILE* f = std::fopen(path, "wb")) {
        std::fwrite(r.fs_spirv.data(), 4, r.fs_spirv.size(), f);
        std::fclose(f);
        std::fprintf(stderr, "[spvdump] ps %#lx -> %s (%zu words)\n",
                     (unsigned long)kSpvDumpAddr.get(), path,
                     r.fs_spirv.size());
      }
    }
  }
  // Tally (DELTA_GPU_SPIRV): how many shaders the backend accepted vs had to
  // decline, and how many used the CFG path.
  if (kGpuSpirv) {
    static int ok_count = 0, cfg_count = 0, logged = 0;
    if (r.ok)
      ok_count++;
    if (HasControlFlow(vs_program) || HasControlFlow(ps_program))
      cfg_count++;
    if (logged < 12) {
      logged++;
      std::fprintf(stderr,
                   "[gcnspv] recompiled ok=%d (cfg-shaders=%d) this=%s\n",
                   ok_count, cfg_count, r.ok ? "spirv" : "FALLBACK");
    }
  }
  return r.ok;
}

bool RecompileComputeSpirv(const uint32_t* cs_code,
                           uint32_t num_thread_x,
                           uint32_t num_thread_y,
                           uint32_t num_thread_z,
                           uint32_t user_sgpr,
                           uint32_t tgid_enable,
                           uint32_t lds_dwords,
                           RecompiledCs& r) {
  if (!cs_code)
    return false;
  const Program program = DecodeShader(cs_code, 2048);
  MaybeDumpByAddr("CS", cs_code, program);
  const bool dbg = ShaderDebugEnabled();
  Translator t;
  t.program_base = reinterpret_cast<uint64_t>(cs_code);
  RecompiledCs tmp;  // build into a temp so a mid-emit failure leaves r intact
  ResetUnsupported();
  if (dbg)
    AuditBegin("cs", cs_code, program);
  const bool cs_ok =
      TranslateCs(program, num_thread_x, num_thread_y, num_thread_z, user_sgpr,
                  tgid_enable, lds_dwords, tmp, t) &&
      !HadUnsupported();
  std::vector<uint32_t> spv_bin;
  if (cs_ok)
    spv_bin = t.m.Assemble();
  if (dbg) {
    if (cs_ok)
      AuditPlan(PlanSummaryCs(tmp));
    else
      AuditDecline("cs translation rejected (dispatch will be skipped)");
    AuditEnd(cs_ok ? &spv_bin : nullptr);
  }
  if (!cs_ok)
    return false;
  std::string err;
  if (NoOpt()) {
    if (!spirv::Validate(spv_bin, &err)) {
      std::fprintf(stderr, "[gcnspv] CS invalid @%p: %s\n",
                   static_cast<const void*>(cs_code), err.c_str());
      return false;
    }
    tmp.spirv = spv_bin;
  } else if (!spirv::Finalize(spv_bin, &tmp.spirv, &err)) {
    std::fprintf(stderr, "[gcnspv] CS invalid @%p: %s\n",
                 static_cast<const void*>(cs_code), err.c_str());
    return false;
  }
  if (tmp.spirv.empty())
    return false;
  tmp.ok = true;
  r = std::move(tmp);
  return true;
}

}  // namespace gpu::gcn

#endif  // DELTA_HAVE_SPIRV_BACKEND
