// Seed: 1005908659
`define pp_7 0
`default_nettype id_2
module module_0 (
    input logic id_0,
    output wand id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output logic id_6
);
  always @(posedge 1) SystemTFIdentifier(id_0, id_3, id_4[1] ^ 1, 1'h0, id_0, 1 | id_0);
  type_19(
      id_0, 1
  );
  reg   id_7 = 1;
  logic id_8;
  type_21(
      1'd0 == 1, 1, 1'b0, 1, 1 == 1, 1
  );
  reg id_9;
  assign id_7 = (1);
  always @(posedge 1'b0) id_6 = 1;
  assign id_1[1] = id_0;
  always @(negedge 1) begin
    id_7 <= 1 - 1'd0 ? 1'b0 : 1 + (1);
  end
  logic id_10;
  initial begin
    id_9 <= (1);
  end
  logic id_11;
  logic id_12;
  assign id_2 = id_8;
  logic id_13;
endmodule
