# Ex2Verilog
Mux by generate, Registers, Fibonacci, ALU
