;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	MOV -11, <-20
	ADD 210, 30
	JMP 0, #2
	SUB <0, @2
	SUB -10, <410
	ADD 210, 30
	SUB -11, <-20
	JMP <121, #106
	JMP 0, #2
	SUB <0, @2
	ADD 210, 30
	SUB @121, @116
	SUB @121, 106
	SUB #2, @0
	SLT @121, 103
	SUB <0, @2
	JMN @2, #0
	SUB @121, 103
	CMP #2, @0
	ADD <-40, @39
	SUB @131, @106
	SPL 0, <332
	JMN @12, #200
	SUB <20, @-2
	DAT #40, #49
	DJN -1, @-20
	SUB 12, 10
	SUB 12, 10
	SLT 210, 30
	SUB -11, <-20
	DJN -1, @-20
	SUB #102, 101
	SUB #2, @0
	MOV -11, <-20
	SUB 12, 10
	CMP -207, <-120
	SPL 10, 332
	DJN @0, 7
	MOV -11, <-20
	DJN @0, 7
	CMP -207, <-120
	SUB #100, 10
	CMP -207, <-120
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	SUB <0, @2
	JMN 0, #2
