# Info: [9566]: Logging session transcript to file /nfs/home/a/a_rajmoh/precision.log
//  Precision RTL Synthesis  64-bit 2016.1.0.15 (Production Release) Wed Jun  8 09:35:56 PDT 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux a_rajmoh@grace.encs.concordia.ca #1 SMP Wed Nov 2 16:40:42 CDT 2022 3.10.0-1160.80.1.el7.x86_64 x86_64
//  
//  Start time Sun Dec  4 16:35:54 2022
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /nfs/home/a/a_rajmoh/precision.log
# COMMAND: open_project /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level.psp
# Info: [9574]: Input directory: /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier
# Info: [9569]: Moving session transcript to file /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/precision.log
# Info: [9575]: The Results Directory has been set to: /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level_impl_1/
# Info: [9565]: Appending project transcript to file /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level_impl_1/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv2p.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
# Info: [15324]: Setting Part to: "2VP30ff896".
# Info: [15325]: Setting Process to: "7".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [570]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/xcv2p.syn.
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation Synthesis_digital_design_to_level_impl_1 in project /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level.psp.
open_project /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level.psp
# COMMAND: compile
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2016a.7
# Info: [42502]: Analyzing input file "/nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/expression_calculator_top_level.vhd" ...
# Info: [659]: Top module of the design is set to: expression_calculator_top_level.
# Info: [657]: Current working directory: /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:11:46
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:47:43
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.expression_calculator_top_level(expression_calculator_top_level_arch): Pre-processing...
# Info: [44523]: Root Module work.expression_calculator_top_level(expression_calculator_top_level_arch): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 70.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Warning: [4559]: Found black-box: work.register_16bit; "/nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/expression_calculator_top_level.vhd", line 43:.
# Warning: [4559]: Found black-box: work.increment_by_1_unit; "/nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/expression_calculator_top_level.vhd", line 37:.
# Warning: [4559]: Found black-box: work.divide_by_4_unit; "/nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/expression_calculator_top_level.vhd", line 31:.
# Warning: [4559]: Found black-box: work.array_multiplier_8bit; "/nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/expression_calculator_top_level.vhd", line 24:.
# Warning: [4559]: Found black-box: work.register_8bit; "/nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/expression_calculator_top_level.vhd", line 17:.
# Info: [657]: Current working directory: /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level_impl_1.
# Info: [15330]: Doing rtl optimizations.
# Info: [660]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [657]: Current working directory: /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level_impl_1.
# Info: [15002]: Optimizing design view:.work.expression_calculator_top_level.expression_calculator_top_level_arch
# Info: [3027]: Writing file: /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level_impl_1/expression_calculator_top_level.edf.
# Info: [3027]: Writing file: /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level_impl_1/expression_calculator_top_level.ucf.
# Info: [660]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation Synthesis_digital_design_to_level_impl_1.
# Info: [9530]: Closed project: /nfs/home/a/a_rajmoh/digital_design_syn/vhdl_array_multiplier/Synthesis_digital_design_to_level.psp.
close_project -discard
exit -force
