#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 14 13:04:50 2024
# Process ID: 15336
# Current directory: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9844 C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.xpr
# Log file: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/vivado.log
# Journal file: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado\vivado.jou
# Running On: mikkelsPC, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8379 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/B_Git/MCS/MC/MC_V1/Vivado' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1515.234 ; gain = 347.484
create_bd_design "Block_DIagram"
Wrote  : <C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.srcs\sources_1\bd\Block_DIagram\Block_DIagram.bd> 
create_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1672.035 ; gain = 130.047
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
file mkdir C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new
close [ open C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new/SDC_Monitor.vhd w ]
add_files C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new/SDC_Monitor.vhd
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
make_wrapper -files [get_files C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
Wrote  : <C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.srcs\sources_1\bd\Block_DIagram\Block_DIagram.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/ui/bd_4e7c58e1.ui> 
Verilog Output written to : C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v
Verilog Output written to : C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/sim/Block_DIagram.v
Verilog Output written to : C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/hdl/Block_DIagram_wrapper.v
make_wrapper: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1984.684 ; gain = 244.031
add_files -norecurse c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/hdl/Block_DIagram_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_cell -type module -reference SDC_Monitor_CAR SDC_Monitor_CAR_0
set_property location {1 78 22} [get_bd_cells SDC_Monitor_CAR_0]
set_property location {1 112 -83} [get_bd_cells SDC_Monitor_CAR_0]
undo
INFO: [Common 17-17] undo 'set_property location {1 112 -83} [get_bd_cells SDC_Monitor_CAR_0]'
undo
INFO: [Common 17-17] undo 'set_property location {1 78 22} [get_bd_cells SDC_Monitor_CAR_0]'
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference SDC_Monitor_CAR SDC_Monitor_CAR_0'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_bd_design {C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
create_bd_cell -type module -reference SDC_Monitor_CAR SDC_Monitor_CAR_0
WARNING: [IP_Flow 19-3571] IP 'Block_DIagram_SDC_Monitor_CAR_0_1' is restricted:
* Detected changes to module reference file(s).
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/IS_SDC_CLOSED_O] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <SDC_Monitor_CAR_0_IS_SDC_CLOSED_O>. This pin will not be connected as a part of interface connection <GPIO>.
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
regenerate_bd_layout
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.srcs\sources_1\bd\Block_DIagram\Block_DIagram.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/ui/bd_4e7c58e1.ui> 
set_property location {3.5 1220 332} [get_bd_cells SDC_Monitor_CAR_0]
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'set_property location {3.5 1220 332} [get_bd_cells SDC_Monitor_CAR_0]'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
update_module_reference {Block_DIagram_SDC_Monitor_CAR_0_0 Block_DIagram_SDC_Monitor_CAR_0_1}
Upgrading 'C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd'
INFO: [IP_Flow 19-3420] Updated Block_DIagram_SDC_Monitor_CAR_0_1 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'IS_SDC_CLOSED_O'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SDC_ERROR_VECTOR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'TSAC_AMS_Enable_I'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'TSAC_HV_Connector_I'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'TSAC_IMD_I'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Block_DIagram_SDC_Monitor_CAR_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'IS_SDC_CLOSED_O' is not found on the upgraded version of the cell '/SDC_Monitor_CAR_0'. Its connection to the net 'SDC_Monitor_CAR_0_IS_SDC_CLOSED_O' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Block_DIagram_SDC_Monitor_CAR_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <SDC_Monitor_CAR_0_IS_SDC_CLOSED_O> has no source
Wrote  : <C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.srcs\sources_1\bd\Block_DIagram\Block_DIagram.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/ui/bd_4e7c58e1.ui> 
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/SDC_ERROR_VECTOR] [get_bd_pins axi_gpio_0/gpio_io_i]
startgroup
set_property CONFIG.C_GPIO_WIDTH {16} [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property CONFIG.C_INTERRUPT_PRESENT {1} [get_bd_cells axi_gpio_0]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list \
  CONFIG.PCW_IRQ_F2P_INTR {1} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins axi_gpio_0/ip2intc_irpt]
update_module_reference {Block_DIagram_SDC_Monitor_CAR_0_0 Block_DIagram_SDC_Monitor_CAR_0_1}
Upgrading 'C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd'
INFO: [IP_Flow 19-3420] Updated Block_DIagram_SDC_Monitor_CAR_0_1 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SDC_OPEN_interrupt_O'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SDC_open_interript_O'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Block_DIagram_SDC_Monitor_CAR_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Block_DIagram_SDC_Monitor_CAR_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.srcs\sources_1\bd\Block_DIagram\Block_DIagram.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/ui/bd_4e7c58e1.ui> 
startgroup
set_property CONFIG.C_IS_DUAL {0} [get_bd_cells axi_gpio_0]
endgroup
update_module_reference {Block_DIagram_SDC_Monitor_CAR_0_0 Block_DIagram_SDC_Monitor_CAR_0_1}
Upgrading 'C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd'
INFO: [IP_Flow 19-3420] Updated Block_DIagram_SDC_Monitor_CAR_0_1 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'SDC_ERROR_VECTOR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'SDC_OPEN_interrupt_O'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'SDC_open_interript_O'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CLK_I'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'IS_SDC_CLOSED_VECTOR_O'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'Block_DIagram_SDC_Monitor_CAR_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'SDC_ERROR_VECTOR' is not found on the upgraded version of the cell '/SDC_Monitor_CAR_0'. Its connection to the net 'SDC_Monitor_CAR_0_IS_SDC_CLOSED_O' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'Block_DIagram_SDC_Monitor_CAR_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <SDC_Monitor_CAR_0_IS_SDC_CLOSED_O> has no source
Wrote  : <C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.srcs\sources_1\bd\Block_DIagram\Block_DIagram.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/ui/bd_4e7c58e1.ui> 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/CLK_I] [get_bd_pins processing_system7_0/FCLK_CLK0]
update_module_reference {Block_DIagram_SDC_Monitor_CAR_0_0 Block_DIagram_SDC_Monitor_CAR_0_1}
Upgrading 'C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd'
INFO: [IP_Flow 19-3420] Updated Block_DIagram_SDC_Monitor_CAR_0_1 to use current project options
WARNING: [BD 41-597] NET <SDC_Monitor_CAR_0_IS_SDC_CLOSED_O> has no source
Wrote  : <C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.srcs\sources_1\bd\Block_DIagram\Block_DIagram.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/ui/bd_4e7c58e1.ui> 
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/IS_SDC_CLOSED_VECTOR_O] [get_bd_pins axi_gpio_0/gpio_io_i]
generate_target all [get_files C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd]
Wrote  : <C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.srcs\sources_1\bd\Block_DIagram\Block_DIagram.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/ui/bd_4e7c58e1.ui> 
Verilog Output written to : C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v
Verilog Output written to : C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/sim/Block_DIagram.v
Verilog Output written to : C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/hdl/Block_DIagram_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_auto_pc_0/Block_DIagram_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/hw_handoff/Block_DIagram.hwh
Generated Hardware Definition File C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2167.637 ; gain = 21.160
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd]
launch_runs Block_DIagram_SDC_Monitor_CAR_0_1_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_DIagram_SDC_Monitor_CAR_0_1
[Tue Oct 15 10:27:51 2024] Launched Block_DIagram_SDC_Monitor_CAR_0_1_synth_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_SDC_Monitor_CAR_0_1_synth_1/runme.log
wait_on_run Block_DIagram_SDC_Monitor_CAR_0_1_synth_1
[Tue Oct 15 10:27:51 2024] Waiting for Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 to finish...
[Tue Oct 15 10:27:56 2024] Waiting for Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 to finish...
[Tue Oct 15 10:28:01 2024] Waiting for Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 to finish...
[Tue Oct 15 10:28:06 2024] Waiting for Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 to finish...
[Tue Oct 15 10:28:16 2024] Waiting for Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 to finish...
[Tue Oct 15 10:28:26 2024] Waiting for Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 to finish...
[Tue Oct 15 10:28:36 2024] Waiting for Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 to finish...
[Tue Oct 15 10:28:46 2024] Waiting for Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 to finish...
[Tue Oct 15 10:29:06 2024] Waiting for Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 to finish...

*** Running vivado
    with args -log Block_DIagram_SDC_Monitor_CAR_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_DIagram_SDC_Monitor_CAR_0_1.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Block_DIagram_SDC_Monitor_CAR_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 555.961 ; gain = 183.879
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_DIagram_SDC_Monitor_CAR_0_1
Command: synth_design -top Block_DIagram_SDC_Monitor_CAR_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1401.336 ; gain = 439.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram_SDC_Monitor_CAR_0_1' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_SDC_Monitor_CAR_0_1/synth/Block_DIagram_SDC_Monitor_CAR_0_1.v:53]
INFO: [Synth 8-638] synthesizing module 'SDC_Monitor_CAR' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new/SDC_Monitor.vhd:53]
	Parameter No_of_inputs bound to: 16 - type: integer 
	Parameter ClK_divider bound to: 100000000 - type: integer 
WARNING: [Synth 8-614] signal 'startup_delay_1sec' is read in the process but is not in the sensitivity list [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new/SDC_Monitor.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'SDC_Monitor_CAR' (0#1) [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new/SDC_Monitor.vhd:53]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram_SDC_Monitor_CAR_0_1' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_SDC_Monitor_CAR_0_1/synth/Block_DIagram_SDC_Monitor_CAR_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element clock_1Hz_enable_reg was removed.  [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new/SDC_Monitor.vhd:108]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1512.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1512.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1512.840 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'IS_SDC_CLOSED_VECTOR_O_reg' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/new/SDC_Monitor.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT3   |     1|
|4     |LUT4   |     6|
|5     |LUT5   |     2|
|6     |LUT6   |     1|
|7     |FDRE   |    32|
|8     |LD     |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1512.840 ; gain = 550.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1512.840 ; gain = 550.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1512.840 ; gain = 550.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1518.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1526.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

The system cannot find the path specified.
Synth Design complete | Checksum: ad4f4707
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:49 . Memory (MB): peak = 1526.590 ; gain = 954.895
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1526.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_SDC_Monitor_CAR_0_1_synth_1/Block_DIagram_SDC_Monitor_CAR_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Block_DIagram_SDC_Monitor_CAR_0_1, cache-ID = 73c7ab622cfd52e9
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1526.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_SDC_Monitor_CAR_0_1_synth_1/Block_DIagram_SDC_Monitor_CAR_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Block_DIagram_SDC_Monitor_CAR_0_1_utilization_synth.rpt -pb Block_DIagram_SDC_Monitor_CAR_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 10:28:59 2024...
[Tue Oct 15 10:29:06 2024] Block_DIagram_SDC_Monitor_CAR_0_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 2175.305 ; gain = 7.668
launch_runs Block_DIagram_auto_pc_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_DIagram_auto_pc_0
[Tue Oct 15 10:29:06 2024] Launched Block_DIagram_auto_pc_0_synth_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_auto_pc_0_synth_1/runme.log
wait_on_run Block_DIagram_auto_pc_0_synth_1
[Tue Oct 15 10:29:07 2024] Waiting for Block_DIagram_auto_pc_0_synth_1 to finish...
[Tue Oct 15 10:29:12 2024] Waiting for Block_DIagram_auto_pc_0_synth_1 to finish...
[Tue Oct 15 10:29:17 2024] Waiting for Block_DIagram_auto_pc_0_synth_1 to finish...
[Tue Oct 15 10:29:22 2024] Waiting for Block_DIagram_auto_pc_0_synth_1 to finish...
[Tue Oct 15 10:29:32 2024] Waiting for Block_DIagram_auto_pc_0_synth_1 to finish...
[Tue Oct 15 10:29:42 2024] Waiting for Block_DIagram_auto_pc_0_synth_1 to finish...
[Tue Oct 15 10:29:52 2024] Waiting for Block_DIagram_auto_pc_0_synth_1 to finish...
[Tue Oct 15 10:30:02 2024] Waiting for Block_DIagram_auto_pc_0_synth_1 to finish...

*** Running vivado
    with args -log Block_DIagram_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_DIagram_auto_pc_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Block_DIagram_auto_pc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 555.141 ; gain = 179.801
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_DIagram_auto_pc_0
Command: synth_design -top Block_DIagram_auto_pc_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1404.574 ; gain = 439.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram_auto_pc_0' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_auto_pc_0/synth/Block_DIagram_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram_auto_pc_0' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_auto_pc_0/synth/Block_DIagram_auto_pc_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_29_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_29_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[7] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[6] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[5] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[4] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[3] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[2] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[1] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[0] in module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[7] in module axi_protocol_converter_v2_1_29_b2s_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[6] in module axi_protocol_converter_v2_1_29_b2s_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[5] in module axi_protocol_converter_v2_1_29_b2s_wrap_cmd is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1650.211 ; gain = 685.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1650.211 ; gain = 685.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1650.211 ; gain = 685.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1650.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_auto_pc_0/Block_DIagram_auto_pc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_auto_pc_0/Block_DIagram_auto_pc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_auto_pc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_auto_pc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1742.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1742.977 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_auto_pc_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |     5|
|3     |LUT2    |    19|
|4     |LUT3    |   236|
|5     |LUT4    |    43|
|6     |LUT5    |    53|
|7     |LUT6    |   130|
|8     |SRL16E  |    18|
|9     |SRLC32E |    47|
|10    |FDRE    |   546|
|11    |FDSE    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1742.977 ; gain = 778.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1742.977 ; gain = 685.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 1742.977 ; gain = 778.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1742.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 45ed89e2
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1742.977 ; gain = 1171.102
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1742.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_auto_pc_0_synth_1/Block_DIagram_auto_pc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Block_DIagram_auto_pc_0, cache-ID = 59ff96bc2716520f
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1742.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_auto_pc_0_synth_1/Block_DIagram_auto_pc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Block_DIagram_auto_pc_0_utilization_synth.rpt -pb Block_DIagram_auto_pc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 10:30:11 2024...
[Tue Oct 15 10:30:17 2024] Block_DIagram_auto_pc_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:10 . Memory (MB): peak = 2175.371 ; gain = 0.066
launch_runs Block_DIagram_axi_gpio_0_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_DIagram_axi_gpio_0_0
[Tue Oct 15 10:30:17 2024] Launched Block_DIagram_axi_gpio_0_0_synth_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_axi_gpio_0_0_synth_1/runme.log
wait_on_run Block_DIagram_axi_gpio_0_0_synth_1
[Tue Oct 15 10:30:17 2024] Waiting for Block_DIagram_axi_gpio_0_0_synth_1 to finish...
[Tue Oct 15 10:30:22 2024] Waiting for Block_DIagram_axi_gpio_0_0_synth_1 to finish...
[Tue Oct 15 10:30:27 2024] Waiting for Block_DIagram_axi_gpio_0_0_synth_1 to finish...
[Tue Oct 15 10:30:32 2024] Waiting for Block_DIagram_axi_gpio_0_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Tue Oct 15 10:30:38 2024] Interrupt received

*** Running vivado
    with args -log Block_DIagram_axi_gpio_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_DIagram_axi_gpio_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Block_DIagram_axi_gpio_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 554.109 ; gain = 180.145
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_DIagram_axi_gpio_0_0
Command: synth_design -top Block_DIagram_axi_gpio_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5012
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2175.371 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_runs' was cancelled
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: 

launch_runs impl_1 -to_step write_bitstream -jobs 5
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Block_DIagram_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Block_DIagram_rst_ps7_0_100M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_DIagram_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_DIagram_rst_ps7_0_100M_0
[Tue Oct 15 10:30:52 2024] Launched Block_DIagram_processing_system7_0_0_synth_1, Block_DIagram_axi_gpio_0_0_synth_1, Block_DIagram_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
Block_DIagram_processing_system7_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_processing_system7_0_0_synth_1/runme.log
Block_DIagram_axi_gpio_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_axi_gpio_0_0_synth_1/runme.log
Block_DIagram_rst_ps7_0_100M_0_synth_1: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/Block_DIagram_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/synth_1/runme.log
[Tue Oct 15 10:30:52 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Block_DIagram_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.668 ; gain = 435.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram_wrapper' [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/hdl/Block_DIagram_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:13]
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram_SDC_Monitor_CAR_0_1' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_SDC_Monitor_CAR_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram_SDC_Monitor_CAR_0_1' (0#1) [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_SDC_Monitor_CAR_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram_axi_gpio_0_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram_axi_gpio_0_0' (0#1) [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram_processing_system7_0_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram_processing_system7_0_0' (0#1) [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_MDC' of module 'Block_DIagram_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:181]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_O' of module 'Block_DIagram_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:181]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_T' of module 'Block_DIagram_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:181]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'Block_DIagram_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:181]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'Block_DIagram_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:181]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'Block_DIagram_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:181]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'Block_DIagram_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:181]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'Block_DIagram_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:181]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'Block_DIagram_processing_system7_0_0' has 74 connections declared, but only 66 given [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:181]
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram_ps7_0_axi_periph_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:319]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1K6MH97' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:624]
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram_auto_pc_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram_auto_pc_0' (0#1) [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'Block_DIagram_auto_pc_0' is unconnected for instance 'auto_pc' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:859]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'Block_DIagram_auto_pc_0' is unconnected for instance 'auto_pc' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:859]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'Block_DIagram_auto_pc_0' has 59 connections declared, but only 57 given [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:859]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1K6MH97' (0#1) [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:624]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram_ps7_0_axi_periph_0' (0#1) [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:319]
INFO: [Synth 8-6157] synthesizing module 'Block_DIagram_rst_ps7_0_100M_0' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram_rst_ps7_0_100M_0' (0#1) [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/.Xil/Vivado-15336-mikkelsPC/realtime/Block_DIagram_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'Block_DIagram_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:310]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'Block_DIagram_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:310]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Block_DIagram_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:310]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Block_DIagram_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:310]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'Block_DIagram_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:310]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram' (0#1) [C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/synth/Block_DIagram.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Block_DIagram_wrapper' (0#1) [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/hdl/Block_DIagram_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1K6MH97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1K6MH97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module Block_DIagram_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module Block_DIagram_ps7_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2827.367 ; gain = 542.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.281 ; gain = 560.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.281 ; gain = 560.191
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_SDC_Monitor_CAR_0_1/Block_DIagram_SDC_Monitor_CAR_0_1.dcp' for cell 'Block_DIagram_i/SDC_Monitor_CAR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_axi_gpio_0_0/Block_DIagram_axi_gpio_0_0.dcp' for cell 'Block_DIagram_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_processing_system7_0_0/Block_DIagram_processing_system7_0_0.dcp' for cell 'Block_DIagram_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_rst_ps7_0_100M_0/Block_DIagram_rst_ps7_0_100M_0.dcp' for cell 'Block_DIagram_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_auto_pc_0/Block_DIagram_auto_pc_0.dcp' for cell 'Block_DIagram_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2866.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_processing_system7_0_0/Block_DIagram_processing_system7_0_0.xdc] for cell 'Block_DIagram_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_processing_system7_0_0/Block_DIagram_processing_system7_0_0.xdc] for cell 'Block_DIagram_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_processing_system7_0_0/Block_DIagram_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_DIagram_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_DIagram_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_axi_gpio_0_0/Block_DIagram_axi_gpio_0_0_board.xdc] for cell 'Block_DIagram_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_axi_gpio_0_0/Block_DIagram_axi_gpio_0_0_board.xdc] for cell 'Block_DIagram_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_axi_gpio_0_0/Block_DIagram_axi_gpio_0_0.xdc] for cell 'Block_DIagram_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_axi_gpio_0_0/Block_DIagram_axi_gpio_0_0.xdc] for cell 'Block_DIagram_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_rst_ps7_0_100M_0/Block_DIagram_rst_ps7_0_100M_0_board.xdc] for cell 'Block_DIagram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_rst_ps7_0_100M_0/Block_DIagram_rst_ps7_0_100M_0_board.xdc] for cell 'Block_DIagram_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_rst_ps7_0_100M_0/Block_DIagram_rst_ps7_0_100M_0.xdc] for cell 'Block_DIagram_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_rst_ps7_0_100M_0/Block_DIagram_rst_ps7_0_100M_0.xdc] for cell 'Block_DIagram_i/rst_ps7_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.gen/sources_1/bd/Block_DIagram/ip/Block_DIagram_rst_ps7_0_100M_0/Block_DIagram_rst_ps7_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Block_DIagram_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Block_DIagram_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2957.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2965.168 ; gain = 680.078
34 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2965.168 ; gain = 789.797
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/MC/MC_V1_Zybo/Vitis/Block_DIagram_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/B_Git/MCS/MC/MC_V1_Zybo/Vitis/Block_DIagram_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/B_Git/MCS/MC/MC_V1_Zybo/Vitis/Block_DIagram_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3131.062 ; gain = 142.664
open_bd_design {C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/Block_DIagram.bd}
set_property offset 0x41200000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1_Zybo\Vivado\project_1.srcs\sources_1\bd\Block_DIagram\Block_DIagram.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1_Zybo/Vivado/project_1.srcs/sources_1/bd/Block_DIagram/ui/bd_4e7c58e1.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 21:32:04 2024...
