\hypertarget{stm32f1xx__hal__rtc__ex_8h}{}\doxysection{STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f1xx\+\_\+hal\+\_\+rtc\+\_\+ex.h File Reference}
\label{stm32f1xx__hal__rtc__ex_8h}\index{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_rtc\_ex.h@{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_rtc\_ex.h}}


Header file of RTC HAL Extension module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+rtc\+\_\+ex.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_t_c___tamper_type_def}{RTC\+\_\+\+Tamper\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RTC Tamper structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Tamper\+Time\+Stamp\+IRQHandler}~HAL\+\_\+\+RTCEx\+\_\+\+Tamper\+IRQHandler
\item 
\#define {\bfseries IS\+\_\+\+RTC\+\_\+\+TAMPER}(\+\_\+\+\_\+\+TAMPER\+\_\+\+\_\+)~((\+\_\+\+\_\+\+TAMPER\+\_\+\+\_\+) == \mbox{\hyperlink{group___r_t_c_ex___tamper___pins___definitions_ga339f9515dea38efe31fbae679887c7b5}{RTC\+\_\+\+TAMPER\+\_\+1}})
\item 
\#define {\bfseries IS\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+TRIGGER}(\+\_\+\+\_\+\+TRIGGER\+\_\+\+\_\+)
\item 
\#define {\bfseries IS\+\_\+\+RTC\+\_\+\+BKP}(BKP)~((BKP) $<$= (uint32\+\_\+t)RTC\+\_\+\+BKP\+\_\+\+NUMBER)
\item 
\#define {\bfseries IS\+\_\+\+RTC\+\_\+\+SMOOTH\+\_\+\+CALIB\+\_\+\+MINUS}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+) $<$= 0x0000007\+FU)
\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___tamper___pins___definitions_ga339f9515dea38efe31fbae679887c7b5}{RTC\+\_\+\+TAMPER\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb835fd9fbe4d74e598d15de3c12e63}{BKP\+\_\+\+CR\+\_\+\+TPE}}
\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___tamper___trigger___definitions_ga20c580db49e266f2295aeed5a6915b4e}{RTC\+\_\+\+TAMPERTRIGGER\+\_\+\+LOWLEVEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28cd1469212463d8a772b0b67543d320}{BKP\+\_\+\+CR\+\_\+\+TPAL}}
\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___tamper___trigger___definitions_gae3a6644686f404fa94d23ccab6f5165b}{RTC\+\_\+\+TAMPERTRIGGER\+\_\+\+HIGHLEVEL}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_ga5897843380c7fcf865131c6bdb0fc3a1}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~SET\+\_\+\+BIT(BKP-\/$>$CSR, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the RTC Tamper interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_ga669a86ef4feb560e2059bf8cfe4fa253}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT(BKP-\/$>$CSR, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the RTC Tamper interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_gae1de3775214da8d45c4625d4ad2b6f28}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((BKP-\/$>$CSR) \& ((\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))) != RESET)? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Check whether the specified RTC Tamper interrupt has been enabled or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_gafc2d73770375bd10cf6e4faa11adc7b1}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((BKP-\/$>$CSR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) != RESET)? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Get the selected RTC Tamper\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_ga20424c15833e5665016e87d1c8a0fdf4}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((BKP-\/$>$CSR) \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a05fe4e45b0dc0b1f970e51085678d}{BKP\+\_\+\+CSR\+\_\+\+TEF}})) != RESET)? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Get the selected RTC Tamper\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_gade364b4cf1214d66463c9fa4ce667095}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+TAMPER\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~SET\+\_\+\+BIT(BKP-\/$>$CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8cec91d3c30db07961227bcea5c5452}{BKP\+\_\+\+CSR\+\_\+\+CTE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7dc97ae504ef58fb2137c1fdd02fc4e}{BKP\+\_\+\+CSR\+\_\+\+CTI}})
\begin{DoxyCompactList}\small\item\em Clear the RTC Tamper\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_ga478ad09ced41635a716517d6d7a9d308}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+SECOND\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~SET\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRH, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the RTC Second interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_gaeabebd43f00fc7797cb006907177ebe4}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+SECOND\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRH, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the RTC Second interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_gad94c3172ce081129ff09dcad950614cf}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+SECOND\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRH)\& ((\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))) != RESET)? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Check whether the specified RTC Second interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_ga0d1a2771061c539ec918f9a11fb8544f}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+SECOND\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRL) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) != RESET)? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Get the selected RTC Second\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_ga8d5d9d29349a429a46f513179baf92d7}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+SECOND\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRL) \&= $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the RTC Second\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_ga8eab0c6e7be20e701febd3961efee1f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+OVERFLOW\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~SET\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRH, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the RTC Overflow interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_ga45e743a3e8473dfc989d04689c589283}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+OVERFLOW\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRH, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the RTC Overflow interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_gab19045764ae19c76a12735ea10fd4d5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+OVERFLOW\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRH)\& ((\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))) ) != RESET)? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Check whether the specified RTC Overflow interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_ga654d04039f4a49d6a3bc5d5f0aa3b51b}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+OVERFLOW\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRL) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) != RESET)? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Get the selected RTC Overflow\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_t_c_ex___exported___macros_gaed847b2540290557adf783d52d97fb52}{\+\_\+\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+OVERFLOW\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CRL) = $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the RTC Overflow\textquotesingle{}s pending flags. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Set\+Tamper} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc, \mbox{\hyperlink{struct_r_t_c___tamper_type_def}{RTC\+\_\+\+Tamper\+Type\+Def}} $\ast$s\+Tamper)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Set\+Tamper\+\_\+\+IT} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc, \mbox{\hyperlink{struct_r_t_c___tamper_type_def}{RTC\+\_\+\+Tamper\+Type\+Def}} $\ast$s\+Tamper)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Deactivate\+Tamper} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc, uint32\+\_\+t Tamper)
\item 
void {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Tamper\+IRQHandler} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc)
\item 
void {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Tamper1\+Event\+Callback} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Poll\+For\+Tamper1\+Event} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Set\+Second\+\_\+\+IT} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Deactivate\+Second} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc)
\item 
void {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+RTCIRQHandler} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc)
\item 
void {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+RTCEvent\+Callback} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc)
\item 
void {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+RTCEvent\+Error\+Callback} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc)
\item 
void {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+BKUPWrite} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc, uint32\+\_\+t Backup\+Register, uint32\+\_\+t Data)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+BKUPRead} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc, uint32\+\_\+t Backup\+Register)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RTCEx\+\_\+\+Set\+Smooth\+Calib} (\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} $\ast$hrtc, uint32\+\_\+t Smooth\+Calib\+Period, uint32\+\_\+t Smooth\+Calib\+Plus\+Pulses, uint32\+\_\+t Smouth\+Calib\+Minus\+Pulses\+Value)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RTC HAL Extension module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 