// Seed: 2581610852
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri1 id_4
    , id_7,
    input supply0 id_5
);
  assign module_1.id_28 = 0;
  logic id_8 = id_7[-1] | 1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_16 = 32'd76
) (
    input supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    output wor id_3,
    input supply0 id_4,
    output wand id_5,
    input uwire id_6,
    input tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input uwire id_12,
    output uwire id_13,
    input wire id_14,
    output uwire id_15
    , id_32,
    output tri0 _id_16,
    output supply1 id_17,
    output wand id_18,
    input wor id_19,
    input supply0 id_20,
    input tri id_21,
    output wire id_22,
    input wand id_23,
    output tri0 id_24,
    input supply1 id_25,
    input supply0 id_26,
    input tri0 id_27,
    output supply0 id_28,
    input wand id_29,
    output tri0 id_30
);
  logic [-1 'b0 : id_16] id_33 = id_33;
  module_0 modCall_1 (
      id_18,
      id_24,
      id_28,
      id_17,
      id_9,
      id_9
  );
endmodule
