<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTMG 210-274] Memory 'face_classifier_cKfY' is read-only, switch it to a ROM." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:46:04.325+0530" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'face_classifier_cJfO' is read-only, switch it to a ROM." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:46:04.211+0530" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'face_classifier_cIfE' is read-only, switch it to a ROM." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:46:04.098+0530" type="Warning"/>
        <logs message="WARNING: [RTMG 210-274] Memory 'face_classifier_cHfu' is read-only, switch it to a ROM." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:46:03.985+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_1_output_shape' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.480+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_output_shape' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.441+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_bias_array' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.406+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_shape' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.369+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_kernel_array' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.325+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dropout_3_output_sha' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.288+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_2_output_array' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.250+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dropout_3_output_arr' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.213+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'batch_normalization_4' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.160+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'batch_normalization_5' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.123+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'batch_normalization_13' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.087+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'batch_normalization_6' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.051+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'batch_normalization_7' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:43.017+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_1_bias_array' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.979+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dropout_2_output_sha' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.931+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_1_output_array' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.879+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dropout_2_output_arr' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.825+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'batch_normalization_1' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.652+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'dense_output_array' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.605+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_2_bias_numel' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.581+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_bias_numel' is power-on initialization." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.563+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_numel' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.537+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_kernel_numel' is power-on initialization." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.517+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_2_kernel_ndim' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.489+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_kernel_ndim' is power-on initialization." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.459+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_2_output_numel' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.434+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_output_numel' is power-on initialization." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.406+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_2_output_ndim' is power-on initialization." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.368+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'batch_normalization_12' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.334+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'batch_normalization_12' is power-on initialization." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.308+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'batch_normalization_8' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.284+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'batch_normalization_8' is power-on initialization." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.268+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_1_bias_numel' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.249+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_1_bias_numel' is power-on initialization." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.221+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'dense_1_output_numel' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.200+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'dense_1_output_numel' is power-on initialization." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.179+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global scalar 'batch_normalization_3' will not be exposed as RTL port." projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T15:45:42.160+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_fexp_6_full_dsp_32.vhd:190]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_6.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cEe0_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cEe0(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cFfa_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cFfa(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cHfu_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cHfu(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cIfE_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cIfE(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cJfO_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cJfO(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cKfY_rom&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cKfY(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cLf8_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cLf8(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cOgC_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cOgC(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cXh4_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cXh4(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c2iS_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c2iS(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c4jc_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c4jc(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c5jm_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c5jm(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c6jw_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c6jw(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c7jG_ram&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c7jG(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_permA_ram&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_permA(DataWidth=64,Addre...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbkb_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbkb_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cbkb(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ccud_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ccud_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ccud(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_idx2sub&#xD;&#xA;Compiling module xil_defaultlib.k2c_sub2idx&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fadd_2_full_dsp_32 [face_classifier_c_ap_fadd_2_full...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ceOg(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily=&quot;virte...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;v...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily=&quot;virte...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fmul_1_max_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fmul_1_max_dsp_32 [face_classifier_c_ap_fmul_1_max_...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cfYi(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cg8j_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cg8j_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cg8j(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cxdS_div_u(in0_W...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cxdS_div(in0_WID...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cxdS(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cBew_DSP48_6&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cBew(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cCeG_DSP48_7&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cCeG(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot2_1&#xD;&#xA;Compiling module xil_defaultlib.k2c_bias_add&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cDeQ_DSP48_8&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cDeQ(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense2&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense_dense_bjbC_rom&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense_dense_bjbC(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_dense_kerdEe_rom&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_dense_kerdEe(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_permB_ram&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot_permB(DataWidth=2,Addres...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_chbi_DSP48_0&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_chbi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cibs_DSP48_1&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cibs(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ckbM_DSP48_2&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ckbM(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense2_1_denszec_rom&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense2_1_denszec(DataWidth=3...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot2_dense_1_wdI_rom&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot2_dense_1_wdI(DataWidth=6...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cyd2_DSP48_4&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cyd2(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dot2&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cAem_DSP48_5&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cAem(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.k2c_dense2_1&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublncg_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublncg(DataWidth=5...&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublocq_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublocq(DataWidth=2...&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublpcA_rom&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_doublpcA(DataWidth=4...&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cqcK_DSP48_3&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cqcK(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.exp_generic_double_s&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_faddfsub_2_full_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_faddfsub_2_full_dsp_32 [face_classifier_c_ap_faddfsub_2_...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_crcU(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_6.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;v...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=7,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=7)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=7,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=7,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_6.flt_div [\flt_div(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fdiv_8_no_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fdiv_8_no_dsp_32 [face_classifier_c_ap_fdiv_8_no_d...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cmb6(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(a_w=64,a_fw=53,o...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fptrunc_0_no_dsp_64_arch of entity xil_defaultlib.face_classifier_c_ap_fptrunc_0_no_dsp_64 [face_classifier_c_ap_fptrunc_0_n...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_csc4(ID=1)&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fpext_0_no_dsp_32 [face_classifier_c_ap_fpext_0_no_...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_ctde(ID=1)&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;virtexu...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fcmp_0_no_dsp_32 [face_classifier_c_ap_fcmp_0_no_d...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cudo(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=52)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=54,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0,fast_in...]&#xD;&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xD;&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;v...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=55,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=54,regi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.alignment [\alignment(c_xdevicefamily=&quot;virt...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=47,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=56,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.addsub_dsp [\addsub_dsp(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.addsub [\addsub(c_xdevicefamily=&quot;virtexu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.align_add [\align_add(c_xdevicefamily=&quot;virt...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtexu&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtexu&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtexu&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.mux4 [\mux4(c_xdevicefamily=&quot;virtexu&quot;,...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=56)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=56,resu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=19,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=28,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=29,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=2)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.face_classifier_c_ap_dadd_3_full_dsp_64 [face_classifier_c_ap_dadd_3_full...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_cvdy(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.generic_tanh_float_s&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fsub_2_full_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fsub_2_full_dsp_32 [face_classifier_c_ap_fsub_2_full...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_clbW(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.k2c_batch_norm&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=43,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=4)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=4,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=5)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay_s [\delay_s(width=10,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay_s [\delay_s(width=9,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=6,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;v...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=34,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.shift_msb_first [\shift_msb_first(a_width=24,resu...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=35,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=36)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=34)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=33,length=2)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=3)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110010010110&quot;)(0...]&#xD;&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110000111100&quot;)(0...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_6.flt_exp [\flt_exp(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]&#xD;&#xA;Compiling architecture face_classifier_c_ap_fexp_6_full_dsp_32_arch of entity xil_defaultlib.face_classifier_c_ap_fexp_6_full_dsp_32 [face_classifier_c_ap_fexp_6_full...]&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c8jQ(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.face_classifier_c&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_dense_input_input_a...&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_dense_input_input_s...&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_activation_3_output...&#xD;&#xA;Compiling module xil_defaultlib.AESL_automem_activation_3_output...&#xD;&#xA;Compiling module xil_defaultlib.apatb_face_classifier_c_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot face_classifier_c&#xD;&#xA;&#xD;&#xA;****** Webtalk v2018.2 (64-bit)&#xD;&#xA;  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018&#xD;&#xA;  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018&#xD;&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/ketan/Desktop/college/CS-577-Course-Project/TestSynth/FaceClassifier/solution1/sim/verilog/xsim.dir/face_classifier_c/webtalk/xsim_webtalk.tcl -notrace" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:36.824+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:21.108+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:21.098+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14403]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:21.085+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:20.927+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:78210]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:20.915+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77294]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:20.904+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:79206]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:20.887+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.770+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.760+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.749+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:77053]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.738+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:76921]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.727+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.716+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.705+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.693+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.683+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.673+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.662+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.650+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.639+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:14216]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.628+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.611+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_fsub_2_full_dsp_32.vhd:195]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.596+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.151+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.138+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_dadd_3_full_dsp_64.vhd:195]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:16.009+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.709+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.697+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.684+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.673+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.534+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.524+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.513+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.292+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.280+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.268+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.256+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.242+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.229+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.218+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.207+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.194+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_fcmp_0_no_dsp_32.vhd:194]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:14.183+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.994+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.982+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_fpext_0_no_dsp_32.vhd:184]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.966+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.586+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.575+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.563+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.552+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.542+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.531+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.520+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_fptrunc_0_no_dsp_64.vhd:184]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.510+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.103+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.091+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.078+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.067+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_fdiv_8_no_dsp_32.vhd:195]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:13.049+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:12.638+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:12.625+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:12.613+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:12.600+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:12.570+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:12.557+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_faddfsub_2_full_dsp_32.vhd:200]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:12.540+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:12.101+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:12.089+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_fmul_1_max_dsp_32.vhd:195]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:11.949+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.613+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.592+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.554+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.536+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.518+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.503+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.490+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.477+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.461+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.412+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:10.399+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/face_classifier_c_ap_fadd_2_full_dsp_32.vhd:195]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:09.935+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.762+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.750+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.424+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.406+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.392+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.380+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.367+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.352+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.338+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.325+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.308+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.293+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.275+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.230+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.161+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:08.140+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:07.999+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:07.618+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="FaceClassifier" solutionName="solution1" date="2024-04-21T18:08:06.294+0530" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
