#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20906e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x205f320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20666b0 .functor NOT 1, L_0x20bcb00, C4<0>, C4<0>, C4<0>;
L_0x20bc8e0 .functor XOR 2, L_0x20bc780, L_0x20bc840, C4<00>, C4<00>;
L_0x20bc9f0 .functor XOR 2, L_0x20bc8e0, L_0x20bc950, C4<00>, C4<00>;
v0x20b9120_0 .net *"_ivl_10", 1 0, L_0x20bc950;  1 drivers
v0x20b9220_0 .net *"_ivl_12", 1 0, L_0x20bc9f0;  1 drivers
v0x20b9300_0 .net *"_ivl_2", 1 0, L_0x20bc6c0;  1 drivers
v0x20b93c0_0 .net *"_ivl_4", 1 0, L_0x20bc780;  1 drivers
v0x20b94a0_0 .net *"_ivl_6", 1 0, L_0x20bc840;  1 drivers
v0x20b95d0_0 .net *"_ivl_8", 1 0, L_0x20bc8e0;  1 drivers
v0x20b96b0_0 .net "a", 0 0, v0x20b6f40_0;  1 drivers
v0x20b9750_0 .net "b", 0 0, v0x20b6fe0_0;  1 drivers
v0x20b97f0_0 .net "c", 0 0, v0x20b7080_0;  1 drivers
v0x20b9890_0 .var "clk", 0 0;
v0x20b9930_0 .net "d", 0 0, v0x20b71c0_0;  1 drivers
v0x20b99d0_0 .net "out_pos_dut", 0 0, L_0x20bc530;  1 drivers
v0x20b9a70_0 .net "out_pos_ref", 0 0, L_0x20bb0b0;  1 drivers
v0x20b9b10_0 .net "out_sop_dut", 0 0, L_0x20bb920;  1 drivers
v0x20b9bb0_0 .net "out_sop_ref", 0 0, L_0x2091bf0;  1 drivers
v0x20b9c50_0 .var/2u "stats1", 223 0;
v0x20b9cf0_0 .var/2u "strobe", 0 0;
v0x20b9ea0_0 .net "tb_match", 0 0, L_0x20bcb00;  1 drivers
v0x20b9f70_0 .net "tb_mismatch", 0 0, L_0x20666b0;  1 drivers
v0x20ba010_0 .net "wavedrom_enable", 0 0, v0x20b7490_0;  1 drivers
v0x20ba0e0_0 .net "wavedrom_title", 511 0, v0x20b7530_0;  1 drivers
L_0x20bc6c0 .concat [ 1 1 0 0], L_0x20bb0b0, L_0x2091bf0;
L_0x20bc780 .concat [ 1 1 0 0], L_0x20bb0b0, L_0x2091bf0;
L_0x20bc840 .concat [ 1 1 0 0], L_0x20bc530, L_0x20bb920;
L_0x20bc950 .concat [ 1 1 0 0], L_0x20bb0b0, L_0x2091bf0;
L_0x20bcb00 .cmp/eeq 2, L_0x20bc6c0, L_0x20bc9f0;
S_0x20633e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x205f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2066a90 .functor AND 1, v0x20b7080_0, v0x20b71c0_0, C4<1>, C4<1>;
L_0x2066e70 .functor NOT 1, v0x20b6f40_0, C4<0>, C4<0>, C4<0>;
L_0x2067250 .functor NOT 1, v0x20b6fe0_0, C4<0>, C4<0>, C4<0>;
L_0x20674d0 .functor AND 1, L_0x2066e70, L_0x2067250, C4<1>, C4<1>;
L_0x207e290 .functor AND 1, L_0x20674d0, v0x20b7080_0, C4<1>, C4<1>;
L_0x2091bf0 .functor OR 1, L_0x2066a90, L_0x207e290, C4<0>, C4<0>;
L_0x20ba530 .functor NOT 1, v0x20b6fe0_0, C4<0>, C4<0>, C4<0>;
L_0x20ba5a0 .functor OR 1, L_0x20ba530, v0x20b71c0_0, C4<0>, C4<0>;
L_0x20ba6b0 .functor AND 1, v0x20b7080_0, L_0x20ba5a0, C4<1>, C4<1>;
L_0x20ba770 .functor NOT 1, v0x20b6f40_0, C4<0>, C4<0>, C4<0>;
L_0x20ba840 .functor OR 1, L_0x20ba770, v0x20b6fe0_0, C4<0>, C4<0>;
L_0x20ba8b0 .functor AND 1, L_0x20ba6b0, L_0x20ba840, C4<1>, C4<1>;
L_0x20baa30 .functor NOT 1, v0x20b6fe0_0, C4<0>, C4<0>, C4<0>;
L_0x20baaa0 .functor OR 1, L_0x20baa30, v0x20b71c0_0, C4<0>, C4<0>;
L_0x20ba9c0 .functor AND 1, v0x20b7080_0, L_0x20baaa0, C4<1>, C4<1>;
L_0x20bac30 .functor NOT 1, v0x20b6f40_0, C4<0>, C4<0>, C4<0>;
L_0x20bad30 .functor OR 1, L_0x20bac30, v0x20b71c0_0, C4<0>, C4<0>;
L_0x20badf0 .functor AND 1, L_0x20ba9c0, L_0x20bad30, C4<1>, C4<1>;
L_0x20bafa0 .functor XNOR 1, L_0x20ba8b0, L_0x20badf0, C4<0>, C4<0>;
v0x2065fe0_0 .net *"_ivl_0", 0 0, L_0x2066a90;  1 drivers
v0x20663e0_0 .net *"_ivl_12", 0 0, L_0x20ba530;  1 drivers
v0x20667c0_0 .net *"_ivl_14", 0 0, L_0x20ba5a0;  1 drivers
v0x2066ba0_0 .net *"_ivl_16", 0 0, L_0x20ba6b0;  1 drivers
v0x2066f80_0 .net *"_ivl_18", 0 0, L_0x20ba770;  1 drivers
v0x2067360_0 .net *"_ivl_2", 0 0, L_0x2066e70;  1 drivers
v0x20675e0_0 .net *"_ivl_20", 0 0, L_0x20ba840;  1 drivers
v0x20b54b0_0 .net *"_ivl_24", 0 0, L_0x20baa30;  1 drivers
v0x20b5590_0 .net *"_ivl_26", 0 0, L_0x20baaa0;  1 drivers
v0x20b5670_0 .net *"_ivl_28", 0 0, L_0x20ba9c0;  1 drivers
v0x20b5750_0 .net *"_ivl_30", 0 0, L_0x20bac30;  1 drivers
v0x20b5830_0 .net *"_ivl_32", 0 0, L_0x20bad30;  1 drivers
v0x20b5910_0 .net *"_ivl_36", 0 0, L_0x20bafa0;  1 drivers
L_0x7f215b6a1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20b59d0_0 .net *"_ivl_38", 0 0, L_0x7f215b6a1018;  1 drivers
v0x20b5ab0_0 .net *"_ivl_4", 0 0, L_0x2067250;  1 drivers
v0x20b5b90_0 .net *"_ivl_6", 0 0, L_0x20674d0;  1 drivers
v0x20b5c70_0 .net *"_ivl_8", 0 0, L_0x207e290;  1 drivers
v0x20b5d50_0 .net "a", 0 0, v0x20b6f40_0;  alias, 1 drivers
v0x20b5e10_0 .net "b", 0 0, v0x20b6fe0_0;  alias, 1 drivers
v0x20b5ed0_0 .net "c", 0 0, v0x20b7080_0;  alias, 1 drivers
v0x20b5f90_0 .net "d", 0 0, v0x20b71c0_0;  alias, 1 drivers
v0x20b6050_0 .net "out_pos", 0 0, L_0x20bb0b0;  alias, 1 drivers
v0x20b6110_0 .net "out_sop", 0 0, L_0x2091bf0;  alias, 1 drivers
v0x20b61d0_0 .net "pos0", 0 0, L_0x20ba8b0;  1 drivers
v0x20b6290_0 .net "pos1", 0 0, L_0x20badf0;  1 drivers
L_0x20bb0b0 .functor MUXZ 1, L_0x7f215b6a1018, L_0x20ba8b0, L_0x20bafa0, C4<>;
S_0x20b6410 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x205f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20b6f40_0 .var "a", 0 0;
v0x20b6fe0_0 .var "b", 0 0;
v0x20b7080_0 .var "c", 0 0;
v0x20b7120_0 .net "clk", 0 0, v0x20b9890_0;  1 drivers
v0x20b71c0_0 .var "d", 0 0;
v0x20b72b0_0 .var/2u "fail", 0 0;
v0x20b7350_0 .var/2u "fail1", 0 0;
v0x20b73f0_0 .net "tb_match", 0 0, L_0x20bcb00;  alias, 1 drivers
v0x20b7490_0 .var "wavedrom_enable", 0 0;
v0x20b7530_0 .var "wavedrom_title", 511 0;
E_0x2071d90/0 .event negedge, v0x20b7120_0;
E_0x2071d90/1 .event posedge, v0x20b7120_0;
E_0x2071d90 .event/or E_0x2071d90/0, E_0x2071d90/1;
S_0x20b6740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20b6410;
 .timescale -12 -12;
v0x20b6980_0 .var/2s "i", 31 0;
E_0x2071c30 .event posedge, v0x20b7120_0;
S_0x20b6a80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20b6410;
 .timescale -12 -12;
v0x20b6c80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20b6d60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20b6410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20b7710 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x205f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20bb260 .functor AND 1, v0x20b7080_0, v0x20b71c0_0, C4<1>, C4<1>;
L_0x20bb510 .functor NOT 1, v0x20b6f40_0, C4<0>, C4<0>, C4<0>;
L_0x20bb5a0 .functor NOT 1, v0x20b6fe0_0, C4<0>, C4<0>, C4<0>;
L_0x20bb720 .functor AND 1, L_0x20bb510, L_0x20bb5a0, C4<1>, C4<1>;
L_0x20bb860 .functor AND 1, L_0x20bb720, v0x20b7080_0, C4<1>, C4<1>;
L_0x20bb920 .functor OR 1, L_0x20bb260, L_0x20bb860, C4<0>, C4<0>;
L_0x20bbac0 .functor NOT 1, v0x20b6fe0_0, C4<0>, C4<0>, C4<0>;
L_0x20bbb30 .functor OR 1, L_0x20bbac0, v0x20b71c0_0, C4<0>, C4<0>;
L_0x20bbc40 .functor NOT 1, v0x20b6f40_0, C4<0>, C4<0>, C4<0>;
L_0x20bbdc0 .functor AND 1, L_0x20bbc40, v0x20b6fe0_0, C4<1>, C4<1>;
L_0x20bbee0 .functor OR 1, L_0x20bbb30, L_0x20bbdc0, C4<0>, C4<0>;
L_0x20bbfa0 .functor AND 1, v0x20b7080_0, L_0x20bbee0, C4<1>, C4<1>;
L_0x20bc0d0 .functor NOT 1, v0x20b71c0_0, C4<0>, C4<0>, C4<0>;
L_0x20bc140 .functor NOT 1, v0x20b6f40_0, C4<0>, C4<0>, C4<0>;
L_0x20bc060 .functor OR 1, L_0x20bc0d0, L_0x20bc140, C4<0>, C4<0>;
L_0x20bc2d0 .functor AND 1, v0x20b7080_0, L_0x20bc060, C4<1>, C4<1>;
L_0x20bc420 .functor XNOR 1, L_0x20bbfa0, L_0x20bc2d0, C4<0>, C4<0>;
v0x20b78d0_0 .net *"_ivl_0", 0 0, L_0x20bb260;  1 drivers
v0x20b79b0_0 .net *"_ivl_12", 0 0, L_0x20bbac0;  1 drivers
v0x20b7a90_0 .net *"_ivl_14", 0 0, L_0x20bbb30;  1 drivers
v0x20b7b80_0 .net *"_ivl_16", 0 0, L_0x20bbc40;  1 drivers
v0x20b7c60_0 .net *"_ivl_18", 0 0, L_0x20bbdc0;  1 drivers
v0x20b7d90_0 .net *"_ivl_2", 0 0, L_0x20bb510;  1 drivers
v0x20b7e70_0 .net *"_ivl_20", 0 0, L_0x20bbee0;  1 drivers
v0x20b7f50_0 .net *"_ivl_24", 0 0, L_0x20bc0d0;  1 drivers
v0x20b8030_0 .net *"_ivl_26", 0 0, L_0x20bc140;  1 drivers
v0x20b81a0_0 .net *"_ivl_28", 0 0, L_0x20bc060;  1 drivers
v0x20b8280_0 .net *"_ivl_32", 0 0, L_0x20bc420;  1 drivers
L_0x7f215b6a1060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20b8340_0 .net *"_ivl_34", 0 0, L_0x7f215b6a1060;  1 drivers
v0x20b8420_0 .net *"_ivl_4", 0 0, L_0x20bb5a0;  1 drivers
v0x20b8500_0 .net *"_ivl_6", 0 0, L_0x20bb720;  1 drivers
v0x20b85e0_0 .net *"_ivl_8", 0 0, L_0x20bb860;  1 drivers
v0x20b86c0_0 .net "a", 0 0, v0x20b6f40_0;  alias, 1 drivers
v0x20b8760_0 .net "b", 0 0, v0x20b6fe0_0;  alias, 1 drivers
v0x20b8960_0 .net "c", 0 0, v0x20b7080_0;  alias, 1 drivers
v0x20b8a50_0 .net "d", 0 0, v0x20b71c0_0;  alias, 1 drivers
v0x20b8b40_0 .net "out_pos", 0 0, L_0x20bc530;  alias, 1 drivers
v0x20b8c00_0 .net "out_sop", 0 0, L_0x20bb920;  alias, 1 drivers
v0x20b8cc0_0 .net "pos0", 0 0, L_0x20bbfa0;  1 drivers
v0x20b8d80_0 .net "pos1", 0 0, L_0x20bc2d0;  1 drivers
L_0x20bc530 .functor MUXZ 1, L_0x7f215b6a1060, L_0x20bbfa0, L_0x20bc420, C4<>;
S_0x20b8f00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x205f320;
 .timescale -12 -12;
E_0x205b9f0 .event anyedge, v0x20b9cf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20b9cf0_0;
    %nor/r;
    %assign/vec4 v0x20b9cf0_0, 0;
    %wait E_0x205b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20b6410;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b72b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b7350_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20b6410;
T_4 ;
    %wait E_0x2071d90;
    %load/vec4 v0x20b73f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20b72b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20b6410;
T_5 ;
    %wait E_0x2071c30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %wait E_0x2071c30;
    %load/vec4 v0x20b72b0_0;
    %store/vec4 v0x20b7350_0, 0, 1;
    %fork t_1, S_0x20b6740;
    %jmp t_0;
    .scope S_0x20b6740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20b6980_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20b6980_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2071c30;
    %load/vec4 v0x20b6980_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b6980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20b6980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20b6410;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2071d90;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20b71c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b6fe0_0, 0;
    %assign/vec4 v0x20b6f40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20b72b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20b7350_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x205f320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b9890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b9cf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x205f320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20b9890_0;
    %inv;
    %store/vec4 v0x20b9890_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x205f320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20b7120_0, v0x20b9f70_0, v0x20b96b0_0, v0x20b9750_0, v0x20b97f0_0, v0x20b9930_0, v0x20b9bb0_0, v0x20b9b10_0, v0x20b9a70_0, v0x20b99d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x205f320;
T_9 ;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x205f320;
T_10 ;
    %wait E_0x2071d90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b9c50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9c50_0, 4, 32;
    %load/vec4 v0x20b9ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9c50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b9c50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9c50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20b9bb0_0;
    %load/vec4 v0x20b9bb0_0;
    %load/vec4 v0x20b9b10_0;
    %xor;
    %load/vec4 v0x20b9bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9c50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9c50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20b9a70_0;
    %load/vec4 v0x20b9a70_0;
    %load/vec4 v0x20b99d0_0;
    %xor;
    %load/vec4 v0x20b9a70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9c50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20b9c50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b9c50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth1/machine/ece241_2013_q2/iter0/response0/top_module.sv";
