{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687559035873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687559035874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 19:23:55 2023 " "Processing started: Fri Jun 23 19:23:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687559035874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559035874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559035874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687559035996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687559035997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1 " "Found entity 1: projeto1" {  } { { "projeto1.bdf" "" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687559041553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559041553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.bdf" "" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687559041553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559041553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_async.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_async.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_async " "Found entity 1: contador_async" {  } { { "contador_async.bdf" "" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/contador_async.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687559041554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559041554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687559041554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559041554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sync_decresc_mod10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_sync_decresc_mod10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sync_decresc_mod10 " "Found entity 1: contador_sync_decresc_mod10" {  } { { "contador_sync_decresc_mod10.bdf" "" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/contador_sync_decresc_mod10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687559041554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559041554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_teste_numeros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_teste_numeros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_teste_numeros " "Found entity 1: contador_teste_numeros" {  } { { "contador_teste_numeros.bdf" "" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/contador_teste_numeros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687559041554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559041554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor1 " "Found entity 1: divisor1" {  } { { "divisor1.bdf" "" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/divisor1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687559041554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559041554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor8 " "Found entity 1: divisor8" {  } { { "divisor8.bdf" "" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/divisor8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687559041554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559041554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor16 " "Found entity 1: divisor16" {  } { { "divisor16.bdf" "" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/divisor16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687559041555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559041555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor16 " "Elaborating entity \"divisor16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687559041574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor8 divisor8:inst1 " "Elaborating entity \"divisor8\" for hierarchy \"divisor8:inst1\"" {  } { { "divisor16.bdf" "inst1" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/divisor16.bdf" { { 168 640 736 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687559041576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor1 divisor8:inst1\|divisor1:inst8 " "Elaborating entity \"divisor1\" for hierarchy \"divisor8:inst1\|divisor1:inst8\"" {  } { { "divisor8.bdf" "inst8" { Schematic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/divisor8.bdf" { { 208 1408 1504 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687559041576 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687559041894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "contador1 24 " "Ignored 24 assignments for entity \"contador1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity contador1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559042166 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687559042166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687559042216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687559042216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687559042234 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687559042234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687559042234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687559042234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687559042239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 19:24:02 2023 " "Processing ended: Fri Jun 23 19:24:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687559042239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687559042239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687559042239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687559042239 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687559042775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687559042776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 19:24:02 2023 " "Processing started: Fri Jun 23 19:24:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687559042776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687559042776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687559042776 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687559042799 ""}
{ "Info" "0" "" "Project  = projeto1" {  } {  } 0 0 "Project  = projeto1" 0 0 "Fitter" 0 0 1687559042800 ""}
{ "Info" "0" "" "Revision = projeto1" {  } {  } 0 0 "Revision = projeto1" 0 0 "Fitter" 0 0 1687559042800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1687559042838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687559042838 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687559042840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687559042886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687559042886 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687559042958 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687559042963 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687559042993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687559042993 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687559042993 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687559042993 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687559042995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687559042995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687559042995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687559042995 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687559042995 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687559042995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687559042995 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1687559043167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto1.sdc " "Synopsys Design Constraints File file not found: 'projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687559043266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687559043266 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687559043268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687559043268 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687559043269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687559043381 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687559043382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687559043382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687559043383 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687559043383 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687559043383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687559043383 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687559043383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687559043383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1687559043384 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687559043384 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1687559043384 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1687559043384 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1687559043384 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687559043385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687559043385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687559043385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687559043385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687559043385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687559043385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687559043385 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687559043385 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1687559043385 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1687559043385 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK " "Node \"FPGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1687559043387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1687559043387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1687559043387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY3 " "Node \"KEY3\" is assigned to location or region, but does not exist in design" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1687559043387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY4 " "Node \"KEY4\" is assigned to location or region, but does not exist in design" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1687559043387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1687559043387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1687559043387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1687559043387 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fedora/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1687559043387 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1687559043387 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687559043388 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1687559043389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687559043639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687559043662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687559043669 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687559043994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687559043994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687559044114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687559044406 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687559044406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687559044477 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1687559044477 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687559044477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687559044478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687559044547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687559044555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687559044645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687559044645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687559044744 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687559044972 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1687559045136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/output_files/projeto1.fit.smsg " "Generated suppressed messages file /home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/output_files/projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687559045150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2135 " "Peak virtual memory: 2135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687559045288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 19:24:05 2023 " "Processing ended: Fri Jun 23 19:24:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687559045288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687559045288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687559045288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687559045288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687559045823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687559045824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 19:24:05 2023 " "Processing started: Fri Jun 23 19:24:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687559045824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687559045824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687559045824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1687559045929 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687559046100 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687559046109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687559046162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 19:24:06 2023 " "Processing ended: Fri Jun 23 19:24:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687559046162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687559046162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687559046162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687559046162 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687559046278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687559046695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687559046695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 19:24:06 2023 " "Processing started: Fri Jun 23 19:24:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687559046695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687559046695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto1 -c projeto1 " "Command: quartus_sta projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687559046695 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687559046719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "contador1 24 " "Ignored 24 assignments for entity \"contador1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity contador1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687559046746 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687559046746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687559046774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687559046774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559046818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559046818 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto1.sdc " "Synopsys Design Constraints File file not found: 'projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687559046933 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559046933 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst7\|inst divisor8:inst1\|divisor1:inst7\|inst " "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst7\|inst divisor8:inst1\|divisor1:inst7\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst6\|inst divisor8:inst1\|divisor1:inst6\|inst " "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst6\|inst divisor8:inst1\|divisor1:inst6\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst5\|inst divisor8:inst1\|divisor1:inst5\|inst " "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst5\|inst divisor8:inst1\|divisor1:inst5\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst4\|inst divisor8:inst1\|divisor1:inst4\|inst " "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst4\|inst divisor8:inst1\|divisor1:inst4\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst3\|inst divisor8:inst1\|divisor1:inst3\|inst " "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst3\|inst divisor8:inst1\|divisor1:inst3\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst2\|inst divisor8:inst1\|divisor1:inst2\|inst " "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst2\|inst divisor8:inst1\|divisor1:inst2\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst\|inst divisor8:inst1\|divisor1:inst\|inst " "create_clock -period 1.000 -name divisor8:inst1\|divisor1:inst\|inst divisor8:inst1\|divisor1:inst\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst8\|inst divisor8:inst\|divisor1:inst8\|inst " "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst8\|inst divisor8:inst\|divisor1:inst8\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst7\|inst divisor8:inst\|divisor1:inst7\|inst " "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst7\|inst divisor8:inst\|divisor1:inst7\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst6\|inst divisor8:inst\|divisor1:inst6\|inst " "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst6\|inst divisor8:inst\|divisor1:inst6\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst5\|inst divisor8:inst\|divisor1:inst5\|inst " "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst5\|inst divisor8:inst\|divisor1:inst5\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst4\|inst divisor8:inst\|divisor1:inst4\|inst " "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst4\|inst divisor8:inst\|divisor1:inst4\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst3\|inst divisor8:inst\|divisor1:inst3\|inst " "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst3\|inst divisor8:inst\|divisor1:inst3\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst2\|inst divisor8:inst\|divisor1:inst2\|inst " "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst2\|inst divisor8:inst\|divisor1:inst2\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst\|inst divisor8:inst\|divisor1:inst\|inst " "create_clock -period 1.000 -name divisor8:inst\|divisor1:inst\|inst divisor8:inst\|divisor1:inst\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in in " "create_clock -period 1.000 -name in in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687559046934 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687559046934 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687559046936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687559046940 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687559046941 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687559046944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687559046951 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687559046951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.839 " "Worst-case setup slack is -0.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.839              -0.839 in  " "   -0.839              -0.839 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651              -0.651 divisor8:inst1\|divisor1:inst6\|inst  " "   -0.651              -0.651 divisor8:inst1\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -0.646 divisor8:inst1\|divisor1:inst3\|inst  " "   -0.646              -0.646 divisor8:inst1\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -0.646 divisor8:inst1\|divisor1:inst\|inst  " "   -0.646              -0.646 divisor8:inst1\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -0.646 divisor8:inst\|divisor1:inst7\|inst  " "   -0.646              -0.646 divisor8:inst\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -0.644 divisor8:inst1\|divisor1:inst5\|inst  " "   -0.644              -0.644 divisor8:inst1\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.643              -0.643 divisor8:inst\|divisor1:inst5\|inst  " "   -0.643              -0.643 divisor8:inst\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -0.641 divisor8:inst\|divisor1:inst3\|inst  " "   -0.641              -0.641 divisor8:inst\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -0.641 divisor8:inst\|divisor1:inst\|inst  " "   -0.641              -0.641 divisor8:inst\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633              -0.633 divisor8:inst\|divisor1:inst6\|inst  " "   -0.633              -0.633 divisor8:inst\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616              -0.616 divisor8:inst\|divisor1:inst4\|inst  " "   -0.616              -0.616 divisor8:inst\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603              -0.603 divisor8:inst\|divisor1:inst2\|inst  " "   -0.603              -0.603 divisor8:inst\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -0.596 divisor8:inst1\|divisor1:inst2\|inst  " "   -0.596              -0.596 divisor8:inst1\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572              -0.572 divisor8:inst\|divisor1:inst8\|inst  " "   -0.572              -0.572 divisor8:inst\|divisor1:inst8\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -0.555 divisor8:inst1\|divisor1:inst4\|inst  " "   -0.555              -0.555 divisor8:inst1\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 divisor8:inst1\|divisor1:inst7\|inst  " "    0.114               0.000 divisor8:inst1\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559046951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.497 " "Worst-case hold slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 divisor8:inst1\|divisor1:inst7\|inst  " "    0.497               0.000 divisor8:inst1\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 divisor8:inst\|divisor1:inst7\|inst  " "    0.545               0.000 divisor8:inst\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 divisor8:inst\|divisor1:inst3\|inst  " "    0.560               0.000 divisor8:inst\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 divisor8:inst\|divisor1:inst5\|inst  " "    0.560               0.000 divisor8:inst\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 divisor8:inst\|divisor1:inst\|inst  " "    0.560               0.000 divisor8:inst\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 divisor8:inst1\|divisor1:inst5\|inst  " "    0.563               0.000 divisor8:inst1\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 divisor8:inst1\|divisor1:inst3\|inst  " "    0.565               0.000 divisor8:inst1\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 divisor8:inst1\|divisor1:inst\|inst  " "    0.565               0.000 divisor8:inst1\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 divisor8:inst\|divisor1:inst8\|inst  " "    0.656               0.000 divisor8:inst\|divisor1:inst8\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 divisor8:inst1\|divisor1:inst4\|inst  " "    0.672               0.000 divisor8:inst1\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 divisor8:inst\|divisor1:inst2\|inst  " "    0.675               0.000 divisor8:inst\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 divisor8:inst1\|divisor1:inst2\|inst  " "    0.699               0.000 divisor8:inst1\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 divisor8:inst\|divisor1:inst4\|inst  " "    0.716               0.000 divisor8:inst\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 divisor8:inst\|divisor1:inst6\|inst  " "    0.727               0.000 divisor8:inst\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 divisor8:inst1\|divisor1:inst6\|inst  " "    0.739               0.000 divisor8:inst1\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 in  " "    0.753               0.000 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559046953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687559046953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687559046954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 in  " "   -3.000              -4.487 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst2\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst3\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst4\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst5\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst6\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst7\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst2\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst3\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst4\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst5\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst6\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst7\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst8\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst8\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559046954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559046954 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687559046983 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687559046983 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687559046986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687559046999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687559047113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687559047141 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687559047143 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687559047143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.724 " "Worst-case setup slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -0.724 in  " "   -0.724              -0.724 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579              -0.579 divisor8:inst1\|divisor1:inst6\|inst  " "   -0.579              -0.579 divisor8:inst1\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -0.552 divisor8:inst1\|divisor1:inst3\|inst  " "   -0.552              -0.552 divisor8:inst1\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -0.552 divisor8:inst1\|divisor1:inst\|inst  " "   -0.552              -0.552 divisor8:inst1\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550              -0.550 divisor8:inst\|divisor1:inst5\|inst  " "   -0.550              -0.550 divisor8:inst\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -0.549 divisor8:inst\|divisor1:inst3\|inst  " "   -0.549              -0.549 divisor8:inst\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -0.549 divisor8:inst\|divisor1:inst7\|inst  " "   -0.549              -0.549 divisor8:inst\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -0.549 divisor8:inst\|divisor1:inst\|inst  " "   -0.549              -0.549 divisor8:inst\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -0.548 divisor8:inst1\|divisor1:inst5\|inst  " "   -0.548              -0.548 divisor8:inst1\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -0.546 divisor8:inst\|divisor1:inst6\|inst  " "   -0.546              -0.546 divisor8:inst\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.538 divisor8:inst\|divisor1:inst4\|inst  " "   -0.538              -0.538 divisor8:inst\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -0.512 divisor8:inst1\|divisor1:inst2\|inst  " "   -0.512              -0.512 divisor8:inst1\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -0.504 divisor8:inst\|divisor1:inst2\|inst  " "   -0.504              -0.504 divisor8:inst\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485              -0.485 divisor8:inst1\|divisor1:inst4\|inst  " "   -0.485              -0.485 divisor8:inst1\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -0.484 divisor8:inst\|divisor1:inst8\|inst  " "   -0.484              -0.484 divisor8:inst\|divisor1:inst8\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 divisor8:inst1\|divisor1:inst7\|inst  " "    0.208               0.000 divisor8:inst1\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559047144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 divisor8:inst1\|divisor1:inst7\|inst  " "    0.445               0.000 divisor8:inst1\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 divisor8:inst\|divisor1:inst7\|inst  " "    0.504               0.000 divisor8:inst\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 divisor8:inst\|divisor1:inst3\|inst  " "    0.514               0.000 divisor8:inst\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 divisor8:inst\|divisor1:inst\|inst  " "    0.514               0.000 divisor8:inst\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 divisor8:inst1\|divisor1:inst5\|inst  " "    0.515               0.000 divisor8:inst1\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 divisor8:inst\|divisor1:inst5\|inst  " "    0.516               0.000 divisor8:inst\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 divisor8:inst1\|divisor1:inst3\|inst  " "    0.520               0.000 divisor8:inst1\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 divisor8:inst1\|divisor1:inst\|inst  " "    0.520               0.000 divisor8:inst1\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 divisor8:inst\|divisor1:inst8\|inst  " "    0.589               0.000 divisor8:inst\|divisor1:inst8\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.610               0.000 divisor8:inst1\|divisor1:inst4\|inst  " "    0.610               0.000 divisor8:inst1\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 divisor8:inst\|divisor1:inst2\|inst  " "    0.611               0.000 divisor8:inst\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 divisor8:inst1\|divisor1:inst2\|inst  " "    0.637               0.000 divisor8:inst1\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 in  " "    0.650               0.000 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 divisor8:inst\|divisor1:inst4\|inst  " "    0.655               0.000 divisor8:inst\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.668               0.000 divisor8:inst\|divisor1:inst6\|inst  " "    0.668               0.000 divisor8:inst\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 divisor8:inst1\|divisor1:inst6\|inst  " "    0.669               0.000 divisor8:inst1\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559047146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687559047147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687559047148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 in  " "   -3.000              -4.487 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst2\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst3\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst4\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst5\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst6\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst7\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst1\|divisor1:inst\|inst  " "   -1.487              -1.487 divisor8:inst1\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst2\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst3\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst4\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst5\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst6\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst7\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst8\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst8\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divisor8:inst\|divisor1:inst\|inst  " "   -1.487              -1.487 divisor8:inst\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559047149 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687559047202 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687559047202 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687559047204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687559047267 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687559047268 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687559047268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.081 " "Worst-case setup slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.081 in  " "   -0.081              -0.081 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 divisor8:inst\|divisor1:inst7\|inst  " "    0.027               0.000 divisor8:inst\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 divisor8:inst1\|divisor1:inst5\|inst  " "    0.028               0.000 divisor8:inst1\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 divisor8:inst1\|divisor1:inst3\|inst  " "    0.029               0.000 divisor8:inst1\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 divisor8:inst1\|divisor1:inst\|inst  " "    0.029               0.000 divisor8:inst1\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 divisor8:inst\|divisor1:inst5\|inst  " "    0.031               0.000 divisor8:inst\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 divisor8:inst\|divisor1:inst3\|inst  " "    0.033               0.000 divisor8:inst\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 divisor8:inst\|divisor1:inst\|inst  " "    0.033               0.000 divisor8:inst\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 divisor8:inst\|divisor1:inst6\|inst  " "    0.043               0.000 divisor8:inst\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 divisor8:inst1\|divisor1:inst6\|inst  " "    0.045               0.000 divisor8:inst1\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 divisor8:inst\|divisor1:inst2\|inst  " "    0.052               0.000 divisor8:inst\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 divisor8:inst\|divisor1:inst4\|inst  " "    0.053               0.000 divisor8:inst\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 divisor8:inst1\|divisor1:inst2\|inst  " "    0.055               0.000 divisor8:inst1\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 divisor8:inst1\|divisor1:inst4\|inst  " "    0.071               0.000 divisor8:inst1\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 divisor8:inst\|divisor1:inst8\|inst  " "    0.075               0.000 divisor8:inst\|divisor1:inst8\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 divisor8:inst1\|divisor1:inst7\|inst  " "    0.626               0.000 divisor8:inst1\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559047269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 divisor8:inst1\|divisor1:inst7\|inst  " "    0.208               0.000 divisor8:inst1\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 divisor8:inst\|divisor1:inst3\|inst  " "    0.220               0.000 divisor8:inst\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 divisor8:inst\|divisor1:inst\|inst  " "    0.220               0.000 divisor8:inst\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 divisor8:inst\|divisor1:inst5\|inst  " "    0.223               0.000 divisor8:inst\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 divisor8:inst\|divisor1:inst7\|inst  " "    0.223               0.000 divisor8:inst\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 divisor8:inst1\|divisor1:inst3\|inst  " "    0.227               0.000 divisor8:inst1\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 divisor8:inst1\|divisor1:inst\|inst  " "    0.227               0.000 divisor8:inst1\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 divisor8:inst1\|divisor1:inst5\|inst  " "    0.228               0.000 divisor8:inst1\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 divisor8:inst\|divisor1:inst8\|inst  " "    0.276               0.000 divisor8:inst\|divisor1:inst8\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 divisor8:inst\|divisor1:inst2\|inst  " "    0.277               0.000 divisor8:inst\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 divisor8:inst1\|divisor1:inst4\|inst  " "    0.279               0.000 divisor8:inst1\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 divisor8:inst1\|divisor1:inst2\|inst  " "    0.290               0.000 divisor8:inst1\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 divisor8:inst\|divisor1:inst4\|inst  " "    0.301               0.000 divisor8:inst\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 divisor8:inst\|divisor1:inst6\|inst  " "    0.301               0.000 divisor8:inst\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 divisor8:inst1\|divisor1:inst6\|inst  " "    0.311               0.000 divisor8:inst1\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 in  " "    0.339               0.000 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559047271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687559047272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687559047274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.092 in  " "   -3.000              -4.092 in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst1\|divisor1:inst2\|inst  " "   -1.000              -1.000 divisor8:inst1\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst1\|divisor1:inst3\|inst  " "   -1.000              -1.000 divisor8:inst1\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst1\|divisor1:inst4\|inst  " "   -1.000              -1.000 divisor8:inst1\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst1\|divisor1:inst5\|inst  " "   -1.000              -1.000 divisor8:inst1\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst1\|divisor1:inst6\|inst  " "   -1.000              -1.000 divisor8:inst1\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst1\|divisor1:inst7\|inst  " "   -1.000              -1.000 divisor8:inst1\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst1\|divisor1:inst\|inst  " "   -1.000              -1.000 divisor8:inst1\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst\|divisor1:inst2\|inst  " "   -1.000              -1.000 divisor8:inst\|divisor1:inst2\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst\|divisor1:inst3\|inst  " "   -1.000              -1.000 divisor8:inst\|divisor1:inst3\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst\|divisor1:inst4\|inst  " "   -1.000              -1.000 divisor8:inst\|divisor1:inst4\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst\|divisor1:inst5\|inst  " "   -1.000              -1.000 divisor8:inst\|divisor1:inst5\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst\|divisor1:inst6\|inst  " "   -1.000              -1.000 divisor8:inst\|divisor1:inst6\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst\|divisor1:inst7\|inst  " "   -1.000              -1.000 divisor8:inst\|divisor1:inst7\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst\|divisor1:inst8\|inst  " "   -1.000              -1.000 divisor8:inst\|divisor1:inst8\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divisor8:inst\|divisor1:inst\|inst  " "   -1.000              -1.000 divisor8:inst\|divisor1:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687559047275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687559047275 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687559047330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687559047330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687559047330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687559047330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.671 ns " "Worst Case Available Settling Time: 0.671 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687559047330 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687559047330 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687559047330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687559047539 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687559047539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "781 " "Peak virtual memory: 781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687559047557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 19:24:07 2023 " "Processing ended: Fri Jun 23 19:24:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687559047557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687559047557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687559047557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687559047557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1687559048092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687559048092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 19:24:08 2023 " "Processing started: Fri Jun 23 19:24:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687559048092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687559048092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687559048092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1687559048241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto1.vho /home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/simulation/modelsim/ simulation " "Generated file projeto1.vho in folder \"/home/fedora/Documents/ufpe_eletronica_digital/Projeto 1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1687559048268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "800 " "Peak virtual memory: 800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687559048279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 19:24:08 2023 " "Processing ended: Fri Jun 23 19:24:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687559048279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687559048279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687559048279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687559048279 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687559048861 ""}
