$date
	Mon Nov  8 05:26:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_Datapath $end
$var wire 1 ! Zero $end
$var wire 1 " Q_Cero $end
$var wire 17 # Producto [16:0] $end
$var reg 1 $ Add_regs $end
$var reg 1 % Decr_P $end
$var reg 1 & Load_regs $end
$var reg 8 ' Multiplicador [7:0] $end
$var reg 8 ( Multiplicando [7:0] $end
$var reg 1 ) Shift_regs $end
$var reg 1 * clk $end
$scope module DUT $end
$var wire 1 $ Add_regs $end
$var wire 1 % Decr_P $end
$var wire 1 & Load_regs $end
$var wire 8 + Multiplicador [7:0] $end
$var wire 8 , Multiplicando [7:0] $end
$var wire 1 - REGA_LSB $end
$var wire 1 ) Shift_regs $end
$var wire 1 * clk $end
$var wire 1 . rst $end
$var wire 1 / Suma_MSB $end
$var wire 8 0 OUT_SUMADOR_IN_REGA [7:0] $end
$var wire 8 1 OUT_REGQ [7:0] $end
$var wire 8 2 OUT_REGB_IN_SUMA [7:0] $end
$var wire 8 3 OUT_REGA_IN_SUMA [7:0] $end
$var wire 4 4 Contador [3:0] $end
$var reg 2 5 Control [1:0] $end
$var reg 4 6 PaseAControl [3:0] $end
$var reg 17 7 Producto [16:0] $end
$var reg 1 " Q_Cero $end
$var reg 1 ! Zero $end
$scope module REGISTRO_A $end
$var wire 2 8 Control [1:0] $end
$var wire 8 9 EntradaParalela [7:0] $end
$var wire 1 * clk $end
$var wire 1 . rst $end
$var wire 8 : ResultadoSuma [7:0] $end
$var wire 1 / InHaciaDerecha $end
$var reg 8 ; Salida [7:0] $end
$var reg 8 < next_state [7:0] $end
$var reg 8 = state [7:0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module REGISTRO_B $end
$var wire 2 > Control [1:0] $end
$var wire 8 ? EntradaParalela [7:0] $end
$var wire 1 @ InHaciaDerecha $end
$var wire 8 A ResultadoSuma [7:0] $end
$var wire 1 * clk $end
$var wire 1 . rst $end
$var reg 8 B Salida [7:0] $end
$var reg 8 C next_state [7:0] $end
$var reg 8 D state [7:0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module REGISTRO_P $end
$var wire 2 E Control [1:0] $end
$var wire 4 F EntradaParalela [3:0] $end
$var wire 1 G InHaciaDerecha $end
$var wire 4 H ResultadoSuma [3:0] $end
$var wire 1 * clk $end
$var wire 1 . rst $end
$var reg 4 I Salida [3:0] $end
$var reg 4 J next_state [3:0] $end
$var reg 4 K state [3:0] $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope module REGISTRO_Q $end
$var wire 2 L Control [1:0] $end
$var wire 8 M EntradaParalela [7:0] $end
$var wire 1 - InHaciaDerecha $end
$var wire 1 * clk $end
$var wire 1 . rst $end
$var wire 8 N ResultadoSuma [7:0] $end
$var reg 8 O Salida [7:0] $end
$var reg 8 P next_state [7:0] $end
$var reg 8 Q state [7:0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module SUMA $end
$var wire 8 R Control [7:0] $end
$var wire 8 S a [7:0] $end
$var wire 8 T b [7:0] $end
$var wire 1 U cin $end
$var reg 1 / cout $end
$var reg 8 V sum [7:0] $end
$var reg 9 W sumita [8:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx W
bx V
0U
bx T
bx S
b0xx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
b0 H
0G
b1000 F
bx E
bx D
bx C
bx B
b0 A
0@
bx ?
b11 >
bx =
bx <
bx ;
bx :
b0 9
bx 8
bx 7
b0 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
x/
z.
z-
bx ,
bx +
0*
0)
bx (
bx '
0&
0%
0$
bx #
x"
x!
$end
#5000
1*
#10000
b0 <
b1000 J
b10111 P
b11 R
b11 5
b11 8
b11 E
b11 L
b1 6
b11010111 C
0*
1&
b11010111 (
b11010111 ,
b11010111 ?
b10111 '
b10111 +
b10111 M
#15000
0!
1"
b10111 #
b10111 7
0/
b11010111 W
b1000 4
b1000 I
b11010111 2
b11010111 B
b11010111 T
b10111 1
b10111 N
b10111 O
b0 3
b0 ;
b0 S
b1000 K
b11010111 D
b10111 Q
b0 =
1*
#20000
b0 6
0*
0&
#25000
1*
#30000
b11010111 0
b11010111 :
b11010111 V
b11010111 <
b0 R
b0 5
b0 8
b0 E
b0 L
b1000 6
0*
1$
#35000
b10101110 <
1/
b10101110 0
b10101110 :
b10101110 V
b110101110 W
b11010111 3
b11010111 ;
b11010111 S
b11010111 =
1*
#40000
b11101011 <
bz0001011 P
b1 R
b1 5
b1 8
b1 E
b1 L
b100 6
0*
0$
1)
#45000
b111000010 W
b11101011 3
b11101011 ;
b11101011 S
b11110101 <
bz0001011 1
bz0001011 N
bz0001011 O
bz000101 P
b11101011 =
bz0001011 Q
1*
#50000
b11101011 <
b111 J
bz0001011 P
b10 R
b10 5
b10 8
b10 E
b10 L
b10 6
0*
1%
0)
#55000
b111101011z0001011 #
b111101011z0001011 7
b111 4
b111 I
b110 J
b111 K
1*
#60000
b0 6
0*
0%
#65000
b110 4
b110 I
b101 J
b110 K
1*
#70000
0*
#75000
b101 4
b101 I
b100 J
b101 K
1*
#80000
b11000010 0
b11000010 :
b11000010 V
b11000010 <
b101 J
b0 R
b0 5
b0 8
b0 E
b0 L
b1000 6
0*
1$
#85000
b10011001 <
b10011001 0
b10011001 :
b10011001 V
b110011001 W
b11000010 3
b11000010 ;
b11000010 S
b11000010 =
1*
#90000
b11100001 <
bz000101 P
b1 R
b1 5
b1 8
b1 E
b1 L
b100 6
0*
0$
1)
#95000
b110111000 W
bz000101 1
bz000101 N
bz000101 O
bz00010 P
b11100001 3
b11100001 ;
b11100001 S
b11110000 <
bz000101 Q
b11100001 =
1*
#100000
b11100001 <
b100 J
bz000101 P
b10 R
b10 5
b10 8
b10 E
b10 L
b10 6
0*
1%
0)
#105000
b111100001zz000101 #
b111100001zz000101 7
b100 4
b100 I
b11 J
b100 K
1*
#110000
b0 6
0*
0%
#115000
b11 4
b11 I
b10 J
b11 K
1*
#120000
0*
