[    0.090038] pid_max: default: 32768 minimum: 301
[    0.090196] Mount-cache hash table entries: 512
[    0.090583] Initializing cgroup subsys debug
[    0.090600] Initializing cgroup subsys freezer
[    0.092104] devtmpfs: initialized
[    0.093570] regulator-dummy: no parameters
[    0.093833] NET: Registered protocol family 16
[    0.097228] set gpio strength: 32-2
[    0.097239] set gpio strength: 33-2
[    0.097246] set gpio strength: 34-2
[    0.097251] set gpio strength: 35-2
[    0.097257] set gpio strength: 36-2
[    0.097263] set gpio strength: 37-2
[    0.108133] bio: create slab <bio-0> at 0
[    0.113690] jz-dma jz-dma: JZ SoC DMA initialized
[    0.114837] usbcore: registered new interface driver usbfs
[    0.114999] usbcore: registered new interface driver hub
[    0.115198] usbcore: registered new device driver usb
[    0.115536]  (null): set:249  hold:250 dev=100000000 h=500 l=500
[    0.115862] media: Linux media interface: v0.10
[    0.116010] Linux video capture interface: v2.00
[    0.118024] cfg80211: Calling CRDA to update world regulatory domain
[    0.119106] Switching to clocksource jz_clocksource
[    0.121581] dwc2 otg probe start
[    0.121609] jz-dwc2 jz-dwc2: cgu clk gate get error
[    0.121632] DWC IN OTG MODE
[    0.122398] dwc2 dwc2: Keep PHY ON
[    0.122409] dwc2 dwc2: Using Buffer DMA mode
[    0.122419] dwc2 dwc2: Core Release: 3.00a
[    0.122460] dwc2 dwc2: DesignWare USB2.0 High-Speed Host Controller
[    0.122490] dwc2 dwc2: new USB bus registered, assigned bus number 1
[    0.123487] hub 1-0:1.0: USB hub found
[    0.123520] hub 1-0:1.0: 1 port detected
[    0.123624] dwc2 dwc2: DWC2 Host Initialized
[    0.123965] dwc2 dwc2: enter dwc2_gadget_plug_change:2588: plugin = 1 pullup_on = 0 suspend = 0
[    0.123981] dwc2 otg probe success
[    0.124235] NET: Registered protocol family 2
[    0.124582] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
[    0.124612] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
[    0.124631] TCP: Hash tables configured (established 1024 bind 1024)
[    0.124677] TCP: reno registered
[    0.124688] UDP hash table entries: 256 (order: 0, 4096 bytes)
[    0.124706] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
[    0.124882] NET: Registered protocol family 1
[    0.125166] RPC: Registered named UNIX socket transport module.
[    0.125178] RPC: Registered udp transport module.
[    0.125183] RPC: Registered tcp transport module.
[    0.125188] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.125738] freq_udelay_jiffys[0].max_num = 10
[    0.125747] cpufreq 	udelay 	loops_per_jiffy	
[    0.125752] 12000	 59956	 59956	
[    0.125758] 24000	 119913	 119913	
[    0.125764] 60000	 299784	 299784	
[    0.125769] 120000	 599569	 599569	
[    0.125774] 200000	 999282	 999282	
[    0.125780] 300000	 1498924	 1498924	
[    0.125785] 600000	 2997848	 2997848	
[    0.125791] 792000	 3957159	 3957159	
[    0.125796] 1008000	 5036385	 5036385	
[    0.125802] 1200000	 5995696	 5995696	
[    0.136549] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.137750] jffs2: version 2.2. Â© 2001-2006 Red Hat, Inc.
[    0.138323] msgmni has been set to 185
[    0.139719] io scheduler noop registered
[    0.139753] io scheduler cfq registered (default)
[    0.146389] jz-uart.1: ttyS1 at MMIO 0x10031000 (irq = 58) is a uart1
[    0.224942] dwc2 dwc2: ID PIN CHANGED!
[    0.641844] console [ttyS1] enabled
[    0.646132] logger: created 256K log 'log_main'
[    0.652646] jz TCU driver register completed
[    0.657949] the id code = b4018, the flash name is XT25F128B
[    0.663867] JZ SFC Controller for SFC channel 0 driver register
[    0.670016] 8 cmdlinepart partitions found on MTD device jz_sfc
[    0.676125] Creating 8 MTD partitions on "jz_sfc":
[    0.681216] 0x000000000000-0x000000040000 : "boot"
[    0.687178] 0x000000040000-0x000000048000 : "env"
[    0.693133] 0x000000048000-0x000000080000 : "config"
[    0.699389] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705534] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711822] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718397] 0x000000080000-0x000001000000 : "upgrade"
[    0.724747] 0x000000000000-0x000001000000 : "all"
[    0.730742] SPI NOR MTD LOAD OK
[    0.734311] usbcore: registered new interface driver asix
[    0.740168] usbcore: registered new interface driver cdc_ether
[    0.746387] usbcore: registered new interface driver cdc_ncm
[    0.752340] i2c /dev entries driver
[    0.756781] jz-wdt: watchdog initialized
[    0.761506] TCP: cubic registered
[    0.765929] NET: Registered protocol family 10
[    0.771319] NET: Registered protocol family 17
[    0.777091] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787977] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798346] devtmpfs: mounted
[    0.801811] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.207776] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    2.070547] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    6.594781] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    6.597333] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    6.597391] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    6.600099] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.716945] exFAT: Version 1.2.9
[    6.757922] usbcore: registered new interface driver usbserial
[    6.777783] usbcore: registered new interface driver ch341
[    6.780311] usbserial: USB Serial support registered for ch341-uart
[    6.794789] usbcore: registered new interface driver cp210x
[    6.797201] usbserial: USB Serial support registered for cp210x
[    6.822748] request spk en gpio 63 ok!
[    6.822759] jz_codec_register: probe() successful!
[    6.822833] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.822842] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.822859] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.822867] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    7.229355] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48cf000)
[    7.229646] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a48b7000)
[    7.229967] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48bf000)
[    7.259774] @@@@ avpu driver ok(version H20220825a) @@@@@
[    7.296914] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    7.299370] Additional GPIO keys device registered with 1 buttons
[    7.309372] The version of PWM driver is H20210412a
[    7.320170] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.798385] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.911578] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.970027] mmc1: new SDIO card at address 0001
[    8.188153] RTW: module init start
[    8.188167] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    8.188173] RTW: build time: Aug 28 2025 05:46:40
[    8.188401] RTW: == SDIO Card Info ==
[    8.188411] RTW:   card: 84299c00
[    8.188417] RTW:   clock: 24000000 Hz
[    8.188423] RTW:   timing spec: legacy
[    8.188431] RTW:   sd3_bus_mode: FALSE
[    8.188436] RTW:   func num: 1
[    8.188443] RTW:   func1: 848fc000 (*)
[    8.188447] RTW: ================
[    8.217834] RTW: HW EFUSE
[    8.217848] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    8.217880] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    8.217913] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.217946] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.217978] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218011] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218044] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218076] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218109] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218142] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218174] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218207] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.218239] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.218271] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.218304] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.218336] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.218367] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.218398] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.218430] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218463] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218496] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218528] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218561] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218594] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218626] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218659] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218692] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218725] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218758] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218790] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218823] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218856] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.218897] RTW: hal_com_config_channel_plan chplan:0x20
[    8.302908] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.302922] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.302929] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.302936] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.302942] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.302949] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.302956] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.302962] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.302968] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.304188] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.324249] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.337480] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.352987] RTW: module init ret=0
[    8.981779] RTW: txpath=0x1, rxpath=0x1
[    8.981791] RTW: txpath_1ss:0x1, num:1
[    9.068679] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.753152] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.980374] RTW: start auth
[   10.984926] RTW: auth success, start assoc
[   10.990245] RTW: assoc success
[   10.990338] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.991820] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.991830] RTW: mac_id : 0
[   10.991836] RTW: wireless_mode : 0x0b
[   10.991842] RTW: mimo_type : 0
[   10.991847] RTW: static smps : N
[   10.991853] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.991859] RTW: rate_id : 3
[   10.991865] RTW: rssi : -1 (%), rssi_level : 0
[   10.991871] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.991877] RTW: disable_ra : N, disable_pt : N
[   10.991882] RTW: is_noisy : N
[   10.991888] RTW: txrx_state : 0
[   10.991894] RTW: curr_tx_rate : CCK_1M (L)
[   10.991899] RTW: curr_tx_bw : 20MHz
[   10.991904] RTW: curr_retry_ratio : 0
[   10.991910] RTW: ra_mask : 0x00000000000fffff
[   10.991910] 
[   10.994566] RTW: recv eapol packet 1/4
[   10.995726] RTW: send eapol packet 2/4
[   11.001397] RTW: recv eapol packet 3/4
[   11.001770] RTW: send eapol packet 4/4
[   11.002964] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.003261] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.842209] codec_codec_ctl: set repaly channel...
[   13.842247] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.842254] codec_codec_ctl: set sample rate...
[   13.842339] codec_codec_ctl: set device...
[   14.079153] codec_set_device: set device: speaker...
[   24.787364] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   24.789414] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   24.789432] *** PROBE: ISP device allocated successfully: 80494000 ***
[   24.789450] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   24.789456] *** PROBE: ISP device mutex and spinlock initialized ***
[   24.789463] *** PROBE: Event callback structure initialized at 0x85d0ef00 (offset 0xc from isp_dev) ***
[   24.789473] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   24.789480] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   24.789486] *** PROBE: Platform data: c06aed20 ***
[   24.789492] *** PROBE: Platform data validation passed ***
[   24.789497] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   24.789502] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   24.789508] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   24.789514] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   24.789519] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   24.802426] All ISP subdev platform drivers registered successfully
[   24.805165] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   24.805180] *** Registering platform device 0 from platform data ***
[   24.807910] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   24.807926] *** tx_isp_subdev_init: pdev=c06aea08, sd=85ff0000, ops=c06af020 ***
[   24.807932] *** tx_isp_subdev_init: ourISPdev=80494000 ***
[   24.807939] *** tx_isp_subdev_init: ops=c06af020, ops->core=c06af054 ***
[   24.807945] *** tx_isp_subdev_init: ops->core->init=c06646b8 ***
[   24.807952] *** tx_isp_subdev_init: Set sd->dev=c06aea18, sd->pdev=c06aea08 ***
[   24.807958] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   24.807964] tx_isp_module_init: Module initialized for isp-w01
[   24.807970] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.807976] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   24.807983] tx_isp_subdev_init: platform_get_resource returned c06aeaf8 for device isp-w01
[   24.807991] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   24.808000] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   24.808006] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   24.808014] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06aea08, sd=85ff0000, ourISPdev=80494000 ***
[   24.808020] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80494000 ***
[   24.808026] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   24.808032] *** DEBUG: About to check device name matches ***
[   24.808038] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   24.808044] *** LINKED CSI device: 85ff0000, regs: b0022000 ***
[   24.808050] *** CSI PROBE: Set dev_priv to csi_dev 85ff0000 AFTER subdev_init ***
[   24.808056] *** CSI PROBE: Set host_priv to csi_dev 85ff0000 AFTER subdev_init ***
[   24.808063] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   24.808069] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.808088] *** Platform device 0 (isp-w01) registered successfully ***
[   24.808095] *** Registering platform device 1 from platform data ***
[   24.810665] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   24.810679] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   24.810686] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   24.810692] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   24.810698] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   24.810704] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   24.810710] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   24.810715] *** VIC will operate in FULL mode with complete buffer operations ***
[   24.810720] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   24.810728] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   24.810733] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   24.810739] *** VIC PROBE: Stored vic_dev pointer 85ff0400 in subdev dev_priv ***
[   24.810746] *** VIC PROBE: Set host_priv to vic_dev 85ff0400 for Binary Ninja compatibility ***
[   24.810751] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   24.810758] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   24.810766] *** tx_isp_subdev_init: pdev=c06aeb18, sd=85ff0400, ops=c06aefa0 ***
[   24.810772] *** tx_isp_subdev_init: ourISPdev=80494000 ***
[   24.810779] *** tx_isp_subdev_init: ops=c06aefa0, ops->core=c06aefbc ***
[   24.810785] *** tx_isp_subdev_init: ops->core->init=c067a3ec ***
[   24.810792] *** tx_isp_subdev_init: Set sd->dev=c06aeb28, sd->pdev=c06aeb18 ***
[   24.810798] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   24.810804] tx_isp_module_init: Module initialized for isp-w02
[   24.810810] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.810818] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   24.810825] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   24.810834] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c066cea0, thread=c0660584, flags=0x80, name=isp-w02, dev_id=80494000) ***
[   24.810843] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c066cea0, thread=c0660584 ***
[   24.813119] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.813131] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   24.813138] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   24.813146] tx_isp_subdev_init: platform_get_resource returned c06aec10 for device isp-w02
[   24.813154] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   24.813163] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   24.813169] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   24.813177] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06aeb18, sd=85ff0400, ourISPdev=80494000 ***
[   24.813184] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80494000 ***
[   24.813190] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   24.813195] *** DEBUG: About to check device name matches ***
[   24.813201] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   24.813207] *** DEBUG: Retrieved vic_dev from subdev data: 85ff0400 ***
[   24.813213] *** DEBUG: About to set ourISPdev->vic_dev = 85ff0400 ***
[   24.813218] *** DEBUG: ourISPdev before linking: 80494000 ***
[   24.813224] *** DEBUG: ourISPdev->vic_dev set to: 85ff0400 ***
[   24.813230] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   24.813236] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   24.813241] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   24.813248] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.813254] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   24.813260] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   24.813266] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   24.813287] *** Platform device 1 (isp-w02) registered successfully ***
[   24.813294] *** Registering platform device 2 from platform data ***
[   24.813613] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   24.813628] *** tx_isp_subdev_init: pdev=c06ae930, sd=85f64800, ops=c06afe84 ***
[   24.813634] *** tx_isp_subdev_init: ourISPdev=80494000 ***
[   24.813642] *** tx_isp_subdev_init: ops=c06afe84, ops->core=c06afea4 ***
[   24.813648] *** tx_isp_subdev_init: ops->core->init=c06870a8 ***
[   24.813654] *** tx_isp_subdev_init: Set sd->dev=c06ae940, sd->pdev=c06ae930 ***
[   24.813661] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06afe84 ***
[   24.813668] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06af020 ***
[   24.813674] tx_isp_module_init: Module initialized for isp-w00
[   24.813679] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.813688] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ae930, sd=85f64800, ourISPdev=80494000 ***
[   24.813694] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80494000 ***
[   24.813700] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   24.813705] *** DEBUG: About to check device name matches ***
[   24.813713] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   24.813720] *** VIN PROBE: Set dev_priv to vin_dev 85f64800 AFTER subdev_init ***
[   24.813725] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   24.813744] *** Platform device 2 (isp-w00) registered successfully ***
[   24.813751] *** Registering platform device 3 from platform data ***
[   24.816329] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   24.816344] *** tx_isp_subdev_init: pdev=c06ae7f0, sd=85f64c00, ops=c06af0d4 ***
[   24.816351] *** tx_isp_subdev_init: ourISPdev=80494000 ***
[   24.816358] *** tx_isp_subdev_init: ops=c06af0d4, ops->core=c06b5f5c ***
[   24.816364] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   24.816370] *** tx_isp_subdev_init: Set sd->dev=c06ae800, sd->pdev=c06ae7f0 ***
[   24.816376] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06af0d4 ***
[   24.816384] *** tx_isp_subdev_init: ops->sensor=c06b5f50, csi_subdev_ops=c06af020 ***
[   24.816390] tx_isp_module_init: Module initialized for isp-fs
[   24.816395] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.816401] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   24.816408] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   24.816414] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   24.816421] *** FS PROBE: Set dev_priv to fs_dev 85f64c00 AFTER subdev_init ***
[   24.816428] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   24.816447] *** Platform device 3 (isp-fs) registered successfully ***
[   24.816453] *** Registering platform device 4 from platform data ***
[   24.818955] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   24.818968] *** tx_isp_create_core_device: Creating ISP core device ***
[   24.818978] *** tx_isp_create_core_device: Core device created successfully: 85ff0800 ***
[   24.818984] *** CORE PROBE: Set dev_priv to core_dev 85ff0800 ***
[   24.818990] *** CORE PROBE: Set host_priv to core_dev 85ff0800 - PREVENTS BadVA CRASH ***
[   24.818997] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   24.819004] *** tx_isp_subdev_init: pdev=c06ae6d0, sd=85ff0800, ops=c06aedd8 ***
[   24.819010] *** tx_isp_subdev_init: ourISPdev=80494000 ***
[   24.819017] *** tx_isp_subdev_init: ops=c06aedd8, ops->core=c06aee04 ***
[   24.819024] *** tx_isp_subdev_init: ops->core->init=c0677614 ***
[   24.819030] *** tx_isp_subdev_init: Set sd->dev=c06ae6e0, sd->pdev=c06ae6d0 ***
[   24.819036] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   24.819042] tx_isp_module_init: Module initialized for isp-m0
[   24.819048] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   24.819056] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   24.819063] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   24.819073] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c066cea0, thread=c0660584, flags=0x80, name=isp-m0, dev_id=80494000) ***
[   24.819081] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c066cea0, thread=c0660584 ***
[   24.821475] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   24.821486] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   24.821493] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   24.821502] tx_isp_subdev_init: platform_get_resource returned c06ae7b8 for device isp-m0
[   24.821510] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   24.821520] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   24.821526] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   24.821534] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06ae6d0, sd=85ff0800, ourISPdev=80494000 ***
[   24.821541] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80494000 ***
[   24.821546] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   24.821552] *** DEBUG: About to check device name matches ***
[   24.821558] *** DEBUG: CORE device name matched! Setting up Core device ***
[   24.821564] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   24.821571] *** tx_isp_link_core_device: Linking core device 85ff0800 to ISP device 80494000 ***
[   24.821577] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.821584] *** Core subdev already registered at slot 2: 85ff0800 ***
[   24.821590] *** LINKED CORE device: 85ff0800 ***
[   24.821594] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   24.821600] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   24.821606] *** tx_isp_core_device_init: Initializing core device: 85ff0800 ***
[   24.821618] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   24.821623] *** tx_isp_core_device_init: Core device initialized successfully ***
[   24.821628] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   24.821636] *** tx_isp_link_core_device: Linking core device 85ff0800 to ISP device 80494000 ***
[   24.821641] *** tx_isp_link_core_device: Core device linked successfully ***
[   24.821648] *** Core subdev already registered at slot 2: 85ff0800 ***
[   24.821661] *** tx_isp_core_probe: Assigned frame_channels=85ff0c00 to core_dev ***
[   24.821667] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   24.821672] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   24.821678] *** tx_isp_core_probe: Calling sensor_early_init ***
[   24.821683] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   24.821689] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   24.821694] *** tx_isp_core_probe: Core device setup complete ***
[   24.821700] ***   - Core device: 85ff0800 ***
[   24.821705] ***   - Channel count: 6 ***
[   24.821710] ***   - Linked to ISP device: 80494000 ***
[   24.821716] *** tx_isp_core_probe: Initializing core tuning system ***
[   24.821721] isp_core_tuning_init: Initializing tuning data structure
[   24.821734] isp_core_tuning_init: Tuning data structure initialized at 84d36000
[   24.821740] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   24.821745] *** SAFE: mode_flag properly initialized using struct member access ***
[   24.821750] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   24.821756] *** tx_isp_core_probe: Set platform driver data ***
[   24.821760] *** tx_isp_core_probe: Set global core device reference ***
[   24.821766] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   24.821772] ***   - Core device: 85ff0800 ***
[   24.821777] ***   - Tuning device: 84d36000 ***
[   24.821782] *** tx_isp_core_probe: Creating frame channel devices ***
[   24.821787] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   24.822136] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   24.824988] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   24.827586] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   24.830375] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   24.830386] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   24.830391] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   24.830396] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   24.830402] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   24.830411] tisp_code_create_tuning_node: Allocated dynamic major 251
[   24.835364] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   24.835375] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   24.835380] *** tx_isp_core_probe: Core probe completed successfully ***
[   24.835402] *** Platform device 4 (isp-m0) registered successfully ***
[   24.835408] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   24.835431] *** Created /proc/jz/isp directory ***
[   24.835440] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   24.835448] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   24.835455] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   24.835462] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c067cb34 ***
[   24.835470] *** PROC ENTRY FIX: Using ISP device 80494000 instead of VIC device 85ff0400 for isp-w02 ***
[   24.835478] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   24.835484] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   24.835493] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   24.835502] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   24.835512] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   24.835517] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   24.835522] *** Misc device registration handled via main tx-isp device ***
[   24.835528] *** Misc device registration handled via main tx-isp device ***
[   24.835533] *** Misc device registration handled via main tx-isp device ***
[   24.835538] *** Misc device registration handled via main tx-isp device ***
[   24.835544] *** Misc device registration handled via main tx-isp device ***
[   24.835549] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   24.835557] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   24.835565] *** Frame channel 1 initialized: 640x360, state=2 ***
[   24.835570] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   24.835577] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85ff0400 ***
[   24.835582] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   24.835588] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   24.835595] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   24.835602] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   24.835607] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   24.835613] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   24.835618] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   24.835624] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   24.835629] *** PROBE: Binary Ninja reference implementation complete ***
[   24.838110] *** tx_isp_init: Platform device and driver registered successfully ***
[   26.396610] === gc2053 SENSOR MODULE INIT ===
[   26.399197] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   24.821710] ***   - Linked to ISP device: 80494000 ***
[   24.821716] *** tx_isp_core_probe: Initializing core tuning system ***
[   24.821721] isp_core_tuning_init: Initializing tuning data structure
[   24.821734] isp_core_tuning_init: Tuning data structure initialized at 84d36000
[   24.821740] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   24.821745] *** SAFE: mode_flag properly initialized using struct member access ***
[   24.821750] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   24.821756] *** tx_isp_core_probe: Set platform driver data ***
[   24.821760] *** tx_isp_core_probe: Set global core device reference ***
[   24.821766] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   24.821772] ***   - Core device: 85ff0800 ***
[   24.821777] ***   - Tuning device: 84d36000 ***
[   24.821782] *** tx_isp_core_probe: Creating frame channel devices ***
[   24.821787] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   24.822136] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   24.824988] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   24.827586] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   24.830375] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   24.830386] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   24.830391] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   24.830396] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   24.830402] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   24.830411] tisp_code_create_tuning_node: Allocated dynamic major 251
[   24.835364] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   24.835375] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   24.835380] *** tx_isp_core_probe: Core probe completed successfully ***
[   24.835402] *** Platform device 4 (isp-m0) registered successfully ***
[   24.835408] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   24.835431] *** Created /proc/jz/isp directory ***
[   24.835440] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   24.835448] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   24.835455] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   24.835462] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c067cb34 ***
[   24.835470] *** PROC ENTRY FIX: Using ISP device 80494000 instead of VIC device 85ff0400 for isp-w02 ***
[   24.835478] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   24.835484] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   24.835493] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   24.835502] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   24.835512] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   24.835517] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   24.835522] *** Misc device registration handled via main tx-isp device ***
[   24.835528] *** Misc device registration handled via main tx-isp device ***
[   24.835533] *** Misc device registration handled via main tx-isp device ***
[   24.835538] *** Misc device registration handled via main tx-isp device ***
[   24.835544] *** Misc device registration handled via main tx-isp device ***
[   24.835549] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   24.835557] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   24.835565] *** Frame channel 1 initialized: 640x360, state=2 ***
[   24.835570] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   24.835577] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85ff0400 ***
[   24.835582] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   24.835588] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   24.835595] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   24.835602] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   24.835607] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   24.835613] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   24.835618] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   24.835624] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   24.835629] *** PROBE: Binary Ninja reference implementation complete ***
[   24.838110] *** tx_isp_init: Platform device and driver registered successfully ***
[   26.396610] === gc2053 SENSOR MODULE INIT ===
[   26.399197] gc2053 I2C driver registered, waiting for device creation by ISP
[   28.652479] ISP opened successfully
[   28.653070] ISP IOCTL: cmd=0x805056c1 arg=0x76f51d60
[   28.653085] subdev_sensor_ops_ioctl: cmd=0x2000000
[   28.653091] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   28.653097] *** Creating I2C sensor device on adapter 0 ***
[   28.653106] *** Creating I2C device: gc2053 at 0x37 ***
[   28.653111] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   28.653119] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   28.653125] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   28.656569] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   28.656870] === GC2053 SENSOR PROBE START ===
[   28.656886] sensor_probe: client=8555ee00, addr=0x37, adapter=84074c10 (i2c0)
[   28.656892] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   28.656897] Requesting reset GPIO 18
[   28.656906] GPIO reset sequence: HIGH -> LOW -> HIGH
[   28.879142] GPIO reset sequence completed successfully
[   28.879154] === GPIO INITIALIZATION COMPLETE ===
[   28.879165] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   28.879180] sensor_probe: data_interface=1, sensor_max_fps=30
[   28.879186] sensor_probe: MIPI 30fps
[   28.879193] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   28.879201] *** tx_isp_subdev_init: pdev=c06d8168, sd=85ff1000, ops=c06d8248 ***
[   28.879207] *** tx_isp_subdev_init: ourISPdev=80494000 ***
[   28.879214] *** tx_isp_subdev_init: ops=c06d8248, ops->core=c06d8274 ***
[   28.879220] *** tx_isp_subdev_init: ops->core->init=c06d56bc ***
[   28.879226] *** tx_isp_subdev_init: Set sd->dev=c06d8178, sd->pdev=c06d8168 ***
[   28.879234] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06d8248, ops->sensor=c06d825c ***
[   28.879239] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   28.879246] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=85ff1000 ***
[   28.879253] *** tx_isp_subdev_init: SENSOR ops=c06d8248, ops->sensor=c06d825c ***
[   28.879259] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   28.879265] tx_isp_module_init: Module initialized for (null)
[   28.879271] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   28.879279] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06d8168, sd=85ff1000, ourISPdev=80494000 ***
[   28.879286] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80494000 ***
[   28.879292] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   28.879297] *** DEBUG: About to check device name matches ***
[   28.879304] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   28.879310] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   28.879317] *** SENSOR subdev: 85ff1000, ops: c06d8248 ***
[   28.879322] *** SENSOR ops->sensor: c06d825c ***
[   28.879328] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   28.879334] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   28.879408] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.879416] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   28.879422] sensor_probe: I2C client association complete
[   28.879430]   sd=85ff1000, client=8555ee00, addr=0x37, adapter=i2c0
[   28.879436] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   28.879444] sensor_read: reg=0xf0, client=8555ee00, adapter=i2c0, addr=0x37
[   28.879942] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   28.879950] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   28.879955] *** SUCCESS: I2C communication working after GPIO reset! ***
[   28.879964] sensor_read: reg=0xf1, client=8555ee00, adapter=i2c0, addr=0x37
[   28.880450] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   28.880457] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   28.880462] === I2C COMMUNICATION TEST COMPLETE ===
[   28.880470] Registering gc2053 with ISP framework (sd=85ff1000, sensor=85ff1000)
[   28.880476] gc2053 registered with ISP framework successfully
[   28.880498] *** MIPS-SAFE: I2C device created successfully at 0x8555ee00 ***
[   28.880505] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   28.880511] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   28.880518] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   28.880524] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   28.880558] ISP IOCTL: cmd=0xc050561a arg=0x7fba83a8
[   28.880565] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   28.880572] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   28.880580] ISP IOCTL: cmd=0xc050561a arg=0x7fba83a8
[   28.880585] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   28.880591] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   28.880599] ISP IOCTL: cmd=0xc0045627 arg=0x7fba8400
[   28.880609] ISP IOCTL: cmd=0x800856d5 arg=0x7fba83f8
[   28.880615] TX_ISP_GET_BUF: IOCTL handler called
[   28.880622] TX_ISP_GET_BUF: core_dev=85ff0800, isp_dev=80494000
[   28.880628] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   28.880635] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   28.920304] ISP IOCTL: cmd=0x800856d4 arg=0x7fba83f8
[   28.920318] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   28.920548] ISP IOCTL: cmd=0x40045626 arg=0x7fba8410
[   28.920561] subdev_sensor_ops_ioctl: cmd=0x2000003
[   28.920567] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   28.920574] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   28.920580] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   28.920588] ISP IOCTL: cmd=0x80045612 arg=0x0
[   28.920595] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   28.920601] === ISP Subdevice Array Status ===
[   28.920609]   [0]: isp-w01 (sd=85ff0000)
[   28.920616]   [1]: isp-w02 (sd=85ff0400)
[   28.920622]   [2]: isp-m0 (sd=85ff0800)
[   28.920628]   [3]: gc2053 (sd=85ff1000)
[   28.920634]   [4]: (empty)
[   28.920640]   [5]: gc2053 (sd=85ff1000)
[   28.920645]   [6]: (empty)
[   28.920650]   [7]: (empty)
[   28.920655]   [8]: (empty)
[   28.920660]   [9]: (empty)
[   28.920665]   [10]: (empty)
[   28.920670]   [11]: (empty)
[   28.920674]   [12]: (empty)
[   28.920680]   [13]: (empty)
[   28.920684]   [14]: (empty)
[   28.920690]   [15]: (empty)
[   28.920694] === End Subdevice Array ===
[   28.920699] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   28.920705] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   28.920710] *** ispcore_activate_module: Fixed for our struct layouts ***
[   28.920716] *** VIC device in state 1, proceeding with activation ***
[   28.920722] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   28.920728] *** SUBDEVICE VALIDATION SECTION ***
[   28.920732] VIC device state set to 2 (activated)
[   28.920737] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   28.920742] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   28.920748] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   28.920753] *** SUBDEVICE INITIALIZATION LOOP ***
[   28.920758] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   28.920764] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   28.920772] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.920780] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   28.920786] *** CALLING SENSOR_WRITE_ARRAY WITH c06d8e20 (should be 137 registers) ***
[   28.920796] sensor_write: reg=0xfe val=0x80, client=8555ee00, adapter=i2c0, addr=0x37
[   28.921121] sensor_write: reg=0xfe val=0x80 SUCCESS
[   28.921129] sensor_write_array: reg[1] 0xfe=0x80 OK
[   28.921138] sensor_write: reg=0xfe val=0x80, client=8555ee00, adapter=i2c0, addr=0x37
[   28.921456] sensor_write: reg=0xfe val=0x80 SUCCESS
[   28.921464] sensor_write_array: reg[2] 0xfe=0x80 OK
[   28.921472] sensor_write: reg=0xfe val=0x80, client=8555ee00, adapter=i2c0, addr=0x37
[   28.921783] sensor_write: reg=0xfe val=0x80 SUCCESS
[   28.921790] sensor_write_array: reg[3] 0xfe=0x80 OK
[   28.921798] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.922111] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.922118] sensor_write_array: reg[4] 0xfe=0x00 OK
[   28.922126] sensor_write: reg=0xf2 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.922439] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   28.922446] sensor_write_array: reg[5] 0xf2=0x00 OK
[   28.922454] sensor_write: reg=0xf3 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.922767] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   28.922774] sensor_write_array: reg[6] 0xf3=0x00 OK
[   28.922782] sensor_write: reg=0xf4 val=0x36, client=8555ee00, adapter=i2c0, addr=0x37
[   28.923100] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   28.923107] sensor_write_array: reg[7] 0xf4=0x36 OK
[   28.923115] sensor_write: reg=0xf5 val=0xc0, client=8555ee00, adapter=i2c0, addr=0x37
[   28.923428] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   28.923435] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   28.923444] sensor_write: reg=0xf6 val=0x44, client=8555ee00, adapter=i2c0, addr=0x37
[   28.923756] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   28.923763] sensor_write_array: reg[9] 0xf6=0x44 OK
[   28.923772] sensor_write: reg=0xf7 val=0x01, client=8555ee00, adapter=i2c0, addr=0x37
[   28.924084] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   28.924091] sensor_write_array: reg[10] 0xf7=0x01 OK
[   28.924100] sensor_write: reg=0xf8 val=0x68, client=8555ee00, adapter=i2c0, addr=0x37
[   28.924412] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   28.924420] sensor_write: reg=0xf9 val=0x40, client=8555ee00, adapter=i2c0, addr=0x37
[   28.924774] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   28.924784] sensor_write: reg=0xfc val=0x8e, client=8555ee00, adapter=i2c0, addr=0x37
[   28.925096] sensor_write: reg=0xfc val=0x8e SUCCESS
[   28.925105] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.925420] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.925428] sensor_write: reg=0x87 val=0x18, client=8555ee00, adapter=i2c0, addr=0x37
[   28.925741] sensor_write: reg=0x87 val=0x18 SUCCESS
[   28.925750] sensor_write: reg=0xee val=0x30, client=8555ee00, adapter=i2c0, addr=0x37
[   28.926063] sensor_write: reg=0xee val=0x30 SUCCESS
[   28.926071] sensor_write: reg=0xd0 val=0xb7, client=8555ee00, adapter=i2c0, addr=0x37
[   28.926384] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   28.926392] sensor_write: reg=0x03 val=0x04, client=8555ee00, adapter=i2c0, addr=0x37
[   28.926705] sensor_write: reg=0x03 val=0x04 SUCCESS
[   28.926714] sensor_write: reg=0x04 val=0x60, client=8555ee00, adapter=i2c0, addr=0x37
[   28.927078] sensor_write: reg=0x04 val=0x60 SUCCESS
[   28.927089] sensor_write: reg=0x05 val=0x04, client=8555ee00, adapter=i2c0, addr=0x37
[   28.927401] sensor_write: reg=0x05 val=0x04 SUCCESS
[   28.927410] sensor_write: reg=0x06 val=0x4c, client=8555ee00, adapter=i2c0, addr=0x37
[   28.927724] sensor_write: reg=0x06 val=0x4c SUCCESS
[   28.927732] sensor_write: reg=0x07 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.928045] sensor_write: reg=0x07 val=0x00 SUCCESS
[   28.928053] sensor_write: reg=0x08 val=0x11, client=8555ee00, adapter=i2c0, addr=0x37
[   28.928366] sensor_write: reg=0x08 val=0x11 SUCCESS
[   28.928374] sensor_write: reg=0x09 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.928687] sensor_write: reg=0x09 val=0x00 SUCCESS
[   28.928695] sensor_write: reg=0x0a val=0x02, client=8555ee00, adapter=i2c0, addr=0x37
[   28.929008] sensor_write: reg=0x0a val=0x02 SUCCESS
[   28.929016] sensor_write: reg=0x0b val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.929354] sensor_write: reg=0x0b val=0x00 SUCCESS
[   28.929364] sensor_write: reg=0x0c val=0x02, client=8555ee00, adapter=i2c0, addr=0x37
[   28.929677] sensor_write: reg=0x0c val=0x02 SUCCESS
[   28.929686] sensor_write: reg=0x0d val=0x04, client=8555ee00, adapter=i2c0, addr=0x37
[   28.930000] sensor_write: reg=0x0d val=0x04 SUCCESS
[   28.930009] sensor_write: reg=0x0e val=0x40, client=8555ee00, adapter=i2c0, addr=0x37
[   28.930323] sensor_write: reg=0x0e val=0x40 SUCCESS
[   28.930331] sensor_write: reg=0x12 val=0xe2, client=8555ee00, adapter=i2c0, addr=0x37
[   28.930644] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   28.930653] sensor_write: reg=0x13 val=0x16, client=8555ee00, adapter=i2c0, addr=0x37
[   28.930966] sensor_write: reg=0x13 val=0x16 SUCCESS
[   28.930974] sensor_write: reg=0x19 val=0x0a, client=8555ee00, adapter=i2c0, addr=0x37
[   28.931287] sensor_write: reg=0x19 val=0x0a SUCCESS
[   28.931296] sensor_write: reg=0x21 val=0x1c, client=8555ee00, adapter=i2c0, addr=0x37
[   28.931608] sensor_write: reg=0x21 val=0x1c SUCCESS
[   28.931616] sensor_write: reg=0x28 val=0x0a, client=8555ee00, adapter=i2c0, addr=0x37
[   28.931930] sensor_write: reg=0x28 val=0x0a SUCCESS
[   28.931938] sensor_write: reg=0x29 val=0x24, client=8555ee00, adapter=i2c0, addr=0x37
[   28.932250] sensor_write: reg=0x29 val=0x24 SUCCESS
[   28.932259] sensor_write: reg=0x2b val=0x04, client=8555ee00, adapter=i2c0, addr=0x37
[   28.932572] sensor_write: reg=0x2b val=0x04 SUCCESS
[   28.932580] sensor_write: reg=0x32 val=0xf8, client=8555ee00, adapter=i2c0, addr=0x37
[   28.932893] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   28.932901] sensor_write: reg=0x37 val=0x03, client=8555ee00, adapter=i2c0, addr=0x37
[   28.933214] sensor_write: reg=0x37 val=0x03 SUCCESS
[   28.933222] sensor_write: reg=0x39 val=0x15, client=8555ee00, adapter=i2c0, addr=0x37
[   28.933535] sensor_write: reg=0x39 val=0x15 SUCCESS
[   28.933543] sensor_write: reg=0x43 val=0x07, client=8555ee00, adapter=i2c0, addr=0x37
[   28.933856] sensor_write: reg=0x43 val=0x07 SUCCESS
[   28.933864] sensor_write: reg=0x44 val=0x40, client=8555ee00, adapter=i2c0, addr=0x37
[   28.934177] sensor_write: reg=0x44 val=0x40 SUCCESS
[   28.934186] sensor_write: reg=0x46 val=0x0b, client=8555ee00, adapter=i2c0, addr=0x37
[   28.934498] sensor_write: reg=0x46 val=0x0b SUCCESS
[   28.934507] sensor_write: reg=0x4b val=0x20, client=8555ee00, adapter=i2c0, addr=0x37
[   28.934820] sensor_write: reg=0x4b val=0x20 SUCCESS
[   28.934828] sensor_write: reg=0x4e val=0x08, client=8555ee00, adapter=i2c0, addr=0x37
[   28.935140] sensor_write: reg=0x4e val=0x08 SUCCESS
[   28.935149] sensor_write: reg=0x55 val=0x20, client=8555ee00, adapter=i2c0, addr=0x37
[   28.935462] sensor_write: reg=0x55 val=0x20 SUCCESS
[   28.935470] sensor_write: reg=0x66 val=0x05, client=8555ee00, adapter=i2c0, addr=0x37
[   28.935783] sensor_write: reg=0x66 val=0x05 SUCCESS
[   28.935791] sensor_write: reg=0x67 val=0x05, client=8555ee00, adapter=i2c0, addr=0x37
[   28.936104] sensor_write: reg=0x67 val=0x05 SUCCESS
[   28.936112] sensor_write: reg=0x77 val=0x01, client=8555ee00, adapter=i2c0, addr=0x37
[   28.936425] sensor_write: reg=0x77 val=0x01 SUCCESS
[   28.936433] sensor_write: reg=0x78 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.936746] sensor_write: reg=0x78 val=0x00 SUCCESS
[   28.936754] sensor_write: reg=0x7c val=0x93, client=8555ee00, adapter=i2c0, addr=0x37
[   28.937067] sensor_write: reg=0x7c val=0x93 SUCCESS
[   28.937074] sensor_write_array: reg[50] 0x7c=0x93 OK
[   28.937082] sensor_write: reg=0x8c val=0x12, client=8555ee00, adapter=i2c0, addr=0x37
[   28.937421] sensor_write: reg=0x8c val=0x12 SUCCESS
[   28.937431] sensor_write: reg=0x8d val=0x92, client=8555ee00, adapter=i2c0, addr=0x37
[   28.937744] sensor_write: reg=0x8d val=0x92 SUCCESS
[   28.937752] sensor_write: reg=0x90 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.938066] sensor_write: reg=0x90 val=0x00 SUCCESS
[   28.938074] sensor_write: reg=0x41 val=0x04, client=8555ee00, adapter=i2c0, addr=0x37
[   28.938388] sensor_write: reg=0x41 val=0x04 SUCCESS
[   28.938396] sensor_write: reg=0x42 val=0x9d, client=8555ee00, adapter=i2c0, addr=0x37
[   28.938709] sensor_write: reg=0x42 val=0x9d SUCCESS
[   28.938718] sensor_write: reg=0x9d val=0x10, client=8555ee00, adapter=i2c0, addr=0x37
[   28.939030] sensor_write: reg=0x9d val=0x10 SUCCESS
[   28.939039] sensor_write: reg=0xce val=0x7c, client=8555ee00, adapter=i2c0, addr=0x37
[   28.939378] sensor_write: reg=0xce val=0x7c SUCCESS
[   28.939388] sensor_write: reg=0xd2 val=0x41, client=8555ee00, adapter=i2c0, addr=0x37
[   28.939700] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   28.939708] sensor_write: reg=0xd3 val=0xdc, client=8555ee00, adapter=i2c0, addr=0x37
[   28.940022] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   28.940030] sensor_write: reg=0xe6 val=0x50, client=8555ee00, adapter=i2c0, addr=0x37
[   28.940344] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   28.940352] sensor_write: reg=0xb6 val=0xc0, client=8555ee00, adapter=i2c0, addr=0x37
[   28.940665] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   28.940674] sensor_write: reg=0xb0 val=0x70, client=8555ee00, adapter=i2c0, addr=0x37
[   28.940986] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   28.940995] sensor_write: reg=0xb1 val=0x01, client=8555ee00, adapter=i2c0, addr=0x37
[   28.941308] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   28.941316] sensor_write: reg=0xb2 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.941629] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   28.941637] sensor_write: reg=0xb3 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.941950] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   28.941958] sensor_write: reg=0xb4 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.942274] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   28.942282] sensor_write: reg=0xb8 val=0x01, client=8555ee00, adapter=i2c0, addr=0x37
[   28.942595] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   28.942604] sensor_write: reg=0xb9 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.942916] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   28.942925] sensor_write: reg=0x26 val=0x30, client=8555ee00, adapter=i2c0, addr=0x37
[   28.943238] sensor_write: reg=0x26 val=0x30 SUCCESS
[   28.943246] sensor_write: reg=0xfe val=0x01, client=8555ee00, adapter=i2c0, addr=0x37
[   28.943559] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.943567] sensor_write: reg=0x40 val=0x23, client=8555ee00, adapter=i2c0, addr=0x37
[   28.943880] sensor_write: reg=0x40 val=0x23 SUCCESS
[   28.943888] sensor_write: reg=0x55 val=0x07, client=8555ee00, adapter=i2c0, addr=0x37
[   28.944201] sensor_write: reg=0x55 val=0x07 SUCCESS
[   28.944210] sensor_write: reg=0x60 val=0x40, client=8555ee00, adapter=i2c0, addr=0x37
[   28.944522] sensor_write: reg=0x60 val=0x40 SUCCESS
[   28.944531] sensor_write: reg=0xfe val=0x04, client=8555ee00, adapter=i2c0, addr=0x37
[   28.944863] sensor_write: reg=0xfe val=0x04 SUCCESS
[   28.944872] sensor_write: reg=0x14 val=0x78, client=8555ee00, adapter=i2c0, addr=0x37
[   28.945187] sensor_write: reg=0x14 val=0x78 SUCCESS
[   28.945196] sensor_write: reg=0x15 val=0x78, client=8555ee00, adapter=i2c0, addr=0x37
[   28.945510] sensor_write: reg=0x15 val=0x78 SUCCESS
[   28.945518] sensor_write: reg=0x16 val=0x78, client=8555ee00, adapter=i2c0, addr=0x37
[   28.945831] sensor_write: reg=0x16 val=0x78 SUCCESS
[   28.945840] sensor_write: reg=0x17 val=0x78, client=8555ee00, adapter=i2c0, addr=0x37
[   28.946152] sensor_write: reg=0x17 val=0x78 SUCCESS
[   28.946161] sensor_write: reg=0xfe val=0x01, client=8555ee00, adapter=i2c0, addr=0x37
[   28.946474] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.946482] sensor_write: reg=0x92 val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.946795] sensor_write: reg=0x92 val=0x00 SUCCESS
[   28.946804] sensor_write: reg=0x94 val=0x03, client=8555ee00, adapter=i2c0, addr=0x37
[   28.947116] sensor_write: reg=0x94 val=0x03 SUCCESS
[   28.947125] sensor_write: reg=0x95 val=0x04, client=8555ee00, adapter=i2c0, addr=0x37
[   28.947466] sensor_write: reg=0x95 val=0x04 SUCCESS
[   28.947476] sensor_write: reg=0x96 val=0x38, client=8555ee00, adapter=i2c0, addr=0x37
[   28.947790] sensor_write: reg=0x96 val=0x38 SUCCESS
[   28.947799] sensor_write: reg=0x97 val=0x07, client=8555ee00, adapter=i2c0, addr=0x37
[   28.948112] sensor_write: reg=0x97 val=0x07 SUCCESS
[   28.948121] sensor_write: reg=0x98 val=0x80, client=8555ee00, adapter=i2c0, addr=0x37
[   28.948434] sensor_write: reg=0x98 val=0x80 SUCCESS
[   28.948442] sensor_write: reg=0xfe val=0x01, client=8555ee00, adapter=i2c0, addr=0x37
[   28.948755] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.948764] sensor_write: reg=0x01 val=0x05, client=8555ee00, adapter=i2c0, addr=0x37
[   28.949076] sensor_write: reg=0x01 val=0x05 SUCCESS
[   28.949084] sensor_write: reg=0x02 val=0x89, client=8555ee00, adapter=i2c0, addr=0x37
[   28.949420] sensor_write: reg=0x02 val=0x89 SUCCESS
[   28.949430] sensor_write: reg=0x04 val=0x01, client=8555ee00, adapter=i2c0, addr=0x37
[   28.949745] sensor_write: reg=0x04 val=0x01 SUCCESS
[   28.949754] sensor_write: reg=0x07 val=0xa6, client=8555ee00, adapter=i2c0, addr=0x37
[   28.950067] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   28.950076] sensor_write: reg=0x08 val=0xa9, client=8555ee00, adapter=i2c0, addr=0x37
[   28.950388] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   28.950397] sensor_write: reg=0x09 val=0xa8, client=8555ee00, adapter=i2c0, addr=0x37
[   28.950710] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   28.950718] sensor_write: reg=0x0a val=0xa7, client=8555ee00, adapter=i2c0, addr=0x37
[   28.954616] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   28.954632] sensor_write: reg=0x0b val=0xff, client=8555ee00, adapter=i2c0, addr=0x37
[   28.954946] sensor_write: reg=0x0b val=0xff SUCCESS
[   28.954955] sensor_write: reg=0x0c val=0xff, client=8555ee00, adapter=i2c0, addr=0x37
[   28.955273] sensor_write: reg=0x0c val=0xff SUCCESS
[   28.955282] sensor_write: reg=0x0f val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.955595] sensor_write: reg=0x0f val=0x00 SUCCESS
[   28.955604] sensor_write: reg=0x50 val=0x1c, client=8555ee00, adapter=i2c0, addr=0x37
[   28.955916] sensor_write: reg=0x50 val=0x1c SUCCESS
[   28.955925] sensor_write: reg=0x89 val=0x03, client=8555ee00, adapter=i2c0, addr=0x37
[   28.956238] sensor_write: reg=0x89 val=0x03 SUCCESS
[   28.956246] sensor_write: reg=0xfe val=0x04, client=8555ee00, adapter=i2c0, addr=0x37
[   28.956559] sensor_write: reg=0xfe val=0x04 SUCCESS
[   28.956567] sensor_write: reg=0x28 val=0x86, client=8555ee00, adapter=i2c0, addr=0x37
[   28.956880] sensor_write: reg=0x28 val=0x86 SUCCESS
[   28.956887] sensor_write_array: reg[100] 0x28=0x86 OK
[   28.956896] sensor_write: reg=0x29 val=0x86, client=8555ee00, adapter=i2c0, addr=0x37
[   28.957208] sensor_write: reg=0x29 val=0x86 SUCCESS
[   28.957217] sensor_write: reg=0x2a val=0x86, client=8555ee00, adapter=i2c0, addr=0x37
[   28.957523] sensor_write: reg=0x2a val=0x86 SUCCESS
[   28.957533] sensor_write: reg=0x2b val=0x68, client=8555ee00, adapter=i2c0, addr=0x37
[   28.957848] sensor_write: reg=0x2b val=0x68 SUCCESS
[   28.957857] sensor_write: reg=0x2c val=0x68, client=8555ee00, adapter=i2c0, addr=0x37
[   28.958366] sensor_write: reg=0x2c val=0x68 SUCCESS
[   28.958379] sensor_write: reg=0x2d val=0x68, client=8555ee00, adapter=i2c0, addr=0x37
[   28.958693] sensor_write: reg=0x2d val=0x68 SUCCESS
[   28.958701] sensor_write: reg=0x2e val=0x68, client=8555ee00, adapter=i2c0, addr=0x37
[   28.959018] sensor_write: reg=0x2e val=0x68 SUCCESS
[   28.959027] sensor_write: reg=0x2f val=0x68, client=8555ee00, adapter=i2c0, addr=0x37
[   28.959372] sensor_write: reg=0x2f val=0x68 SUCCESS
[   28.959383] sensor_write: reg=0x30 val=0x4f, client=8555ee00, adapter=i2c0, addr=0x37
[   28.959698] sensor_write: reg=0x30 val=0x4f SUCCESS
[   28.959708] sensor_write: reg=0x31 val=0x68, client=8555ee00, adapter=i2c0, addr=0x37
[   28.960021] sensor_write: reg=0x31 val=0x68 SUCCESS
[   28.960030] sensor_write: reg=0x32 val=0x67, client=8555ee00, adapter=i2c0, addr=0x37
[   28.960343] sensor_write: reg=0x32 val=0x67 SUCCESS
[   28.960352] sensor_write: reg=0x33 val=0x66, client=8555ee00, adapter=i2c0, addr=0x37
[   28.960664] sensor_write: reg=0x33 val=0x66 SUCCESS
[   28.960673] sensor_write: reg=0x34 val=0x66, client=8555ee00, adapter=i2c0, addr=0x37
[   28.960982] sensor_write: reg=0x34 val=0x66 SUCCESS
[   28.960995] sensor_write: reg=0x35 val=0x66, client=8555ee00, adapter=i2c0, addr=0x37
[   28.961309] sensor_write: reg=0x35 val=0x66 SUCCESS
[   28.961318] sensor_write: reg=0x36 val=0x66, client=8555ee00, adapter=i2c0, addr=0x37
[   28.961632] sensor_write: reg=0x36 val=0x66 SUCCESS
[   28.961640] sensor_write: reg=0x37 val=0x66, client=8555ee00, adapter=i2c0, addr=0x37
[   28.961954] sensor_write: reg=0x37 val=0x66 SUCCESS
[   28.961962] sensor_write: reg=0x38 val=0x62, client=8555ee00, adapter=i2c0, addr=0x37
[   28.962275] sensor_write: reg=0x38 val=0x62 SUCCESS
[   28.962284] sensor_write: reg=0x39 val=0x62, client=8555ee00, adapter=i2c0, addr=0x37
[   28.962597] sensor_write: reg=0x39 val=0x62 SUCCESS
[   28.962605] sensor_write: reg=0x3a val=0x62, client=8555ee00, adapter=i2c0, addr=0x37
[   28.962912] sensor_write: reg=0x3a val=0x62 SUCCESS
[   28.962923] sensor_write: reg=0x3b val=0x62, client=8555ee00, adapter=i2c0, addr=0x37
[   28.963236] sensor_write: reg=0x3b val=0x62 SUCCESS
[   28.963245] sensor_write: reg=0x3c val=0x62, client=8555ee00, adapter=i2c0, addr=0x37
[   28.963559] sensor_write: reg=0x3c val=0x62 SUCCESS
[   28.963568] sensor_write: reg=0x3d val=0x62, client=8555ee00, adapter=i2c0, addr=0x37
[   28.963881] sensor_write: reg=0x3d val=0x62 SUCCESS
[   28.963890] sensor_write: reg=0x3e val=0x62, client=8555ee00, adapter=i2c0, addr=0x37
[   28.964202] sensor_write: reg=0x3e val=0x62 SUCCESS
[   28.964211] sensor_write: reg=0x3f val=0x62, client=8555ee00, adapter=i2c0, addr=0x37
[   28.964524] sensor_write: reg=0x3f val=0x62 SUCCESS
[   28.964532] sensor_write: reg=0xfe val=0x01, client=8555ee00, adapter=i2c0, addr=0x37
[   28.964880] sensor_write: reg=0xfe val=0x01 SUCCESS
[   28.964891] sensor_write: reg=0x9a val=0x06, client=8555ee00, adapter=i2c0, addr=0x37
[   28.965206] sensor_write: reg=0x9a val=0x06 SUCCESS
[   28.965214] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.965528] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.965536] sensor_write: reg=0x7b val=0x2a, client=8555ee00, adapter=i2c0, addr=0x37
[   28.965850] sensor_write: reg=0x7b val=0x2a SUCCESS
[   28.965858] sensor_write: reg=0x23 val=0x2d, client=8555ee00, adapter=i2c0, addr=0x37
[   28.966171] sensor_write: reg=0x23 val=0x2d SUCCESS
[   28.966180] sensor_write: reg=0xfe val=0x03, client=8555ee00, adapter=i2c0, addr=0x37
[   28.966492] sensor_write: reg=0xfe val=0x03 SUCCESS
[   28.966501] sensor_write: reg=0x01 val=0x27, client=8555ee00, adapter=i2c0, addr=0x37
[   28.966814] sensor_write: reg=0x01 val=0x27 SUCCESS
[   28.966822] sensor_write: reg=0x02 val=0x56, client=8555ee00, adapter=i2c0, addr=0x37
[   28.967135] sensor_write: reg=0x02 val=0x56 SUCCESS
[   28.967143] sensor_write: reg=0x03 val=0x8e, client=8555ee00, adapter=i2c0, addr=0x37
[   28.967501] sensor_write: reg=0x03 val=0x8e SUCCESS
[   28.967512] sensor_write: reg=0x12 val=0x80, client=8555ee00, adapter=i2c0, addr=0x37
[   28.967827] sensor_write: reg=0x12 val=0x80 SUCCESS
[   28.967836] sensor_write: reg=0x13 val=0x07, client=8555ee00, adapter=i2c0, addr=0x37
[   28.968149] sensor_write: reg=0x13 val=0x07 SUCCESS
[   28.968158] sensor_write: reg=0x15 val=0x12, client=8555ee00, adapter=i2c0, addr=0x37
[   28.968469] sensor_write: reg=0x15 val=0x12 SUCCESS
[   28.968477] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   28.968788] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.968797] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   28.969110] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.969116] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   28.969158] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   28.969166] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   28.969174] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   28.969181] *** SENSOR_INIT: gc2053 enable=1 ***
[   28.969187] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   28.969193] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   28.969200] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   28.969206] *** ispcore_core_ops_init: ENTRY - sd=85ff0800, on=1 ***
[   28.969214] *** ispcore_core_ops_init: sd->dev_priv=85ff0800, sd->host_priv=85ff0800 ***
[   28.969220] *** ispcore_core_ops_init: sd->pdev=c06ae6d0, sd->ops=c06aedd8 ***
[   28.969226] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   28.969232] *** ispcore_core_ops_init: ISP device=80494000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   28.969241] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.969249] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   28.969255] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   28.969261] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   28.969266] *** ispcore_core_ops_init: s0 (core_dev) = 85ff0800 from sd->host_priv ***
[   28.969274] ispcore_core_ops_init: core_dev=85ff0800, vic_dev=85ff0400, vic_state=2
[   28.969278] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   28.969287] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   28.969295] *** VIC STATE 4: Initializing clocks for streaming ***
[   28.969303] *** Initializing CSI clocks (1 clocks) ***
[   28.969309] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   28.969316] isp_subdev_init_clks: Using platform data clock arrays: c06aeaf0
[   28.969322] isp_subdev_init_clks: Using platform data clock configs
[   28.969329] Platform data clock[0]: name=csi, rate=65535
[   28.969340] Clock csi enabled successfully
[   28.999132] CPM clock gates configured
[   28.999143] isp_subdev_init_clks: Successfully initialized 1 clocks
[   28.999150] *** Initializing VIC clocks (2 clocks) ***
[   28.999155] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   28.999162] isp_subdev_init_clks: Using platform data clock arrays: c06aec00
[   28.999168] isp_subdev_init_clks: Using platform data clock configs
[   28.999176] Platform data clock[0]: name=cgu_isp, rate=100000000
[   28.999187] Clock cgu_isp: set rate 100000000 Hz, result=0
[   28.999194] Clock cgu_isp enabled successfully
[   28.999201] Platform data clock[1]: name=isp, rate=65535
[   28.999208] Clock isp enabled successfully
[   29.029138] CPM clock gates configured
[   29.029150] isp_subdev_init_clks: Successfully initialized 2 clocks
[   29.029156] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.029166] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   29.029173] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   29.029178] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   29.029184] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   29.029190] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   29.029197] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   29.029204] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   29.029209] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   29.029214] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   29.029220] tisp_event_init: Initializing ISP event system
[   29.029228] tisp_event_init: SAFE event system initialized with 20 nodes
[   29.029234] tisp_event_set_cb: Setting callback for event 4
[   29.029240] tisp_event_set_cb: Event 4 callback set to c067d75c
[   29.029246] tisp_event_set_cb: Setting callback for event 5
[   29.029252] tisp_event_set_cb: Event 5 callback set to c067dc24
[   29.029258] tisp_event_set_cb: Setting callback for event 7
[   29.029264] tisp_event_set_cb: Event 7 callback set to c067d7f0
[   29.029270] tisp_event_set_cb: Setting callback for event 9
[   29.029276] tisp_event_set_cb: Event 9 callback set to c067d878
[   29.029282] tisp_event_set_cb: Setting callback for event 8
[   29.029288] tisp_event_set_cb: Event 8 callback set to c067d93c
[   29.029294] *** system_irq_func_set: Registered handler c0675f8c at index 13 ***
[   29.036927] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   29.036935] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   29.036942] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   29.036949] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   29.036956] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   29.036962] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   29.036970] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   29.036976] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   29.036983] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   29.036990] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   29.036997] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   29.037004] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   29.037010] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   29.037017] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   29.037024] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   29.037030] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   29.037037] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   29.037043] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   29.037050] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   29.037056] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   29.037063] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   29.037070] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   29.037075] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   29.037080] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   29.037087] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   29.037094] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   29.037101] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   29.037108] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   29.037114] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   29.037120] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   29.037128] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   29.037134] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   29.037140] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   29.037146] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   29.037154] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   29.037160] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   29.037167] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   29.037174] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   29.037180] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   29.037186] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   29.037193] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   29.037200] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   29.037206] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   29.037212] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   29.037220] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   29.037227] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   29.037233] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   29.037240] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   29.037246] *** tisp_init: ISP control register set to enable processing pipeline ***
[   29.037252] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   29.037258] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   29.037264] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   29.037270] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   29.037276] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   29.037283] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   29.037288] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   29.037295] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   29.037302] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   29.037307] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   29.037314] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   29.037320] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   29.037327] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   29.037334] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   29.037340] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   29.037347] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   29.037352] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   29.037359] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   29.037366] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   29.037372] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   29.037378] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   29.037385] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   29.037392] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   29.037398] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   29.037407] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   29.037414] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   29.037421] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   29.037428] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   29.037434] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   29.037441] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   29.037446] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   29.037452] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   29.037458] *** This should eliminate green frames by enabling proper color processing ***
[   29.037464] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   29.037471] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   29.037477] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   29.037484] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   29.037490] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   29.037497] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   29.037504] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   29.037510] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   29.037516] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   29.037522] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   29.037528] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   29.037533] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   29.037538] *** tisp_init: Standard tuning parameters loaded successfully ***
[   29.037544] *** tisp_init: Custom tuning parameters loaded successfully ***
[   29.037550] tisp_set_csc_version: Setting CSC version 0
[   29.037556] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   29.037563] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   29.037568] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   29.037575] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   29.037582] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   29.037587] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   29.037592] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   29.037599] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   29.037606] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   29.037611] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   29.037618] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   29.037624] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   29.037629] *** tisp_init: ISP processing pipeline fully enabled ***
[   29.037636] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   29.037642] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   29.037648] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   29.037654] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   29.037662] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   29.037666] tisp_init: ISP memory buffers configured
[   29.037672] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   29.037679] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   29.037688] tiziano_ae_params_refresh: Refreshing AE parameters
[   29.037699] tiziano_ae_params_refresh: AE parameters refreshed
[   29.037704] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   29.037710] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   29.037716] tiziano_ae_para_addr: Setting up AE parameter addresses
[   29.037721] tiziano_ae_para_addr: AE parameter addresses configured
[   29.037728] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   29.037734] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   29.037741] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   29.037748] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   29.037755] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   29.037762] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   29.037768] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   29.037775] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afde814 (Binary Ninja EXACT) ***
[   29.037782] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   29.037789] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   29.037796] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   29.037802] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   29.037808] tiziano_ae_set_hardware_param: Parameters written to AE0
[   29.037814] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   29.037820] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   29.037827] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   29.037834] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   29.037840] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   29.037846] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   29.037853] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   29.037860] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   29.037866] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   29.037872] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   29.037879] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   29.037940] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   29.037947] tiziano_ae_set_hardware_param: Parameters written to AE1
[   29.037953] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   29.037960] *** system_irq_func_set: Registered handler c067e934 at index 10 ***
[   29.045626] *** system_irq_func_set: Registered handler c067ea28 at index 27 ***
[   29.053291] *** system_irq_func_set: Registered handler c067e934 at index 26 ***
[   29.062122] *** system_irq_func_set: Registered handler c067eb10 at index 29 ***
[   29.069840] *** system_irq_func_set: Registered handler c067ea9c at index 28 ***
[   29.077474] *** system_irq_func_set: Registered handler c067eb84 at index 30 ***
[   29.085169] *** system_irq_func_set: Registered handler c067ebd8 at index 20 ***
[   29.092828] *** system_irq_func_set: Registered handler c067ec2c at index 18 ***
[   29.100556] *** system_irq_func_set: Registered handler c067ec80 at index 31 ***
[   29.108888] *** system_irq_func_set: Registered handler c067ecd4 at index 11 ***
[   29.116674] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   29.117095] tiziano_deflicker_expt: Generated 119 LUT entries
[   29.117108] tisp_event_set_cb: Setting callback for event 1
[   29.117116] tisp_event_set_cb: Event 1 callback set to c067e534
[   29.117121] tisp_event_set_cb: Setting callback for event 6
[   29.117127] tisp_event_set_cb: Event 6 callback set to c067da94
[   29.117133] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   29.117139] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   29.117146] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   29.117154] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   29.117160] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   29.117166] tiziano_awb_init: AWB hardware blocks enabled
[   29.117171] tiziano_gamma_init: Initializing Gamma processing
[   29.117177] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   29.117236] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   29.117242] tiziano_gib_init: Initializing GIB processing
[   29.117247] tiziano_lsc_init: Initializing LSC processing
[   29.117252] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   29.117259] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   29.117266] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   29.117272] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   29.117278] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   29.117341] tiziano_ccm_init: Initializing Color Correction Matrix
[   29.117346] tiziano_ccm_init: Using linear CCM parameters
[   29.117352] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   29.117358] jz_isp_ccm: EV=64, CT=9984
[   29.117365] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   29.117370] cm_control: saturation=128
[   29.117376] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   29.117382] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   29.117387] tiziano_ccm_init: CCM initialized successfully
[   29.117392] tiziano_dmsc_init: Initializing DMSC processing
[   29.117398] tiziano_sharpen_init: Initializing Sharpening
[   29.117403] tiziano_sharpen_init: Using linear sharpening parameters
[   29.117408] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   29.117415] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   29.117421] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   29.117448] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   29.117455] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   29.117460] tiziano_sharpen_init: Sharpening initialized successfully
[   29.117466] tiziano_sdns_init: Initializing SDNS processing
[   29.117474] tiziano_sdns_init: Using linear SDNS parameters
[   29.117480] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   29.117486] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   29.117492] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   29.117525] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   29.117532] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   29.117537] tiziano_sdns_init: SDNS processing initialized successfully
[   29.117543] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   29.117548] tiziano_mdns_init: Using linear MDNS parameters
[   29.117559] tiziano_mdns_init: MDNS processing initialized successfully
[   29.117564] tiziano_clm_init: Initializing CLM processing
[   29.117569] tiziano_dpc_init: Initializing DPC processing
[   29.117574] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   29.117580] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   29.117587] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   29.117593] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   29.117608] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   29.117614] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   29.117620] tiziano_hldc_init: Initializing HLDC processing
[   29.117626] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   29.117632] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.117639] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.117646] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.117652] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.117660] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.117666] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.117673] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.117680] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.117686] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.117693] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.117700] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.117707] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.117712] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.117718] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.117724] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.117730] tisp_adr_set_params: Writing ADR parameters to registers
[   29.117762] tisp_adr_set_params: ADR parameters written to hardware
[   29.117768] tisp_event_set_cb: Setting callback for event 18
[   29.117774] tisp_event_set_cb: Event 18 callback set to c067ec2c
[   29.117780] tisp_event_set_cb: Setting callback for event 2
[   29.117786] tisp_event_set_cb: Event 2 callback set to c067d730
[   29.117792] tiziano_adr_init: ADR processing initialized successfully
[   29.117798] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.117803] tiziano_bcsh_init: Initializing BCSH processing
[   29.117808] tiziano_ydns_init: Initializing YDNS processing
[   29.117814] tiziano_rdns_init: Initializing RDNS processing
[   29.117819] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   29.117832] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1130000 (Binary Ninja EXACT) ***
[   29.117839] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1131000 (Binary Ninja EXACT) ***
[   29.117846] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1132000 (Binary Ninja EXACT) ***
[   29.117852] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1133000 (Binary Ninja EXACT) ***
[   29.117860] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1134000 (Binary Ninja EXACT) ***
[   29.117866] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1134800 (Binary Ninja EXACT) ***
[   29.117873] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1135000 (Binary Ninja EXACT) ***
[   29.117880] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1135800 (Binary Ninja EXACT) ***
[   29.117887] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   29.117893] *** tisp_init: AE0 buffer allocated at 0x01130000 ***
[   29.117899] *** CRITICAL FIX: data_b2f3c initialized to 0x81130000 (prevents stack corruption) ***
[   29.117907] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1138000 (Binary Ninja EXACT) ***
[   29.117914] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1139000 (Binary Ninja EXACT) ***
[   29.117921] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x113a000 (Binary Ninja EXACT) ***
[   29.117928] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x113b000 (Binary Ninja EXACT) ***
[   29.117934] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x113c000 (Binary Ninja EXACT) ***
[   29.117942] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x113c800 (Binary Ninja EXACT) ***
[   29.117948] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x113d000 (Binary Ninja EXACT) ***
[   29.117955] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x113d800 (Binary Ninja EXACT) ***
[   29.117962] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   29.117968] *** tisp_init: AE1 buffer allocated at 0x01138000 ***
[   29.117973] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   29.117980] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   29.117986] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   29.117992] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   29.117998] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   29.118004] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   29.118011] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   29.118019] tiziano_ae_params_refresh: Refreshing AE parameters
[   29.118029] tiziano_ae_params_refresh: AE parameters refreshed
[   29.118035] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   29.118041] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   29.118046] tiziano_ae_para_addr: Setting up AE parameter addresses
[   29.118052] tiziano_ae_para_addr: AE parameter addresses configured
[   29.118058] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   29.118065] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   29.118072] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   29.118078] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   29.118086] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   29.118092] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   29.118099] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   29.118106] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afde814 (Binary Ninja EXACT) ***
[   29.118112] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   29.118120] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   29.118126] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   29.118132] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   29.118138] tiziano_ae_set_hardware_param: Parameters written to AE0
[   29.118145] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   29.118151] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   29.118158] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   29.118164] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   29.118170] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   29.118177] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   29.118184] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   29.118190] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   29.118196] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   29.118203] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   29.118210] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   29.118216] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   29.118222] tiziano_ae_set_hardware_param: Parameters written to AE1
[   29.118228] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   29.118235] *** system_irq_func_set: Registered handler c067e934 at index 10 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.254072] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   29.254078] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   29.254084] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   29.254117] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   29.254124] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   29.254129] tiziano_sdns_init: SDNS processing initialized successfully
[   29.254135] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   29.254140] tiziano_mdns_init: Using linear MDNS parameters
[   29.254150] tiziano_mdns_init: MDNS processing initialized successfully
[   29.254156] tiziano_clm_init: Initializing CLM processing
[   29.254161] tiziano_dpc_init: Initializing DPC processing
[   29.254166] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   29.254172] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   29.254180] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   29.254185] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   29.254200] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   29.254206] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   29.254212] tiziano_hldc_init: Initializing HLDC processing
[   29.254218] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   29.254225] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.254231] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.254238] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.254245] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.254252] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.254258] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.254266] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.254272] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.254279] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.254286] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.254292] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.254300] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.254305] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.254311] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.254316] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.254322] tisp_adr_set_params: Writing ADR parameters to registers
[   29.254355] tisp_adr_set_params: ADR parameters written to hardware
[   29.254360] tisp_event_set_cb: Setting callback for event 18
[   29.254367] tisp_event_set_cb: Event 18 callback set to c067ec2c
[   29.254373] tisp_event_set_cb: Setting callback for event 2
[   29.254379] tisp_event_set_cb: Event 2 callback set to c067d730
[   29.254384] tiziano_adr_init: ADR processing initialized successfully
[   29.254390] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.254396] tiziano_bcsh_init: Initializing BCSH processing
[   29.254401] tiziano_ydns_init: Initializing YDNS processing
[   29.254406] tiziano_rdns_init: Initializing RDNS processing
[   29.254411] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   29.254416] tisp_event_init: Initializing ISP event system
[   29.254424] tisp_event_init: SAFE event system initialized with 20 nodes
[   29.254429] tisp_event_set_cb: Setting callback for event 4
[   29.254435] tisp_event_set_cb: Event 4 callback set to c067d75c
[   29.254441] tisp_event_set_cb: Setting callback for event 5
[   29.254447] tisp_event_set_cb: Event 5 callback set to c067dc24
[   29.254453] tisp_event_set_cb: Setting callback for event 7
[   29.254459] tisp_event_set_cb: Event 7 callback set to c067d7f0
[   29.254464] tisp_event_set_cb: Setting callback for event 9
[   29.254471] tisp_event_set_cb: Event 9 callback set to c067d878
[   29.254476] tisp_event_set_cb: Setting callback for event 8
[   29.254482] tisp_event_set_cb: Event 8 callback set to c067d93c
[   29.254488] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   29.254494] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   29.254500] tisp_param_operate_init: Initializing parameter operations
[   29.254507] tisp_netlink_init: Initializing netlink communication
[   29.254512] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   29.254542] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   29.254554] tisp_netlink_init: Netlink socket created successfully
[   29.254560] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   29.254566] tisp_code_create_tuning_node: Device already created, skipping
[   29.254572] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   29.254578] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   29.254584] *** ispcore_core_ops_init: Second tisp_init completed ***
[   29.254589] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   29.254598] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   29.254606] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   29.254612] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   29.254617] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.254623] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   29.254628] ispcore_core_ops_init: Complete, result=0<6>[   29.254634] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   29.254642] *** vic_core_ops_init: ENTRY - sd=85ff0400, enable=1 ***
[   29.254648] *** vic_core_ops_init: vic_dev=85ff0400, current state check ***
[   29.254654] *** vic_core_ops_init: current_state=3, enable=1 ***
[   29.254660] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   29.254668] csi_core_ops_init: sd=85ff0000, csi_dev=85ff0000, enable=1
[   29.254674] *** VIC device final state set to 2 (fully activated) ***
[   29.254679] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   29.254685] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   29.254691] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   29.254698] *** vic_core_ops_init: ENTRY - sd=85ff0400, enable=1 ***
[   29.254703] *** vic_core_ops_init: vic_dev=85ff0400, current state check ***
[   29.254710] *** vic_core_ops_init: current_state=2, enable=1 ***
[   29.254715] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   29.254721] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   29.254726] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   29.254732] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   29.254738] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   29.254745] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   29.254751] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   29.254757] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   29.254763] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   29.254769] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.254774] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.254780] tx_vic_enable_irq: Calling VIC interrupt callback
[   29.254786] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   29.254793] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   29.254799] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   29.254808] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   29.254814] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   29.254822] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   29.254828] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.254835] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.254840] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.254846] *** tx_vic_enable_irq: completed successfully ***
[   29.254852] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   29.254858] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   29.254864] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   29.254872] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   29.254879] *** ispcore_core_ops_init: ENTRY - sd=85ff0800, on=1 ***
[   29.254886] *** ispcore_core_ops_init: sd->dev_priv=85ff0800, sd->host_priv=85ff0800 ***
[   29.254893] *** ispcore_core_ops_init: sd->pdev=c06ae6d0, sd->ops=c06aedd8 ***
[   29.254899] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   29.254904] *** ispcore_core_ops_init: ISP device=80494000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   29.254912] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.254921] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   29.254928] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   29.254933] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   29.254938] *** ispcore_core_ops_init: s0 (core_dev) = 85ff0800 from sd->host_priv ***
[   29.254946] ispcore_core_ops_init: core_dev=85ff0800, vic_dev=85ff0400, vic_state=3
[   29.254950] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   29.254959] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   29.254967] *** VIC STATE 4: Initializing clocks for streaming ***
[   29.254973] *** Initializing CSI clocks (1 clocks) ***
[   29.254980] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   29.254986] isp_subdev_init_clks: Using platform data clock arrays: c06aeaf0
[   29.254992] isp_subdev_init_clks: Using platform data clock configs
[   29.254999] Platform data clock[0]: name=csi, rate=65535
[   29.255008] Clock csi enabled successfully
[   29.279145] CPM clock gates configured
[   29.279158] isp_subdev_init_clks: Successfully initialized 1 clocks
[   29.279165] *** Initializing VIC clocks (2 clocks) ***
[   29.279171] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   29.279178] isp_subdev_init_clks: Using platform data clock arrays: c06aec00
[   29.279185] isp_subdev_init_clks: Using platform data clock configs
[   29.279193] Platform data clock[0]: name=cgu_isp, rate=100000000
[   29.279203] Clock cgu_isp: set rate 100000000 Hz, result=0
[   29.279209] Clock cgu_isp enabled successfully
[   29.279216] Platform data clock[1]: name=isp, rate=65535
[   29.279223] Clock isp enabled successfully
[   29.309132] CPM clock gates configured
[   29.309140] isp_subdev_init_clks: Successfully initialized 2 clocks
[   29.309146] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.309155] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   29.309162] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   29.309167] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   29.309173] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   29.309179] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   29.309186] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   29.309192] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   29.309198] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   29.309204] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   29.309209] tisp_event_init: Initializing ISP event system
[   29.309216] tisp_event_init: SAFE event system initialized with 20 nodes
[   29.309222] tisp_event_set_cb: Setting callback for event 4
[   29.309229] tisp_event_set_cb: Event 4 callback set to c067d75c
[   29.309234] tisp_event_set_cb: Setting callback for event 5
[   29.309241] tisp_event_set_cb: Event 5 callback set to c067dc24
[   29.309246] tisp_event_set_cb: Setting callback for event 7
[   29.309252] tisp_event_set_cb: Event 7 callback set to c067d7f0
[   29.309258] tisp_event_set_cb: Setting callback for event 9
[   29.309264] tisp_event_set_cb: Event 9 callback set to c067d878
[   29.309270] tisp_event_set_cb: Setting callback for event 8
[   29.309276] tisp_event_set_cb: Event 8 callback set to c067d93c
[   29.309284] *** system_irq_func_set: Registered handler c0675f8c at index 13 ***
[   29.317006] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   29.317018] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   29.317025] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   29.317032] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   29.317039] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   29.317046] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   29.317052] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   29.317059] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   29.317194] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   29.317204] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   29.317210] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   29.317217] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   29.317224] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   29.317231] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   29.317238] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   29.317244] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   29.317251] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   29.317256] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   29.317356] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   29.317365] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   29.317372] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   29.317378] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   29.317384] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   29.317390] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   29.317396] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   29.317404] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   29.317410] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   29.317417] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   29.317424] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   29.317430] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   29.317437] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   29.317444] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   29.317450] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   29.317456] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   29.317463] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   29.317470] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   29.317476] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   29.317483] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   29.317490] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   29.317496] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   29.317503] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   29.317509] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   29.317516] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   29.317522] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   29.317530] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   29.317536] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   29.317543] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   29.317550] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   29.317555] *** tisp_init: ISP control register set to enable processing pipeline ***
[   29.317562] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   29.317568] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   29.317574] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   29.317580] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   29.317586] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   29.317593] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   29.317603] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80494000 ***
[   29.325050] *** isp_irq_handle: IRQ 37 received, dev_id=80494000 ***
[   29.325056] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.332782] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80494000 ***
[   29.340233] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   29.347955] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   29.355489] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   29.361684] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   29.369761] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c067e934 ***
[   29.378017] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   29.387262] ae0_interrupt_static: Processing AE0 static interrupt
[   29.387269] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   29.387275] ae0_interrupt_static: AE0 static interrupt processed
[   29.387281] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   29.395445] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   29.403367] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   29.403379] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   29.403386] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   29.403392] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   29.403399] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   29.403406] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   29.403413] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   29.403419] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   29.403426] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   29.403433] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   29.403439] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   29.403445] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   29.403451] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   29.403458] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   29.403464] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   29.403471] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   29.403477] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   29.403484] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   29.403493] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   29.403501] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   29.403507] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   29.403514] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   29.403521] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   29.403527] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   29.403533] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   29.403538] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   29.403544] *** This should eliminate green frames by enabling proper color processing ***
[   29.403551] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   29.403557] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   29.403563] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   29.403570] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   29.403577] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   29.403583] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   29.403590] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   29.403597] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   29.403603] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   29.403609] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   29.403614] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   29.403619] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   29.403625] *** tisp_init: Standard tuning parameters loaded successfully ***
[   29.403630] *** tisp_init: Custom tuning parameters loaded successfully ***
[   29.403636] tisp_set_csc_version: Setting CSC version 0
[   29.403643] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   29.403649] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   29.403655] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   29.403661] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   29.403668] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   29.403673] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   29.403679] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   29.403685] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   29.403692] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   29.403697] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   29.403704] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   29.403710] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   29.403715] *** tisp_init: ISP processing pipeline fully enabled ***
[   29.403722] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   29.403729] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   29.403734] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   29.403741] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   29.403747] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   29.403753] tisp_init: ISP memory buffers configured
[   29.403758] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   29.403765] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   29.403774] tiziano_ae_params_refresh: Refreshing AE parameters
[   29.403785] tiziano_ae_params_refresh: AE parameters refreshed
[   29.403791] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   29.403797] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   29.403802] tiziano_ae_para_addr: Setting up AE parameter addresses
[   29.403807] tiziano_ae_para_addr: AE parameter addresses configured
[   29.403814] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   29.403821] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   29.403828] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   29.403835] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   29.403841] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   29.403848] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   29.403855] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   29.403862] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afde814 (Binary Ninja EXACT) ***
[   29.403869] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   29.403875] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   29.403882] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   29.403889] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   29.403895] tiziano_ae_set_hardware_param: Parameters written to AE0
[   29.403901] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   29.403907] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   29.403914] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   29.403921] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   29.403927] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   29.403933] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   29.403940] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   29.403947] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   29.403953] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   29.403960] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   29.403967] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   29.403973] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   29.403979] tiziano_ae_set_hardware_param: Parameters written to AE1
[   29.403984] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   29.403992] *** system_irq_func_set: Registered handler c067e934 at index 10 ***
[   29.411639] *** system_irq_func_set: Registered handler c067ea28 at index 27 ***
[   29.419381] *** system_irq_func_set: Registered handler c067e934 at index 26 ***
[   29.427145] *** system_irq_func_set: Registered handler c067eb10 at index 29 ***
[   29.434845] *** system_irq_func_set: Registered handler c067ea9c at index 28 ***
[   29.442492] *** system_irq_func_set: Registered handler c067eb84 at index 30 ***
[   29.450166] *** system_irq_func_set: Registered handler c067ebd8 at index 20 ***
[   29.457792] *** system_irq_func_set: Registered handler c067ec2c at index 18 ***
[   29.465445] *** system_irq_func_set: Registered handler c067ec80 at index 31 ***
[   29.473097] *** system_irq_func_set: Registered handler c067ecd4 at index 11 ***
[   29.480808] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   29.481493] tiziano_deflicker_expt: Generated 119 LUT entries
[   29.481504] tisp_event_set_cb: Setting callback for event 1
[   29.481512] tisp_event_set_cb: Event 1 callback set to c067e534
[   29.481518] tisp_event_set_cb: Setting callback for event 6
[   29.481524] tisp_event_set_cb: Event 6 callback set to c067da94
[   29.481529] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   29.481535] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   29.481543] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   29.481551] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   29.481557] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   29.481562] tiziano_awb_init: AWB hardware blocks enabled
[   29.481567] tiziano_gamma_init: Initializing Gamma processing
[   29.481573] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   29.481633] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   29.481638] tiziano_gib_init: Initializing GIB processing
[   29.481643] tiziano_lsc_init: Initializing LSC processing
[   29.481649] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   29.481655] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   29.481662] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   29.481669] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   29.481674] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   29.481733] tiziano_ccm_init: Initializing Color Correction Matrix
[   29.481739] tiziano_ccm_init: Using linear CCM parameters
[   29.481745] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   29.481751] jz_isp_ccm: EV=64, CT=9984
[   29.481757] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   29.481763] cm_control: saturation=128
[   29.481769] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   29.481775] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   29.481780] tiziano_ccm_init: CCM initialized successfully
[   29.481785] tiziano_dmsc_init: Initializing DMSC processing
[   29.481791] tiziano_sharpen_init: Initializing Sharpening
[   29.481796] tiziano_sharpen_init: Using linear sharpening parameters
[   29.481801] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   29.481808] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   29.481814] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   29.481840] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   29.481847] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   29.481852] tiziano_sharpen_init: Sharpening initialized successfully
[   29.481858] tiziano_sdns_init: Initializing SDNS processing
[   29.481866] tiziano_sdns_init: Using linear SDNS parameters
[   29.481871] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   29.481878] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   29.481884] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   29.481917] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   29.481923] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   29.481929] tiziano_sdns_init: SDNS processing initialized successfully
[   29.481935] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   29.481940] tiziano_mdns_init: Using linear MDNS parameters
[   29.481951] tiziano_mdns_init: MDNS processing initialized successfully
[   29.481955] tiziano_clm_init: Initializing CLM processing
[   29.481961] tiziano_dpc_init: Initializing DPC processing
[   29.481966] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   29.481972] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   29.481979] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   29.481984] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   29.481999] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   29.482005] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   29.482011] tiziano_hldc_init: Initializing HLDC processing
[   29.482017] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   29.482024] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.482030] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.482037] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.482044] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.482051] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.482057] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.482065] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.482071] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.482078] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.482085] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.482091] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.482099] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.482104] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.482109] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.482115] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.482121] tisp_adr_set_params: Writing ADR parameters to registers
[   29.482154] tisp_adr_set_params: ADR parameters written to hardware
[   29.482160] tisp_event_set_cb: Setting callback for event 18
[   29.482167] tisp_event_set_cb: Event 18 callback set to c067ec2c
[   29.482172] tisp_event_set_cb: Setting callback for event 2
[   29.482179] tisp_event_set_cb: Event 2 callback set to c067d730
[   29.482183] tiziano_adr_init: ADR processing initialized successfully
[   29.482190] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.482195] tiziano_bcsh_init: Initializing BCSH processing
[   29.482200] tiziano_ydns_init: Initializing YDNS processing
[   29.482205] tiziano_rdns_init: Initializing RDNS processing
[   29.482211] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   29.482224] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x530000 (Binary Ninja EXACT) ***
[   29.482231] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x531000 (Binary Ninja EXACT) ***
[   29.482238] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x532000 (Binary Ninja EXACT) ***
[   29.482245] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x533000 (Binary Ninja EXACT) ***
[   29.482251] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x534000 (Binary Ninja EXACT) ***
[   29.482259] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x534800 (Binary Ninja EXACT) ***
[   29.482265] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x535000 (Binary Ninja EXACT) ***
[   29.482272] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x535800 (Binary Ninja EXACT) ***
[   29.482279] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   29.482285] *** tisp_init: AE0 buffer allocated at 0x00530000 ***
[   29.482291] *** CRITICAL FIX: data_b2f3c initialized to 0x80530000 (prevents stack corruption) ***
[   29.482299] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5408000 (Binary Ninja EXACT) ***
[   29.482306] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5409000 (Binary Ninja EXACT) ***
[   29.482313] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x540a000 (Binary Ninja EXACT) ***
[   29.482320] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x540b000 (Binary Ninja EXACT) ***
[   29.482327] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x540c000 (Binary Ninja EXACT) ***
[   29.482333] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x540c800 (Binary Ninja EXACT) ***
[   29.482340] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x540d000 (Binary Ninja EXACT) ***
[   29.482347] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x540d800 (Binary Ninja EXACT) ***
[   29.482354] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   29.482360] *** tisp_init: AE1 buffer allocated at 0x05408000 ***
[   29.482365] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   29.482371] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   29.482378] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   29.482384] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   29.482390] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   29.482395] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   29.482403] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   29.482411] tiziano_ae_params_refresh: Refreshing AE parameters
[   29.482421] tiziano_ae_params_refresh: AE parameters refreshed
[   29.482427] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   29.482433] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   29.482437] tiziano_ae_para_addr: Setting up AE parameter addresses
[   29.482443] tiziano_ae_para_addr: AE parameter addresses configured
[   29.482449] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   29.482456] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   29.482463] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   29.482469] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   29.482477] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   29.482483] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   29.482490] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   29.482497] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afde814 (Binary Ninja EXACT) ***
[   29.482504] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   29.482511] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   29.482517] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   29.482524] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   29.482529] tiziano_ae_set_hardware_param: Parameters written to AE0
[   29.482536] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   29.482542] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   29.482549] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   29.482555] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   29.482561] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   29.482568] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   29.482575] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   29.482581] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   29.482587] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   29.482594] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   29.482601] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   29.482607] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   29.482613] tiziano_ae_set_hardware_param: Parameters written to AE1
[   29.482619] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   29.482625] *** system_irq_func_set: Registered handler c067e934 at index 10 ***
[   29.490292] *** system_irq_func_set: Registered handler c067ea28 at index 27 ***
[   29.498003] *** system_irq_func_set: Registered handler c067e934 at index 26 ***
[   29.505653] *** system_irq_func_set: Registered handler c067eb10 at index 29 ***
[   29.513314] *** system_irq_func_set: Registered handler c067ea9c at index 28 ***
[   29.521051] *** system_irq_func_set: Registered handler c067eb84 at index 30 ***
[   29.529032] *** system_irq_func_set: Registered handler c067ebd8 at index 20 ***
[   29.536689] *** system_irq_func_set: Registered handler c067ec2c at index 18 ***
[   29.544367] *** system_irq_func_set: Registered handler c067ec80 at index 31 ***
[   29.552013] *** system_irq_func_set: Registered handler c067ecd4 at index 11 ***
[   29.559729] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   29.560265] tiziano_deflicker_expt: Generated 119 LUT entries
[   29.560277] tisp_event_set_cb: Setting callback for event 1
[   29.560284] tisp_event_set_cb: Event 1 callback set to c067e534
[   29.560290] tisp_event_set_cb: Setting callback for event 6
[   29.560296] tisp_event_set_cb: Event 6 callback set to c067da94
[   29.560302] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   29.560308] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   29.560315] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   29.560323] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   29.560329] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   29.560335] tiziano_awb_init: AWB hardware blocks enabled
[   29.560340] tiziano_gamma_init: Initializing Gamma processing
[   29.560345] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   29.560405] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   29.560411] tiziano_gib_init: Initializing GIB processing
[   29.560416] tiziano_lsc_init: Initializing LSC processing
[   29.560421] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   29.560427] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   29.560434] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   29.560441] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   29.560446] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   29.560506] tiziano_ccm_init: Initializing Color Correction Matrix
[   29.560511] tiziano_ccm_init: Using linear CCM parameters
[   29.560517] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   29.560523] jz_isp_ccm: EV=64, CT=9984
[   29.560530] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   29.560535] cm_control: saturation=128
[   29.560541] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   29.560547] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   29.560553] tiziano_ccm_init: CCM initialized successfully
[   29.560557] tiziano_dmsc_init: Initializing DMSC processing
[   29.560563] tiziano_sharpen_init: Initializing Sharpening
[   29.560568] tiziano_sharpen_init: Using linear sharpening parameters
[   29.560573] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   29.560581] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   29.560586] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   29.560613] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   29.560619] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   29.560625] tiziano_sharpen_init: Sharpening initialized successfully
[   29.560630] tiziano_sdns_init: Initializing SDNS processing
[   29.560638] tiziano_sdns_init: Using linear SDNS parameters
[   29.560644] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   29.560651] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   29.560656] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   29.560689] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   29.560695] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   29.560701] tiziano_sdns_init: SDNS processing initialized successfully
[   29.560707] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   29.560713] tiziano_mdns_init: Using linear MDNS parameters
[   29.560723] tiziano_mdns_init: MDNS processing initialized successfully
[   29.560728] tiziano_clm_init: Initializing CLM processing
[   29.560733] tiziano_dpc_init: Initializing DPC processing
[   29.560739] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   29.560745] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   29.560751] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   29.560757] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   29.560771] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   29.560778] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   29.560783] tiziano_hldc_init: Initializing HLDC processing
[   29.560790] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   29.560797] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   29.560803] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   29.560810] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   29.560817] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   29.560823] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   29.560830] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   29.560837] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   29.560844] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   29.560851] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   29.560857] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   29.560864] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   29.560871] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   29.560877] tiziano_adr_params_refresh: Refreshing ADR parameters
[   29.560882] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   29.560887] tiziano_adr_params_init: Initializing ADR parameter arrays
[   29.560894] tisp_adr_set_params: Writing ADR parameters to registers
[   29.560927] tisp_adr_set_params: ADR parameters written to hardware
[   29.560932] tisp_event_set_cb: Setting callback for event 18
[   29.560939] tisp_event_set_cb: Event 18 callback set to c067ec2c
[   29.560944] tisp_event_set_cb: Setting callback for event 2
[   29.560951] tisp_event_set_cb: Event 2 callback set to c067d730
[   29.560955] tiziano_adr_init: ADR processing initialized successfully
[   29.560962] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   29.560967] tiziano_bcsh_init: Initializing BCSH processing
[   29.560972] tiziano_ydns_init: Initializing YDNS processing
[   29.560977] tiziano_rdns_init: Initializing RDNS processing
[   29.560983] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   29.560987] tisp_event_init: Initializing ISP event system
[   29.560995] tisp_event_init: SAFE event system initialized with 20 nodes
[   29.561000] tisp_event_set_cb: Setting callback for event 4
[   29.561007] tisp_event_set_cb: Event 4 callback set to c067d75c
[   29.561012] tisp_event_set_cb: Setting callback for event 5
[   29.561018] tisp_event_set_cb: Event 5 callback set to c067dc24
[   29.561024] tisp_event_set_cb: Setting callback for event 7
[   29.561030] tisp_event_set_cb: Event 7 callback set to c067d7f0
[   29.561035] tisp_event_set_cb: Setting callback for event 9
[   29.561042] tisp_event_set_cb: Event 9 callback set to c067d878
[   29.561047] tisp_event_set_cb: Setting callback for event 8
[   29.561053] tisp_event_set_cb: Event 8 callback set to c067d93c
[   29.561059] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   29.561065] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   29.561071] tisp_param_operate_init: Initializing parameter operations
[   29.561079] tisp_netlink_init: Initializing netlink communication
[   29.561084] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   29.561115] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   29.561128] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   29.561140] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   29.561146] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   29.561152] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   29.561157] tisp_code_create_tuning_node: Device already created, skipping
[   29.561163] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   29.561169] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   29.561175] *** ispcore_core_ops_init: Second tisp_init completed ***
[   29.561181] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   29.561189] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   29.561197] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   29.561203] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   29.561208] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.561214] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   29.561219] ispcore_core_ops_init: Complete, result=0<6>[   29.561225] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   29.561231] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   29.561238] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   29.561245] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   29.561253] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   29.561259] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   29.561267] csi_core_ops_init: sd=85ff0000, csi_dev=85ff0000, enable=1
[   29.561272] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.561282] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   29.561289] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   29.561295] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   29.561300] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   29.639135] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   29.639148] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   29.639157] *** vic_core_ops_init: ENTRY - sd=85ff0400, enable=1 ***
[   29.639163] *** vic_core_ops_init: vic_dev=85ff0400, current state check ***
[   29.639169] *** vic_core_ops_init: current_state=3, enable=1 ***
[   29.639175] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   29.639181] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.639189] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.639195] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.639201] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.639207] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.639213] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.639220] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.639226] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   29.639232] csi_video_s_stream: sd=85ff0000, enable=1
[   29.639239] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   29.639245] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.639251] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.639258] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=1 ***
[   29.639264] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.639269] *** vic_core_s_stream: STREAM ON ***
[   29.639275] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.639281] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.639287] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   29.639293] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.639301] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   29.639307] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   29.639314] *** DEBUG: sensor_attr=c06d90cc, dbus_type=1 ***
[   29.639321] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   29.639326] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   29.639332] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   29.639338] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   29.639343] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   29.639349] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   29.669157] MIPI interface configuration
[   29.669171] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   29.669177] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   29.669183] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[   29.669190] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   29.669196] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   29.669203] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   29.669209] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   29.681117] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   29.681124] *** Continuing anyway to prevent infinite hang ***
[   29.681130] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   29.681136] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   29.681142] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   29.681147] tx_isp_vic_start: Linear mode enabled
[   29.681152] *** VIC start completed - vic_start_ok = 1 ***
[   29.681159] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   29.681165] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   29.681171] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.681179] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.681185] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.681193] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   29.681199] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.681205] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.681211] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.681218] ispvic_frame_channel_s_stream: arg1=85ff0400, arg2=1
[   29.681225] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ff0400
[   29.681231] ispvic_frame_channel_s_stream[2524]: streamon
[   29.681238] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.681244] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.681249] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   29.681255] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.681261] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.681268] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.681273] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.681281] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.681287] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.681293] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.681298] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.681304] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.681310] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.681318] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.681325] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.681333] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.681341] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.681348] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.681354] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.681360] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.681365] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.681373] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.681388] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   29.681395] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   29.681401] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.681406] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.681412] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   29.681417] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.681431] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   29.681439] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   29.681504] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   29.681516] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.681523] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.681531] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.681537] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.681543] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.681552] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   29.681559] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   29.682568] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.682573] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   29.682579] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   29.682687] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.682697] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   29.690145] *** isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   29.690151] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.697865] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.705942] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80494000 ***
[   29.713488] *** VIC IRQ: Got vic_dev=85ff0400 ***
[   29.718341] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ff0400 ***
[   29.725247] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.731258] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.736197] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.743283] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.752083] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.758639] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[   29.767431] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   29.773894] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   29.782061] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   29.789877] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   29.796872] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.803877] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   29.810521] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.816983] *** VIC ERROR: control limit error (bit 21) ***
[   29.822729] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.832089] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   29.833143] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.833157] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   29.833163] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.833169] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.833175] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.833180] tx_vic_enable_irq: Calling VIC interrupt callback
[   29.833187] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   29.833193] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   29.833199] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   29.833208] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   29.833214] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   29.833222] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   29.833228] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.833235] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.833241] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.833246] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.639251] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.639258] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=1 ***
[   29.639264] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.639269] *** vic_core_s_stream: STREAM ON ***
[   29.639275] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.639281] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.639287] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   29.639293] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.639301] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   29.639307] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   29.639314] *** DEBUG: sensor_attr=c06d90cc, dbus_type=1 ***
[   29.639321] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   29.639326] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   29.639332] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   29.639338] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   29.639343] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   29.639349] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   29.669157] MIPI interface configuration
[   29.669171] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   29.669177] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   29.669183] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[   29.669190] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   29.669196] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   29.669203] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   29.669209] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   29.681117] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   29.681124] *** Continuing anyway to prevent infinite hang ***
[   29.681130] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   29.681136] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   29.681142] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   29.681147] tx_isp_vic_start: Linear mode enabled
[   29.681152] *** VIC start completed - vic_start_ok = 1 ***
[   29.681159] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   29.681165] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   29.681171] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.681179] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.681185] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.681193] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   29.681199] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.681205] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.681211] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.681218] ispvic_frame_channel_s_stream: arg1=85ff0400, arg2=1
[   29.681225] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ff0400
[   29.681231] ispvic_frame_channel_s_stream[2524]: streamon
[   29.681238] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.681244] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.681249] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   29.681255] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.681261] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.681268] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.681273] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.681281] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.681287] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.681293] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.681298] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.681304] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.681310] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.681318] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.681325] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.681333] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.681341] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.681348] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.681354] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.681360] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.681365] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.681373] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.681388] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   29.681395] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   29.681401] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.681406] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.681412] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   29.681417] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.681431] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   29.681439] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   29.681504] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   29.681516] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.681523] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.681531] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.681537] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.681543] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.681552] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   29.681559] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   29.682568] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.682573] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   29.682579] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   29.682687] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.682697] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   29.690145] *** isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   29.690151] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.697865] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   29.705942] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80494000 ***
[   29.713488] *** VIC IRQ: Got vic_dev=85ff0400 ***
[   29.718341] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ff0400 ***
[   29.725247] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   29.731258] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   29.736197] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   29.743283] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   29.752083] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   29.758639] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[   29.767431] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   29.773894] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   29.782061] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   29.789877] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   29.796872] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   29.803877] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   29.810521] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   29.816983] *** VIC ERROR: control limit error (bit 21) ***
[   29.822729] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   29.832089] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   29.833143] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.833157] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   29.833163] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.833169] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.833175] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.833180] tx_vic_enable_irq: Calling VIC interrupt callback
[   29.833187] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   29.833193] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   29.833199] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   29.833208] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   29.833214] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   29.833222] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   29.833228] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.833235] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.833241] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.833246] *** tx_vic_enable_irq: completed successfully ***
[   30.090946] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   30.090958] *** vic_core_s_stream: VIC state transition 3 â 4 (STREAMING) ***
[   30.090964] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   30.090971] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   30.090978] ispcore_slake_module: VIC device=85ff0400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   30.090986] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.090996] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   30.091002] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   30.091008] ispcore_slake_module: Using sensor attributes from connected sensor
[   30.091014] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=80494000, sensor_attr=c06d90cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   30.091023] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   30.091033] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.091038] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.091046] *** tisp_init: Invalid sensor dimensions 60612x49254, using defaults 1920x1080 ***
[   30.091052] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   30.091058] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   30.091064] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.091070] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.091075] tisp_event_init: Initializing ISP event system
[   30.091083] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.091089] tisp_event_set_cb: Setting callback for event 4
[   30.091096] tisp_event_set_cb: Event 4 callback set to c067d75c
[   30.091101] tisp_event_set_cb: Setting callback for event 5
[   30.091108] tisp_event_set_cb: Event 5 callback set to c067dc24
[   30.091113] tisp_event_set_cb: Setting callback for event 7
[   30.091119] tisp_event_set_cb: Event 7 callback set to c067d7f0
[   30.091125] tisp_event_set_cb: Setting callback for event 9
[   30.091131] tisp_event_set_cb: Event 9 callback set to c067d878
[   30.091136] tisp_event_set_cb: Setting callback for event 8
[   30.091143] tisp_event_set_cb: Event 8 callback set to c067d93c
[   30.091150] *** system_irq_func_set: Registered handler c0675f8c at index 13 ***
[   30.098827] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.098836] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.098843] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.098850] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.098857] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.098864] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.098871] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   30.098878] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   30.098886] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   30.098893] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   30.098900] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.098907] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   30.098914] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.098920] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.098927] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.098934] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.098940] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.098946] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   30.098952] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.098960] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.098966] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.098973] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.098978] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.098984] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.098991] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   30.098998] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.099004] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.099011] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.099018] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.099024] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.099031] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.099038] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.099044] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.099050] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.099057] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.099064] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.099070] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.099077] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.099084] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.099090] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.099096] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.099103] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.099110] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.099116] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.099141] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   30.099148] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.099155] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.099162] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.099167] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.099174] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.099180] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.099186] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.099192] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.099198] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.099204] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.099213] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80494000 ***
[   30.106662] *** isp_irq_handle: IRQ 37 received, dev_id=80494000 ***
[   30.106668] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.114388] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80494000 ***
[   30.121838] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   30.129553] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   30.137088] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   30.143282] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   30.151360] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c067e934 ***
[   30.159616] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   30.168858] ae0_interrupt_static: Processing AE0 static interrupt
[   30.168864] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   30.168870] ae0_interrupt_static: AE0 static interrupt processed
[   30.168876] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   30.177048] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   30.185007] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   30.185971] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.185982] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   30.185988] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   30.185995] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.186002] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   30.186010] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186016] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.186023] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.186030] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.186035] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.186042] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.186048] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.186055] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.186061] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.186068] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.186074] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.186081] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.186090] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.186097] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.186104] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.186110] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.186117] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.186124] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.186129] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.186135] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.186140] *** This should eliminate green frames by enabling proper color processing ***
[   30.186147] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.186154] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.186160] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.186166] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.186173] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.186180] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.186186] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.186193] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.186200] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.186205] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.186210] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.186216] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.186221] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.186226] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.186232] tisp_set_csc_version: Setting CSC version 0
[   30.186239] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   30.186246] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.186252] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.186258] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.186264] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.186270] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.186276] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.186282] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.186288] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.186294] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.186300] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.186307] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.186312] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.186318] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.186325] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.186330] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.186338] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.186344] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.186349] tisp_init: ISP memory buffers configured
[   30.186354] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.186362] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.186370] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.186381] tiziano_ae_params_refresh: AE parameters refreshed
[   30.186387] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.186393] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.186398] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.186404] tiziano_ae_para_addr: AE parameter addresses configured
[   30.186410] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.186417] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.186424] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.186430] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.186438] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.186444] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.186451] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.186458] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afde814 (Binary Ninja EXACT) ***
[   30.186465] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.186472] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.186478] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.186485] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.186491] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.186497] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.186504] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.186510] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.186516] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.186523] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.186530] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.186536] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.186542] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.186549] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.186556] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.186562] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.186568] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.186574] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.186580] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.186588] *** system_irq_func_set: Registered handler c067e934 at index 10 ***
[   30.194254] *** system_irq_func_set: Registered handler c067ea28 at index 27 ***
[   30.201947] *** system_irq_func_set: Registered handler c067e934 at index 26 ***
[   30.209618] *** system_irq_func_set: Registered handler c067eb10 at index 29 ***
[   30.217280] *** system_irq_func_set: Registered handler c067ea9c at index 28 ***
[   30.224916] *** system_irq_func_set: Registered handler c067eb84 at index 30 ***
[   30.232655] *** system_irq_func_set: Registered handler c067ebd8 at index 20 ***
[   30.240521] *** system_irq_func_set: Registered handler c067ec2c at index 18 ***
[   30.248202] *** system_irq_func_set: Registered handler c067ec80 at index 31 ***
[   30.255870] *** system_irq_func_set: Registered handler c067ecd4 at index 11 ***
[   30.263526] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.263544] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.263550] tisp_event_set_cb: Setting callback for event 1
[   30.263557] tisp_event_set_cb: Event 1 callback set to c067e534
[   30.263563] tisp_event_set_cb: Setting callback for event 6
[   30.263569] tisp_event_set_cb: Event 6 callback set to c067da94
[   30.263575] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.263580] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.263588] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.263596] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.263602] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.263608] tiziano_awb_init: AWB hardware blocks enabled
[   30.263613] tiziano_gamma_init: Initializing Gamma processing
[   30.263618] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.263678] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.263683] tiziano_gib_init: Initializing GIB processing
[   30.263689] tiziano_lsc_init: Initializing LSC processing
[   30.263694] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.263700] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.263708] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.263714] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.263720] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.263780] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.263785] tiziano_ccm_init: Using linear CCM parameters
[   30.263791] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.263797] jz_isp_ccm: EV=64, CT=9984
[   30.263804] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.263810] cm_control: saturation=128
[   30.263815] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.263821] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.263826] tiziano_ccm_init: CCM initialized successfully
[   30.263832] tiziano_dmsc_init: Initializing DMSC processing
[   30.263836] tiziano_sharpen_init: Initializing Sharpening
[   30.263842] tiziano_sharpen_init: Using linear sharpening parameters
[   30.263848] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.263854] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.263860] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.263886] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.263894] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.263898] tiziano_sharpen_init: Sharpening initialized successfully
[   30.263904] tiziano_sdns_init: Initializing SDNS processing
[   30.263912] tiziano_sdns_init: Using linear SDNS parameters
[   30.263918] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.263924] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.263930] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.263963] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.263970] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.263975] tiziano_sdns_init: SDNS processing initialized successfully
[   30.263982] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.263987] tiziano_mdns_init: Using linear MDNS parameters
[   30.263997] tiziano_mdns_init: MDNS processing initialized successfully
[   30.264002] tiziano_clm_init: Initializing CLM processing
[   30.264008] tiziano_dpc_init: Initializing DPC processing
[   30.264013] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.264019] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.264026] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.264032] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.264046] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.264053] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.264058] tiziano_hldc_init: Initializing HLDC processing
[   30.264064] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.264071] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.264078] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.264084] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.264091] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.264098] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.264105] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.264112] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.264118] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.264125] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.264132] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.264139] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.264146] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.264151] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.264157] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.264162] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.264168] tisp_adr_set_params: Writing ADR parameters to registers
[   30.264201] tisp_adr_set_params: ADR parameters written to hardware
[   30.264207] tisp_event_set_cb: Setting callback for event 18
[   30.264213] tisp_event_set_cb: Event 18 callback set to c067ec2c
[   30.264219] tisp_event_set_cb: Setting callback for event 2
[   30.264225] tisp_event_set_cb: Event 2 callback set to c067d730
[   30.264230] tiziano_adr_init: ADR processing initialized successfully
[   30.264236] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.264242] tiziano_bcsh_init: Initializing BCSH processing
[   30.264247] tiziano_ydns_init: Initializing YDNS processing
[   30.264252] tiziano_rdns_init: Initializing RDNS processing
[   30.264258] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.264271] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x528000 (Binary Ninja EXACT) ***
[   30.264278] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x529000 (Binary Ninja EXACT) ***
[   30.264285] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x52a000 (Binary Ninja EXACT) ***
[   30.264292] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x52b000 (Binary Ninja EXACT) ***
[   30.264298] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x52c000 (Binary Ninja EXACT) ***
[   30.264306] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x52c800 (Binary Ninja EXACT) ***
[   30.264312] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x52d000 (Binary Ninja EXACT) ***
[   30.264319] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x52d800 (Binary Ninja EXACT) ***
[   30.264326] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.264332] *** tisp_init: AE0 buffer allocated at 0x00528000 ***
[   30.264338] *** CRITICAL FIX: data_b2f3c initialized to 0x80528000 (prevents stack corruption) ***
[   30.264346] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x560000 (Binary Ninja EXACT) ***
[   30.264354] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x561000 (Binary Ninja EXACT) ***
[   30.264360] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x562000 (Binary Ninja EXACT) ***
[   30.264367] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x563000 (Binary Ninja EXACT) ***
[   30.264374] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x564000 (Binary Ninja EXACT) ***
[   30.264381] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x564800 (Binary Ninja EXACT) ***
[   30.264388] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x565000 (Binary Ninja EXACT) ***
[   30.264394] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x565800 (Binary Ninja EXACT) ***
[   30.264401] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.264407] *** tisp_init: AE1 buffer allocated at 0x00560000 ***
[   30.264412] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.264418] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.264424] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   30.264430] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.264436] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.264443] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.264451] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.264462] tiziano_ae_params_refresh: AE parameters refreshed
[   30.264467] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.264473] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.264478] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.264484] tiziano_ae_para_addr: AE parameter addresses configured
[   30.264490] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.264497] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.264504] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.264510] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.264518] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.264524] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.264531] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.264538] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afde814 (Binary Ninja EXACT) ***
[   30.264545] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.264552] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.264558] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.264565] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.264571] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.264577] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.264584] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.264590] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.264596] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.264603] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.264610] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.264616] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.264622] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.264629] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.264636] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.264642] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.264648] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.264654] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.264660] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.264668] *** system_irq_func_set: Registered handler c067e934 at index 10 ***
[   30.272328] *** system_irq_func_set: Registered handler c067ea28 at index 27 ***
[   30.280046] *** system_irq_func_set: Registered handler c067e934 at index 26 ***
[   30.287679] *** system_irq_func_set: Registered handler c067eb10 at index 29 ***
[   30.295343] *** system_irq_func_set: Registered handler c067ea9c at index 28 ***
[   30.302998] *** system_irq_func_set: Registered handler c067eb84 at index 30 ***
[   30.310658] *** system_irq_func_set: Registered handler c067ebd8 at index 20 ***
[   30.318283] *** system_irq_func_set: Registered handler c067ec2c at index 18 ***
[   30.326040] *** system_irq_func_set: Registered handler c067ec80 at index 31 ***
[   30.337671] *** system_irq_func_set: Registered handler c067ecd4 at index 11 ***
[   30.345403] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.345625] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.345634] tisp_event_set_cb: Setting callback for event 1
[   30.345642] tisp_event_set_cb: Event 1 callback set to c067e534
[   30.345647] tisp_event_set_cb: Setting callback for event 6
[   30.345653] tisp_event_set_cb: Event 6 callback set to c067da94
[   30.345659] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.345665] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.345672] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.345680] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.345686] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.345692] tiziano_awb_init: AWB hardware blocks enabled
[   30.345697] tiziano_gamma_init: Initializing Gamma processing
[   30.345702] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.345762] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.345768] tiziano_gib_init: Initializing GIB processing
[   30.345773] tiziano_lsc_init: Initializing LSC processing
[   30.345778] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.345784] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.345791] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.345798] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.345804] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.345864] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.345869] tiziano_ccm_init: Using linear CCM parameters
[   30.345874] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.345881] jz_isp_ccm: EV=64, CT=9984
[   30.345888] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.345893] cm_control: saturation=128
[   30.345898] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.345905] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.345910] tiziano_ccm_init: CCM initialized successfully
[   30.345915] tiziano_dmsc_init: Initializing DMSC processing
[   30.345920] tiziano_sharpen_init: Initializing Sharpening
[   30.345974] tiziano_sharpen_init: Using linear sharpening parameters
[   30.345983] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.345990] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.345996] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.346023] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.346030] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.346035] tiziano_sharpen_init: Sharpening initialized successfully
[   30.346040] tiziano_sdns_init: Initializing SDNS processing
[   30.346048] tiziano_sdns_init: Using linear SDNS parameters
[   30.346054] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.346061] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.346066] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.346099] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.346106] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.346165] tiziano_sdns_init: SDNS processing initialized successfully
[   30.346174] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.346179] tiziano_mdns_init: Using linear MDNS parameters
[   30.346189] tiziano_mdns_init: MDNS processing initialized successfully
[   30.346194] tiziano_clm_init: Initializing CLM processing
[   30.346200] tiziano_dpc_init: Initializing DPC processing
[   30.346205] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.346211] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.346218] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.346224] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.346238] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.346245] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.346250] tiziano_hldc_init: Initializing HLDC processing
[   30.346257] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.346263] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.346270] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.346276] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.346284] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.346290] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.346297] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.346304] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.346311] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.346318] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.346324] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.346331] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.346338] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.346344] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.346350] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.346354] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.346361] tisp_adr_set_params: Writing ADR parameters to registers
[   30.346393] tisp_adr_set_params: ADR parameters written to hardware
[   30.346399] tisp_event_set_cb: Setting callback for event 18
[   30.346406] tisp_event_set_cb: Event 18 callback set to c067ec2c
[   30.346412] tisp_event_set_cb: Setting callback for event 2
[   30.346418] tisp_event_set_cb: Event 2 callback set to c067d730
[   30.346424] tiziano_adr_init: ADR processing initialized successfully
[   30.346430] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.346435] tiziano_bcsh_init: Initializing BCSH processing
[   30.346440] tiziano_ydns_init: Initializing YDNS processing
[   30.346446] tiziano_rdns_init: Initializing RDNS processing
[   30.346450] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.346456] tisp_event_init: Initializing ISP event system
[   30.346463] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.346469] tisp_event_set_cb: Setting callback for event 4
[   30.346475] tisp_event_set_cb: Event 4 callback set to c067d75c
[   30.346480] tisp_event_set_cb: Setting callback for event 5
[   30.346487] tisp_event_set_cb: Event 5 callback set to c067dc24
[   30.346492] tisp_event_set_cb: Setting callback for event 7
[   30.346499] tisp_event_set_cb: Event 7 callback set to c067d7f0
[   30.346504] tisp_event_set_cb: Setting callback for event 9
[   30.346510] tisp_event_set_cb: Event 9 callback set to c067d878
[   30.346516] tisp_event_set_cb: Setting callback for event 8
[   30.346522] tisp_event_set_cb: Event 8 callback set to c067d93c
[   30.346528] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   30.346534] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.346540] tisp_param_operate_init: Initializing parameter operations
[   30.346547] tisp_netlink_init: Initializing netlink communication
[   30.346552] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   30.346584] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   30.346598] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   30.346610] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   30.346616] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   30.346622] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   30.346627] tisp_code_create_tuning_node: Device already created, skipping
[   30.346633] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   30.346639] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   30.346646] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   30.346652] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[   30.346661] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   30.346668] tx_isp_subdev_pipo: entry - sd=85ff0400, arg=80494000
[   30.346675] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85ff0400
[   30.346680] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   30.346686] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   30.346692] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   30.346697] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   30.346702] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   30.346708] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[   30.346714] *** Buffers will be allocated on-demand during QBUF operations ***
[   30.346720] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[   30.346726] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   30.346732] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[   30.346738] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   30.346744] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[   30.346751] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   30.346757] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[   30.346763] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   30.346769] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[   30.346776] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   30.346781] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[   30.346788] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   30.346793] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   30.346799] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   30.346804] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   30.346811] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.346818] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.346825] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   30.346830] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   30.346836] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.346843] ispvic_frame_channel_s_stream: arg1=85ff0400, arg2=1
[   30.346849] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ff0400
[   30.346856] ispvic_frame_channel_s_stream[2524]: streamon
[   30.346862] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.346868] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.346874] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.346880] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.346885] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.346892] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.346898] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.346905] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.346911] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.346916] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.346922] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.346928] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.346934] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.346942] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.346950] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.346957] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.346965] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.346972] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.346978] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.346984] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.346990] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.346996] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.347002] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   30.347008] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   30.347016] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=1 ***
[   30.347022] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   30.347027] *** vic_core_s_stream: STREAM ON ***
[   30.347032] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   30.347038] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   30.347044] tx_isp_subdev_pipo: completed successfully, returning 0
[   30.347050] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[   30.347054] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   30.347062] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   30.347070] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   30.347078] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   30.347086] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   30.347093] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80494000, isp_dev->subdevs=80497274 ***
[   30.347106] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   30.347112] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   30.347118] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   30.347124] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.347130] csi_video_s_stream: sd=85ff0000, enable=0
[   30.347136] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   30.347142] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   30.347150] csi_core_ops_init: sd=85ff0000, csi_dev=85ff0000, enable=0
[   30.347156] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   30.347163] tx_isp_csi_slake_subdev: Disabled clock 0
[   30.347168] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   30.347174] ispcore_slake_module: CSI slake success
[   30.347178] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   30.347184] *** tx_isp_vic_slake_subdev: ENTRY - sd=85ff0400 ***
[   30.347191] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85ff0400, current state=1 ***
[   30.347197] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   30.347202] ispcore_slake_module: VIC slake success
[   30.347208] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   30.347213] ispcore_slake_module: Managing ISP clocks
[   30.347217] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   30.347225] ispcore_slake_module: Complete, result=0<6>[   30.347231] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   30.347237] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   30.347244] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   30.347250] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   30.347258] gc2053: s_stream called with enable=1
[   30.347264] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.347271] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.347277] gc2053: About to write streaming registers for interface 1
[   30.347283] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.347293] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.347617] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.347625] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.347634] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   30.347945] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.347952] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.347958] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.347965] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.347971] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.347978] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.347983] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   30.347990] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   30.347996] gc2053: s_stream called with enable=1
[   30.348002] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.348008] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.348014] gc2053: About to write streaming registers for interface 1
[   30.348020] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.348029] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.348351] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.348359] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.348368] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   30.348681] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.348688] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.348695] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.348701] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.348707] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.348713] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.348719] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   30.348725] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   30.359148] csi_core_ops_init: sd=85ff0000, csi_dev=85ff0000, enable=1
[   30.359158] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   30.379268] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   30.379283] ISP IOCTL: cmd=0x800456d0 arg=0x7fba8410
[   30.379290] TX_ISP_VIDEO_LINK_SETUP: config=0
[   30.379296] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   30.379302] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   30.379310] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   30.379316] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   30.379322] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   30.379328] VIC activated: state 1 -> 2 (READY)
[   30.379335] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   30.379341] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   30.379346] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   30.379353] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   30.379358] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   30.379365] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.379372] csi_video_s_stream: sd=85ff0000, enable=1
[   30.379378] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.379386] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=1 ***
[   30.379392] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   30.379397] *** vic_core_s_stream: STREAM ON ***
[   30.379403] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.379409] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.379414] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   30.379421] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.379429] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   30.379436] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   30.379443] *** DEBUG: sensor_attr=c06d90cc, dbus_type=1 ***
[   30.379449] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   30.379455] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   30.379461] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   30.379466] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   30.379472] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   30.379478] *** Interface type: 1, Format: 0x2b (RAW10) ***
root@ing-wyze-cam3-a000 ~# dm---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.264078] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.264084] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.264091] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.264098] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.264105] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.264112] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.264118] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.264125] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.264132] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.264139] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.264146] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.264151] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.264157] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.264162] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.264168] tisp_adr_set_params: Writing ADR parameters to registers
[   30.264201] tisp_adr_set_params: ADR parameters written to hardware
[   30.264207] tisp_event_set_cb: Setting callback for event 18
[   30.264213] tisp_event_set_cb: Event 18 callback set to c067ec2c
[   30.264219] tisp_event_set_cb: Setting callback for event 2
[   30.264225] tisp_event_set_cb: Event 2 callback set to c067d730
[   30.264230] tiziano_adr_init: ADR processing initialized successfully
[   30.264236] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.264242] tiziano_bcsh_init: Initializing BCSH processing
[   30.264247] tiziano_ydns_init: Initializing YDNS processing
[   30.264252] tiziano_rdns_init: Initializing RDNS processing
[   30.264258] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.264271] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x528000 (Binary Ninja EXACT) ***
[   30.264278] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x529000 (Binary Ninja EXACT) ***
[   30.264285] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x52a000 (Binary Ninja EXACT) ***
[   30.264292] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x52b000 (Binary Ninja EXACT) ***
[   30.264298] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x52c000 (Binary Ninja EXACT) ***
[   30.264306] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x52c800 (Binary Ninja EXACT) ***
[   30.264312] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x52d000 (Binary Ninja EXACT) ***
[   30.264319] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x52d800 (Binary Ninja EXACT) ***
[   30.264326] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.264332] *** tisp_init: AE0 buffer allocated at 0x00528000 ***
[   30.264338] *** CRITICAL FIX: data_b2f3c initialized to 0x80528000 (prevents stack corruption) ***
[   30.264346] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x560000 (Binary Ninja EXACT) ***
[   30.264354] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x561000 (Binary Ninja EXACT) ***
[   30.264360] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x562000 (Binary Ninja EXACT) ***
[   30.264367] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x563000 (Binary Ninja EXACT) ***
[   30.264374] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x564000 (Binary Ninja EXACT) ***
[   30.264381] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x564800 (Binary Ninja EXACT) ***
[   30.264388] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x565000 (Binary Ninja EXACT) ***
[   30.264394] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x565800 (Binary Ninja EXACT) ***
[   30.264401] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.264407] *** tisp_init: AE1 buffer allocated at 0x00560000 ***
[   30.264412] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.264418] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.264424] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   30.264430] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.264436] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.264443] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.264451] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.264462] tiziano_ae_params_refresh: AE parameters refreshed
[   30.264467] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.264473] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.264478] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.264484] tiziano_ae_para_addr: AE parameter addresses configured
[   30.264490] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.264497] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.264504] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.264510] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.264518] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.264524] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.264531] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.264538] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6afde814 (Binary Ninja EXACT) ***
[   30.264545] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.264552] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.264558] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.264565] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.264571] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.264577] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.264584] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.264590] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.264596] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.264603] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.264610] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.264616] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.264622] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.264629] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.264636] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.264642] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.264648] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.264654] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.264660] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.264668] *** system_irq_func_set: Registered handler c067e934 at index 10 ***
[   30.272328] *** system_irq_func_set: Registered handler c067ea28 at index 27 ***
[   30.280046] *** system_irq_func_set: Registered handler c067e934 at index 26 ***
[   30.287679] *** system_irq_func_set: Registered handler c067eb10 at index 29 ***
[   30.295343] *** system_irq_func_set: Registered handler c067ea9c at index 28 ***
[   30.302998] *** system_irq_func_set: Registered handler c067eb84 at index 30 ***
[   30.310658] *** system_irq_func_set: Registered handler c067ebd8 at index 20 ***
[   30.318283] *** system_irq_func_set: Registered handler c067ec2c at index 18 ***
[   30.326040] *** system_irq_func_set: Registered handler c067ec80 at index 31 ***
[   30.337671] *** system_irq_func_set: Registered handler c067ecd4 at index 11 ***
[   30.345403] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.345625] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.345634] tisp_event_set_cb: Setting callback for event 1
[   30.345642] tisp_event_set_cb: Event 1 callback set to c067e534
[   30.345647] tisp_event_set_cb: Setting callback for event 6
[   30.345653] tisp_event_set_cb: Event 6 callback set to c067da94
[   30.345659] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.345665] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.345672] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.345680] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.345686] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.345692] tiziano_awb_init: AWB hardware blocks enabled
[   30.345697] tiziano_gamma_init: Initializing Gamma processing
[   30.345702] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.345762] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.345768] tiziano_gib_init: Initializing GIB processing
[   30.345773] tiziano_lsc_init: Initializing LSC processing
[   30.345778] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.345784] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.345791] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.345798] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.345804] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.345864] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.345869] tiziano_ccm_init: Using linear CCM parameters
[   30.345874] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.345881] jz_isp_ccm: EV=64, CT=9984
[   30.345888] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.345893] cm_control: saturation=128
[   30.345898] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.345905] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.345910] tiziano_ccm_init: CCM initialized successfully
[   30.345915] tiziano_dmsc_init: Initializing DMSC processing
[   30.345920] tiziano_sharpen_init: Initializing Sharpening
[   30.345974] tiziano_sharpen_init: Using linear sharpening parameters
[   30.345983] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.345990] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.345996] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.346023] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.346030] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.346035] tiziano_sharpen_init: Sharpening initialized successfully
[   30.346040] tiziano_sdns_init: Initializing SDNS processing
[   30.346048] tiziano_sdns_init: Using linear SDNS parameters
[   30.346054] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.346061] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.346066] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.346099] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.346106] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.346165] tiziano_sdns_init: SDNS processing initialized successfully
[   30.346174] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.346179] tiziano_mdns_init: Using linear MDNS parameters
[   30.346189] tiziano_mdns_init: MDNS processing initialized successfully
[   30.346194] tiziano_clm_init: Initializing CLM processing
[   30.346200] tiziano_dpc_init: Initializing DPC processing
[   30.346205] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.346211] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.346218] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.346224] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.346238] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.346245] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.346250] tiziano_hldc_init: Initializing HLDC processing
[   30.346257] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.346263] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.346270] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.346276] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.346284] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.346290] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.346297] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.346304] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.346311] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.346318] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.346324] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.346331] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.346338] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.346344] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.346350] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.346354] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.346361] tisp_adr_set_params: Writing ADR parameters to registers
[   30.346393] tisp_adr_set_params: ADR parameters written to hardware
[   30.346399] tisp_event_set_cb: Setting callback for event 18
[   30.346406] tisp_event_set_cb: Event 18 callback set to c067ec2c
[   30.346412] tisp_event_set_cb: Setting callback for event 2
[   30.346418] tisp_event_set_cb: Event 2 callback set to c067d730
[   30.346424] tiziano_adr_init: ADR processing initialized successfully
[   30.346430] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.346435] tiziano_bcsh_init: Initializing BCSH processing
[   30.346440] tiziano_ydns_init: Initializing YDNS processing
[   30.346446] tiziano_rdns_init: Initializing RDNS processing
[   30.346450] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.346456] tisp_event_init: Initializing ISP event system
[   30.346463] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.346469] tisp_event_set_cb: Setting callback for event 4
[   30.346475] tisp_event_set_cb: Event 4 callback set to c067d75c
[   30.346480] tisp_event_set_cb: Setting callback for event 5
[   30.346487] tisp_event_set_cb: Event 5 callback set to c067dc24
[   30.346492] tisp_event_set_cb: Setting callback for event 7
[   30.346499] tisp_event_set_cb: Event 7 callback set to c067d7f0
[   30.346504] tisp_event_set_cb: Setting callback for event 9
[   30.346510] tisp_event_set_cb: Event 9 callback set to c067d878
[   30.346516] tisp_event_set_cb: Setting callback for event 8
[   30.346522] tisp_event_set_cb: Event 8 callback set to c067d93c
[   30.346528] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   30.346534] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.346540] tisp_param_operate_init: Initializing parameter operations
[   30.346547] tisp_netlink_init: Initializing netlink communication
[   30.346552] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   30.346584] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   30.346598] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   30.346610] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   30.346616] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   30.346622] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   30.346627] tisp_code_create_tuning_node: Device already created, skipping
[   30.346633] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   30.346639] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   30.346646] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   30.346652] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: Calling tx_isp_subdev_pipo to program VIC and start MDMA/IRQs ***
[   30.346661] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   30.346668] tx_isp_subdev_pipo: entry - sd=85ff0400, arg=80494000
[   30.346675] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 85ff0400
[   30.346680] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   30.346686] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   30.346692] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   30.346697] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   30.346702] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   30.346708] *** tx_isp_subdev_pipo: GOOD-THINGS approach - deferring buffer allocation ***
[   30.346714] *** Buffers will be allocated on-demand during QBUF operations ***
[   30.346720] tx_isp_subdev_pipo: initialized buffer index 0 (allocation deferred)
[   30.346726] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   30.346732] tx_isp_subdev_pipo: initialized buffer index 1 (allocation deferred)
[   30.346738] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   30.346744] tx_isp_subdev_pipo: initialized buffer index 2 (allocation deferred)
[   30.346751] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   30.346757] tx_isp_subdev_pipo: initialized buffer index 3 (allocation deferred)
[   30.346763] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   30.346769] tx_isp_subdev_pipo: initialized buffer index 4 (allocation deferred)
[   30.346776] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   30.346781] *** tx_isp_subdev_pipo: Using GOOD-THINGS deferred buffer allocation strategy ***
[   30.346788] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   30.346793] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   30.346799] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   30.346804] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   30.346811] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.346818] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.346825] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   30.346830] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   30.346836] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.346843] ispvic_frame_channel_s_stream: arg1=85ff0400, arg2=1
[   30.346849] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ff0400
[   30.346856] ispvic_frame_channel_s_stream[2524]: streamon
[   30.346862] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.346868] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.346874] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.346880] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.346885] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.346892] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.346898] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.346905] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.346911] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.346916] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.346922] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.346928] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.346934] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.346942] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.346950] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.346957] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.346965] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.346972] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.346978] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.346984] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.346990] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.346996] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.347002] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   30.347008] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   30.347016] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=1 ***
[   30.347022] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   30.347027] *** vic_core_s_stream: STREAM ON ***
[   30.347032] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   30.347038] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   30.347044] tx_isp_subdev_pipo: completed successfully, returning 0
[   30.347050] *** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized and VIC streaming/IRQs armed ***
[   30.347054] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   30.347062] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   30.347070] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   30.347078] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   30.347086] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   30.347093] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80494000, isp_dev->subdevs=80497274 ***
[   30.347106] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   30.347112] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   30.347118] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   30.347124] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.347130] csi_video_s_stream: sd=85ff0000, enable=0
[   30.347136] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   30.347142] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   30.347150] csi_core_ops_init: sd=85ff0000, csi_dev=85ff0000, enable=0
[   30.347156] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   30.347163] tx_isp_csi_slake_subdev: Disabled clock 0
[   30.347168] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   30.347174] ispcore_slake_module: CSI slake success
[   30.347178] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   30.347184] *** tx_isp_vic_slake_subdev: ENTRY - sd=85ff0400 ***
[   30.347191] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85ff0400, current state=1 ***
[   30.347197] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   30.347202] ispcore_slake_module: VIC slake success
[   30.347208] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   30.347213] ispcore_slake_module: Managing ISP clocks
[   30.347217] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   30.347225] ispcore_slake_module: Complete, result=0<6>[   30.347231] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   30.347237] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   30.347244] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   30.347250] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   30.347258] gc2053: s_stream called with enable=1
[   30.347264] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.347271] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.347277] gc2053: About to write streaming registers for interface 1
[   30.347283] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.347293] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.347617] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.347625] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.347634] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   30.347945] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.347952] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.347958] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.347965] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.347971] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.347978] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.347983] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   30.347990] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   30.347996] gc2053: s_stream called with enable=1
[   30.348002] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.348008] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.348014] gc2053: About to write streaming registers for interface 1
[   30.348020] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.348029] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.348351] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.348359] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.348368] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   30.348681] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.348688] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.348695] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.348701] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.348707] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.348713] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.348719] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   30.348725] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   30.359148] csi_core_ops_init: sd=85ff0000, csi_dev=85ff0000, enable=1
[   30.359158] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   30.379268] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   30.379283] ISP IOCTL: cmd=0x800456d0 arg=0x7fba8410
[   30.379290] TX_ISP_VIDEO_LINK_SETUP: config=0
[   30.379296] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   30.379302] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   30.379310] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   30.379316] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   30.379322] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   30.379328] VIC activated: state 1 -> 2 (READY)
[   30.379335] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   30.379341] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   30.379346] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   30.379353] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   30.379358] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   30.379365] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.379372] csi_video_s_stream: sd=85ff0000, enable=1
[   30.379378] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.379386] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=1 ***
[   30.379392] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   30.379397] *** vic_core_s_stream: STREAM ON ***
[   30.379403] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.379409] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.379414] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   30.379421] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.379429] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   30.379436] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   30.379443] *** DEBUG: sensor_attr=c06d90cc, dbus_type=1 ***
[   30.379449] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   30.379455] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   30.379461] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   30.379466] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   30.379472] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   30.379478] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   30.409153] MIPI interface configuration
[   30.409168] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   30.409173] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   30.409180] *** VIC UNLOCK: Initial register 0x0 value = 0x00000000 ***
[   30.409186] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   30.409192] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   30.409200] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   30.409205] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   30.448906] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   30.448916] *** Continuing anyway to prevent infinite hang ***
[   30.448923] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   30.448928] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   30.448934] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   30.448940] tx_isp_vic_start: Linear mode enabled
[   30.448945] *** VIC start completed - vic_start_ok = 1 ***
[   30.448952] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.448958] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   30.448964] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.448972] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.448978] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.448986] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.448992] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.448998] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.449004] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.449011] ispvic_frame_channel_s_stream: arg1=85ff0400, arg2=1
[   30.449017] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ff0400
[   30.449024] ispvic_frame_channel_s_stream[2524]: streamon
[   30.449030] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.449036] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.449042] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.449048] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.449054] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.449060] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.449066] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.449074] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.449080] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.449085] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.449090] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.449096] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.449103] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.449110] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.449118] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.449126] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.449134] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.449141] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.449147] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.449152] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.449158] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.449165] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.449212] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   30.449220] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   30.449226] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.449231] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.449238] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.449243] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.449256] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   30.449264] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   30.449329] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   30.449341] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.449348] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.449356] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.449363] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.449368] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.449377] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   30.449385] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   30.455488] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.455500] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.455506] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.455614] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.455628] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   30.463077] *** isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   30.463082] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.470803] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.478881] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80494000 ***
[   30.486426] *** VIC IRQ: Got vic_dev=85ff0400 ***
[   30.491279] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ff0400 ***
[   30.498186] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.504204] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.509136] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.516222] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.525022] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.531577] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[   30.540372] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   30.546839] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   30.555007] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   30.562807] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   30.569797] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   30.576796] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   30.583436] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   30.589896] *** VIC ERROR: control limit error (bit 21) ***
[   30.595639] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   30.605701] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   30.605814] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.605822] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   30.605828] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.605834] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.605840] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.605844] tx_vic_enable_irq: Calling VIC interrupt callback
[   30.605852] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   30.605858] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   30.605864] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   30.605874] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   30.605880] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   30.605888] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   30.605894] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.605900] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.605906] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.605911] *** tx_vic_enable_irq: completed successfully ***
[   30.808036] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   30.808050] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â 3 transition ***
[   30.808057] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   30.808067] gc2053: s_stream called with enable=1
[   30.808075] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.808081] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.808087] gc2053: About to write streaming registers for interface 1
[   30.808093] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.808103] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.808421] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.808429] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.808437] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   30.808753] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.808761] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.808767] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.808773] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.808779] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.808785] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.808791] gc2053: s_stream called with enable=1
[   30.808799] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.808804] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.808811] gc2053: About to write streaming registers for interface 1
[   30.808816] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.808825] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.809152] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.809159] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.809168] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   30.809483] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.809490] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.809497] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.809503] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.809509] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.809515] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.861237] ISP M0 device open called from pid 2323
[   30.861269] *** REFERENCE DRIVER IMPLEMENTATION ***
[   30.861277] ISP M0 tuning buffer allocated: 81188000 (size=0x500c, aligned)
[   30.861283] tisp_par_ioctl global variable set: 81188000
[   30.861338] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   30.861345] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   30.861351] isp_core_tuning_init: Initializing tuning data structure
[   30.861371] isp_core_tuning_init: Tuning data structure initialized at 81190000
[   30.861377] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   30.861383] *** SAFE: mode_flag properly initialized using struct member access ***
[   30.861389] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 81190000
[   30.861395] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   30.861401] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   30.861407] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.861415] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.861421] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.861427] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.861432] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.861455] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.861463] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   30.861468] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   30.861477] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.861483] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   30.861489] CRITICAL: Cannot access saturation field at 81190024 - PREVENTING BadVA CRASH
[   30.861943] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.861956] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.861963] Set control: cmd=0x980901 value=128
[   30.862098] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862107] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.862114] Set control: cmd=0x98091b value=128
[   30.862235] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862245] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.862251] Set control: cmd=0x980902 value=128
[   30.862257] tisp_bcsh_saturation: saturation=128
[   30.862263] tiziano_bcsh_update: Updating BCSH parameters
[   30.862270]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.862275] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.862400] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862409] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.862416] Set control: cmd=0x980900 value=128
[   30.862563] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862573] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.862580] Set control: cmd=0x980901 value=128
[   30.862701] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862711] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.862717] Set control: cmd=0x98091b value=128
[   30.862835] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862843] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.862851] Set control: cmd=0x980902 value=128
[   30.862857] tisp_bcsh_saturation: saturation=128
[   30.862861] tiziano_bcsh_update: Updating BCSH parameters
[   30.862869]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.862874] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.862997] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.863006] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.863013] Set control: cmd=0x980900 value=128
[   30.863142] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.863152] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.863158] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.863292] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.863301] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.863307] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.863427] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.863436] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   30.863443] Set control: cmd=0x980914 value=0
[   30.863559] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.863569] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   30.863575] Set control: cmd=0x980915 value=0
[   30.863690] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.863699] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.863705] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.863840] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   30.863851] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   30.863858] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.863865] csi_video_s_stream: sd=85ff0000, enable=0
[   30.863871] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   30.863879] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=0 ***
[   30.863885] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   30.863891] *** vic_core_s_stream: STREAM OFF ***
[   30.863899] gc2053: s_stream called with enable=0
[   30.863907] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.863913] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.863919] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.863928] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.864253] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.864261] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.864269] sensor_write: reg=0x3e val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.864685] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.864695] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.864701] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.864707] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.864713] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.864903] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.864913] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.864920] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.864927] gc2053: Sensor hardware streaming stopped
[   30.864934] gc2053: s_stream called with enable=0
[   30.864941] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.865017] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.865263] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.865299] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.865618] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.865625] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.865633] sensor_write: reg=0x3e val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.865949] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.865956] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.865963] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.865969] gc2053: Sensor hardware streaming stopped
[   30.865983] ISP IOCTL: cmd=0x800456d1 arg=0x7fba8410
[   30.865990] tx_isp_video_link_destroy: Destroying links for config 0
[   30.865997] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   30.866006] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.866013] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   30.866020] Set control: cmd=0x8000164 value=1
[   30.866028] ISP IOCTL: cmd=0x800456d0 arg=0x7fba8410
[   30.866034] TX_ISP_VIDEO_LINK_SETUP: config=0
[   30.866040] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   30.866045] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   30.866052] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   30.866059] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   30.866064] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   30.866071] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   30.866078] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   30.866084] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   30.866090] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.866097] csi_video_s_stream: sd=85ff0000, enable=1
[   30.866147] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.866266] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=1 ***
[   30.866275] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   30.866281] *** vic_core_s_stream: STREAM ON ***
[   30.866286] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.866292] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.866298] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   30.866304] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.866313] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   30.866319] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   30.866326] *** DEBUG: sensor_attr=c06d90cc, dbus_type=1 ***
[   30.866333] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   30.866339] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   30.866345] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   30.866350] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   30.866355] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   30.866362] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   30.889145] MIPI interface configuration
[   30.889159] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   30.889164] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   30.889170] *** VIC UNLOCK: Initial register 0x0 value = 0x00000001 ***
[   30.889177] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   30.889183] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   30.889190] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   30.889196] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   30.901055] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   30.901061] *** Continuing anyway to prevent infinite hang ***
[   30.901067] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   30.901073] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   30.901079] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   30.901084] tx_isp_vic_start: Linear mode enabled
[   30.901089] *** VIC start completed - vic_start_ok = 1 ***
[   30.901097] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.901102] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   30.901108] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.901115] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.901122] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.901129] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.901135] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.901141] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.901147] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.901155] ispvic_frame_channel_s_stream: arg1=85ff0400, arg2=1
[   30.901161] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ff0400
[   30.901167] ispvic_frame_channel_s_stream[2524]: streamon
[   30.901174] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.901180] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.901185] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.901191] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.901197] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.901204] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.901209] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.901217] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.901223] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.901229] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.901234] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.901239] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.901246] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.901253] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.901261] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.901269] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.901277] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.901284] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.901290] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.901295] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.901301] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.901308] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.901324] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   30.901331] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   30.901336] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.901342] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.901349] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.901354] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.901367] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   30.901375] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   30.901440] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   30.901452] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.901459] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.901467] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.901474] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.901479] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.901488] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   30.901496] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   30.902504] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.902509] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.902515] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.902623] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.902633] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   30.910086] *** isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   30.910091] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.917803] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.925877] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80494000 ***
[   30.933411] *** VIC IRQ: Got vic_dev=85ff0400 ***
[   30.938262] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ff0400 ***
[   30.945170] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.951190] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.956121] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.963208] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.972007] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.978563] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[   30.987355] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   30.993820] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   31.001985] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   31.009786] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   31.016775] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   31.023778] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   31.030415] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   31.036875] *** VIC ERROR: control limit error (bit 21) ***
[   31.042622] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   31.051858] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   31.052088] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.052099] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.052105] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.052111] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.056336] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.056349] tx_vic_enable_irq: Calling VIC interrupt callback
[   31.056357] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.056365] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.056371] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   31.056380] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   31.056387] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   31.056394] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   31.056401] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.056407] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.056413] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.056418] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
dmset jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1

[   30.448923] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   30.448928] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   30.448934] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   30.448940] tx_isp_vic_start: Linear mode enabled
[   30.448945] *** VIC start completed - vic_start_ok = 1 ***
[   30.448952] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.448958] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   30.448964] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.448972] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.448978] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.448986] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.448992] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.448998] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.449004] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.449011] ispvic_frame_channel_s_stream: arg1=85ff0400, arg2=1
[   30.449017] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ff0400
[   30.449024] ispvic_frame_channel_s_stream[2524]: streamon
[   30.449030] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.449036] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.449042] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.449048] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.449054] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.449060] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.449066] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.449074] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.449080] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.449085] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.449090] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.449096] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.449103] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.449110] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.449118] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.449126] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.449134] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.449141] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.449147] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.449152] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.449158] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.449165] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.449212] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   30.449220] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   30.449226] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.449231] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.449238] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.449243] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.449256] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   30.449264] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   30.449329] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   30.449341] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.449348] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.449356] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.449363] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.449368] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.449377] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   30.449385] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   30.455488] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.455500] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.455506] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.455614] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.455628] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   30.463077] *** isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   30.463082] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.470803] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.478881] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80494000 ***
[   30.486426] *** VIC IRQ: Got vic_dev=85ff0400 ***
[   30.491279] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ff0400 ***
[   30.498186] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.504204] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.509136] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.516222] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.525022] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.531577] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[   30.540372] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   30.546839] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   30.555007] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   30.562807] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   30.569797] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   30.576796] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   30.583436] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   30.589896] *** VIC ERROR: control limit error (bit 21) ***
[   30.595639] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   30.605701] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   30.605814] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.605822] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   30.605828] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.605834] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.605840] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.605844] tx_vic_enable_irq: Calling VIC interrupt callback
[   30.605852] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   30.605858] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   30.605864] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   30.605874] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   30.605880] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   30.605888] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   30.605894] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.605900] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.605906] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.605911] *** tx_vic_enable_irq: completed successfully ***
[   30.808036] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   30.808050] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â 3 transition ***
[   30.808057] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   30.808067] gc2053: s_stream called with enable=1
[   30.808075] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.808081] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.808087] gc2053: About to write streaming registers for interface 1
[   30.808093] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.808103] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.808421] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.808429] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.808437] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   30.808753] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.808761] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.808767] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.808773] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.808779] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.808785] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.808791] gc2053: s_stream called with enable=1
[   30.808799] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.808804] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   30.808811] gc2053: About to write streaming registers for interface 1
[   30.808816] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   30.808825] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.809152] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.809159] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.809168] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   30.809483] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.809490] sensor_write_array: reg[2] 0x3e=0x91 OK
[   30.809497] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.809503] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   30.809509] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   30.809515] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   30.861237] ISP M0 device open called from pid 2323
[   30.861269] *** REFERENCE DRIVER IMPLEMENTATION ***
[   30.861277] ISP M0 tuning buffer allocated: 81188000 (size=0x500c, aligned)
[   30.861283] tisp_par_ioctl global variable set: 81188000
[   30.861338] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   30.861345] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   30.861351] isp_core_tuning_init: Initializing tuning data structure
[   30.861371] isp_core_tuning_init: Tuning data structure initialized at 81190000
[   30.861377] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   30.861383] *** SAFE: mode_flag properly initialized using struct member access ***
[   30.861389] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 81190000
[   30.861395] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   30.861401] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   30.861407] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.861415] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.861421] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.861427] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.861432] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.861455] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.861463] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   30.861468] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   30.861477] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   30.861483] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   30.861489] CRITICAL: Cannot access saturation field at 81190024 - PREVENTING BadVA CRASH
[   30.861943] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.861956] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.861963] Set control: cmd=0x980901 value=128
[   30.862098] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862107] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.862114] Set control: cmd=0x98091b value=128
[   30.862235] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862245] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.862251] Set control: cmd=0x980902 value=128
[   30.862257] tisp_bcsh_saturation: saturation=128
[   30.862263] tiziano_bcsh_update: Updating BCSH parameters
[   30.862270]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.862275] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.862400] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862409] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.862416] Set control: cmd=0x980900 value=128
[   30.862563] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862573] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   30.862580] Set control: cmd=0x980901 value=128
[   30.862701] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862711] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   30.862717] Set control: cmd=0x98091b value=128
[   30.862835] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.862843] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   30.862851] Set control: cmd=0x980902 value=128
[   30.862857] tisp_bcsh_saturation: saturation=128
[   30.862861] tiziano_bcsh_update: Updating BCSH parameters
[   30.862869]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   30.862874] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   30.862997] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.863006] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   30.863013] Set control: cmd=0x980900 value=128
[   30.863142] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.863152] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.863158] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.863292] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.863301] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.863307] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.863427] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.863436] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   30.863443] Set control: cmd=0x980914 value=0
[   30.863559] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.863569] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   30.863575] Set control: cmd=0x980915 value=0
[   30.863690] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.863699] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   30.863705] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   30.863840] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   30.863851] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   30.863858] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.863865] csi_video_s_stream: sd=85ff0000, enable=0
[   30.863871] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   30.863879] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=0 ***
[   30.863885] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   30.863891] *** vic_core_s_stream: STREAM OFF ***
[   30.863899] gc2053: s_stream called with enable=0
[   30.863907] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.863913] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.863919] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.863928] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.864253] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.864261] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.864269] sensor_write: reg=0x3e val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.864685] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   30.864695] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   30.864701] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   30.864707] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   30.864713] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   30.864903] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.864913] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.864920] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.864927] gc2053: Sensor hardware streaming stopped
[   30.864934] gc2053: s_stream called with enable=0
[   30.864941] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   30.865017] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   30.865263] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   30.865299] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.865618] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.865625] sensor_write_array: reg[1] 0xfe=0x00 OK
[   30.865633] sensor_write: reg=0x3e val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   30.865949] sensor_write: reg=0x3e val=0x00 SUCCESS
[   30.865956] sensor_write_array: reg[2] 0x3e=0x00 OK
[   30.865963] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   30.865969] gc2053: Sensor hardware streaming stopped
[   30.865983] ISP IOCTL: cmd=0x800456d1 arg=0x7fba8410
[   30.865990] tx_isp_video_link_destroy: Destroying links for config 0
[   30.865997] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   30.866006] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   30.866013] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   30.866020] Set control: cmd=0x8000164 value=1
[   30.866028] ISP IOCTL: cmd=0x800456d0 arg=0x7fba8410
[   30.866034] TX_ISP_VIDEO_LINK_SETUP: config=0
[   30.866040] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   30.866045] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   30.866052] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   30.866059] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   30.866064] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   30.866071] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   30.866078] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   30.866084] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   30.866090] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.866097] csi_video_s_stream: sd=85ff0000, enable=1
[   30.866147] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.866266] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85ff0400, enable=1 ***
[   30.866275] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   30.866281] *** vic_core_s_stream: STREAM ON ***
[   30.866286] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.866292] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.866298] *** tx_isp_vic_start: Following EXACT Binary Ninja flow ***
[   30.866304] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.866313] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   30.866319] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   30.866326] *** DEBUG: sensor_attr=c06d90cc, dbus_type=1 ***
[   30.866333] *** DIMENSION FIX: Using ACTUAL sensor output dimensions 1920x1080 for VIC configuration ***
[   30.866339] *** CRITICAL: VIC configured for sensor OUTPUT, not sensor TOTAL dimensions ***
[   30.866345] *** VIC INTERFACE DETECTION: interface_type=1 (MIPI=1, DVP=2) ***
[   30.866350] *** SENSOR ATTRIBUTE: dbus_type=1 ***
[   30.866355] *** SAFETY: Using default RAW10 format (0x2b) to avoid sensor_attr access issues ***
[   30.866362] *** Interface type: 1, Format: 0x2b (RAW10) ***
[   30.889145] MIPI interface configuration
[   30.889159] *** VIC INTERRUPT INIT: VIC interrupt setup deferred until after CSI PHY writes ***
[   30.889164] *** VIC UNLOCK SEQUENCE: Starting unlock sequence ***
[   30.889170] *** VIC UNLOCK: Initial register 0x0 value = 0x00000001 ***
[   30.889177] *** VIC UNLOCK: After writing 2, register 0x0 = 0x00000002 ***
[   30.889183] *** VIC UNLOCK: After writing 4, register 0x0 = 0x00000006 ***
[   30.889190] *** VIC UNLOCK: Primary space (0x133e0000) = 0x00000002, Secondary space (0x10023000) = 0x3130322a ***
[   30.889196] *** VIC UNLOCK: CSI PHY coordination complete in secondary space ***
[   30.901055] *** VIC UNLOCK TIMEOUT: Primary=0x00000002, Secondary=0x3130322a ***
[   30.901061] *** Continuing anyway to prevent infinite hang ***
[   30.901067] *** VIC UNLOCK: Unlock sequence completed, register 0x0 = 0x00000002 ***
[   30.901073] *** VIC UNLOCK: Enabling VIC (writing 1 to register 0x0) ***
[   30.901079] *** VIC UNLOCK: VIC enabled, register 0x0 = 0x00000003 ***
[   30.901084] tx_isp_vic_start: Linear mode enabled
[   30.901089] *** VIC start completed - vic_start_ok = 1 ***
[   30.901097] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   30.901102] *** ISP CORE: Hardware interrupt generation ENABLED during VIC init ***
[   30.901108] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.901115] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.901122] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.901129] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.901135] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.901141] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.901147] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.901155] ispvic_frame_channel_s_stream: arg1=85ff0400, arg2=1
[   30.901161] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85ff0400
[   30.901167] ispvic_frame_channel_s_stream[2524]: streamon
[   30.901174] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.901180] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.901185] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.901191] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.901197] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.901204] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.901209] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.901217] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.901223] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.901229] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.901234] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.901239] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.901246] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.901253] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.901261] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.901269] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.901277] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.901284] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.901290] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.901295] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.901301] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.901308] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.901324] *** CORE VIC ROUTE INIT: [9a00]=0x050002d0 [9a04]=0x03000300 [9a2c]=0x050002d0 [9a34]=0x00000001 [9a88]=0x00000001 [9a80]=0x00000500 [9a98]=0x00000500; GATE [9ac0]=0x00000000 [9ac8]=0x00000000 ***
[   30.901331] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then ROUTE INIT + GATE REASSERT ***
[   30.901336] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.901342] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.901349] ispvic_frame_channel_qbuf: arg1=85ff0400, arg2=  (null)
[   30.901354] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.901367] *** VIC VERIFY (PRIMARY): [0x0]=0x00000002 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   30.901375] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x0000002b (PRIMARY 0x14=stride) ***
[   30.901440] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000001 [0x0c]=0x00000001 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   30.901452] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   30.901459] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   30.901467] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.901474] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.901479] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.901488] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a, [0x14]=0x00000630, [0x0c]=0x00000001, [0x100]=0x00000000 ***
[   30.901496] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   30.902504] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.902509] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.902515] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.902623] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.902633] *** CRITICAL: isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   30.910086] *** isp_irq_handle: IRQ 38 received, dev_id=80494000 ***
[   30.910091] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.917803] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   30.925877] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80494000 ***
[   30.933411] *** VIC IRQ: Got vic_dev=85ff0400 ***
[   30.938262] *** VIC IRQ: Checking vic_dev validity: vic_dev=85ff0400 ***
[   30.945170] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   30.951190] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   30.956121] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   30.963208] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   30.972007] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   30.978563] *** VIC IRQ: Using base b33e0000 [1e0]=0x200000 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[   30.987355] *** VIC IRQ: Calculated v1_7 = 0x200000 v1_10 = 0x0 ***
[   30.993820] *** VIC IRQ: About to write v1_7=0x200000 to reg 0x1f0 (base=b33e0000) ***
[   31.001985] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 (base=b33e0000) ***
[   31.009786] *** VIC IRQ: Register writes completed (at base=b33e0000) ***
[   31.016775] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   31.023778] *** VIC IRQ: vic_start_ok=1, v1_7=0x200000, v1_10=0x0 ***
[   31.030415] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   31.036875] *** VIC ERROR: control limit error (bit 21) ***
[   31.042622] *** VIC IRQ COMPLETE: Processed v1_7=0x200000, v1_10=0x0 - returning IRQ_HANDLED ***
[   31.051858] *** VIC PRIMARY GATE (POST-RUN): IMR=0x07800438 IMCR=0x00000001 ***
[   31.052088] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.052099] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.052105] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.052111] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.056336] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.056349] tx_vic_enable_irq: Calling VIC interrupt callback
[   31.056357] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   31.056365] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   31.056371] *** CRITICAL: Restoring ISP Control interrupt registers to enable hardware interrupt generation ***
[   31.056380] *** CRITICAL: ISP Control interrupt registers restored - hardware should now generate interrupts (9ac0=0x00000000, 9ac8=0x00000000) ***
[   31.056387] restore_isp_control_interrupt_registers_after_reset: gate readback not 0x200, re-writing 0x200 to 9ac0/9ac8
[   31.056394] restore_isp_control_interrupt_registers_after_reset: re-read 9ac0=0x00000000 9ac8=0x00000000
[   31.056401] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.056407] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.056413] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.056418] *** tx_vic_enable_irq: completed successfully ***
[   31.316523] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   31.316537] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â 3 transition ***
[   31.316543] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   31.316553] gc2053: s_stream called with enable=1
[   31.316560] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.316566] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.316573] gc2053: About to write streaming registers for interface 1
[   31.316579] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.316589] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   31.316908] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.316915] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.316923] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   31.317240] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.317247] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.317253] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.317260] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.317267] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.317273] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.317279] gc2053: s_stream called with enable=1
[   31.317285] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.317291] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.317297] gc2053: About to write streaming registers for interface 1
[   31.317303] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.317312] sensor_write: reg=0xfe val=0x00, client=8555ee00, adapter=i2c0, addr=0x37
[   31.317626] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.317633] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.317641] sensor_write: reg=0x3e val=0x91, client=8555ee00, adapter=i2c0, addr=0x37
[   31.317954] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.317961] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.317967] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.317974] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.317980] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.317985] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.318205] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.318216] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   31.318223] Set control: cmd=0x980918 value=2
[   31.318365] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.318375] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.318381] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.318518] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.318527] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.318533] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.318656] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.318665] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.318671] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.318785] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.318794] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.318800] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.318945] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.318954] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.318960] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319084] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319093] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319099] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319286] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319297] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319302] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319442] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319451] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319457] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319675] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319685] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319691] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319823] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319831] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319837] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.423911] *** FRAME CHANNEL OPEN: minor=54 ***
[   31.423923] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   31.423929] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   31.423936] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   31.423942] *** SAFE: Frame channel device stored in file->private_data ***
[   31.423948] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   31.423956] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   31.423974] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   31.423982] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   31.423990] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   31.424585] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   31.424596] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   31.424602] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   31.424610] Channel 0: Request 4 buffers, type=1 memory=2
[   31.424616] Channel 0: USERPTR mode - client will provide buffers
[   31.424622] Channel 0: USERPTR mode - 4 user buffers expected
[   31.424632] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 805ed080 ***
[   31.424638] *** Channel 0: VIC active_buffer_count set to 4 ***
[   31.424644] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   31.424650] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   31.424676] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.424683] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.424690] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.424696] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.424703] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.424710] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   31.424717] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.424724] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   31.424730] *** Channel 0: QBUF - Queue buffer index=0 ***
[   31.424736] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.424744] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   31.424750] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.424758] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.424764] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   31.424772] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   31.424780] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   31.424788] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=1 ***
[   31.424794] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   31.424801] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   31.424808] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.424818] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.424825] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.424831] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.424837] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.424844] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.424852] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   31.424858] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.424866] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   31.424872] *** Channel 0: QBUF - Queue buffer index=1 ***
[   31.424878] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.424884] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   31.424891] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.424897] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.424903] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   31.424911] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   31.424919] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   31.424926] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=2 ***
[   31.424933] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   31.424940] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   31.424946] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.424954] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.424961] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.424966] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.424973] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.424980] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   31.424988] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   31.424994] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.425001] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   31.425008] *** Channel 0: QBUF - Queue buffer index=2 ***
[   31.425013] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   31.425020] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   31.425026] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.425032] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.425039] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   31.425046] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   31.425054] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   31.425062] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=3 ***
[   31.425068] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   31.425075] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   31.425081] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.425090] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.425096] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.425102] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.425108] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.425115] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   31.425122] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   31.425130] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.425136] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   31.425142] *** Channel 0: QBUF - Queue buffer index=3 ***
[   31.425148] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   31.425155] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   31.425161] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.425167] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.425174] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   31.425182] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   31.425189] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   31.425197] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=4 ***
[   31.425203] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   31.425210] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   31.425216] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.425306] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   31.425315] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   31.425322] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   31.425328] Channel 0: STREAMON - Enqueuing buffers in driver
[   31.425334] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   31.429218] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.429232] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.429239] *** Channel 0: Frame completion wait ***
[   31.429244] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.429251] *** Channel 0: Frame wait returned 10 ***
[   31.429256] *** Channel 0: Frame was ready, consuming it ***
[   31.429360] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.429368] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.429375] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.429381] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.429391] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.429398] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.429405] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.429420] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.429427] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.429433] *** Channel 0: Frame completion wait ***
[   31.429439] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.458196] *** FRAME CHANNEL OPEN: minor=53 ***
[   31.458208] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   31.458214] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   31.458221] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   31.458226] *** SAFE: Frame channel device stored in file->private_data ***
[   31.458232] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   31.458240] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   31.458258] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   31.458265] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   31.458274] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   31.459117] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   31.459172] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   31.459181] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   31.459188] Channel 1: Request 2 buffers, type=1 memory=2
[   31.459194] Channel 1: USERPTR mode - client will provide buffers
[   31.459200] Channel 1: USERPTR mode - 2 user buffers expected
[   31.459210] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 805ed600 ***
[   31.459217] *** Channel 1: VIC active_buffer_count set to 2 ***
[   31.459222] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   31.459229] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   31.459245] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.459252] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.459258] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.459265] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.459272] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.459280] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   31.459286] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.459294] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   31.459300] *** Channel 1: QBUF - Queue buffer index=0 ***
[   31.459306] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.459314] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   31.459321] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   31.459329] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   31.459337] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   31.459345] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=1 ***
[   31.459352] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   31.459358] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   31.459365] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.459376] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.459382] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.459388] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.459394] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.459402] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.459409] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   31.459416] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.459423] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   31.459429] *** Channel 1: QBUF - Queue buffer index=1 ***
[   31.459435] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.459442] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   31.459448] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   31.459456] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   31.459464] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   31.459472] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=2 ***
[   31.459478] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   31.459485] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   31.459491] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.459583] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   31.459593] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   31.459600] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   31.459606] Channel 1: STREAMON - Enqueuing buffers in driver
[   31.459612] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   31.465067] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.465080] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.465087] *** Channel 1: Frame completion wait ***
[   31.465092] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.465099] *** Channel 1: Frame wait returned 10 ***
[   31.465104] *** Channel 1: Frame was ready, consuming it ***
[   31.465168] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.465176] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.465183] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.465188] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.465199] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.465206] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.465212] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.465227] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.465234] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.465240] *** Channel 1: Frame completion wait ***
[   31.465246] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.529142] *** Channel 0: Frame wait returned 0 ***
[   31.529154] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.529172] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.529180] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.529186] *** Channel 0: Frame completion wait ***
[   31.529192] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.529198] *** Channel 0: Frame wait returned 10 ***
[   31.529204] *** Channel 0: Frame was ready, consuming it ***
[   31.529212] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.529218] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.529224] *** Channel 0: Frame completion wait ***
[   31.529230] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.559136] *** Channel 1: Frame wait returned 0 ***
[   31.559143] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.559156] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.559164] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.559170] *** Channel 1: Frame completion wait ***
[   31.559175] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.559181] *** Channel 1: Frame wait returned 10 ***
[   31.559186] *** Channel 1: Frame was ready, consuming it ***
[   31.559194] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.559201] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.559206] *** Channel 1: Frame completion wait ***
[   31.559212] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.629151] *** Channel 0: DQBUF wait returned 0 ***
[   31.629162] *** Channel 0: DQBUF timeout, generating frame ***
[   31.629171] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   31.629210] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.629217] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.629224] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.629229] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.629234] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.629357] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.629367] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.629374] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.629380] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.629389] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.629396] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.629402] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.629642] *** Channel 0: Frame wait returned 0 ***
[   31.629654] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.629686] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.629694] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.629700] *** Channel 0: Frame completion wait ***
[   31.629706] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.629712] *** Channel 0: Frame wait returned 10 ***
[   31.629718] *** Channel 0: Frame was ready, consuming it ***
[   31.629726] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.629732] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.629738] *** Channel 0: Frame completion wait ***
[   31.629744] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.639232] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.639245] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.639252] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.639258] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.639265] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.639272] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   31.639280] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.639287] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   31.639293] *** Channel 0: QBUF - Queue buffer index=0 ***
[   31.639299] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.639307] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   31.639314] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.639321] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.639328] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   31.639336] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   31.639344] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   31.639352] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=4 ***
[   31.639358] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   31.639366] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   31.639378] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.639764] *** Channel 0: Frame wait returned 9 ***
[   31.639776] *** Channel 0: Frame was ready, consuming it ***
[   31.639793] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.639801] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.639807] *** Channel 0: Frame completion wait ***
[   31.639812] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.659236] *** Channel 1: DQBUF wait returned 0 ***
[   31.659248] *** Channel 1: DQBUF timeout, generating frame ***
[   31.659258] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   31.659368] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.659376] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.659383] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.659389] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.659399] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.659406] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.659412] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.659429] *** Channel 1: Frame wait returned 0 ***
[   31.659436] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.659447] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.659454] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.659460] *** Channel 1: Frame completion wait ***
[   31.659466] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.659472] *** Channel 1: Frame wait returned 10 ***
[   31.659478] *** Channel 1: Frame was ready, consuming it ***
[   31.659485] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.659492] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.659498] *** Channel 1: Frame completion wait ***
[   31.659503] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.661176] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.661190] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.661196] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.661202] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.661210] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.661217] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   31.661224] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.661231] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   31.661238] *** Channel 1: QBUF - Queue buffer index=0 ***
[   31.661244] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.661251] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   31.661259] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   31.661267] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   31.661274] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   31.661282] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=2 ***
[   31.661289] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   31.661296] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   31.661308] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.661372] *** Channel 1: Frame wait returned 10 ***
[   31.661380] *** Channel 1: Frame was ready, consuming it ***
[   31.661410] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.661418] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.661424] *** Channel 1: Frame completion wait ***
[   31.661430] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   31.318954] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.318960] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319084] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319093] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319099] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319286] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319297] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319302] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319442] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319451] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319457] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319675] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319685] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319691] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.319823] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.319831] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.319837] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.423911] *** FRAME CHANNEL OPEN: minor=54 ***
[   31.423923] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   31.423929] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   31.423936] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   31.423942] *** SAFE: Frame channel device stored in file->private_data ***
[   31.423948] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   31.423956] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   31.423974] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   31.423982] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   31.423990] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   31.424585] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   31.424596] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   31.424602] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   31.424610] Channel 0: Request 4 buffers, type=1 memory=2
[   31.424616] Channel 0: USERPTR mode - client will provide buffers
[   31.424622] Channel 0: USERPTR mode - 4 user buffers expected
[   31.424632] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 805ed080 ***
[   31.424638] *** Channel 0: VIC active_buffer_count set to 4 ***
[   31.424644] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   31.424650] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   31.424676] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.424683] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.424690] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.424696] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.424703] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.424710] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   31.424717] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.424724] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   31.424730] *** Channel 0: QBUF - Queue buffer index=0 ***
[   31.424736] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.424744] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   31.424750] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.424758] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.424764] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   31.424772] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   31.424780] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   31.424788] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=1 ***
[   31.424794] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   31.424801] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   31.424808] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.424818] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.424825] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.424831] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.424837] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.424844] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.424852] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   31.424858] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.424866] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   31.424872] *** Channel 0: QBUF - Queue buffer index=1 ***
[   31.424878] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.424884] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   31.424891] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.424897] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.424903] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   31.424911] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   31.424919] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   31.424926] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=2 ***
[   31.424933] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   31.424940] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   31.424946] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.424954] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.424961] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.424966] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.424973] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.424980] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   31.424988] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   31.424994] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.425001] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   31.425008] *** Channel 0: QBUF - Queue buffer index=2 ***
[   31.425013] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   31.425020] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   31.425026] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.425032] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.425039] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   31.425046] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   31.425054] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   31.425062] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=3 ***
[   31.425068] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   31.425075] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   31.425081] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.425090] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.425096] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.425102] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.425108] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.425115] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   31.425122] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   31.425130] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.425136] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   31.425142] *** Channel 0: QBUF - Queue buffer index=3 ***
[   31.425148] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   31.425155] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   31.425161] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.425167] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.425174] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   31.425182] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   31.425189] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   31.425197] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=4 ***
[   31.425203] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   31.425210] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   31.425216] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.425306] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   31.425315] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   31.425322] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   31.425328] Channel 0: STREAMON - Enqueuing buffers in driver
[   31.425334] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   31.429218] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.429232] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.429239] *** Channel 0: Frame completion wait ***
[   31.429244] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.429251] *** Channel 0: Frame wait returned 10 ***
[   31.429256] *** Channel 0: Frame was ready, consuming it ***
[   31.429360] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.429368] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.429375] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.429381] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.429391] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.429398] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.429405] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.429420] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.429427] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.429433] *** Channel 0: Frame completion wait ***
[   31.429439] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.458196] *** FRAME CHANNEL OPEN: minor=53 ***
[   31.458208] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   31.458214] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   31.458221] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   31.458226] *** SAFE: Frame channel device stored in file->private_data ***
[   31.458232] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   31.458240] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   31.458258] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   31.458265] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   31.458274] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   31.459117] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   31.459172] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   31.459181] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   31.459188] Channel 1: Request 2 buffers, type=1 memory=2
[   31.459194] Channel 1: USERPTR mode - client will provide buffers
[   31.459200] Channel 1: USERPTR mode - 2 user buffers expected
[   31.459210] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 805ed600 ***
[   31.459217] *** Channel 1: VIC active_buffer_count set to 2 ***
[   31.459222] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   31.459229] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   31.459245] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.459252] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.459258] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.459265] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.459272] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.459280] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   31.459286] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.459294] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   31.459300] *** Channel 1: QBUF - Queue buffer index=0 ***
[   31.459306] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.459314] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   31.459321] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   31.459329] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   31.459337] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   31.459345] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=1 ***
[   31.459352] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   31.459358] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   31.459365] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.459376] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.459382] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.459388] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.459394] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.459402] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.459409] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   31.459416] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.459423] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   31.459429] *** Channel 1: QBUF - Queue buffer index=1 ***
[   31.459435] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.459442] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   31.459448] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   31.459456] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   31.459464] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   31.459472] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=2 ***
[   31.459478] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   31.459485] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   31.459491] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.459583] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   31.459593] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   31.459600] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   31.459606] Channel 1: STREAMON - Enqueuing buffers in driver
[   31.459612] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   31.465067] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.465080] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.465087] *** Channel 1: Frame completion wait ***
[   31.465092] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.465099] *** Channel 1: Frame wait returned 10 ***
[   31.465104] *** Channel 1: Frame was ready, consuming it ***
[   31.465168] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.465176] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.465183] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.465188] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.465199] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.465206] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.465212] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.465227] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.465234] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.465240] *** Channel 1: Frame completion wait ***
[   31.465246] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.529142] *** Channel 0: Frame wait returned 0 ***
[   31.529154] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.529172] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.529180] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.529186] *** Channel 0: Frame completion wait ***
[   31.529192] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.529198] *** Channel 0: Frame wait returned 10 ***
[   31.529204] *** Channel 0: Frame was ready, consuming it ***
[   31.529212] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.529218] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.529224] *** Channel 0: Frame completion wait ***
[   31.529230] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.559136] *** Channel 1: Frame wait returned 0 ***
[   31.559143] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.559156] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.559164] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.559170] *** Channel 1: Frame completion wait ***
[   31.559175] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.559181] *** Channel 1: Frame wait returned 10 ***
[   31.559186] *** Channel 1: Frame was ready, consuming it ***
[   31.559194] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.559201] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.559206] *** Channel 1: Frame completion wait ***
[   31.559212] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.629151] *** Channel 0: DQBUF wait returned 0 ***
[   31.629162] *** Channel 0: DQBUF timeout, generating frame ***
[   31.629171] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   31.629210] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.629217] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.629224] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.629229] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.629234] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.629357] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.629367] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.629374] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.629380] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.629389] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.629396] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.629402] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.629642] *** Channel 0: Frame wait returned 0 ***
[   31.629654] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.629686] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.629694] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.629700] *** Channel 0: Frame completion wait ***
[   31.629706] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.629712] *** Channel 0: Frame wait returned 10 ***
[   31.629718] *** Channel 0: Frame was ready, consuming it ***
[   31.629726] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.629732] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.629738] *** Channel 0: Frame completion wait ***
[   31.629744] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.639232] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.639245] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.639252] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.639258] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.639265] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.639272] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   31.639280] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.639287] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   31.639293] *** Channel 0: QBUF - Queue buffer index=0 ***
[   31.639299] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.639307] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   31.639314] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.639321] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.639328] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   31.639336] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   31.639344] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   31.639352] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=4 ***
[   31.639358] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   31.639366] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   31.639378] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.639764] *** Channel 0: Frame wait returned 9 ***
[   31.639776] *** Channel 0: Frame was ready, consuming it ***
[   31.639793] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.639801] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.639807] *** Channel 0: Frame completion wait ***
[   31.639812] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.659236] *** Channel 1: DQBUF wait returned 0 ***
[   31.659248] *** Channel 1: DQBUF timeout, generating frame ***
[   31.659258] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   31.659368] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.659376] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.659383] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.659389] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.659399] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.659406] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.659412] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.659429] *** Channel 1: Frame wait returned 0 ***
[   31.659436] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.659447] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.659454] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.659460] *** Channel 1: Frame completion wait ***
[   31.659466] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.659472] *** Channel 1: Frame wait returned 10 ***
[   31.659478] *** Channel 1: Frame was ready, consuming it ***
[   31.659485] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.659492] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.659498] *** Channel 1: Frame completion wait ***
[   31.659503] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.661176] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.661190] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.661196] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.661202] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.661210] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.661217] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   31.661224] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.661231] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   31.661238] *** Channel 1: QBUF - Queue buffer index=0 ***
[   31.661244] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.661251] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   31.661259] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   31.661267] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   31.661274] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   31.661282] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=2 ***
[   31.661289] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   31.661296] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   31.661308] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.661372] *** Channel 1: Frame wait returned 10 ***
[   31.661380] *** Channel 1: Frame was ready, consuming it ***
[   31.661410] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.661418] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.661424] *** Channel 1: Frame completion wait ***
[   31.661430] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.739153] *** Channel 0: Frame wait returned 0 ***
[   31.739164] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.739184] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.739192] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.739198] *** Channel 0: Frame completion wait ***
[   31.739203] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.739209] *** Channel 0: Frame wait returned 10 ***
[   31.739215] *** Channel 0: Frame was ready, consuming it ***
[   31.739222] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.739229] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.739235] *** Channel 0: Frame completion wait ***
[   31.739240] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.759144] *** Channel 1: Frame wait returned 0 ***
[   31.759154] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.759168] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.759176] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.759182] *** Channel 1: Frame completion wait ***
[   31.759188] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.759194] *** Channel 1: Frame wait returned 10 ***
[   31.759199] *** Channel 1: Frame was ready, consuming it ***
[   31.759207] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.759214] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.759219] *** Channel 1: Frame completion wait ***
[   31.759225] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.829142] *** Channel 0: DQBUF wait returned 0 ***
[   31.829153] *** Channel 0: DQBUF timeout, generating frame ***
[   31.829161] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   31.829182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.829190] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.829196] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.829202] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.829208] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.829326] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.829336] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.829342] *** Channel 0: DQBUF - dequeue buffer request ***
[   31.829348] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.829358] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.829364] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.829371] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.839166] *** Channel 0: Frame wait returned 0 ***
[   31.839186] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.839203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.839210] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.839216] *** Channel 0: Frame completion wait ***
[   31.839222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.839228] *** Channel 0: Frame wait returned 10 ***
[   31.839234] *** Channel 0: Frame was ready, consuming it ***
[   31.839241] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.839248] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.839254] *** Channel 0: Frame completion wait ***
[   31.839259] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.839412] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.839421] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.839428] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.839434] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   31.839442] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.839449] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   31.839456] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.839462] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   31.839469] *** Channel 0: QBUF - Queue buffer index=1 ***
[   31.839475] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.839483] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   31.839490] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   31.839496] *** Channel 0: QBUF EVENT - No VIC callback ***
[   31.839503] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   31.839511] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   31.839519] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   31.839527] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=4 ***
[   31.839533] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   31.839540] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   31.839552] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   31.839711] *** Channel 0: Frame wait returned 10 ***
[   31.839720] *** Channel 0: Frame was ready, consuming it ***
[   31.839734] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.839742] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.839748] *** Channel 0: Frame completion wait ***
[   31.839754] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.859148] *** Channel 1: DQBUF wait returned 0 ***
[   31.859158] *** Channel 1: DQBUF timeout, generating frame ***
[   31.859167] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   31.859272] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.859281] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.859288] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.859294] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.859304] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.859311] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.859318] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.859526] *** Channel 1: Frame wait returned 0 ***
[   31.859538] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.859556] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.859564] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.859570] *** Channel 1: Frame completion wait ***
[   31.859576] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.859582] *** Channel 1: Frame wait returned 10 ***
[   31.859588] *** Channel 1: Frame was ready, consuming it ***
[   31.859596] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.859602] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.859608] *** Channel 1: Frame completion wait ***
[   31.859614] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.861789] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.861802] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.861809] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.861815] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.861822] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   31.861830] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   31.861836] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.861844] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   31.861850] *** Channel 1: QBUF - Queue buffer index=1 ***
[   31.861856] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   31.861864] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   31.861871] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   31.861879] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   31.861887] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   31.861895] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=2 ***
[   31.861901] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   31.861908] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   31.861920] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.862048] *** Channel 1: DQBUF wait returned 20 ***
[   31.862058] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   31.862156] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   31.862166] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   31.862173] *** Channel 1: DQBUF - dequeue buffer request ***
[   31.862178] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.862188] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   31.862196] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   31.862202] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   31.864641] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   31.864654] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   31.864660] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   31.864667] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   31.864674] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   31.864682] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   31.864689] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   31.864696] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   31.864702] *** Channel 1: QBUF - Queue buffer index=0 ***
[   31.864708] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   31.864716] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   31.864723] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   31.864731] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   31.864739] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   31.864747] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=2 ***
[   31.864754] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   31.864760] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   31.864772] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   31.864832] *** Channel 1: Frame wait returned 10 ***
[   31.864853] *** Channel 1: Frame was ready, consuming it ***
[   31.864866] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.864873] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.864880] *** Channel 1: Frame completion wait ***
[   31.864885] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.865095] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.865106] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.865112] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.865118] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.865124] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.939142] *** Channel 0: Frame wait returned 0 ***
[   31.939154] *** Channel 0: Frame wait timeout/error, generating frame ***
[   31.939172] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.939180] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.939186] *** Channel 0: Frame completion wait ***
[   31.939192] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.939198] *** Channel 0: Frame wait returned 10 ***
[   31.939204] *** Channel 0: Frame was ready, consuming it ***
[   31.939212] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.939218] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.939224] *** Channel 0: Frame completion wait ***
[   31.939229] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   31.959140] *** Channel 1: Frame wait returned 0 ***
[   31.959148] *** Channel 1: Frame wait timeout/error, generating frame ***
[   31.959163] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.959170] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.959176] *** Channel 1: Frame completion wait ***
[   31.959182] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   31.959188] *** Channel 1: Frame wait returned 10 ***
[   31.959194] *** Channel 1: Frame was ready, consuming it ***
[   31.959202] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   31.959208] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   31.959214] *** Channel 1: Frame completion wait ***
[   31.959220] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.029142] *** Channel 0: DQBUF wait returned 0 ***
[   32.029152] *** Channel 0: DQBUF timeout, generating frame ***
[   32.029161] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   32.029183] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.029190] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.029197] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.029202] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.029208] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.029326] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.029336] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.029343] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.029348] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.029358] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   32.029365] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   32.029371] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.039163] *** Channel 0: Frame wait returned 0 ***
[   32.039186] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.039203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.039210] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.039216] *** Channel 0: Frame completion wait ***
[   32.039222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.039228] *** Channel 0: Frame wait returned 10 ***
[   32.039234] *** Channel 0: Frame was ready, consuming it ***
[   32.039242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.039248] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.039254] *** Channel 0: Frame completion wait ***
[   32.039260] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.039426] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.039436] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.039443] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.039449] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.039456] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   32.039464] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   32.039471] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.039478] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   32.039484] *** Channel 0: QBUF - Queue buffer index=2 ***
[   32.039490] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   32.039498] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   32.039504] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.039511] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.039518] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   32.039543] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   32.039552] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   32.039560] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=4 ***
[   32.039566] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   32.039573] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   32.039584] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.039748] *** Channel 0: DQBUF wait returned 19 ***
[   32.039761] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   32.039780] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.039787] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.039793] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.039799] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.039804] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.039916] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.039927] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.039934] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.039940] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.039949] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   32.039956] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   32.039962] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.049925] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.049938] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.049945] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.049952] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.049958] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   32.049966] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   32.049973] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.049980] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   32.049986] *** Channel 0: QBUF - Queue buffer index=3 ***
[   32.049992] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   32.050000] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   32.050007] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.050014] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.050020] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   32.050029] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   32.050036] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   32.050044] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=4 ***
[   32.050051] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   32.050058] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   32.050078] *** Channel 0: Frame wait returned 9 ***
[   32.050450] *** Channel 0: Frame was ready, consuming it ***
[   32.050472] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.050479] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.050485] *** Channel 0: Frame completion wait ***
[   32.050491] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.050509] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.059167] *** Channel 1: DQBUF wait returned 0 ***
[   32.059178] *** Channel 1: DQBUF timeout, generating frame ***
[   32.059187] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[   32.059293] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.059302] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.059308] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.059314] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.059324] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   32.059330] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   32.059337] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.059354] *** Channel 1: Frame wait returned 0 ***
[   32.059360] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.059372] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.059378] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.059384] *** Channel 1: Frame completion wait ***
[   32.059390] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.059396] *** Channel 1: Frame wait returned 10 ***
[   32.059402] *** Channel 1: Frame was ready, consuming it ***
[   32.059410] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.059416] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.059422] *** Channel 1: Frame completion wait ***
[   32.059428] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.061764] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.061776] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.061783] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.061789] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.061796] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.061804] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   32.061811] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.061818] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   32.061824] *** Channel 1: QBUF - Queue buffer index=1 ***
[   32.061830] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.061838] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   32.061845] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   32.061853] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   32.061861] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   32.061869] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=2 ***
[   32.061876] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   32.061882] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   32.061902] *** Channel 1: Frame wait returned 10 ***
[   32.061908] *** Channel 1: Frame was ready, consuming it ***
[   32.061922] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.061929] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.061935] *** Channel 1: Frame completion wait ***
[   32.061941] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.061996] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.149145] *** Channel 0: Frame wait returned 0 ***
[   32.149157] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.149176] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.149183] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.149189] *** Channel 0: Frame completion wait ***
[   32.149195] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.149201] *** Channel 0: Frame wait returned 10 ***
[   32.149207] *** Channel 0: Frame was ready, consuming it ***
[   32.149215] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.149221] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.149227] *** Channel 0: Frame completion wait ***
[   32.149233] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.159141] *** Channel 1: Frame wait returned 0 ***
[   32.159149] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.159163] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.159170] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.159177] *** Channel 1: Frame completion wait ***
[   32.159182] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.159188] *** Channel 1: Frame wait returned 10 ***
[   32.159194] *** Channel 1: Frame was ready, consuming it ***
[   32.159201] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.159208] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.159214] *** Channel 1: Frame completion wait ***
[   32.159219] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.239153] *** Channel 0: DQBUF wait returned 0 ***
[   32.239165] *** Channel 0: DQBUF timeout, generating frame ***
[   32.239173] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   32.239195] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.239203] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.239209] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.239215] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.239220] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.239337] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.239347] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.239353] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.239359] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.239368] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   32.239375] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   32.239381] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.249227] *** Channel 0: Frame wait returned 0 ***
[   32.249239] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.249255] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.249262] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.249269] *** Channel 0: Frame completion wait ***
[   32.249274] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.249280] *** Channel 0: Frame wait returned 10 ***
[   32.249286] *** Channel 0: Frame was ready, consuming it ***
[   32.249293] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.249300] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.249306] *** Channel 0: Frame completion wait ***
[   32.249311] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.249475] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.249485] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.249491] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.249498] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.249505] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.249513] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   32.249519] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.249527] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   32.249549] *** Channel 0: QBUF - Queue buffer index=0 ***
[   32.249556] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.249564] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   32.249571] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.249578] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.249585] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   32.249593] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   32.249600] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   32.249608] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=4 ***
[   32.249615] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   32.249621] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   32.249633] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.249795] *** Channel 0: DQBUF wait returned 19 ***
[   32.249807] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   32.249827] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.249834] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.249840] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.249846] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.249851] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.249963] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.249975] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.249981] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.249987] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.249997] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   32.250003] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   32.250009] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.259181] *** Channel 1: DQBUF wait returned 0 ***
[   32.259195] *** Channel 1: DQBUF timeout, generating frame ***
[   32.259204] *** Channel 1: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   32.259351] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.259361] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.259369] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.259375] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.259387] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 85ff1000 (name=gc2053) ***
[   32.259393] *** tx_isp_get_sensor: Found real sensor: 85ff1000 ***
[   32.259400] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.259418] *** Channel 1: Frame wait returned 0 ***
[   32.259425] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.259438] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.259445] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.259452] *** Channel 1: Frame completion wait ***
[   32.259457] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.259464] *** Channel 1: Frame wait returned 10 ***
[   32.259469] *** Channel 1: Frame was ready, consuming it ***
[   32.259477] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.259483] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.259489] *** Channel 1: Frame completion wait ***
[   32.259495] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.259968] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.259981] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.259988] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.259994] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.260001] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.260009] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   32.260015] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.260023] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   32.260029] *** Channel 0: QBUF - Queue buffer index=1 ***
[   32.260035] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.260043] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   32.260049] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.260056] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.260063] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   32.260071] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   32.260079] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   32.260087] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ed080, vbm_buffer_count=4 ***
[   32.260093] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   32.260115] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   32.260125] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.260191] *** Channel 0: Frame wait returned 9 ***
[   32.260198] *** Channel 0: Frame was ready, consuming it ***
[   32.260210] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.260217] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.260223] *** Channel 0: Frame completion wait ***
[   32.260229] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.261087] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.261100] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.261106] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.261113] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.261119] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.261127] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   32.261134] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.261141] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   32.261147] *** Channel 1: QBUF - Queue buffer index=0 ***
[   32.261153] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.261161] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   32.261169] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   32.261177] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   32.261184] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   32.261192] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805ed600, vbm_buffer_count=2 ***
[   32.261199] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   32.261205] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   32.261218] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.261239] *** Channel 1: Frame wait returned 10 ***
[   32.261246] *** Channel 1: Frame was ready, consuming it ***
[   32.261257] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.261264] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.261270] *** Channel 1: Frame completion wait ***
[   32.261276] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       8132   jz-intc  jz-timerost
 14:        112   jz-intc  ipu
 15:      62057   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          2   jz-intc  isp-m0
 38:          3   jz-intc  isp-w02
 44:       8849   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        384   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         23   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 
