{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492438436511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492438436517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 22:13:56 2017 " "Processing started: Mon Apr 17 22:13:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492438436517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492438436517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalTester -c DigitalTester " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalTester -c DigitalTester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492438436518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492438438063 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Architectire.qsys " "Elaborating Qsys system entity \"Architectire.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438455054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:21 Progress: Loading Hardware/Architectire.qsys " "2017.04.17.22:14:21 Progress: Loading Hardware/Architectire.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438461872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:22 Progress: Reading input file " "2017.04.17.22:14:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438462905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:23 Progress: Adding Clock \[clock_source 15.0\] " "2017.04.17.22:14:23 Progress: Adding Clock \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438463066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:24 Progress: Parameterizing module Clock " "2017.04.17.22:14:24 Progress: Parameterizing module Clock" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438464755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:24 Progress: Adding ClockBridge \[altera_clock_bridge 15.0\] " "2017.04.17.22:14:24 Progress: Adding ClockBridge \[altera_clock_bridge 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438464757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:25 Progress: Parameterizing module ClockBridge " "2017.04.17.22:14:25 Progress: Parameterizing module ClockBridge" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438465031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:25 Progress: Adding ControlSignal \[altera_avalon_pio 15.0\] " "2017.04.17.22:14:25 Progress: Adding ControlSignal \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438465034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:25 Progress: Parameterizing module ControlSignal " "2017.04.17.22:14:25 Progress: Parameterizing module ControlSignal" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438465099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:25 Progress: Adding DCFIFO \[altera_avalon_dc_fifo 15.0\] " "2017.04.17.22:14:25 Progress: Adding DCFIFO \[altera_avalon_dc_fifo 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438465100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:25 Progress: Parameterizing module DCFIFO " "2017.04.17.22:14:25 Progress: Parameterizing module DCFIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438465166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:25 Progress: Adding FIFO_Memory \[altera_avalon_fifo 15.0\] " "2017.04.17.22:14:25 Progress: Adding FIFO_Memory \[altera_avalon_fifo 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438465172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:25 Progress: Parameterizing module FIFO_Memory " "2017.04.17.22:14:25 Progress: Parameterizing module FIFO_Memory" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438465213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:25 Progress: Adding PCIExpress \[altera_pcie_hard_ip 15.0\] " "2017.04.17.22:14:25 Progress: Adding PCIExpress \[altera_pcie_hard_ip 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438465214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Parameterizing module PCIExpress " "2017.04.17.22:14:31 Progress: Parameterizing module PCIExpress" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Adding PLL \[altpll 15.0\] " "2017.04.17.22:14:31 Progress: Adding PLL \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Parameterizing module PLL " "2017.04.17.22:14:31 Progress: Parameterizing module PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Adding Response \[altera_avalon_pio 15.0\] " "2017.04.17.22:14:31 Progress: Adding Response \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Parameterizing module Response " "2017.04.17.22:14:31 Progress: Parameterizing module Response" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Adding SGDMA \[altera_avalon_sgdma 15.0\] " "2017.04.17.22:14:31 Progress: Adding SGDMA \[altera_avalon_sgdma 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Parameterizing module SGDMA " "2017.04.17.22:14:31 Progress: Parameterizing module SGDMA" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Building connections " "2017.04.17.22:14:31 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Parameterizing connections " "2017.04.17.22:14:31 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:31 Progress: Validating " "2017.04.17.22:14:31 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438471868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.22:14:34 Progress: Done reading input file " "2017.04.17.22:14:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438474145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Architectire.FIFO_Memory: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress:  Rx Master BAR 1_0 mapped to 6 -bit Avalon-MM address " "Architectire.PCIExpress:  Rx Master BAR 1_0 mapped to 6 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address " "Architectire.PCIExpress:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476130 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.PCIExpress: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.0) " "Architectire.PCIExpress.PCIExpress: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476131 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.PCIExpress: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 15.0), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.0) " "Architectire.PCIExpress.PCIExpress: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 15.0), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress.pcie_internal_hip:  Txs Address width is 31 " "Architectire.PCIExpress.pcie_internal_hip:  Txs Address width is 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress.pcie_internal_hip: Application clock frequency is 125 Mhz  " "Architectire.PCIExpress.pcie_internal_hip: Application clock frequency is 125 Mhz " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476132 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip.app_msi_ack: Interface has no signals " "Architectire.PCIExpress.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476134 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip.app_msi_num: Interface has no signals " "Architectire.PCIExpress.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476134 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip.app_msi_req: Interface has no signals " "Architectire.PCIExpress.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476134 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip.test_out_export: Interface has no signals " "Architectire.PCIExpress.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress.altgx_internal: Family: Cyclone IV GX " "Architectire.PCIExpress.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress.altgx_internal: Lanes: 1 " "Architectire.PCIExpress.altgx_internal: Lanes: 1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported " "Architectire.PCIExpress.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory.out/DCFIFO.in: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Architectire.FIFO_Memory.out/DCFIFO.in: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory.out/DCFIFO.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Architectire.FIFO_Memory.out/DCFIFO.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory.out/DCFIFO.in: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Architectire.FIFO_Memory.out/DCFIFO.in: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory.out/DCFIFO.in: The source has a error signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Architectire.FIFO_Memory.out/DCFIFO.in: The source has a error signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit. " "Architectire.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit. " "Architectire.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit. " "Architectire.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress: Interrupt sender PCIExpress.cra_irq is not connected to an interrupt receiver " "Architectire.PCIExpress: Interrupt sender PCIExpress.cra_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476150 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PLL: PLL.pll_slave must be connected to an Avalon-MM master " "Architectire.PLL: PLL.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492438476150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire: Generating Architectire \"Architectire\" for QUARTUS_SYNTH " "Architectire: Generating Architectire \"Architectire\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438478694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438486982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438487040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438487115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ControlSignal: Starting RTL generation for module 'Architectire_ControlSignal' " "ControlSignal: Starting RTL generation for module 'Architectire_ControlSignal'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438491746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ControlSignal:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Architectire_ControlSignal --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0002_ControlSignal_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0002_ControlSignal_gen//Architectire_ControlSignal_component_configuration.pl  --do_build_sim=0  \] " "ControlSignal:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Architectire_ControlSignal --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0002_ControlSignal_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0002_ControlSignal_gen//Architectire_ControlSignal_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438491746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ControlSignal: Done RTL generation for module 'Architectire_ControlSignal' " "ControlSignal: Done RTL generation for module 'Architectire_ControlSignal'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438492182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ControlSignal: \"Architectire\" instantiated altera_avalon_pio \"ControlSignal\" " "ControlSignal: \"Architectire\" instantiated altera_avalon_pio \"ControlSignal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438492190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DCFIFO: \"Architectire\" instantiated altera_avalon_dc_fifo \"DCFIFO\" " "DCFIFO: \"Architectire\" instantiated altera_avalon_dc_fifo \"DCFIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438492195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory: Starting RTL generation for module 'Architectire_FIFO_Memory' " "FIFO_Memory: Starting RTL generation for module 'Architectire_FIFO_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438492257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Architectire_FIFO_Memory --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0003_FIFO_Memory_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0003_FIFO_Memory_gen//Architectire_FIFO_Memory_component_configuration.pl  --do_build_sim=0  \] " "FIFO_Memory:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Architectire_FIFO_Memory --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0003_FIFO_Memory_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0003_FIFO_Memory_gen//Architectire_FIFO_Memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438492258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory: Done RTL generation for module 'Architectire_FIFO_Memory' " "FIFO_Memory: Done RTL generation for module 'Architectire_FIFO_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438492635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory: \"Architectire\" instantiated altera_avalon_fifo \"FIFO_Memory\" " "FIFO_Memory: \"Architectire\" instantiated altera_avalon_fifo \"FIFO_Memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438492641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress: \"Architectire\" instantiated altera_pcie_hard_ip \"PCIExpress\" " "PCIExpress: \"Architectire\" instantiated altera_pcie_hard_ip \"PCIExpress\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438493704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: \"Architectire\" instantiated altpll \"PLL\" " "PLL: \"Architectire\" instantiated altpll \"PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438496362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Response: Starting RTL generation for module 'Architectire_Response' " "Response: Starting RTL generation for module 'Architectire_Response'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438496423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Response:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Architectire_Response --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0006_Response_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0006_Response_gen//Architectire_Response_component_configuration.pl  --do_build_sim=0  \] " "Response:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Architectire_Response --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0006_Response_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0006_Response_gen//Architectire_Response_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438496424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Response: Done RTL generation for module 'Architectire_Response' " "Response: Done RTL generation for module 'Architectire_Response'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438496697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Response: \"Architectire\" instantiated altera_avalon_pio \"Response\" " "Response: \"Architectire\" instantiated altera_avalon_pio \"Response\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438496702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SGDMA: Starting RTL generation for module 'Architectire_SGDMA' " "SGDMA: Starting RTL generation for module 'Architectire_SGDMA'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438496758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SGDMA:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=Architectire_SGDMA --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0007_SGDMA_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0007_SGDMA_gen//Architectire_SGDMA_component_configuration.pl  --do_build_sim=0  \] " "SGDMA:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=Architectire_SGDMA --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0007_SGDMA_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_2298819339002271827.dir/0007_SGDMA_gen//Architectire_SGDMA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438496758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SGDMA: Done RTL generation for module 'Architectire_SGDMA' " "SGDMA: Done RTL generation for module 'Architectire_SGDMA'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438498512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SGDMA: \"Architectire\" instantiated altera_avalon_sgdma \"SGDMA\" " "SGDMA: \"Architectire\" instantiated altera_avalon_sgdma \"SGDMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438498520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438502442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438502953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438503524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438505814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438508285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438508767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438510384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438513367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438514455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Architectire\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Architectire\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438514532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"Architectire\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"Architectire\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438515485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Architectire\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Architectire\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438515488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_internal_hip: \"PCIExpress\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\" " "Pcie_internal_hip: \"PCIExpress\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438515526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Family: Cyclone IV GX " "Altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438515541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Subprotocol: Gen 1-x1 " "Altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438515542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE Architectire_PCIExpress_altgx_internal.v " "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE Architectire_PCIExpress_altgx_internal.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438515547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: \"PCIExpress\" instantiated altera_pcie_internal_altgx \"altgx_internal\" " "Altgx_internal: \"PCIExpress\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_controller_internal: \"PCIExpress\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\" " "Reset_controller_internal: \"PCIExpress\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipe_interface_internal: \"PCIExpress\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\" " "Pipe_interface_internal: \"PCIExpress\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress_bar1_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PCIExpress_bar1_0_translator\" " "PCIExpress_bar1_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PCIExpress_bar1_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"FIFO_Memory_in_translator\" " "FIFO_Memory_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"FIFO_Memory_in_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress_bar1_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PCIExpress_bar1_0_agent\" " "PCIExpress_bar1_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PCIExpress_bar1_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"FIFO_Memory_in_agent\" " "FIFO_Memory_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"FIFO_Memory_in_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"FIFO_Memory_in_agent_rsp_fifo\" " "FIFO_Memory_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"FIFO_Memory_in_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress_bar1_0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"PCIExpress_bar1_0_limiter\" " "PCIExpress_bar1_0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"PCIExpress_bar1_0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"FIFO_Memory_in_burst_adapter\" " "FIFO_Memory_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"FIFO_Memory_in_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress_bar1_0_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"PCIExpress_bar1_0_cmd_width_adapter\" " "PCIExpress_bar1_0_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"PCIExpress_bar1_0_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438522926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438523808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438523820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438523832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438523962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438524065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438524065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438524121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438524289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438524293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438524309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438524321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438524466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438524467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438525409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438525416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438525424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438525445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438525455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438525467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire: Done \"Architectire\" with 53 modules, 96 files " "Architectire: Done \"Architectire\" with 53 modules, 96 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492438525474 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Architectire.qsys " "Finished elaborating Qsys system entity \"Architectire.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438527649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/architectire.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/architectire.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire " "Found entity 1: Architectire" {  } { { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Architectire/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter " "Found entity 1: Architectire_avalon_st_adapter" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter_timing_adapter_0 " "Found entity 1: Architectire_avalon_st_adapter_timing_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: Architectire_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter_error_adapter_0 " "Found entity 1: Architectire_avalon_st_adapter_error_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Architectire_avalon_st_adapter_channel_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_irq_mapper " "Found entity 1: Architectire_irq_mapper" {  } { { "Architectire/synthesis/submodules/Architectire_irq_mapper.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2 " "Found entity 1: Architectire_mm_interconnect_2" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_avalon_st_adapter " "Found entity 1: Architectire_mm_interconnect_2_avalon_st_adapter" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Architectire/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528240 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Architectire_mm_interconnect_0_rsp_mux_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_cmd_demux " "Found entity 1: Architectire_mm_interconnect_0_cmd_demux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_cmd_mux " "Found entity 1: Architectire_mm_interconnect_2_cmd_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Architectire_mm_interconnect_0_cmd_demux_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_2_router_003.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_2_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_2_router_003.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_2_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_router_003_default_decode " "Found entity 1: Architectire_mm_interconnect_2_router_003_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528309 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_2_router_003 " "Found entity 2: Architectire_mm_interconnect_2_router_003" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_router_default_decode " "Found entity 1: Architectire_mm_interconnect_2_router_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528322 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_2_router " "Found entity 2: Architectire_mm_interconnect_2_router" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Architectire/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Architectire/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Architectire/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Architectire/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1 " "Found entity 1: Architectire_mm_interconnect_1" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Architectire_mm_interconnect_0_avalon_st_adapter" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_rsp_mux " "Found entity 1: Architectire_mm_interconnect_1_rsp_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_rsp_demux " "Found entity 1: Architectire_mm_interconnect_1_rsp_demux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_cmd_mux " "Found entity 1: Architectire_mm_interconnect_1_cmd_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_cmd_demux " "Found entity 1: Architectire_mm_interconnect_1_cmd_demux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528489 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528489 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528489 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528489 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Architectire/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Architectire/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Architectire/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Architectire/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528609 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_router_001_default_decode " "Found entity 1: Architectire_mm_interconnect_1_router_001_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528624 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_1_router_001 " "Found entity 2: Architectire_mm_interconnect_1_router_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_router_default_decode " "Found entity 1: Architectire_mm_interconnect_1_router_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528637 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_1_router " "Found entity 2: Architectire_mm_interconnect_1_router" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0 " "Found entity 1: Architectire_mm_interconnect_0" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_rsp_mux " "Found entity 1: Architectire_mm_interconnect_0_rsp_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_rsp_demux " "Found entity 1: Architectire_mm_interconnect_0_rsp_demux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Architectire_mm_interconnect_0_cmd_mux_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_cmd_mux " "Found entity 1: Architectire_mm_interconnect_0_cmd_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_router_003_default_decode " "Found entity 1: Architectire_mm_interconnect_0_router_003_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528706 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_0_router_003 " "Found entity 2: Architectire_mm_interconnect_0_router_003" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_router_002_default_decode " "Found entity 1: Architectire_mm_interconnect_0_router_002_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528719 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_0_router_002 " "Found entity 2: Architectire_mm_interconnect_0_router_002" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_router_001_default_decode " "Found entity 1: Architectire_mm_interconnect_0_router_001_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528733 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_0_router_001 " "Found entity 2: Architectire_mm_interconnect_0_router_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438528744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_router_default_decode " "Found entity 1: Architectire_mm_interconnect_0_router_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528746 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_0_router " "Found entity 2: Architectire_mm_interconnect_0_router" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_sgdma.v 18 18 " "Found 18 design units, including 18 entities, in source file architectire/synthesis/submodules/architectire_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_Architectire_SGDMA " "Found entity 1: control_status_slave_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_Architectire_SGDMA " "Found entity 3: descriptor_read_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_Architectire_SGDMA " "Found entity 4: descriptor_write_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "5 Architectire_SGDMA_chain " "Found entity 5: Architectire_SGDMA_chain" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "6 Architectire_SGDMA_command_grabber " "Found entity 6: Architectire_SGDMA_command_grabber" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "7 Architectire_SGDMA_m_read " "Found entity 7: Architectire_SGDMA_m_read" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "8 Architectire_SGDMA_m_readfifo_m_readfifo " "Found entity 8: Architectire_SGDMA_m_readfifo_m_readfifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "9 Architectire_SGDMA_m_readfifo " "Found entity 9: Architectire_SGDMA_m_readfifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "12 byteenable_gen_which_resides_within_Architectire_SGDMA " "Found entity 12: byteenable_gen_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1938 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "13 Architectire_SGDMA_m_write " "Found entity 13: Architectire_SGDMA_m_write" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1986 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "14 Architectire_SGDMA_command_fifo " "Found entity 14: Architectire_SGDMA_command_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "15 Architectire_SGDMA_desc_address_fifo " "Found entity 15: Architectire_SGDMA_desc_address_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "16 Architectire_SGDMA_status_token_fifo " "Found entity 16: Architectire_SGDMA_status_token_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2450 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "17 Architectire_SGDMA_stream_fifo " "Found entity 17: Architectire_SGDMA_stream_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""} { "Info" "ISGN_ENTITY_NAME" "18 Architectire_SGDMA " "Found entity 18: Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_response.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_response.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_Response " "Found entity 1: Architectire_Response" {  } { { "Architectire/synthesis/submodules/Architectire_Response.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_Response.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file architectire/synthesis/submodules/architectire_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_PLL_dffpipe_l2c " "Found entity 1: Architectire_PLL_dffpipe_l2c" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528801 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_PLL_stdsync_sv6 " "Found entity 2: Architectire_PLL_stdsync_sv6" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528801 ""} { "Info" "ISGN_ENTITY_NAME" "3 Architectire_PLL_altpll_iia2 " "Found entity 3: Architectire_PLL_altpll_iia2" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528801 ""} { "Info" "ISGN_ENTITY_NAME" "4 Architectire_PLL " "Found entity 4: Architectire_PLL" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_pciexpress.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_pciexpress.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_PCIExpress " "Found entity 1: Architectire_PCIExpress" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528823 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1492438528838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528839 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1492438528851 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1492438528852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "Architectire/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "Architectire/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_pciexpress_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_pciexpress_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8 " "Found entity 1: Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528955 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_PCIExpress_altgx_internal " "Found entity 2: Architectire_PCIExpress_altgx_internal" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528968 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528968 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528968 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438528999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438528999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "Architectire/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "Architectire/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438529146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "Architectire/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492438529147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "Architectire/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_fifo_memory.v 7 7 " "Found 7 design units, including 7 entities, in source file architectire/synthesis/submodules/architectire_fifo_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_FIFO_Memory_single_clock_fifo " "Found entity 1: Architectire_FIFO_Memory_single_clock_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529164 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_FIFO_Memory_scfifo_with_controls " "Found entity 2: Architectire_FIFO_Memory_scfifo_with_controls" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529164 ""} { "Info" "ISGN_ENTITY_NAME" "3 Architectire_FIFO_Memory_map_avalonmm_to_avalonst " "Found entity 3: Architectire_FIFO_Memory_map_avalonmm_to_avalonst" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529164 ""} { "Info" "ISGN_ENTITY_NAME" "4 Architectire_FIFO_Memory_single_clock_fifo_for_other_info " "Found entity 4: Architectire_FIFO_Memory_single_clock_fifo_for_other_info" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529164 ""} { "Info" "ISGN_ENTITY_NAME" "5 Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info " "Found entity 5: Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529164 ""} { "Info" "ISGN_ENTITY_NAME" "6 Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst " "Found entity 6: Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529164 ""} { "Info" "ISGN_ENTITY_NAME" "7 Architectire_FIFO_Memory " "Found entity 7: Architectire_FIFO_Memory" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Architectire/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_controlsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_controlsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_ControlSignal " "Found entity 1: Architectire_ControlSignal" {  } { { "Architectire/synthesis/submodules/Architectire_ControlSignal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_ControlSignal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529213 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DigitalTester DigitalTester.v(14) " "Verilog Module Declaration warning at DigitalTester.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DigitalTester\"" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438529215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/digitaltester.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/digitaltester.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalTester " "Found entity 1: DigitalTester" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438529216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529216 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/architectire.v D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v " "File \"d:/digitaltester/hardware/db/ip/architectire/architectire.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/architectire.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/architectire.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529218 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_controlsignal.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_ControlSignal.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_controlsignal.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_ControlSignal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_controlsignal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_controlsignal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529228 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_fifo_memory.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_fifo_memory.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_fifo_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_fifo_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529239 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pciexpress.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pciexpress.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_pciexpress.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_pciexpress.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pciexpress_altgx_internal.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pciexpress_altgx_internal.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_pciexpress_altgx_internal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_pciexpress_altgx_internal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529311 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pll.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pll.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529323 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_response.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_Response.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_response.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_Response.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_response.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_response.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529332 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_sgdma.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_sgdma.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_sgdma.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_sgdma.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529344 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529346 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529347 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_error_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529349 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529350 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529351 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_irq_mapper.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_irq_mapper.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529361 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529364 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529365 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529366 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529381 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529391 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529402 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529415 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529427 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529439 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_002.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529450 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_003.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529462 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_demux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_demux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529474 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529486 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529499 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529502 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_demux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_demux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529515 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529528 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_router.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_router.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_router_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_router_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529559 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_demux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_demux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529571 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529585 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529590 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529592 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529594 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_cmd_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529607 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_router.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_router.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_router_003.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_router_003.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529632 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_avalon_dc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_avalon_dc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529644 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_sc_fifo.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529657 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_st_pipeline_base.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529667 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_st_pipeline_stage.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529679 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_dcfifo_synchronizer_bundle.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_dcfifo_synchronizer_bundle.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_dcfifo_synchronizer_bundle.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_dcfifo_synchronizer_bundle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529691 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_default_burst_converter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_default_burst_converter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529709 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_incr_burst_converter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_incr_burst_converter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529721 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_address_alignment.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529732 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_arbitrator.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_13_1.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529767 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_new.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529780 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_uncmpr.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529790 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_uncompressor.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529804 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_master_agent.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529820 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_master_translator.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_reorder_memory.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529847 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_slave_agent.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529859 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_slave_translator.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529869 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_traffic_limiter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529883 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_width_adapter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529894 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_pcie_hard_ip_reset_controller.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_pcie_hard_ip_reset_controller.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_pcie_hard_ip_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_pcie_hard_ip_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529910 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529921 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_synchronizer.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_std_synchronizer_nocut.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529942 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_wrap_burst_converter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529953 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_hip_pipen1b_qsys.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_hip_pipen1b_qsys.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_hip_pipen1b_qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_hip_pipen1b_qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529955 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pcie_reconfig_bridge.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pcie_reconfig_bridge.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_pcie_reconfig_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_pcie_reconfig_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529968 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pipe_interface.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pipe_interface.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_pipe_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_pipe_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529980 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pll_100_250.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_100_250.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pll_100_250.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_100_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438529991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_pll_100_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_pll_100_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438529992 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pll_125_250.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_125_250.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pll_125_250.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_125_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_pll_125_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_pll_125_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530003 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_rs_serdes.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_rs_serdes.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_rs_serdes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_rs_serdes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530014 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_clksync.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_clksync.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_clksync.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_clksync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_clksync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_clksync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530028 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_lite_app.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_lite_app.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_lite_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_lite_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530043 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_addrtrans.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_addrtrans.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_a2p_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_a2p_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530046 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_fixtrans.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_fixtrans.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_a2p_fixtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_a2p_fixtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530047 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_vartrans.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_vartrans.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_a2p_vartrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_a2p_vartrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530049 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_app.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_app.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530051 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cfg_status.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cfg_status.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_cfg_status.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_cfg_status.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530052 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_control_register.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_control_register.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_control_register.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_control_register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530054 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_avalon.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_avalon.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_cr_avalon.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_cr_avalon.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530055 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_interrupt.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_interrupt.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_cr_interrupt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_cr_interrupt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530057 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_mailbox.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_mailbox.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_cr_mailbox.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_cr_mailbox.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530058 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_p2a_addrtrans.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_p2a_addrtrans.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_p2a_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_p2a_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530060 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_reg_fifo.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_reg_fifo.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_reg_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_reg_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530070 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530080 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx_cntrl.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx_cntrl.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_rx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_rx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530092 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx_resp.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx_resp.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_rx_resp.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_rx_resp.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530102 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_tx.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_tx.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530113 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_tx_cntrl.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_tx_cntrl.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_tx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_tx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530130 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_txavl_cntrl.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_txavl_cntrl.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_txavl_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_txavl_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530143 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_txresp_cntrl.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_txresp_cntrl.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492438530157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_txresp_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_txresp_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438530157 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438530158 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(669) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(669): created implicit net for \"txrp_tlp_ack\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 669 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438530158 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Architectire_SGDMA.v(1465) " "Verilog HDL or VHDL warning at Architectire_SGDMA.v(1465): conditional expression evaluates to a constant" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1465 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492438530257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalTester " "Elaborating entity \"DigitalTester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492438530500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DigitalTester.v(89) " "Verilog HDL assignment warning at DigitalTester.v(89): truncated value with size 32 to match size of target (31)" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438530502 "|DigitalTester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[35..32\] DigitalTester.v(23) " "Output port \"GPIO\[35..32\]\" at DigitalTester.v(23) has no driver" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438530502 "|DigitalTester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire Architectire:Unit " "Elaborating entity \"Architectire\" for hierarchy \"Architectire:Unit\"" {  } { { "Architectire/synthesis/DigitalTester.v" "Unit" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438530506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_ControlSignal Architectire:Unit\|Architectire_ControlSignal:controlsignal " "Elaborating entity \"Architectire_ControlSignal\" for hierarchy \"Architectire:Unit\|Architectire_ControlSignal:controlsignal\"" {  } { { "Architectire/synthesis/Architectire.v" "controlsignal" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438530606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Architectire:Unit\|altera_avalon_dc_fifo:dcfifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\"" {  } { { "Architectire/synthesis/Architectire.v" "dcfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438530610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory " "Elaborating entity \"Architectire_FIFO_Memory\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\"" {  } { { "Architectire/synthesis/Architectire.v" "fifo_memory" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_scfifo_with_controls Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"Architectire_FIFO_Memory_scfifo_with_controls\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_scfifo_with_controls" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_single_clock_fifo Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo " "Elaborating entity \"Architectire_FIFO_Memory_single_clock_fifo\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_scfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "single_clock_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438533787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533789 ""}  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438533789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bs31 " "Found entity 1: scfifo_bs31" {  } { { "db/scfifo_bs31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_bs31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438533850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438533850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bs31 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated " "Elaborating entity \"scfifo_bs31\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_i241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_i241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_i241 " "Found entity 1: a_dpfifo_i241" {  } { { "db/a_dpfifo_i241.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438533869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_i241 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo " "Elaborating entity \"a_dpfifo_i241\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\"" {  } { { "db/scfifo_bs31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_bs31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_4be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_4be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_4be " "Found entity 1: a_fefifo_4be" {  } { { "db/a_fefifo_4be.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_fefifo_4be.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438533888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438533888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_4be Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|a_fefifo_4be:fifo_state " "Elaborating entity \"a_fefifo_4be\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|a_fefifo_4be:fifo_state\"" {  } { { "db/a_dpfifo_i241.tdf" "fifo_state" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lt7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lt7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lt7 " "Found entity 1: cntr_lt7" {  } { { "db/cntr_lt7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_lt7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438533950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438533950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lt7 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|a_fefifo_4be:fifo_state\|cntr_lt7:count_usedw " "Elaborating entity \"cntr_lt7\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|a_fefifo_4be:fifo_state\|cntr_lt7:count_usedw\"" {  } { { "db/a_fefifo_4be.tdf" "count_usedw" { Text "D:/DigitalTester/Hardware/db/a_fefifo_4be.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438533953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_hf11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_hf11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_hf11 " "Found entity 1: dpram_hf11" {  } { { "db/dpram_hf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_hf11.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hf11 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram " "Elaborating entity \"dpram_hf11\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\"" {  } { { "db/a_dpfifo_i241.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cak1 " "Found entity 1: altsyncram_cak1" {  } { { "db/altsyncram_cak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_cak1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cak1 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\|altsyncram_cak1:altsyncram1 " "Elaborating entity \"altsyncram_cak1\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\|altsyncram_cak1:altsyncram1\"" {  } { { "db/dpram_hf11.tdf" "altsyncram1" { Text "D:/DigitalTester/Hardware/db/dpram_hf11.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9tb " "Found entity 1: cntr_9tb" {  } { { "db/cntr_9tb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_9tb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9tb Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|cntr_9tb:rd_ptr_count " "Elaborating entity \"cntr_9tb\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|cntr_9tb:rd_ptr_count\"" {  } { { "db/a_dpfifo_i241.tdf" "rd_ptr_count" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_map_avalonmm_to_avalonst Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"Architectire_FIFO_Memory_map_avalonmm_to_avalonst\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_map_avalonmm_to_avalonst" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_single_clock_fifo_for_other_info Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"Architectire_FIFO_Memory_single_clock_fifo_for_other_info\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_scfifo_other_info" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "single_clock_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438534232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534233 ""}  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438534233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dr21 " "Found entity 1: scfifo_dr21" {  } { { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dr21 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated " "Elaborating entity \"scfifo_dr21\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k131 " "Found entity 1: a_dpfifo_k131" {  } { { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k131 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo " "Elaborating entity \"a_dpfifo_k131\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\"" {  } { { "db/scfifo_dr21.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_lf11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_lf11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_lf11 " "Found entity 1: dpram_lf11" {  } { { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_lf11 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram " "Elaborating entity \"dpram_lf11\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\"" {  } { { "db/a_dpfifo_k131.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iak1 " "Found entity 1: altsyncram_iak1" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iak1 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1 " "Elaborating entity \"altsyncram_iak1\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\"" {  } { { "db/dpram_lf11.tdf" "altsyncram1" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info " "Elaborating entity \"Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_map_avalonmm_to_avalonst_other_info" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst " "Elaborating entity \"Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_map_fifo_other_info_to_avalonst" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PCIExpress Architectire:Unit\|Architectire_PCIExpress:pciexpress " "Elaborating entity \"Architectire_PCIExpress\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\"" {  } { { "Architectire/synthesis/Architectire.v" "pciexpress" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "pcie_internal_hip" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534486 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534506 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534507 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534507 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534507 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534507 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534507 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534507 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534507 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438534507 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438534518 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438534518 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438534518 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438534518 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438534518 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438534537 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(414) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(414): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 414 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492438534537 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534555 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492438534566 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438534596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534597 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438534597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_9j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_9j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2e1 " "Found entity 1: altsyncram_n2e1" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_n2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram " "Elaborating entity \"altsyncram_n2e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_b09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_orb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_5s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438534951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438534951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438534954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535020 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492438535023 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492438535024 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438535061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535063 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438535063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_fj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_fj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2e1 " "Found entity 1: altsyncram_r2e1" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_r2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram " "Elaborating entity \"altsyncram_r2e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438535328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535330 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438535330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_5tl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535438 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492438535445 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438535474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535475 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438535475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_s031.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_3731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_s031.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52e1 " "Found entity 1: altsyncram_52e1" {  } { { "db/altsyncram_52e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_52e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram " "Elaborating entity \"altsyncram_52e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_3731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438535667 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438535667 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535671 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "payload_limit_cntr altpciexpav_stif_txresp_cntrl.v(342) " "Verilog HDL Always Construct warning at altpciexpav_stif_txresp_cntrl.v(342): inferring latch(es) for variable \"payload_limit_cntr\", which holds its previous value in one or more paths through the always construct" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492438535674 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(453) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(453): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 453 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492438535675 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altpciexpav_stif_txresp_cntrl.v(563) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(563): truncated value with size 9 to match size of target (7)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438535675 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[0\] altpciexpav_stif_txresp_cntrl.v(342) " "Inferred latch for \"payload_limit_cntr\[0\]\" at altpciexpav_stif_txresp_cntrl.v(342)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492438535675 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[1\] altpciexpav_stif_txresp_cntrl.v(342) " "Inferred latch for \"payload_limit_cntr\[1\]\" at altpciexpav_stif_txresp_cntrl.v(342)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492438535675 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[2\] altpciexpav_stif_txresp_cntrl.v(342) " "Inferred latch for \"payload_limit_cntr\[2\]\" at altpciexpav_stif_txresp_cntrl.v(342)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492438535675 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438535706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535707 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438535707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73e1 " "Found entity 1: altsyncram_73e1" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram " "Elaborating entity \"altsyncram_73e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438535939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535940 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438535940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_3131.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438535996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438535996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438535997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_3131.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13e1 " "Found entity 1: altsyncram_13e1" {  } { { "db/altsyncram_13e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_13e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram " "Elaborating entity \"altsyncram_13e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_d09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438536427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536428 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438536428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3e1 " "Found entity 1: altsyncram_h3e1" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram " "Elaborating entity \"altsyncram_h3e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438536645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536647 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438536647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_ish1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438536752 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438536752 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438536752 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438536753 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(437) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(437): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 437 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492438536753 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(829) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(829): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 829 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492438536753 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1019) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1019): truncated value with size 32 to match size of target (10)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438536753 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438536784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536785 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438536785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_gj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_np31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_gj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2e1 " "Found entity 1: altsyncram_s2e1" {  } { { "db/altsyncram_s2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_s2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438536952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438536952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram " "Elaborating entity \"altsyncram_s2e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_np31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438536988 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438536998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438537009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537011 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438537011 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_1sc1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1492438537082 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_1sc1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1492438537082 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_1sc1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1492438537082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_1sc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438537083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438537083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438537115 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438537115 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438537115 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438537115 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438537115 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492438537115 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cg_num_p2a_mailbox_i altpciexpav_stif_cr_interrupt.v(677) " "Verilog HDL Always Construct warning at altpciexpav_stif_cr_interrupt.v(677): variable \"cg_num_p2a_mailbox_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 677 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492438537116 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537137 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PCIExpress_altgx_internal Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal " "Elaborating entity \"Architectire_PCIExpress_altgx_internal\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "altgx_internal" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component " "Elaborating entity \"Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537161 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] Architectire_PCIExpress_altgx_internal.v(106) " "Output port \"rx_patterndetect\[0\]\" at Architectire_PCIExpress_altgx_internal.v(106) has no driver" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537178 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] Architectire_PCIExpress_altgx_internal.v(107) " "Output port \"rx_syncstatus\[0\]\" at Architectire_PCIExpress_altgx_internal.v(107) has no driver" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537178 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "pll0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438537222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0 " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537223 ""}  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438537223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438537289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438537289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "reset_controller_internal" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438537302 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438537302 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537303 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1492438537303 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1492438537303 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537303 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "pipe_interface_internal" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537315 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537316 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537317 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537318 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537318 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537318 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537318 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492438537318 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "rst_controller" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Architectire/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PLL Architectire:Unit\|Architectire_PLL:pll " "Elaborating entity \"Architectire_PLL\" for hierarchy \"Architectire:Unit\|Architectire_PLL:pll\"" {  } { { "Architectire/synthesis/Architectire.v" "pll" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PLL_stdsync_sv6 Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"Architectire_PLL_stdsync_sv6\" for hierarchy \"Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_stdsync_sv6:stdsync2\"" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "stdsync2" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PLL_dffpipe_l2c Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_stdsync_sv6:stdsync2\|Architectire_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Architectire_PLL_dffpipe_l2c\" for hierarchy \"Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_stdsync_sv6:stdsync2\|Architectire_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "dffpipe3" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PLL_altpll_iia2 Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1 " "Elaborating entity \"Architectire_PLL_altpll_iia2\" for hierarchy \"Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\"" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "sd1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_Response Architectire:Unit\|Architectire_Response:response " "Elaborating entity \"Architectire_Response\" for hierarchy \"Architectire:Unit\|Architectire_Response:response\"" {  } { { "Architectire/synthesis/Architectire.v" "response" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma " "Elaborating entity \"Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\"" {  } { { "Architectire/synthesis/Architectire.v" "sgdma" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_chain Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain " "Elaborating entity \"Architectire_SGDMA_chain\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_chain" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|control_status_slave_which_resides_within_Architectire_SGDMA:the_control_status_slave_which_resides_within_Architectire_SGDMA " "Elaborating entity \"control_status_slave_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|control_status_slave_which_resides_within_Architectire_SGDMA:the_control_status_slave_which_resides_within_Architectire_SGDMA\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_control_status_slave_which_resides_within_Architectire_SGDMA" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA " "Elaborating entity \"descriptor_read_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_descriptor_read_which_resides_within_Architectire_SGDMA" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438537413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537414 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438537414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537479 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537522 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "D:/DigitalTester/Hardware/db/mux_7vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438537582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438537582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_qef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438537694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438537694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537765 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_0jg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438537830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438537830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA " "Elaborating entity \"descriptor_write_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_descriptor_write_which_resides_within_Architectire_SGDMA" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_command_grabber Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_grabber:the_Architectire_SGDMA_command_grabber " "Elaborating entity \"Architectire_SGDMA_command_grabber\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_grabber:the_Architectire_SGDMA_command_grabber\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_command_grabber" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_m_read Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read " "Elaborating entity \"Architectire_SGDMA_m_read\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_m_read" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537877 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Architectire_SGDMA.v(1466) " "Verilog HDL Case Statement information at Architectire_SGDMA.v(1466): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1466 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492438537881 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_m_readfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo " "Elaborating entity \"Architectire_SGDMA_m_readfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_m_readfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_m_readfifo_m_readfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo " "Elaborating entity \"Architectire_SGDMA_m_readfifo_m_readfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_m_readfifo_m_readfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438537918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537919 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438537919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_1741.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438537978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438537978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438537980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8d41 " "Found entity 1: a_dpfifo_8d41" {  } { { "db/a_dpfifo_8d41.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_8d41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438537998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438537998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8d41 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo " "Elaborating entity \"a_dpfifo_8d41\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_1741.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_v2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram " "Elaborating entity \"altsyncram_v2e1\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\"" {  } { { "db/a_dpfifo_8d41.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_8d41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_m_write Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write " "Elaborating entity \"Architectire_SGDMA_m_write\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_m_write" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA " "Elaborating entity \"byteenable_gen_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_byteenable_gen_which_resides_within_Architectire_SGDMA" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_thirty_two_bit_byteenable_FSM" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:lower_sixteen_bit_byteenable_FSM\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "lower_sixteen_bit_byteenable_FSM" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_command_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo " "Elaborating entity \"Architectire_SGDMA_command_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_command_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_command_fifo_command_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438538183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538184 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438538184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1e1 " "Found entity 1: altsyncram_t1e1" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1e1 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram " "Elaborating entity \"altsyncram_t1e1\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_809.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq31.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_2s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_fq31.tdf" "usedw_counter" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_mrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_fq31.tdf" "wr_ptr" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_desc_address_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo " "Elaborating entity \"Architectire_SGDMA_desc_address_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_desc_address_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_desc_address_fifo_desc_address_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438538607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538608 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438538608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538614 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "D:/DigitalTester/Hardware/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_status_token_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo " "Elaborating entity \"Architectire_SGDMA_status_token_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_status_token_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_status_token_fifo_status_token_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2487 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438538785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538786 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2487 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438538786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_pi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0p31 " "Found entity 1: a_dpfifo_0p31" {  } { { "db/a_dpfifo_0p31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_0p31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0p31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo " "Elaborating entity \"a_dpfifo_0p31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_pi31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vud1 " "Found entity 1: altsyncram_vud1" {  } { { "db/altsyncram_vud1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_vud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438538958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438538958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vud1 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram " "Elaborating entity \"altsyncram_vud1\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram\"" {  } { { "db/a_dpfifo_0p31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_0p31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_stream_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo " "Elaborating entity \"Architectire_SGDMA_stream_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_stream_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438538983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_stream_fifo_stream_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438539015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539016 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438539016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vi31 " "Found entity 1: scfifo_vi31" {  } { { "db/scfifo_vi31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_vi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438539091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438539091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vi31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated " "Elaborating entity \"scfifo_vi31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6p31 " "Found entity 1: a_dpfifo_6p31" {  } { { "db/a_dpfifo_6p31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438539117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438539117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6p31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo " "Elaborating entity \"a_dpfifo_6p31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\"" {  } { { "db/scfifo_vi31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_vi31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bvd1 " "Found entity 1: altsyncram_bvd1" {  } { { "db/altsyncram_bvd1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_bvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438539196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438539196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bvd1 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram " "Elaborating entity \"altsyncram_bvd1\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\"" {  } { { "db/a_dpfifo_6p31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_909 " "Found entity 1: cmpr_909" {  } { { "db/cmpr_909.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_909.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438539261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438539261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cmpr_909:almost_full_comparer " "Elaborating entity \"cmpr_909\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cmpr_909:almost_full_comparer\"" {  } { { "db/a_dpfifo_6p31.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cmpr_909:two_comparison " "Elaborating entity \"cmpr_909\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cmpr_909:two_comparison\"" {  } { { "db/a_dpfifo_6p31.tdf" "two_comparison" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3s7 " "Found entity 1: cntr_3s7" {  } { { "db/cntr_3s7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_3s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438539336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438539336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3s7 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cntr_3s7:usedw_counter " "Elaborating entity \"cntr_3s7\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cntr_3s7:usedw_counter\"" {  } { { "db/a_dpfifo_6p31.tdf" "usedw_counter" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nrb " "Found entity 1: cntr_nrb" {  } { { "db/cntr_nrb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_nrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438539401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438539401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nrb Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cntr_nrb:wr_ptr " "Elaborating entity \"cntr_nrb\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cntr_nrb:wr_ptr\"" {  } { { "db/a_dpfifo_6p31.tdf" "wr_ptr" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Architectire_mm_interconnect_0\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Architectire/synthesis/Architectire.v" "mm_interconnect_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pciexpress_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pciexpress_bar1_0_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "sgdma_m_write_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_in_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "fifo_memory_in_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:response_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:response_s1_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "response_s1_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pciexpress_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pciexpress_bar1_0_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "sgdma_m_write_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "fifo_memory_in_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_memory_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_memory_in_agent_rsp_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "fifo_memory_in_agent_rsp_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router:router " "Elaborating entity \"Architectire_mm_interconnect_0_router\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router:router\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "router" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_default_decode Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router:router\|Architectire_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_0_router_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router:router\|Architectire_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_001 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Architectire_mm_interconnect_0_router_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_001:router_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "router_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_001_default_decode Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_001:router_001\|Architectire_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_001:router_001\|Architectire_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_002 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Architectire_mm_interconnect_0_router_002\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_002:router_002\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "router_002" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_002_default_decode Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_002:router_002\|Architectire_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_002:router_002\|Architectire_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_003 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Architectire_mm_interconnect_0_router_003\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_003:router_003\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "router_003" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_003_default_decode Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_003:router_003\|Architectire_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_003:router_003\|Architectire_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_limiter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 3 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438539585 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "fifo_memory_in_burst_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438539598 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_cmd_demux Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Architectire_mm_interconnect_0_cmd_demux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "cmd_demux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_cmd_demux_001 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Architectire_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_cmd_mux Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Architectire_mm_interconnect_0_cmd_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "cmd_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_cmd_mux_001 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Architectire_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_rsp_demux Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Architectire_mm_interconnect_0_rsp_demux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "rsp_demux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_rsp_mux Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Architectire_mm_interconnect_0_rsp_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "rsp_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_rsp_mux_001 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Architectire_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pciexpress_bar1_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pciexpress_bar1_0_cmd_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_cmd_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_rsp_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539821 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438539825 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438539826 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438539826 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_avalon_st_adapter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Architectire_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1 Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Architectire_mm_interconnect_1\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Architectire/synthesis/Architectire.v" "mm_interconnect_1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pciexpress_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pciexpress_cra_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "sgdma_csr_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pciexpress_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pciexpress_bar2_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_bar2_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pciexpress_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pciexpress_cra_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pciexpress_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pciexpress_cra_agent_rsp_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_agent_rsp_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_router Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router:router " "Elaborating entity \"Architectire_mm_interconnect_1_router\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router:router\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "router" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_router_default_decode Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router:router\|Architectire_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_1_router_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router:router\|Architectire_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_router_001 Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"Architectire_mm_interconnect_1_router_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router_001:router_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "router_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_router_001_default_decode Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router_001:router_001\|Architectire_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_1_router_001_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router_001:router_001\|Architectire_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pciexpress_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pciexpress_bar2_limiter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_bar2_limiter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_burst_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438539968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438539973 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_cmd_demux Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Architectire_mm_interconnect_1_cmd_demux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "cmd_demux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_cmd_mux Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Architectire_mm_interconnect_1_cmd_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "cmd_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_rsp_demux Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Architectire_mm_interconnect_1_rsp_demux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "rsp_demux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_rsp_mux Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Architectire_mm_interconnect_1_rsp_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "rsp_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_rsp_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540165 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438540170 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438540170 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438540170 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pciexpress_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pciexpress_cra_cmd_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_cmd_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2 Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Architectire_mm_interconnect_2\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Architectire/synthesis/Architectire.v" "mm_interconnect_2" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:sgdma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:sgdma_descriptor_read_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "sgdma_descriptor_read_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pciexpress_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pciexpress_txs_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_descriptor_read_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "sgdma_descriptor_read_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_descriptor_write_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "sgdma_descriptor_write_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_m_read_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "sgdma_m_read_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pciexpress_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pciexpress_txs_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pciexpress_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pciexpress_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pciexpress_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pciexpress_txs_agent_rsp_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_agent_rsp_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_router Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router:router " "Elaborating entity \"Architectire_mm_interconnect_2_router\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router:router\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "router" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_router_default_decode Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router:router\|Architectire_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_2_router_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router:router\|Architectire_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_router_003 Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router_003:router_003 " "Elaborating entity \"Architectire_mm_interconnect_2_router_003\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router_003:router_003\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "router_003" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_router_003_default_decode Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router_003:router_003\|Architectire_mm_interconnect_2_router_003_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_2_router_003_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router_003:router_003\|Architectire_mm_interconnect_2_router_003_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_cmd_mux Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Architectire_mm_interconnect_2_cmd_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "cmd_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv" "arb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pciexpress_txs_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pciexpress_txs_cmd_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_cmd_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438540422 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pciexpress_txs_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pciexpress_txs_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pciexpress_txs_rsp_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_rsp_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_avalon_st_adapter Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Architectire_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "avalon_st_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0 Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_irq_mapper Architectire:Unit\|Architectire_irq_mapper:irq_mapper " "Elaborating entity \"Architectire_irq_mapper\" for hierarchy \"Architectire:Unit\|Architectire_irq_mapper:irq_mapper\"" {  } { { "Architectire/synthesis/Architectire.v" "irq_mapper" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Architectire_avalon_st_adapter\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Architectire/synthesis/Architectire.v" "avalon_st_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter_channel_adapter_0 Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Architectire_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" "channel_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540468 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Architectire_avalon_st_adapter_channel_adapter_0.sv(80) " "Verilog HDL or VHDL warning at Architectire_avalon_st_adapter_channel_adapter_0.sv(80): object \"out_channel\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438540470 "|DigitalTester|Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Architectire_avalon_st_adapter_channel_adapter_0.sv(93) " "Verilog HDL assignment warning at Architectire_avalon_st_adapter_channel_adapter_0.sv(93): truncated value with size 8 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438540470 "|DigitalTester|Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter_error_adapter_0 Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Architectire_avalon_st_adapter_error_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" "error_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error Architectire_avalon_st_adapter_error_adapter_0.sv(88) " "Verilog HDL or VHDL warning at Architectire_avalon_st_adapter_error_adapter_0.sv(88): object \"out_error\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492438540477 "|DigitalTester|Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Architectire_avalon_st_adapter_error_adapter_0.sv(108) " "Verilog HDL assignment warning at Architectire_avalon_st_adapter_error_adapter_0.sv(108): truncated value with size 8 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492438540477 "|DigitalTester|Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter_timing_adapter_0 Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Architectire_avalon_st_adapter_timing_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter_timing_adapter_0_fifo Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"Architectire_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv" "Architectire_avalon_st_adapter_timing_adapter_0_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Architectire:Unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Architectire:Unit\|altera_reset_controller:rst_controller\"" {  } { { "Architectire/synthesis/Architectire.v" "rst_controller" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Architectire:Unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Architectire:Unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Architectire/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Architectire:Unit\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Architectire:Unit\|altera_reset_controller:rst_controller_001\"" {  } { { "Architectire/synthesis/Architectire.v" "rst_controller_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438540517 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1492438544090 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1492438544090 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1492438544097 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544149 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544149 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544149 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544149 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1492438544154 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544265 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544265 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492438544265 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\|q_b\[31\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_bvd1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_bvd1.tdf" 1032 2 0 } } { "db/a_dpfifo_6p31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 46 2 0 } } { "db/scfifo_vi31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_vi31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2928 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_bvd1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_bvd1.tdf" 1160 2 0 } } { "db/a_dpfifo_6p31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 46 2 0 } } { "db/scfifo_vi31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_vi31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2928 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 40 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 72 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1064 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1096 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2600 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2632 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2664 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2696 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2728 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2760 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2792 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2824 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2856 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2888 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2920 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2952 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2984 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3016 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3048 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3080 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3112 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3208 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3240 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3272 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3304 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3336 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[31\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_v2e1.tdf" 1032 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_8d41.tdf" 47 2 0 } } { "db/scfifo_1741.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_1741.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1698 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2839 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_v2e1.tdf" 1160 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_8d41.tdf" 47 2 0 } } { "db/scfifo_1741.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_1741.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1698 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2839 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1064 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1096 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1128 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1160 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1192 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1224 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1256 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1288 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1320 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1352 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1384 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1416 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1448 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1480 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1512 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1544 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1576 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1608 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1640 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1672 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1704 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1736 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1768 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1800 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1832 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1864 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1896 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1928 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1960 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1992 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 2024 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 2056 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 2216 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 3176 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1064 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1096 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1128 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1160 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1192 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1224 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1256 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1288 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1320 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1352 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1384 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1416 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1448 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1480 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1512 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1544 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1576 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1608 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1640 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1672 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1704 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1736 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1768 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1800 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1832 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1864 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1896 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1928 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1960 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1992 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 2024 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 2056 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 3176 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_5tl1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_r2e1.tdf" 296 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_r2e1.tdf" 328 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_n2e1.tdf" 2344 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_n2e1.tdf" 2632 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[0\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 40 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[1\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 70 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[10\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[10\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 340 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[11\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[11\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 370 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[12\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[12\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 400 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[13\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[13\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 430 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[14\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[14\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 460 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[15\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[15\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 490 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[16\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[16\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 520 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[17\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[17\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 550 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\|altsyncram_cak1:altsyncram1\|q_b\[31\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\|altsyncram_cak1:altsyncram1\|q_b\[31\]\"" {  } { { "db/altsyncram_cak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_cak1.tdf" 970 2 0 } } { "db/dpram_hf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_hf11.tdf" 37 2 0 } } { "db/a_dpfifo_i241.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 43 2 0 } } { "db/scfifo_bs31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_bs31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 58 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 122 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 412 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438547020 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_bs31:auto_generated|a_dpfifo_i241:dpfifo|dpram_hf11:FIFOram|altsyncram_cak1:altsyncram1|ram_block2a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1492438547020 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1492438547020 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo\|mem " "RAM logic \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" "mem" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" 87 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1492438555615 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1492438555615 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|DigitalTester\|Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|DigitalTester\|Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1492438563123 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[31\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1032 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[63\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2056 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[62\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2024 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[61\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1992 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[60\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1960 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[59\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1928 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[58\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1896 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[57\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1864 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[56\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1832 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[55\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1800 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[54\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1768 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[53\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1736 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[52\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1704 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[51\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1672 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[50\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1640 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[49\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1608 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[48\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1576 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[47\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1544 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[46\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1512 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[45\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1480 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[44\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1448 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[43\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1416 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[42\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1384 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[41\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1352 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[40\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1320 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[39\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1288 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[38\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1256 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[37\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1224 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[36\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1192 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1160 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438565825 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1492438565825 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1492438565825 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 31 " "Parameter WIDTH_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492438566695 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438566695 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1492438566695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438566727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 31 " "Parameter \"WIDTH_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438566729 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438566729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogd1 " "Found entity 1: altsyncram_ogd1" {  } { { "db/altsyncram_ogd1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_ogd1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438566901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438566901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "D:/DigitalTester/Hardware/db/decode_l0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438566970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438566970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "D:/DigitalTester/Hardware/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438567050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438567050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hsb " "Found entity 1: mux_hsb" {  } { { "db/mux_hsb.tdf" "" { Text "D:/DigitalTester/Hardware/db/mux_hsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438567133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438567133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438567189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438567189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438567189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438567189 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492438567189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "D:/DigitalTester/Hardware/db/shift_taps_78n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438567259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438567259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_o2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438567330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438567330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_usf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438567397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438567397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_lch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492438567468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492438567468 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1492438569159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 944 -1 0 } } { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "Architectire/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 744 -1 0 } } { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1465 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3777 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } } { "db/shift_taps_78n.tdf" "" { Text "D:/DigitalTester/Hardware/db/shift_taps_78n.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1492438569642 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1492438569643 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492438578224 "|DigitalTester|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492438578224 "|DigitalTester|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492438578224 "|DigitalTester|GPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492438578224 "|DigitalTester|GPIO[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492438578224 "|DigitalTester|PCIE_WAKE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492438578224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1492438579763 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1220 " "1220 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1492438590391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DigitalTester/Hardware/output_files/DigitalTester.map.smsg " "Generated suppressed messages file D:/DigitalTester/Hardware/output_files/DigitalTester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492438592139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492438594417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492438594417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10632 " "Implemented 10632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492438596076 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492438596076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9547 " "Implemented 9547 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492438596076 ""} { "Info" "ICUT_CUT_TM_RAMS" "1034 " "Implemented 1034 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1492438596076 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1492438596076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492438596076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 325 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1124 " "Peak virtual memory: 1124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492438596437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 22:16:36 2017 " "Processing ended: Mon Apr 17 22:16:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492438596437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:40 " "Elapsed time: 00:02:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492438596437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:49 " "Total CPU time (on all processors): 00:03:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492438596437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492438596437 ""}
