<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_tb_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_tb_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="327500000001fs"></ZoomEndTime>
      <Cursor1Time time="157067500000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="197"></NameColumnWidth>
      <ValueColumnWidth column_width="104"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="162" />
   <wvobject fp_name="/sim_tb_top/sys_rst_n" type="logic">
      <obj_property name="ElementShortName">sys_rst_n</obj_property>
      <obj_property name="ObjectShortName">sys_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_rst" type="logic">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_clk_i" type="logic">
      <obj_property name="ElementShortName">sys_clk_i</obj_property>
      <obj_property name="ObjectShortName">sys_clk_i</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/clk_ref_i" type="logic">
      <obj_property name="ElementShortName">clk_ref_i</obj_property>
      <obj_property name="ObjectShortName">clk_ref_i</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_reset_n" type="logic">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dq_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dq_fpga[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq_fpga[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_p_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p_fpga[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p_fpga[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_n_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n_fpga[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n_fpga[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_addr_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_addr_fpga[14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr_fpga[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ba_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_ba_fpga[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba_fpga[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ras_n_fpga" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n_fpga</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n_fpga</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cas_n_fpga" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n_fpga</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n_fpga</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_we_n_fpga" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n_fpga</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n_fpga</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cke_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_cke_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke_fpga[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_p_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p_fpga[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_n_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n_fpga[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/init_calib_complete" type="logic">
      <obj_property name="ElementShortName">init_calib_complete</obj_property>
      <obj_property name="ObjectShortName">init_calib_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/tg_compare_error" type="logic">
      <obj_property name="ElementShortName">tg_compare_error</obj_property>
      <obj_property name="ObjectShortName">tg_compare_error</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dm_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dm_fpga[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm_fpga[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_odt_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_odt_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt_fpga[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dm_sdram_tmp" type="array">
      <obj_property name="ElementShortName">ddr3_dm_sdram_tmp[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm_sdram_tmp[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_odt_sdram_tmp" type="array">
      <obj_property name="ElementShortName">ddr3_odt_sdram_tmp[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt_sdram_tmp[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dq_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dq_sdram[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq_sdram[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_addr_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_addr_sdram[0:1][14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr_sdram[0:1][14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ba_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_ba_sdram[0:1][2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba_sdram[0:1][2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ras_n_sdram" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n_sdram</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n_sdram</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cas_n_sdram" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n_sdram</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n_sdram</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_we_n_sdram" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n_sdram</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n_sdram</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cs_n_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_cs_n_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_odt_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_odt_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cke_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_cke_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dm_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dm_sdram[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm_sdram[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_p_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p_sdram[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p_sdram[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_n_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n_sdram[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n_sdram[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_p_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_n_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n_sdram[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/SIMULATION" type="array">
      <obj_property name="ElementShortName">SIMULATION[31:0]</obj_property>
      <obj_property name="ObjectShortName">SIMULATION[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/PORT_MODE" type="array">
      <obj_property name="ElementShortName">PORT_MODE[55:0]</obj_property>
      <obj_property name="ObjectShortName">PORT_MODE[55:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DATA_MODE" type="array">
      <obj_property name="ElementShortName">DATA_MODE[3:0]</obj_property>
      <obj_property name="ObjectShortName">DATA_MODE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TST_MEM_INSTR_MODE" type="array">
      <obj_property name="ElementShortName">TST_MEM_INSTR_MODE[111:0]</obj_property>
      <obj_property name="ObjectShortName">TST_MEM_INSTR_MODE[111:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/EYE_TEST" type="array">
      <obj_property name="ElementShortName">EYE_TEST[39:0]</obj_property>
      <obj_property name="ObjectShortName">EYE_TEST[39:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DATA_PATTERN" type="array">
      <obj_property name="ElementShortName">DATA_PATTERN[63:0]</obj_property>
      <obj_property name="ObjectShortName">DATA_PATTERN[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CMD_PATTERN" type="array">
      <obj_property name="ElementShortName">CMD_PATTERN[63:0]</obj_property>
      <obj_property name="ObjectShortName">CMD_PATTERN[63:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/BEGIN_ADDRESS" type="array">
      <obj_property name="ElementShortName">BEGIN_ADDRESS[31:0]</obj_property>
      <obj_property name="ObjectShortName">BEGIN_ADDRESS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/END_ADDRESS" type="array">
      <obj_property name="ElementShortName">END_ADDRESS[31:0]</obj_property>
      <obj_property name="ObjectShortName">END_ADDRESS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/PRBS_EADDR_MASK_POS" type="array">
      <obj_property name="ElementShortName">PRBS_EADDR_MASK_POS[31:0]</obj_property>
      <obj_property name="ObjectShortName">PRBS_EADDR_MASK_POS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/COL_WIDTH" type="array">
      <obj_property name="ElementShortName">COL_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">COL_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CS_WIDTH" type="array">
      <obj_property name="ElementShortName">CS_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">CS_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DM_WIDTH" type="array">
      <obj_property name="ElementShortName">DM_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DM_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DQ_WIDTH" type="array">
      <obj_property name="ElementShortName">DQ_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DQ_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DQS_WIDTH" type="array">
      <obj_property name="ElementShortName">DQS_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DQS_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DQS_CNT_WIDTH" type="array">
      <obj_property name="ElementShortName">DQS_CNT_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DQS_CNT_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DRAM_WIDTH" type="array">
      <obj_property name="ElementShortName">DRAM_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DRAM_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ECC" type="array">
      <obj_property name="ElementShortName">ECC[23:0]</obj_property>
      <obj_property name="ObjectShortName">ECC[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/RANKS" type="array">
      <obj_property name="ElementShortName">RANKS[31:0]</obj_property>
      <obj_property name="ObjectShortName">RANKS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ODT_WIDTH" type="array">
      <obj_property name="ElementShortName">ODT_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ODT_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ROW_WIDTH" type="array">
      <obj_property name="ElementShortName">ROW_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ROW_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ADDR_WIDTH" type="array">
      <obj_property name="ElementShortName">ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/BURST_MODE" type="array">
      <obj_property name="ElementShortName">BURST_MODE[7:0]</obj_property>
      <obj_property name="ObjectShortName">BURST_MODE[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CA_MIRROR" type="array">
      <obj_property name="ElementShortName">CA_MIRROR[23:0]</obj_property>
      <obj_property name="ObjectShortName">CA_MIRROR[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CLKIN_PERIOD" type="array">
      <obj_property name="ElementShortName">CLKIN_PERIOD[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLKIN_PERIOD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/SIM_BYPASS_INIT_CAL" type="array">
      <obj_property name="ElementShortName">SIM_BYPASS_INIT_CAL[31:0]</obj_property>
      <obj_property name="ObjectShortName">SIM_BYPASS_INIT_CAL[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TCQ" type="array">
      <obj_property name="ElementShortName">TCQ[31:0]</obj_property>
      <obj_property name="ObjectShortName">TCQ[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/RST_ACT_LOW" type="array">
      <obj_property name="ElementShortName">RST_ACT_LOW[31:0]</obj_property>
      <obj_property name="ObjectShortName">RST_ACT_LOW[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/REFCLK_FREQ" type="other">
      <obj_property name="ElementShortName">REFCLK_FREQ</obj_property>
      <obj_property name="ObjectShortName">REFCLK_FREQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/tCK" type="array">
      <obj_property name="ElementShortName">tCK[31:0]</obj_property>
      <obj_property name="ObjectShortName">tCK[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/nCK_PER_CLK" type="array">
      <obj_property name="ElementShortName">nCK_PER_CLK[31:0]</obj_property>
      <obj_property name="ObjectShortName">nCK_PER_CLK[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DEBUG_PORT" type="array">
      <obj_property name="ElementShortName">DEBUG_PORT[23:0]</obj_property>
      <obj_property name="ObjectShortName">DEBUG_PORT[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DRAM_TYPE" type="array">
      <obj_property name="ElementShortName">DRAM_TYPE[31:0]</obj_property>
      <obj_property name="ObjectShortName">DRAM_TYPE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_DQS" type="other">
      <obj_property name="ElementShortName">TPROP_DQS</obj_property>
      <obj_property name="ObjectShortName">TPROP_DQS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_DQS_RD" type="other">
      <obj_property name="ElementShortName">TPROP_DQS_RD</obj_property>
      <obj_property name="ObjectShortName">TPROP_DQS_RD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_PCB_CTRL" type="other">
      <obj_property name="ElementShortName">TPROP_PCB_CTRL</obj_property>
      <obj_property name="ObjectShortName">TPROP_PCB_CTRL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_PCB_DATA" type="other">
      <obj_property name="ElementShortName">TPROP_PCB_DATA</obj_property>
      <obj_property name="ObjectShortName">TPROP_PCB_DATA</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_PCB_DATA_RD" type="other">
      <obj_property name="ElementShortName">TPROP_PCB_DATA_RD</obj_property>
      <obj_property name="ObjectShortName">TPROP_PCB_DATA_RD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/MEMORY_WIDTH" type="array">
      <obj_property name="ElementShortName">MEMORY_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEMORY_WIDTH[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/NUM_COMP" type="array">
      <obj_property name="ElementShortName">NUM_COMP[31:0]</obj_property>
      <obj_property name="ObjectShortName">NUM_COMP[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ECC_TEST" type="array">
      <obj_property name="ElementShortName">ECC_TEST[23:0]</obj_property>
      <obj_property name="ObjectShortName">ECC_TEST[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ERR_INSERT" type="array">
      <obj_property name="ElementShortName">ERR_INSERT[23:0]</obj_property>
      <obj_property name="ObjectShortName">ERR_INSERT[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/REFCLK_PERIOD" type="other">
      <obj_property name="ElementShortName">REFCLK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">REFCLK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/RESET_PERIOD" type="array">
      <obj_property name="ElementShortName">RESET_PERIOD[31:0]</obj_property>
      <obj_property name="ObjectShortName">RESET_PERIOD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/SYSCLK_PERIOD" type="other">
      <obj_property name="ElementShortName">SYSCLK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">SYSCLK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_rst_n" type="logic">
      <obj_property name="ElementShortName">sys_rst_n</obj_property>
      <obj_property name="ObjectShortName">sys_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_rst" type="logic">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/sys_clk_i" type="logic">
      <obj_property name="ElementShortName">sys_clk_i</obj_property>
      <obj_property name="ObjectShortName">sys_clk_i</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/clk_ref_i" type="logic">
      <obj_property name="ElementShortName">clk_ref_i</obj_property>
      <obj_property name="ObjectShortName">clk_ref_i</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_reset_n" type="logic">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dq_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dq_fpga[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq_fpga[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_p_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p_fpga[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p_fpga[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_n_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n_fpga[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n_fpga[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_addr_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_addr_fpga[14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr_fpga[14:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ba_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_ba_fpga[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba_fpga[2:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ras_n_fpga" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n_fpga</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n_fpga</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cas_n_fpga" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n_fpga</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n_fpga</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_we_n_fpga" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n_fpga</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n_fpga</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cke_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_cke_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke_fpga[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_p_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p_fpga[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_n_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n_fpga[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/init_calib_complete" type="logic">
      <obj_property name="ElementShortName">init_calib_complete</obj_property>
      <obj_property name="ObjectShortName">init_calib_complete</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/tg_compare_error" type="logic">
      <obj_property name="ElementShortName">tg_compare_error</obj_property>
      <obj_property name="ObjectShortName">tg_compare_error</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dm_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_dm_fpga[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm_fpga[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_odt_fpga" type="array">
      <obj_property name="ElementShortName">ddr3_odt_fpga[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt_fpga[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dm_sdram_tmp" type="array">
      <obj_property name="ElementShortName">ddr3_dm_sdram_tmp[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm_sdram_tmp[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_odt_sdram_tmp" type="array">
      <obj_property name="ElementShortName">ddr3_odt_sdram_tmp[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt_sdram_tmp[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dq_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dq_sdram[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq_sdram[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_addr_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_addr_sdram[0:1][14:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr_sdram[0:1][14:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ba_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_ba_sdram[0:1][2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba_sdram[0:1][2:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ras_n_sdram" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n_sdram</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n_sdram</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cas_n_sdram" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n_sdram</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n_sdram</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_we_n_sdram" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n_sdram</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n_sdram</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cs_n_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_cs_n_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n_sdram[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_odt_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_odt_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt_sdram[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_cke_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_cke_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke_sdram[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dm_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dm_sdram[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm_sdram[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_p_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p_sdram[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p_sdram[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_dqs_n_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n_sdram[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n_sdram[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_p_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p_sdram[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ddr3_ck_n_sdram" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n_sdram[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n_sdram[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/SIMULATION" type="array">
      <obj_property name="ElementShortName">SIMULATION[31:0]</obj_property>
      <obj_property name="ObjectShortName">SIMULATION[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/PORT_MODE" type="array">
      <obj_property name="ElementShortName">PORT_MODE[55:0]</obj_property>
      <obj_property name="ObjectShortName">PORT_MODE[55:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DATA_MODE" type="array">
      <obj_property name="ElementShortName">DATA_MODE[3:0]</obj_property>
      <obj_property name="ObjectShortName">DATA_MODE[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TST_MEM_INSTR_MODE" type="array">
      <obj_property name="ElementShortName">TST_MEM_INSTR_MODE[111:0]</obj_property>
      <obj_property name="ObjectShortName">TST_MEM_INSTR_MODE[111:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/EYE_TEST" type="array">
      <obj_property name="ElementShortName">EYE_TEST[39:0]</obj_property>
      <obj_property name="ObjectShortName">EYE_TEST[39:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DATA_PATTERN" type="array">
      <obj_property name="ElementShortName">DATA_PATTERN[63:0]</obj_property>
      <obj_property name="ObjectShortName">DATA_PATTERN[63:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CMD_PATTERN" type="array">
      <obj_property name="ElementShortName">CMD_PATTERN[63:0]</obj_property>
      <obj_property name="ObjectShortName">CMD_PATTERN[63:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/BEGIN_ADDRESS" type="array">
      <obj_property name="ElementShortName">BEGIN_ADDRESS[31:0]</obj_property>
      <obj_property name="ObjectShortName">BEGIN_ADDRESS[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/END_ADDRESS" type="array">
      <obj_property name="ElementShortName">END_ADDRESS[31:0]</obj_property>
      <obj_property name="ObjectShortName">END_ADDRESS[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/PRBS_EADDR_MASK_POS" type="array">
      <obj_property name="ElementShortName">PRBS_EADDR_MASK_POS[31:0]</obj_property>
      <obj_property name="ObjectShortName">PRBS_EADDR_MASK_POS[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/COL_WIDTH" type="array">
      <obj_property name="ElementShortName">COL_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">COL_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CS_WIDTH" type="array">
      <obj_property name="ElementShortName">CS_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">CS_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DM_WIDTH" type="array">
      <obj_property name="ElementShortName">DM_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DM_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DQ_WIDTH" type="array">
      <obj_property name="ElementShortName">DQ_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DQ_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DQS_WIDTH" type="array">
      <obj_property name="ElementShortName">DQS_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DQS_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DQS_CNT_WIDTH" type="array">
      <obj_property name="ElementShortName">DQS_CNT_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DQS_CNT_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DRAM_WIDTH" type="array">
      <obj_property name="ElementShortName">DRAM_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">DRAM_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ECC" type="array">
      <obj_property name="ElementShortName">ECC[23:0]</obj_property>
      <obj_property name="ObjectShortName">ECC[23:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/RANKS" type="array">
      <obj_property name="ElementShortName">RANKS[31:0]</obj_property>
      <obj_property name="ObjectShortName">RANKS[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ODT_WIDTH" type="array">
      <obj_property name="ElementShortName">ODT_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ODT_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ROW_WIDTH" type="array">
      <obj_property name="ElementShortName">ROW_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ROW_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ADDR_WIDTH" type="array">
      <obj_property name="ElementShortName">ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/BURST_MODE" type="array">
      <obj_property name="ElementShortName">BURST_MODE[7:0]</obj_property>
      <obj_property name="ObjectShortName">BURST_MODE[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CA_MIRROR" type="array">
      <obj_property name="ElementShortName">CA_MIRROR[23:0]</obj_property>
      <obj_property name="ObjectShortName">CA_MIRROR[23:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/CLKIN_PERIOD" type="array">
      <obj_property name="ElementShortName">CLKIN_PERIOD[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLKIN_PERIOD[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/SIM_BYPASS_INIT_CAL" type="array">
      <obj_property name="ElementShortName">SIM_BYPASS_INIT_CAL[31:0]</obj_property>
      <obj_property name="ObjectShortName">SIM_BYPASS_INIT_CAL[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TCQ" type="array">
      <obj_property name="ElementShortName">TCQ[31:0]</obj_property>
      <obj_property name="ObjectShortName">TCQ[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/RST_ACT_LOW" type="array">
      <obj_property name="ElementShortName">RST_ACT_LOW[31:0]</obj_property>
      <obj_property name="ObjectShortName">RST_ACT_LOW[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/REFCLK_FREQ" type="other">
      <obj_property name="ElementShortName">REFCLK_FREQ</obj_property>
      <obj_property name="ObjectShortName">REFCLK_FREQ</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/tCK" type="array">
      <obj_property name="ElementShortName">tCK[31:0]</obj_property>
      <obj_property name="ObjectShortName">tCK[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/nCK_PER_CLK" type="array">
      <obj_property name="ElementShortName">nCK_PER_CLK[31:0]</obj_property>
      <obj_property name="ObjectShortName">nCK_PER_CLK[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DEBUG_PORT" type="array">
      <obj_property name="ElementShortName">DEBUG_PORT[23:0]</obj_property>
      <obj_property name="ObjectShortName">DEBUG_PORT[23:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/DRAM_TYPE" type="array">
      <obj_property name="ElementShortName">DRAM_TYPE[31:0]</obj_property>
      <obj_property name="ObjectShortName">DRAM_TYPE[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_DQS" type="other">
      <obj_property name="ElementShortName">TPROP_DQS</obj_property>
      <obj_property name="ObjectShortName">TPROP_DQS</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_DQS_RD" type="other">
      <obj_property name="ElementShortName">TPROP_DQS_RD</obj_property>
      <obj_property name="ObjectShortName">TPROP_DQS_RD</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_PCB_CTRL" type="other">
      <obj_property name="ElementShortName">TPROP_PCB_CTRL</obj_property>
      <obj_property name="ObjectShortName">TPROP_PCB_CTRL</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_PCB_DATA" type="other">
      <obj_property name="ElementShortName">TPROP_PCB_DATA</obj_property>
      <obj_property name="ObjectShortName">TPROP_PCB_DATA</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/TPROP_PCB_DATA_RD" type="other">
      <obj_property name="ElementShortName">TPROP_PCB_DATA_RD</obj_property>
      <obj_property name="ObjectShortName">TPROP_PCB_DATA_RD</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/MEMORY_WIDTH" type="array">
      <obj_property name="ElementShortName">MEMORY_WIDTH[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEMORY_WIDTH[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/NUM_COMP" type="array">
      <obj_property name="ElementShortName">NUM_COMP[31:0]</obj_property>
      <obj_property name="ObjectShortName">NUM_COMP[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ECC_TEST" type="array">
      <obj_property name="ElementShortName">ECC_TEST[23:0]</obj_property>
      <obj_property name="ObjectShortName">ECC_TEST[23:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/ERR_INSERT" type="array">
      <obj_property name="ElementShortName">ERR_INSERT[23:0]</obj_property>
      <obj_property name="ObjectShortName">ERR_INSERT[23:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/REFCLK_PERIOD" type="other">
      <obj_property name="ElementShortName">REFCLK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">REFCLK_PERIOD</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/RESET_PERIOD" type="array">
      <obj_property name="ElementShortName">RESET_PERIOD[31:0]</obj_property>
      <obj_property name="ObjectShortName">RESET_PERIOD[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/SYSCLK_PERIOD" type="other">
      <obj_property name="ElementShortName">SYSCLK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">SYSCLK_PERIOD</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
